<stg><name>enqueue_dequeue_frame</name>


<trans_list>

<trans id="264" from="1" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="1"/>
<literal name="icmp_ln174" val="1"/>
</and_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="1"/>
<literal name="icmp_ln184" val="1"/>
</and_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="0"/>
<literal name="icmp_ln193" val="1"/>
<literal name="icmp_ln194" val="1"/>
</and_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="0"/>
<literal name="icmp_ln193" val="0"/>
<literal name="or_ln204" val="1"/>
</and_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="1"/>
<literal name="icmp_ln130" val="1"/>
</and_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln140" val="1"/>
</and_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="0"/>
<literal name="icmp_ln149" val="1"/>
<literal name="icmp_ln150" val="1"/>
</and_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="or_ln160" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="1" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="or_ln160" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="1" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="0"/>
<literal name="icmp_ln149" val="1"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="1" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="1" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="1"/>
<literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="1" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="0"/>
<literal name="icmp_ln193" val="0"/>
<literal name="or_ln204" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="1" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="0"/>
<literal name="icmp_ln193" val="1"/>
<literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="1" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="1"/>
<literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="1" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="1"/>
<literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="2" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="4" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="6" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="8" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="9" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="10" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="12" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="14" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="308" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="16" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="17" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap(i1 %operation) nounwind, !map !31

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="2">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap(i2 %ac) nounwind, !map !37

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([100 x i8]* %inout_frame) nounwind, !map !41

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap(i1 false) nounwind, !map !47

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecTopModule([22 x i8]* @enqueue_dequeue_fram) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:5  %ac_read = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %ac) nounwind

]]></Node>
<StgValue><ssdm name="ac_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:6  %operation_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %operation) nounwind

]]></Node>
<StgValue><ssdm name="operation_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:7  %icmp_ln173 = icmp eq i2 %ac_read, 0

]]></Node>
<StgValue><ssdm name="icmp_ln173"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="3" op_0_bw="3">
<![CDATA[
:8  %available_spaces_bk_s = load i3* @available_spaces_bk, align 1

]]></Node>
<StgValue><ssdm name="available_spaces_bk_s"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="3" op_0_bw="3">
<![CDATA[
:9  %available_spaces_be_s = load i3* @available_spaces_be, align 1

]]></Node>
<StgValue><ssdm name="available_spaces_be_s"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="3" op_0_bw="3">
<![CDATA[
:10  %available_spaces_vi_s = load i3* @available_spaces_vi, align 1

]]></Node>
<StgValue><ssdm name="available_spaces_vi_s"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="3" op_0_bw="3">
<![CDATA[
:11  %available_spaces_vo_s = load i3* @available_spaces_vo, align 1

]]></Node>
<StgValue><ssdm name="available_spaces_vo_s"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:12  br i1 %operation_read, label %16, label %1

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln173, label %2, label %5

]]></Node>
<StgValue><ssdm name="br_ln129"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln139 = icmp eq i2 %ac_read, 1

]]></Node>
<StgValue><ssdm name="icmp_ln139"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln139, label %6, label %9

]]></Node>
<StgValue><ssdm name="br_ln139"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln149 = icmp eq i2 %ac_read, -2

]]></Node>
<StgValue><ssdm name="icmp_ln149"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln149, label %10, label %13

]]></Node>
<StgValue><ssdm name="br_ln149"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln160 = icmp ne i2 %ac_read, -1

]]></Node>
<StgValue><ssdm name="icmp_ln160"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln160_1 = icmp eq i3 %available_spaces_vo_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln160_1"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_ln160 = or i1 %icmp_ln160, %icmp_ln160_1

]]></Node>
<StgValue><ssdm name="or_ln160"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="2" op_0_bw="2">
<![CDATA[
:3  %write_pointer_vo_loa = load i2* @write_pointer_vo, align 1

]]></Node>
<StgValue><ssdm name="write_pointer_vo_loa"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="0"/>
<literal name="icmp_ln149" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_ln160, label %._crit_edge, label %.preheader7.preheader

]]></Node>
<StgValue><ssdm name="br_ln159"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="or_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="2">
<![CDATA[
.preheader7.preheader:0  %zext_ln164 = zext i2 %write_pointer_vo_loa to i9

]]></Node>
<StgValue><ssdm name="zext_ln164"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="or_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader7.preheader:1  %mul_ln164 = mul i9 %zext_ln164, 100

]]></Node>
<StgValue><ssdm name="mul_ln164"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="0"/>
<literal name="icmp_ln149" val="0"/>
<literal name="or_ln160" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.preheader7.preheader:2  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="0"/>
<literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %icmp_ln150 = icmp eq i3 %available_spaces_vi_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln150"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="0"/>
<literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="2" op_0_bw="2">
<![CDATA[
:1  %write_pointer_vi_loa = load i2* @write_pointer_vi, align 1

]]></Node>
<StgValue><ssdm name="write_pointer_vi_loa"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="0"/>
<literal name="icmp_ln149" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln150, label %._crit_edge, label %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="br_ln150"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="0"/>
<literal name="icmp_ln149" val="1"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="9" op_0_bw="2">
<![CDATA[
.preheader8.preheader:0  %zext_ln154 = zext i2 %write_pointer_vi_loa to i9

]]></Node>
<StgValue><ssdm name="zext_ln154"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="0"/>
<literal name="icmp_ln149" val="1"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader8.preheader:1  %mul_ln154 = mul i9 %zext_ln154, 100

]]></Node>
<StgValue><ssdm name="mul_ln154"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="0"/>
<literal name="icmp_ln149" val="1"/>
<literal name="icmp_ln150" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:2  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %icmp_ln140 = icmp eq i3 %available_spaces_be_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln140"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="2" op_0_bw="2">
<![CDATA[
:1  %write_pointer_be_loa = load i2* @write_pointer_be, align 1

]]></Node>
<StgValue><ssdm name="write_pointer_be_loa"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln140, label %._crit_edge, label %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln140"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="9" op_0_bw="2">
<![CDATA[
.preheader9.preheader:0  %zext_ln144 = zext i2 %write_pointer_be_loa to i9

]]></Node>
<StgValue><ssdm name="zext_ln144"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader9.preheader:1  %mul_ln144 = mul i9 %zext_ln144, 100

]]></Node>
<StgValue><ssdm name="mul_ln144"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln139" val="1"/>
<literal name="icmp_ln140" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader:2  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %icmp_ln130 = icmp eq i3 %available_spaces_bk_s, 0

]]></Node>
<StgValue><ssdm name="icmp_ln130"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="2">
<![CDATA[
:1  %write_pointer_bk_loa = load i2* @write_pointer_bk, align 1

]]></Node>
<StgValue><ssdm name="write_pointer_bk_loa"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln130, label %._crit_edge, label %.preheader10.preheader

]]></Node>
<StgValue><ssdm name="br_ln130"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="1"/>
<literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="2">
<![CDATA[
.preheader10.preheader:0  %zext_ln134 = zext i2 %write_pointer_bk_loa to i9

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="1"/>
<literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader10.preheader:1  %mul_ln134 = mul i9 %zext_ln134, 100

]]></Node>
<StgValue><ssdm name="mul_ln134"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="0"/>
<literal name="icmp_ln173" val="1"/>
<literal name="icmp_ln130" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
.preheader10.preheader:2  br label %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %icmp_ln173, label %17, label %20

]]></Node>
<StgValue><ssdm name="br_ln173"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln183 = icmp eq i2 %ac_read, 1

]]></Node>
<StgValue><ssdm name="icmp_ln183"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln183, label %21, label %24

]]></Node>
<StgValue><ssdm name="br_ln183"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln193 = icmp eq i2 %ac_read, -2

]]></Node>
<StgValue><ssdm name="icmp_ln193"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %icmp_ln193, label %25, label %28

]]></Node>
<StgValue><ssdm name="br_ln193"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="0"/>
<literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %icmp_ln204 = icmp ne i2 %ac_read, -1

]]></Node>
<StgValue><ssdm name="icmp_ln204"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="0"/>
<literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln204_1 = icmp eq i3 %available_spaces_vo_s, -4

]]></Node>
<StgValue><ssdm name="icmp_ln204_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="0"/>
<literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  %or_ln204 = or i1 %icmp_ln204, %icmp_ln204_1

]]></Node>
<StgValue><ssdm name="or_ln204"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="0"/>
<literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="2" op_0_bw="2">
<![CDATA[
:3  %read_pointer_vo_load = load i2* @read_pointer_vo, align 1

]]></Node>
<StgValue><ssdm name="read_pointer_vo_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="0"/>
<literal name="icmp_ln193" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %or_ln204, label %._crit_edge, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln203"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="0"/>
<literal name="icmp_ln193" val="0"/>
<literal name="or_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="9" op_0_bw="2">
<![CDATA[
.preheader.preheader:0  %zext_ln208 = zext i2 %read_pointer_vo_load to i9

]]></Node>
<StgValue><ssdm name="zext_ln208"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="0"/>
<literal name="icmp_ln193" val="0"/>
<literal name="or_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader.preheader:1  %mul_ln208 = mul i9 %zext_ln208, 100

]]></Node>
<StgValue><ssdm name="mul_ln208"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="0"/>
<literal name="icmp_ln193" val="0"/>
<literal name="or_ln204" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="0"/>
<literal name="icmp_ln193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %icmp_ln194 = icmp eq i3 %available_spaces_vi_s, -4

]]></Node>
<StgValue><ssdm name="icmp_ln194"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="0"/>
<literal name="icmp_ln193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="2" op_0_bw="2">
<![CDATA[
:1  %read_pointer_vi_load = load i2* @read_pointer_vi, align 1

]]></Node>
<StgValue><ssdm name="read_pointer_vi_load"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="0"/>
<literal name="icmp_ln193" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln194, label %._crit_edge, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="0"/>
<literal name="icmp_ln193" val="1"/>
<literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="9" op_0_bw="2">
<![CDATA[
.preheader4.preheader:0  %zext_ln198 = zext i2 %read_pointer_vi_load to i9

]]></Node>
<StgValue><ssdm name="zext_ln198"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="0"/>
<literal name="icmp_ln193" val="1"/>
<literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader4.preheader:1  %mul_ln198 = mul i9 %zext_ln198, 100

]]></Node>
<StgValue><ssdm name="mul_ln198"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="0"/>
<literal name="icmp_ln193" val="1"/>
<literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:2  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %icmp_ln184 = icmp eq i3 %available_spaces_be_s, -4

]]></Node>
<StgValue><ssdm name="icmp_ln184"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="2" op_0_bw="2">
<![CDATA[
:1  %read_pointer_be_load = load i2* @read_pointer_be, align 1

]]></Node>
<StgValue><ssdm name="read_pointer_be_load"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln184, label %._crit_edge, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="1"/>
<literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="9" op_0_bw="2">
<![CDATA[
.preheader5.preheader:0  %zext_ln188 = zext i2 %read_pointer_be_load to i9

]]></Node>
<StgValue><ssdm name="zext_ln188"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="1"/>
<literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader5.preheader:1  %mul_ln188 = mul i9 %zext_ln188, 100

]]></Node>
<StgValue><ssdm name="mul_ln188"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="0"/>
<literal name="icmp_ln183" val="1"/>
<literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:2  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:0  %icmp_ln174 = icmp eq i3 %available_spaces_bk_s, -4

]]></Node>
<StgValue><ssdm name="icmp_ln174"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="2" op_0_bw="2">
<![CDATA[
:1  %read_pointer_bk_load = load i2* @read_pointer_bk, align 1

]]></Node>
<StgValue><ssdm name="read_pointer_bk_load"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %icmp_ln174, label %._crit_edge, label %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln174"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="1"/>
<literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="9" op_0_bw="2">
<![CDATA[
.preheader6.preheader:0  %zext_ln178 = zext i2 %read_pointer_bk_load to i9

]]></Node>
<StgValue><ssdm name="zext_ln178"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="1"/>
<literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6.preheader:1  %mul_ln178 = mul i9 %zext_ln178, 100

]]></Node>
<StgValue><ssdm name="mul_ln178"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="operation_read" val="1"/>
<literal name="icmp_ln173" val="1"/>
<literal name="icmp_ln174" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:2  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader7:0  %vo_0 = phi i7 [ %vo_1, %14 ], [ 0, %.preheader7.preheader ]

]]></Node>
<StgValue><ssdm name="vo_0"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="7">
<![CDATA[
.preheader7:1  %zext_ln163 = zext i7 %vo_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7:2  %icmp_ln163 = icmp eq i7 %vo_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln163"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader7:3  %empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_4"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader7:4  %vo_1 = add i7 %vo_0, 1

]]></Node>
<StgValue><ssdm name="vo_1"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader7:5  br i1 %icmp_ln163, label %15, label %14

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln164_1 = zext i7 %vo_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln164_1"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %inout_frame_addr_7 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln164_1

]]></Node>
<StgValue><ssdm name="inout_frame_addr_7"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="7">
<![CDATA[
:3  %inout_frame_load_3 = load i8* %inout_frame_addr_7, align 1

]]></Node>
<StgValue><ssdm name="inout_frame_load_3"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln164 = add i9 %zext_ln163, %mul_ln164

]]></Node>
<StgValue><ssdm name="add_ln164"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %add_ln166 = add i2 %write_pointer_vo_loa, 1

]]></Node>
<StgValue><ssdm name="add_ln166"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  store i2 %add_ln166, i2* @write_pointer_vo, align 1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %add_ln167 = add i3 %available_spaces_vo_s, -1

]]></Node>
<StgValue><ssdm name="add_ln167"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  store i3 %add_ln167, i3* @available_spaces_vo, align 1

]]></Node>
<StgValue><ssdm name="store_ln167"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln163" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln168"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln163"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="7">
<![CDATA[
:3  %inout_frame_load_3 = load i8* %inout_frame_addr_7, align 1

]]></Node>
<StgValue><ssdm name="inout_frame_load_3"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="64" op_0_bw="9">
<![CDATA[
:5  %zext_ln164_2 = zext i9 %add_ln164 to i64

]]></Node>
<StgValue><ssdm name="zext_ln164_2"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %edca_fifo_vo_addr_1 = getelementptr inbounds [400 x i8]* @edca_fifo_vo, i64 0, i64 %zext_ln164_2

]]></Node>
<StgValue><ssdm name="edca_fifo_vo_addr_1"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:7  store i8 %inout_frame_load_3, i8* %edca_fifo_vo_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln164"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader7

]]></Node>
<StgValue><ssdm name="br_ln163"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader8:0  %vi_0 = phi i7 [ %vi_1, %11 ], [ 0, %.preheader8.preheader ]

]]></Node>
<StgValue><ssdm name="vi_0"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="7">
<![CDATA[
.preheader8:1  %zext_ln153 = zext i7 %vi_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln153"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader8:2  %icmp_ln153 = icmp eq i7 %vi_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:3  %empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_3"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader8:4  %vi_1 = add i7 %vi_0, 1

]]></Node>
<StgValue><ssdm name="vi_1"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:5  br i1 %icmp_ln153, label %12, label %11

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln154_1 = zext i7 %vi_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln154_1"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %inout_frame_addr_6 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln154_1

]]></Node>
<StgValue><ssdm name="inout_frame_addr_6"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="7">
<![CDATA[
:3  %inout_frame_load_2 = load i8* %inout_frame_addr_6, align 1

]]></Node>
<StgValue><ssdm name="inout_frame_load_2"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln154 = add i9 %zext_ln153, %mul_ln154

]]></Node>
<StgValue><ssdm name="add_ln154"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %add_ln156 = add i2 %write_pointer_vi_loa, 1

]]></Node>
<StgValue><ssdm name="add_ln156"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  store i2 %add_ln156, i2* @write_pointer_vi, align 1

]]></Node>
<StgValue><ssdm name="store_ln156"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %add_ln157 = add i3 %available_spaces_vi_s, -1

]]></Node>
<StgValue><ssdm name="add_ln157"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  store i3 %add_ln157, i3* @available_spaces_vi, align 1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln158"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="130" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln153"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="7">
<![CDATA[
:3  %inout_frame_load_2 = load i8* %inout_frame_addr_6, align 1

]]></Node>
<StgValue><ssdm name="inout_frame_load_2"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="64" op_0_bw="9">
<![CDATA[
:5  %zext_ln154_2 = zext i9 %add_ln154 to i64

]]></Node>
<StgValue><ssdm name="zext_ln154_2"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %edca_fifo_vi_addr_1 = getelementptr inbounds [400 x i8]* @edca_fifo_vi, i64 0, i64 %zext_ln154_2

]]></Node>
<StgValue><ssdm name="edca_fifo_vi_addr_1"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:7  store i8 %inout_frame_load_2, i8* %edca_fifo_vi_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln154"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader9:0  %be_0 = phi i7 [ %be_1, %7 ], [ 0, %.preheader9.preheader ]

]]></Node>
<StgValue><ssdm name="be_0"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="9" op_0_bw="7">
<![CDATA[
.preheader9:1  %zext_ln143 = zext i7 %be_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln143"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader9:2  %icmp_ln143 = icmp eq i7 %be_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:3  %empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_2"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader9:4  %be_1 = add i7 %be_0, 1

]]></Node>
<StgValue><ssdm name="be_1"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9:5  br i1 %icmp_ln143, label %8, label %7

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln144_1 = zext i7 %be_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_1"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %inout_frame_addr_3 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln144_1

]]></Node>
<StgValue><ssdm name="inout_frame_addr_3"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="7">
<![CDATA[
:3  %inout_frame_load_1 = load i8* %inout_frame_addr_3, align 1

]]></Node>
<StgValue><ssdm name="inout_frame_load_1"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln144 = add i9 %zext_ln143, %mul_ln144

]]></Node>
<StgValue><ssdm name="add_ln144"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %add_ln146 = add i2 %write_pointer_be_loa, 1

]]></Node>
<StgValue><ssdm name="add_ln146"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  store i2 %add_ln146, i2* @write_pointer_be, align 1

]]></Node>
<StgValue><ssdm name="store_ln146"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %add_ln147 = add i3 %available_spaces_be_s, -1

]]></Node>
<StgValue><ssdm name="add_ln147"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  store i3 %add_ln147, i3* @available_spaces_be, align 1

]]></Node>
<StgValue><ssdm name="store_ln147"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln148"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="151" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln143"/></StgValue>
</operation>

<operation id="152" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="8" op_0_bw="7">
<![CDATA[
:3  %inout_frame_load_1 = load i8* %inout_frame_addr_3, align 1

]]></Node>
<StgValue><ssdm name="inout_frame_load_1"/></StgValue>
</operation>

<operation id="153" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="9">
<![CDATA[
:5  %zext_ln144_2 = zext i9 %add_ln144 to i64

]]></Node>
<StgValue><ssdm name="zext_ln144_2"/></StgValue>
</operation>

<operation id="154" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %edca_fifo_be_addr_1 = getelementptr inbounds [400 x i8]* @edca_fifo_be, i64 0, i64 %zext_ln144_2

]]></Node>
<StgValue><ssdm name="edca_fifo_be_addr_1"/></StgValue>
</operation>

<operation id="155" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:7  store i8 %inout_frame_load_1, i8* %edca_fifo_be_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln144"/></StgValue>
</operation>

<operation id="156" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader9

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader10:0  %bk_0 = phi i7 [ %bk_1, %3 ], [ 0, %.preheader10.preheader ]

]]></Node>
<StgValue><ssdm name="bk_0"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="9" op_0_bw="7">
<![CDATA[
.preheader10:1  %zext_ln133 = zext i7 %bk_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln133"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader10:2  %icmp_ln133 = icmp eq i7 %bk_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln133"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader10:3  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader10:4  %bk_1 = add i7 %bk_0, 1

]]></Node>
<StgValue><ssdm name="bk_1"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader10:5  br i1 %icmp_ln133, label %4, label %3

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="64" op_0_bw="7">
<![CDATA[
:1  %zext_ln134_1 = zext i7 %bk_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln134_1"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %inout_frame_addr_1 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln134_1

]]></Node>
<StgValue><ssdm name="inout_frame_addr_1"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="7">
<![CDATA[
:3  %inout_frame_load = load i8* %inout_frame_addr_1, align 1

]]></Node>
<StgValue><ssdm name="inout_frame_load"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %add_ln134 = add i9 %zext_ln133, %mul_ln134

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="167" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %add_ln136 = add i2 %write_pointer_bk_loa, 1

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="168" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  store i2 %add_ln136, i2* @write_pointer_bk, align 1

]]></Node>
<StgValue><ssdm name="store_ln136"/></StgValue>
</operation>

<operation id="169" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %add_ln137 = add i3 %available_spaces_bk_s, -1

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="170" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  store i3 %add_ln137, i3* @available_spaces_bk, align 1

]]></Node>
<StgValue><ssdm name="store_ln137"/></StgValue>
</operation>

<operation id="171" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln133" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln138"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln133"/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="8" op_0_bw="7">
<![CDATA[
:3  %inout_frame_load = load i8* %inout_frame_addr_1, align 1

]]></Node>
<StgValue><ssdm name="inout_frame_load"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="64" op_0_bw="9">
<![CDATA[
:5  %zext_ln134_2 = zext i9 %add_ln134 to i64

]]></Node>
<StgValue><ssdm name="zext_ln134_2"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %edca_fifo_bk_addr_1 = getelementptr inbounds [400 x i8]* @edca_fifo_bk, i64 0, i64 %zext_ln134_2

]]></Node>
<StgValue><ssdm name="edca_fifo_bk_addr_1"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
:7  store i8 %inout_frame_load, i8* %edca_fifo_bk_addr_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader10

]]></Node>
<StgValue><ssdm name="br_ln133"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="178" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader:0  %vo4_0 = phi i7 [ %vo, %29 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="vo4_0"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="7">
<![CDATA[
.preheader:1  %zext_ln207 = zext i7 %vo4_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln207"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:2  %icmp_ln207 = icmp eq i7 %vo4_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln207"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:3  %empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader:4  %vo = add i7 %vo4_0, 1

]]></Node>
<StgValue><ssdm name="vo"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:5  br i1 %icmp_ln207, label %30, label %29

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %add_ln208 = add i9 %zext_ln207, %mul_ln208

]]></Node>
<StgValue><ssdm name="add_ln208"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="64" op_0_bw="9">
<![CDATA[
:2  %zext_ln208_1 = zext i9 %add_ln208 to i64

]]></Node>
<StgValue><ssdm name="zext_ln208_1"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %edca_fifo_vo_addr = getelementptr inbounds [400 x i8]* @edca_fifo_vo, i64 0, i64 %zext_ln208_1

]]></Node>
<StgValue><ssdm name="edca_fifo_vo_addr"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="9">
<![CDATA[
:4  %edca_fifo_vo_load = load i8* %edca_fifo_vo_addr, align 1

]]></Node>
<StgValue><ssdm name="edca_fifo_vo_load"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %add_ln210 = add i2 %read_pointer_vo_load, 1

]]></Node>
<StgValue><ssdm name="add_ln210"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  store i2 %add_ln210, i2* @read_pointer_vo, align 1

]]></Node>
<StgValue><ssdm name="store_ln210"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %add_ln211 = add i3 %available_spaces_vo_s, 1

]]></Node>
<StgValue><ssdm name="add_ln211"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  store i3 %add_ln211, i3* @available_spaces_vo, align 1

]]></Node>
<StgValue><ssdm name="store_ln211"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln207" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="193" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str7) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln207"/></StgValue>
</operation>

<operation id="194" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="8" op_0_bw="9">
<![CDATA[
:4  %edca_fifo_vo_load = load i8* %edca_fifo_vo_addr, align 1

]]></Node>
<StgValue><ssdm name="edca_fifo_vo_load"/></StgValue>
</operation>

<operation id="195" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="64" op_0_bw="7">
<![CDATA[
:5  %zext_ln208_2 = zext i7 %vo4_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln208_2"/></StgValue>
</operation>

<operation id="196" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %inout_frame_addr_5 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln208_2

]]></Node>
<StgValue><ssdm name="inout_frame_addr_5"/></StgValue>
</operation>

<operation id="197" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:7  store i8 %edca_fifo_vo_load, i8* %inout_frame_addr_5, align 1

]]></Node>
<StgValue><ssdm name="store_ln208"/></StgValue>
</operation>

<operation id="198" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln207"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="199" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader4:0  %vi3_0 = phi i7 [ %vi, %26 ], [ 0, %.preheader4.preheader ]

]]></Node>
<StgValue><ssdm name="vi3_0"/></StgValue>
</operation>

<operation id="200" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="9" op_0_bw="7">
<![CDATA[
.preheader4:1  %zext_ln197 = zext i7 %vi3_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln197"/></StgValue>
</operation>

<operation id="201" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4:2  %icmp_ln197 = icmp eq i7 %vi3_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln197"/></StgValue>
</operation>

<operation id="202" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:3  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="203" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader4:4  %vi = add i7 %vi3_0, 1

]]></Node>
<StgValue><ssdm name="vi"/></StgValue>
</operation>

<operation id="204" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:5  br i1 %icmp_ln197, label %27, label %26

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>

<operation id="205" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %add_ln198 = add i9 %zext_ln197, %mul_ln198

]]></Node>
<StgValue><ssdm name="add_ln198"/></StgValue>
</operation>

<operation id="206" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="64" op_0_bw="9">
<![CDATA[
:2  %zext_ln198_1 = zext i9 %add_ln198 to i64

]]></Node>
<StgValue><ssdm name="zext_ln198_1"/></StgValue>
</operation>

<operation id="207" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %edca_fifo_vi_addr = getelementptr inbounds [400 x i8]* @edca_fifo_vi, i64 0, i64 %zext_ln198_1

]]></Node>
<StgValue><ssdm name="edca_fifo_vi_addr"/></StgValue>
</operation>

<operation id="208" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="9">
<![CDATA[
:4  %edca_fifo_vi_load = load i8* %edca_fifo_vi_addr, align 1

]]></Node>
<StgValue><ssdm name="edca_fifo_vi_load"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %add_ln200 = add i2 %read_pointer_vi_load, 1

]]></Node>
<StgValue><ssdm name="add_ln200"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  store i2 %add_ln200, i2* @read_pointer_vi, align 1

]]></Node>
<StgValue><ssdm name="store_ln200"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %add_ln201 = add i3 %available_spaces_vi_s, 1

]]></Node>
<StgValue><ssdm name="add_ln201"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  store i3 %add_ln201, i3* @available_spaces_vi, align 1

]]></Node>
<StgValue><ssdm name="store_ln201"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln197" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln202"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="214" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str6) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln197"/></StgValue>
</operation>

<operation id="215" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="8" op_0_bw="9">
<![CDATA[
:4  %edca_fifo_vi_load = load i8* %edca_fifo_vi_addr, align 1

]]></Node>
<StgValue><ssdm name="edca_fifo_vi_load"/></StgValue>
</operation>

<operation id="216" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="64" op_0_bw="7">
<![CDATA[
:5  %zext_ln198_2 = zext i7 %vi3_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln198_2"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %inout_frame_addr_4 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln198_2

]]></Node>
<StgValue><ssdm name="inout_frame_addr_4"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:7  store i8 %edca_fifo_vi_load, i8* %inout_frame_addr_4, align 1

]]></Node>
<StgValue><ssdm name="store_ln198"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln197"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader5:0  %be2_0 = phi i7 [ %be, %22 ], [ 0, %.preheader5.preheader ]

]]></Node>
<StgValue><ssdm name="be2_0"/></StgValue>
</operation>

<operation id="221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="9" op_0_bw="7">
<![CDATA[
.preheader5:1  %zext_ln187 = zext i7 %be2_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln187"/></StgValue>
</operation>

<operation id="222" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5:2  %icmp_ln187 = icmp eq i7 %be2_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln187"/></StgValue>
</operation>

<operation id="223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:3  %empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_6"/></StgValue>
</operation>

<operation id="224" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader5:4  %be = add i7 %be2_0, 1

]]></Node>
<StgValue><ssdm name="be"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:5  br i1 %icmp_ln187, label %23, label %22

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %add_ln188 = add i9 %zext_ln187, %mul_ln188

]]></Node>
<StgValue><ssdm name="add_ln188"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="64" op_0_bw="9">
<![CDATA[
:2  %zext_ln188_1 = zext i9 %add_ln188 to i64

]]></Node>
<StgValue><ssdm name="zext_ln188_1"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %edca_fifo_be_addr = getelementptr inbounds [400 x i8]* @edca_fifo_be, i64 0, i64 %zext_ln188_1

]]></Node>
<StgValue><ssdm name="edca_fifo_be_addr"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="9">
<![CDATA[
:4  %edca_fifo_be_load = load i8* %edca_fifo_be_addr, align 1

]]></Node>
<StgValue><ssdm name="edca_fifo_be_load"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %add_ln190 = add i2 %read_pointer_be_load, 1

]]></Node>
<StgValue><ssdm name="add_ln190"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  store i2 %add_ln190, i2* @read_pointer_be, align 1

]]></Node>
<StgValue><ssdm name="store_ln190"/></StgValue>
</operation>

<operation id="232" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %add_ln191 = add i3 %available_spaces_be_s, 1

]]></Node>
<StgValue><ssdm name="add_ln191"/></StgValue>
</operation>

<operation id="233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  store i3 %add_ln191, i3* @available_spaces_be, align 1

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="234" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln187" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="235" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln187"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="8" op_0_bw="9">
<![CDATA[
:4  %edca_fifo_be_load = load i8* %edca_fifo_be_addr, align 1

]]></Node>
<StgValue><ssdm name="edca_fifo_be_load"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="64" op_0_bw="7">
<![CDATA[
:5  %zext_ln188_2 = zext i7 %be2_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln188_2"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %inout_frame_addr_2 = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln188_2

]]></Node>
<StgValue><ssdm name="inout_frame_addr_2"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:7  store i8 %edca_fifo_be_load, i8* %inout_frame_addr_2, align 1

]]></Node>
<StgValue><ssdm name="store_ln188"/></StgValue>
</operation>

<operation id="240" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader5

]]></Node>
<StgValue><ssdm name="br_ln187"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader6:0  %bk1_0 = phi i7 [ %bk, %18 ], [ 0, %.preheader6.preheader ]

]]></Node>
<StgValue><ssdm name="bk1_0"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="9" op_0_bw="7">
<![CDATA[
.preheader6:1  %zext_ln177 = zext i7 %bk1_0 to i9

]]></Node>
<StgValue><ssdm name="zext_ln177"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:2  %icmp_ln177 = icmp eq i7 %bk1_0, -28

]]></Node>
<StgValue><ssdm name="icmp_ln177"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:3  %empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind

]]></Node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:4  %bk = add i7 %bk1_0, 1

]]></Node>
<StgValue><ssdm name="bk"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:5  br i1 %icmp_ln177, label %19, label %18

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %add_ln178 = add i9 %zext_ln177, %mul_ln178

]]></Node>
<StgValue><ssdm name="add_ln178"/></StgValue>
</operation>

<operation id="248" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="64" op_0_bw="9">
<![CDATA[
:2  %zext_ln178_1 = zext i9 %add_ln178 to i64

]]></Node>
<StgValue><ssdm name="zext_ln178_1"/></StgValue>
</operation>

<operation id="249" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %edca_fifo_bk_addr = getelementptr inbounds [400 x i8]* @edca_fifo_bk, i64 0, i64 %zext_ln178_1

]]></Node>
<StgValue><ssdm name="edca_fifo_bk_addr"/></StgValue>
</operation>

<operation id="250" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="9">
<![CDATA[
:4  %edca_fifo_bk_load = load i8* %edca_fifo_bk_addr, align 1

]]></Node>
<StgValue><ssdm name="edca_fifo_bk_load"/></StgValue>
</operation>

<operation id="251" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %add_ln180 = add i2 %read_pointer_bk_load, 1

]]></Node>
<StgValue><ssdm name="add_ln180"/></StgValue>
</operation>

<operation id="252" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="2">
<![CDATA[
:1  store i2 %add_ln180, i2* @read_pointer_bk, align 1

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="253" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:2  %add_ln181 = add i3 %available_spaces_bk_s, 1

]]></Node>
<StgValue><ssdm name="add_ln181"/></StgValue>
</operation>

<operation id="254" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="3">
<![CDATA[
:3  store i3 %add_ln181, i3* @available_spaces_bk, align 1

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="255" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln177" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="256" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str46) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln177"/></StgValue>
</operation>

<operation id="257" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="8" op_0_bw="9">
<![CDATA[
:4  %edca_fifo_bk_load = load i8* %edca_fifo_bk_addr, align 1

]]></Node>
<StgValue><ssdm name="edca_fifo_bk_load"/></StgValue>
</operation>

<operation id="258" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="64" op_0_bw="7">
<![CDATA[
:5  %zext_ln178_2 = zext i7 %bk1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln178_2"/></StgValue>
</operation>

<operation id="259" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="7" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %inout_frame_addr = getelementptr [100 x i8]* %inout_frame, i64 0, i64 %zext_ln178_2

]]></Node>
<StgValue><ssdm name="inout_frame_addr"/></StgValue>
</operation>

<operation id="260" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="8" op_1_bw="7">
<![CDATA[
:7  store i8 %edca_fifo_bk_load, i8* %inout_frame_addr, align 1

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="261" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader6

]]></Node>
<StgValue><ssdm name="br_ln177"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="262" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0" op_4_bw="1" op_5_bw="0" op_6_bw="1" op_7_bw="0" op_8_bw="1" op_9_bw="0" op_10_bw="1" op_11_bw="0" op_12_bw="1" op_13_bw="0" op_14_bw="1" op_15_bw="0" op_16_bw="1" op_17_bw="0" op_18_bw="1" op_19_bw="0" op_20_bw="1" op_21_bw="0" op_22_bw="1" op_23_bw="0" op_24_bw="1" op_25_bw="0" op_26_bw="1" op_27_bw="0" op_28_bw="1" op_29_bw="0" op_30_bw="1" op_31_bw="0">
<![CDATA[
._crit_edge:0  %p_0 = phi i1 [ true, %4 ], [ true, %8 ], [ true, %12 ], [ true, %15 ], [ true, %19 ], [ true, %23 ], [ true, %27 ], [ true, %30 ], [ false, %2 ], [ false, %6 ], [ false, %10 ], [ false, %13 ], [ false, %17 ], [ false, %21 ], [ false, %25 ], [ false, %28 ]

]]></Node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="1">
<![CDATA[
._crit_edge:1  ret i1 %p_0

]]></Node>
<StgValue><ssdm name="ret_ln219"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
