<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Krishnanunni S | VLSI Portfolio</title>
  <style>
    body {
      font-family: Arial, sans-serif;
      margin: 0;
      padding: 0;
      background-color: #f9f9f9;
      color: #333;
      line-height: 1.6;
    }
    header {
      background-color: #004080;
      color: #fff;
      padding: 2rem;
      text-align: center;
    }
    .container {
      max-width: 900px;
      margin: auto;
      padding: 2rem;
    }
    h1, h2, h3 {
      color: #004080;
    }
    a {
      color: #004080;
      text-decoration: none;
    }
    .contact a {
      display: block;
      margin-bottom: 0.5rem;
    }
    footer {
      background-color: #eee;
      text-align: center;
      padding: 1rem;
      font-size: 0.9rem;
    }
  </style>
</head>
<body>
  <header>
    <h1>Krishnanunni S</h1>
    <p>B.Tech Student in VLSI Design | RTL Design & Verification Enthusiast</p>
  </header>

  <div class="container">
    <section>
      <h2>About Me</h2>
      <p>
        I‚Äôm Krishnanunni S, a B.Tech student specializing in VLSI Design & Technology at SRM Institute of Science and Technology, Kattankulathur. I‚Äôm passionate about front-end chip design ‚Äî with a strong focus on RTL development, digital logic, finite state machines, and protocol-based system design.
      </p>
      <p>
        My current work includes RTL coding in Verilog and hands-on experience with ModelSim and Quartus Prime, particularly on AMBA-based communication protocols like AHB and APB. I‚Äôve successfully implemented projects like an APB to AHB Bridge and continue to explore real-world applications of FSMs and SoC-level modules.
      </p>
      <p>
        Beyond academics, I‚Äôm actively preparing for internship roles in leading research organizations like DRDO and in semiconductor companies, aiming to contribute in RTL design, DFT, or verification domains. I‚Äôm constantly learning, building, and staying updated with the evolving VLSI landscape.
      </p>
    </section>

    <section>
      <h2>Projects</h2>
      <h3>APB to AHB Bridge</h3>
      <p>
        Designed a bridge module to enable communication between APB and AHB interfaces using Verilog.
        Implemented the logic based on AMBA 3 protocol specifications and tested using ModelSim.
      </p>
      <p><strong>GitHub Repository:</strong> (Coming Soon)</p>
    </section>

    <section class="contact">
      <h2>Contact</h2>
      <a href="mailto:krishnanunnisunil27@gmail.com">üìß krishnanunnisunil27@gmail.com</a>
      <a href="mailto:ks8719@srmist.edu.in">üè´ ks8719@srmist.edu.in</a>
      <a href="https://www.linkedin.com/in/krishnanunni-sunil-4a339326a" target="_blank">üîó LinkedIn Profile</a>
    </section>
  </div>

  <footer>
    &copy; 2025 Krishnanunni S. All rights reserved.
  </footer>
</body>
</html>
