

================================================================
== Vitis HLS Report for 'dft'
================================================================
* Date:           Sun Nov 13 15:47:45 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        DFT
* Solution:       opt2_unroll (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.60 ns|  4.054 ns|     1.51 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    50210|    50210|  0.281 ms|  0.281 ms|  50211|  50211|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_18_1_VITIS_LOOP_20_2  |    50208|    50208|        34|          1|          1|  50176|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 34


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 1
  Pipeline-0 : II = 1, D = 34, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.01>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%k = alloca i32 1"   --->   Operation 37 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%n = alloca i32 1"   --->   Operation 38 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 39 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [DFT/dft.cpp:5]   --->   Operation 40 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_sample, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_sample"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_sample, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_sample"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_0, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_0"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_1, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_1"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_2, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_2"   --->   Operation 50 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_3, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_3"   --->   Operation 52 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_4, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_4"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_5, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_5"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_6, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_6"   --->   Operation 58 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_7, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_7"   --->   Operation 60 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_8, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_8"   --->   Operation 62 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_9, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_9"   --->   Operation 64 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_10, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_10"   --->   Operation 66 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_11, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_11"   --->   Operation 68 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_12, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_12"   --->   Operation 70 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_13, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_13"   --->   Operation 72 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_14, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 73 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_14"   --->   Operation 74 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_15, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 75 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_15"   --->   Operation 76 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_16, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 77 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_16"   --->   Operation 78 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_17, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 79 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_17"   --->   Operation 80 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_18, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 81 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_18"   --->   Operation 82 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_19, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 83 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_19"   --->   Operation 84 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %real_op_20, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 85 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %real_op_20"   --->   Operation 86 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_0, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 87 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_0"   --->   Operation 88 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_1, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 89 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_1"   --->   Operation 90 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_2, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 91 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_2"   --->   Operation 92 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_3, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 93 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_3"   --->   Operation 94 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_4, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 95 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_4"   --->   Operation 96 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_5, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 97 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_5"   --->   Operation 98 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_6, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 99 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_6"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_7, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 101 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_7"   --->   Operation 102 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_8, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 103 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_8"   --->   Operation 104 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_9, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 105 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_9"   --->   Operation 106 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_10, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 107 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_10"   --->   Operation 108 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_11, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 109 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_11"   --->   Operation 110 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_12, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 111 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_12"   --->   Operation 112 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_13, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 113 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_13"   --->   Operation 114 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_14, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 115 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_14"   --->   Operation 116 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_15, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 117 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_15"   --->   Operation 118 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_16, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 119 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_16"   --->   Operation 120 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_17, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 121 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_17"   --->   Operation 122 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_18, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 123 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_18"   --->   Operation 124 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_19, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 125 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_19"   --->   Operation 126 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %imag_op_20, void @empty_0, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 127 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %imag_op_20"   --->   Operation 128 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (1.58ns)   --->   "%store_ln18 = store i16 0, i16 %indvar_flatten" [DFT/dft.cpp:18]   --->   Operation 129 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 130 [1/1] (1.58ns)   --->   "%store_ln18 = store i11 0, i11 %n" [DFT/dft.cpp:18]   --->   Operation 130 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 131 [1/1] (1.58ns)   --->   "%store_ln18 = store i11 0, i11 %k" [DFT/dft.cpp:18]   --->   Operation 131 'store' 'store_ln18' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln18 = br void %for.body3" [DFT/dft.cpp:18]   --->   Operation 132 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i16 %indvar_flatten" [DFT/dft.cpp:18]   --->   Operation 133 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (2.42ns)   --->   "%icmp_ln18 = icmp_eq  i16 %indvar_flatten_load, i16 50176" [DFT/dft.cpp:18]   --->   Operation 134 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 2.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (2.07ns)   --->   "%add_ln18 = add i16 %indvar_flatten_load, i16 1" [DFT/dft.cpp:18]   --->   Operation 135 'add' 'add_ln18' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %icmp_ln18, void %for.inc439, void %for.end440" [DFT/dft.cpp:18]   --->   Operation 136 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%k_load = load i11 %k" [DFT/dft.cpp:18]   --->   Operation 137 'load' 'k_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%n_load = load i11 %n" [DFT/dft.cpp:18]   --->   Operation 138 'load' 'n_load' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %k_load, i32 10" [DFT/dft.cpp:20]   --->   Operation 139 'bitselect' 'tmp' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.69ns)   --->   "%select_ln18 = select i1 %tmp, i11 0, i11 %k_load" [DFT/dft.cpp:18]   --->   Operation 140 'select' 'select_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 141 [1/1] (1.63ns)   --->   "%add_ln18_1 = add i11 %n_load, i11 1" [DFT/dft.cpp:18]   --->   Operation 141 'add' 'add_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.69ns)   --->   "%select_ln18_1 = select i1 %tmp, i11 %add_ln18_1, i11 %n_load" [DFT/dft.cpp:18]   --->   Operation 142 'select' 'select_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln18 = trunc i11 %select_ln18_1" [DFT/dft.cpp:18]   --->   Operation 143 'trunc' 'trunc_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i11 %select_ln18" [DFT/dft.cpp:23]   --->   Operation 144 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln45_2 = zext i11 %select_ln18" [DFT/dft.cpp:45]   --->   Operation 145 'zext' 'zext_ln45_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_1 : Operation 146 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln45 = mul i23 %zext_ln45_2, i23 3121" [DFT/dft.cpp:45]   --->   Operation 146 'mul' 'mul_ln45' <Predicate = (!icmp_ln18)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 147 [1/1] (1.88ns)   --->   "%icmp_ln78 = icmp_eq  i11 %select_ln18, i11 1008" [DFT/dft.cpp:78]   --->   Operation 147 'icmp' 'icmp_ln78' <Predicate = (!icmp_ln18)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (1.63ns)   --->   "%add_ln20 = add i11 %select_ln18, i11 21" [DFT/dft.cpp:20]   --->   Operation 148 'add' 'add_ln20' <Predicate = (!icmp_ln18)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (1.58ns)   --->   "%store_ln20 = store i16 %add_ln18, i16 %indvar_flatten" [DFT/dft.cpp:20]   --->   Operation 149 'store' 'store_ln20' <Predicate = (!icmp_ln18)> <Delay = 1.58>
ST_1 : Operation 150 [1/1] (1.58ns)   --->   "%store_ln20 = store i11 %select_ln18_1, i11 %n" [DFT/dft.cpp:20]   --->   Operation 150 'store' 'store_ln20' <Predicate = (!icmp_ln18)> <Delay = 1.58>
ST_1 : Operation 151 [1/1] (1.58ns)   --->   "%store_ln20 = store i11 %add_ln20, i11 %k" [DFT/dft.cpp:20]   --->   Operation 151 'store' 'store_ln20' <Predicate = (!icmp_ln18)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.97>
ST_2 : Operation 152 [3/3] (2.97ns)   --->   "%index0 = mul i10 %trunc_ln23, i10 %trunc_ln18" [DFT/dft.cpp:23]   --->   Operation 152 'mul' 'index0' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 153 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln45 = mul i23 %zext_ln45_2, i23 3121" [DFT/dft.cpp:45]   --->   Operation 153 'mul' 'mul_ln45' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.97>
ST_3 : Operation 154 [2/3] (2.97ns)   --->   "%index0 = mul i10 %trunc_ln23, i10 %trunc_ln18" [DFT/dft.cpp:23]   --->   Operation 154 'mul' 'index0' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln45 = mul i23 %zext_ln45_2, i23 3121" [DFT/dft.cpp:45]   --->   Operation 155 'mul' 'mul_ln45' <Predicate = true> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.97>
ST_4 : Operation 156 [1/3] (2.97ns)   --->   "%index0 = mul i10 %trunc_ln23, i10 %trunc_ln18" [DFT/dft.cpp:23]   --->   Operation 156 'mul' 'index0' <Predicate = true> <Delay = 2.97> <CoreInst = "Mul_DSP">   --->   Core 5 'Mul_DSP' <Latency = 2> <II = 1> <Delay = 2.97> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 157 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln45 = mul i23 %zext_ln45_2, i23 3121" [DFT/dft.cpp:45]   --->   Operation 157 'mul' 'mul_ln45' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i7 @_ssdm_op_PartSelect.i7.i23.i32.i32, i23 %mul_ln45, i32 16, i32 22" [DFT/dft.cpp:45]   --->   Operation 158 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.46>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i11 %select_ln18_1" [DFT/dft.cpp:18]   --->   Operation 159 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%real_sample_addr = getelementptr i32 %real_sample, i64 0, i64 %zext_ln18" [DFT/dft.cpp:18]   --->   Operation 160 'getelementptr' 'real_sample_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 161 [2/2] (3.25ns)   --->   "%real_sample_load = load i10 %real_sample_addr" [DFT/dft.cpp:18]   --->   Operation 161 'load' 'real_sample_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_5 : Operation 162 [1/1] (1.73ns)   --->   "%index1 = add i10 %index0, i10 %trunc_ln18" [DFT/dft.cpp:24]   --->   Operation 162 'add' 'index1' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 163 [1/1] (1.73ns)   --->   "%index2 = add i10 %index1, i10 %trunc_ln18" [DFT/dft.cpp:25]   --->   Operation 163 'add' 'index2' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i10 %index0" [DFT/dft.cpp:45]   --->   Operation 164 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_0_addr = getelementptr i32 %p_ZL22cos_coefficients_table_0, i64 0, i64 %zext_ln45" [DFT/dft.cpp:45]   --->   Operation 165 'getelementptr' 'p_ZL22cos_coefficients_table_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 166 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_0_load = load i10 %p_ZL22cos_coefficients_table_0_addr" [DFT/dft.cpp:45]   --->   Operation 166 'load' 'p_ZL22cos_coefficients_table_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_0_addr = getelementptr i32 %p_ZL22sin_coefficients_table_0, i64 0, i64 %zext_ln45" [DFT/dft.cpp:46]   --->   Operation 167 'getelementptr' 'p_ZL22sin_coefficients_table_0_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 168 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_0_load = load i10 %p_ZL22sin_coefficients_table_0_addr" [DFT/dft.cpp:46]   --->   Operation 168 'load' 'p_ZL22sin_coefficients_table_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 6 <SV = 5> <Delay = 3.46>
ST_6 : Operation 169 [1/2] (3.25ns)   --->   "%real_sample_load = load i10 %real_sample_addr" [DFT/dft.cpp:18]   --->   Operation 169 'load' 'real_sample_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_6 : Operation 170 [1/1] (1.73ns)   --->   "%index3 = add i10 %index2, i10 %trunc_ln18" [DFT/dft.cpp:26]   --->   Operation 170 'add' 'index3' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (1.73ns)   --->   "%index4 = add i10 %index3, i10 %trunc_ln18" [DFT/dft.cpp:27]   --->   Operation 171 'add' 'index4' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 172 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_0_load = load i10 %p_ZL22cos_coefficients_table_0_addr" [DFT/dft.cpp:45]   --->   Operation 172 'load' 'p_ZL22cos_coefficients_table_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_6 : Operation 173 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_0_load = load i10 %p_ZL22sin_coefficients_table_0_addr" [DFT/dft.cpp:46]   --->   Operation 173 'load' 'p_ZL22sin_coefficients_table_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i10 %index1" [DFT/dft.cpp:47]   --->   Operation 174 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_1_addr = getelementptr i32 %p_ZL22cos_coefficients_table_1, i64 0, i64 %zext_ln47" [DFT/dft.cpp:47]   --->   Operation 175 'getelementptr' 'p_ZL22cos_coefficients_table_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 176 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_1_load = load i10 %p_ZL22cos_coefficients_table_1_addr" [DFT/dft.cpp:47]   --->   Operation 176 'load' 'p_ZL22cos_coefficients_table_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_1_addr = getelementptr i32 %p_ZL22sin_coefficients_table_1, i64 0, i64 %zext_ln47" [DFT/dft.cpp:48]   --->   Operation 177 'getelementptr' 'p_ZL22sin_coefficients_table_1_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 178 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_1_load = load i10 %p_ZL22sin_coefficients_table_1_addr" [DFT/dft.cpp:48]   --->   Operation 178 'load' 'p_ZL22sin_coefficients_table_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln49 = zext i10 %index2" [DFT/dft.cpp:49]   --->   Operation 179 'zext' 'zext_ln49' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_2_addr = getelementptr i32 %p_ZL22cos_coefficients_table_2, i64 0, i64 %zext_ln49" [DFT/dft.cpp:49]   --->   Operation 180 'getelementptr' 'p_ZL22cos_coefficients_table_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 181 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_2_load = load i10 %p_ZL22cos_coefficients_table_2_addr" [DFT/dft.cpp:49]   --->   Operation 181 'load' 'p_ZL22cos_coefficients_table_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_2_addr = getelementptr i32 %p_ZL22sin_coefficients_table_2, i64 0, i64 %zext_ln49" [DFT/dft.cpp:50]   --->   Operation 182 'getelementptr' 'p_ZL22sin_coefficients_table_2_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 183 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_2_load = load i10 %p_ZL22sin_coefficients_table_2_addr" [DFT/dft.cpp:50]   --->   Operation 183 'load' 'p_ZL22sin_coefficients_table_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 7 <SV = 6> <Delay = 3.77>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%bitcast_ln18 = bitcast i32 %real_sample_load" [DFT/dft.cpp:18]   --->   Operation 184 'bitcast' 'bitcast_ln18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (1.73ns)   --->   "%index5 = add i10 %index4, i10 %trunc_ln18" [DFT/dft.cpp:28]   --->   Operation 185 'add' 'index5' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/1] (1.73ns)   --->   "%index6 = add i10 %index5, i10 %trunc_ln18" [DFT/dft.cpp:29]   --->   Operation 186 'add' 'index6' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [7/7] (3.77ns)   --->   "%mul = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_0_load" [DFT/dft.cpp:45]   --->   Operation 187 'fmul' 'mul' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [7/7] (3.77ns)   --->   "%mul1 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_0_load" [DFT/dft.cpp:46]   --->   Operation 188 'fmul' 'mul1' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_1_load = load i10 %p_ZL22cos_coefficients_table_1_addr" [DFT/dft.cpp:47]   --->   Operation 189 'load' 'p_ZL22cos_coefficients_table_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_7 : Operation 190 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_1_load = load i10 %p_ZL22sin_coefficients_table_1_addr" [DFT/dft.cpp:48]   --->   Operation 190 'load' 'p_ZL22sin_coefficients_table_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_7 : Operation 191 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_2_load = load i10 %p_ZL22cos_coefficients_table_2_addr" [DFT/dft.cpp:49]   --->   Operation 191 'load' 'p_ZL22cos_coefficients_table_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_7 : Operation 192 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_2_load = load i10 %p_ZL22sin_coefficients_table_2_addr" [DFT/dft.cpp:50]   --->   Operation 192 'load' 'p_ZL22sin_coefficients_table_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%zext_ln51 = zext i10 %index3" [DFT/dft.cpp:51]   --->   Operation 193 'zext' 'zext_ln51' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_3_addr = getelementptr i32 %p_ZL22cos_coefficients_table_3, i64 0, i64 %zext_ln51" [DFT/dft.cpp:51]   --->   Operation 194 'getelementptr' 'p_ZL22cos_coefficients_table_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 195 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_3_load = load i10 %p_ZL22cos_coefficients_table_3_addr" [DFT/dft.cpp:51]   --->   Operation 195 'load' 'p_ZL22cos_coefficients_table_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_3_addr = getelementptr i32 %p_ZL22sin_coefficients_table_3, i64 0, i64 %zext_ln51" [DFT/dft.cpp:52]   --->   Operation 196 'getelementptr' 'p_ZL22sin_coefficients_table_3_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 197 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_3_load = load i10 %p_ZL22sin_coefficients_table_3_addr" [DFT/dft.cpp:52]   --->   Operation 197 'load' 'p_ZL22sin_coefficients_table_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_7 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i10 %index4" [DFT/dft.cpp:53]   --->   Operation 198 'zext' 'zext_ln53' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 199 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_4_addr = getelementptr i32 %p_ZL22cos_coefficients_table_4, i64 0, i64 %zext_ln53" [DFT/dft.cpp:53]   --->   Operation 199 'getelementptr' 'p_ZL22cos_coefficients_table_4_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 200 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_4_load = load i10 %p_ZL22cos_coefficients_table_4_addr" [DFT/dft.cpp:53]   --->   Operation 200 'load' 'p_ZL22cos_coefficients_table_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_4_addr = getelementptr i32 %p_ZL22sin_coefficients_table_4, i64 0, i64 %zext_ln53" [DFT/dft.cpp:54]   --->   Operation 201 'getelementptr' 'p_ZL22sin_coefficients_table_4_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 202 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_4_load = load i10 %p_ZL22sin_coefficients_table_4_addr" [DFT/dft.cpp:54]   --->   Operation 202 'load' 'p_ZL22sin_coefficients_table_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 8 <SV = 7> <Delay = 3.77>
ST_8 : Operation 203 [1/1] (1.73ns)   --->   "%index7 = add i10 %index6, i10 %trunc_ln18" [DFT/dft.cpp:30]   --->   Operation 203 'add' 'index7' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [1/1] (1.73ns)   --->   "%index8 = add i10 %index7, i10 %trunc_ln18" [DFT/dft.cpp:31]   --->   Operation 204 'add' 'index8' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 205 [6/7] (3.77ns)   --->   "%mul = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_0_load" [DFT/dft.cpp:45]   --->   Operation 205 'fmul' 'mul' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 206 [6/7] (3.77ns)   --->   "%mul1 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_0_load" [DFT/dft.cpp:46]   --->   Operation 206 'fmul' 'mul1' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 207 [7/7] (3.77ns)   --->   "%mul2 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_1_load" [DFT/dft.cpp:47]   --->   Operation 207 'fmul' 'mul2' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 208 [7/7] (3.77ns)   --->   "%mul3 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_1_load" [DFT/dft.cpp:48]   --->   Operation 208 'fmul' 'mul3' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 209 [7/7] (3.77ns)   --->   "%mul4 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_2_load" [DFT/dft.cpp:49]   --->   Operation 209 'fmul' 'mul4' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 210 [7/7] (3.77ns)   --->   "%mul5 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_2_load" [DFT/dft.cpp:50]   --->   Operation 210 'fmul' 'mul5' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 211 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_3_load = load i10 %p_ZL22cos_coefficients_table_3_addr" [DFT/dft.cpp:51]   --->   Operation 211 'load' 'p_ZL22cos_coefficients_table_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_8 : Operation 212 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_3_load = load i10 %p_ZL22sin_coefficients_table_3_addr" [DFT/dft.cpp:52]   --->   Operation 212 'load' 'p_ZL22sin_coefficients_table_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_8 : Operation 213 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_4_load = load i10 %p_ZL22cos_coefficients_table_4_addr" [DFT/dft.cpp:53]   --->   Operation 213 'load' 'p_ZL22cos_coefficients_table_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_8 : Operation 214 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_4_load = load i10 %p_ZL22sin_coefficients_table_4_addr" [DFT/dft.cpp:54]   --->   Operation 214 'load' 'p_ZL22sin_coefficients_table_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_8 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln55 = zext i10 %index5" [DFT/dft.cpp:55]   --->   Operation 215 'zext' 'zext_ln55' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_5_addr = getelementptr i32 %p_ZL22cos_coefficients_table_5, i64 0, i64 %zext_ln55" [DFT/dft.cpp:55]   --->   Operation 216 'getelementptr' 'p_ZL22cos_coefficients_table_5_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_5_load = load i10 %p_ZL22cos_coefficients_table_5_addr" [DFT/dft.cpp:55]   --->   Operation 217 'load' 'p_ZL22cos_coefficients_table_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_5_addr = getelementptr i32 %p_ZL22sin_coefficients_table_5, i64 0, i64 %zext_ln55" [DFT/dft.cpp:56]   --->   Operation 218 'getelementptr' 'p_ZL22sin_coefficients_table_5_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 219 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_5_load = load i10 %p_ZL22sin_coefficients_table_5_addr" [DFT/dft.cpp:56]   --->   Operation 219 'load' 'p_ZL22sin_coefficients_table_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_8 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i10 %index6" [DFT/dft.cpp:57]   --->   Operation 220 'zext' 'zext_ln57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 221 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_6_addr = getelementptr i32 %p_ZL22cos_coefficients_table_6, i64 0, i64 %zext_ln57" [DFT/dft.cpp:57]   --->   Operation 221 'getelementptr' 'p_ZL22cos_coefficients_table_6_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 222 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_6_load = load i10 %p_ZL22cos_coefficients_table_6_addr" [DFT/dft.cpp:57]   --->   Operation 222 'load' 'p_ZL22cos_coefficients_table_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_8 : Operation 223 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_6_addr = getelementptr i32 %p_ZL22sin_coefficients_table_6, i64 0, i64 %zext_ln57" [DFT/dft.cpp:58]   --->   Operation 223 'getelementptr' 'p_ZL22sin_coefficients_table_6_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 224 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_6_load = load i10 %p_ZL22sin_coefficients_table_6_addr" [DFT/dft.cpp:58]   --->   Operation 224 'load' 'p_ZL22sin_coefficients_table_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 9 <SV = 8> <Delay = 3.77>
ST_9 : Operation 225 [1/1] (1.73ns)   --->   "%index9 = add i10 %index8, i10 %trunc_ln18" [DFT/dft.cpp:32]   --->   Operation 225 'add' 'index9' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [1/1] (1.73ns)   --->   "%index10 = add i10 %index9, i10 %trunc_ln18" [DFT/dft.cpp:33]   --->   Operation 226 'add' 'index10' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 227 [5/7] (3.77ns)   --->   "%mul = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_0_load" [DFT/dft.cpp:45]   --->   Operation 227 'fmul' 'mul' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 228 [5/7] (3.77ns)   --->   "%mul1 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_0_load" [DFT/dft.cpp:46]   --->   Operation 228 'fmul' 'mul1' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 229 [6/7] (3.77ns)   --->   "%mul2 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_1_load" [DFT/dft.cpp:47]   --->   Operation 229 'fmul' 'mul2' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 230 [6/7] (3.77ns)   --->   "%mul3 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_1_load" [DFT/dft.cpp:48]   --->   Operation 230 'fmul' 'mul3' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 231 [6/7] (3.77ns)   --->   "%mul4 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_2_load" [DFT/dft.cpp:49]   --->   Operation 231 'fmul' 'mul4' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 232 [6/7] (3.77ns)   --->   "%mul5 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_2_load" [DFT/dft.cpp:50]   --->   Operation 232 'fmul' 'mul5' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 233 [7/7] (3.77ns)   --->   "%mul6 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_3_load" [DFT/dft.cpp:51]   --->   Operation 233 'fmul' 'mul6' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 234 [7/7] (3.77ns)   --->   "%mul7 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_3_load" [DFT/dft.cpp:52]   --->   Operation 234 'fmul' 'mul7' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 235 [7/7] (3.77ns)   --->   "%mul8 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_4_load" [DFT/dft.cpp:53]   --->   Operation 235 'fmul' 'mul8' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 236 [7/7] (3.77ns)   --->   "%mul9 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_4_load" [DFT/dft.cpp:54]   --->   Operation 236 'fmul' 'mul9' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 237 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_5_load = load i10 %p_ZL22cos_coefficients_table_5_addr" [DFT/dft.cpp:55]   --->   Operation 237 'load' 'p_ZL22cos_coefficients_table_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 238 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_5_load = load i10 %p_ZL22sin_coefficients_table_5_addr" [DFT/dft.cpp:56]   --->   Operation 238 'load' 'p_ZL22sin_coefficients_table_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 239 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_6_load = load i10 %p_ZL22cos_coefficients_table_6_addr" [DFT/dft.cpp:57]   --->   Operation 239 'load' 'p_ZL22cos_coefficients_table_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 240 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_6_load = load i10 %p_ZL22sin_coefficients_table_6_addr" [DFT/dft.cpp:58]   --->   Operation 240 'load' 'p_ZL22sin_coefficients_table_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln59 = zext i10 %index7" [DFT/dft.cpp:59]   --->   Operation 241 'zext' 'zext_ln59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_7_addr = getelementptr i32 %p_ZL22cos_coefficients_table_7, i64 0, i64 %zext_ln59" [DFT/dft.cpp:59]   --->   Operation 242 'getelementptr' 'p_ZL22cos_coefficients_table_7_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 243 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_7_load = load i10 %p_ZL22cos_coefficients_table_7_addr" [DFT/dft.cpp:59]   --->   Operation 243 'load' 'p_ZL22cos_coefficients_table_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_7_addr = getelementptr i32 %p_ZL22sin_coefficients_table_7, i64 0, i64 %zext_ln59" [DFT/dft.cpp:60]   --->   Operation 244 'getelementptr' 'p_ZL22sin_coefficients_table_7_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 245 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_7_load = load i10 %p_ZL22sin_coefficients_table_7_addr" [DFT/dft.cpp:60]   --->   Operation 245 'load' 'p_ZL22sin_coefficients_table_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln61 = zext i10 %index8" [DFT/dft.cpp:61]   --->   Operation 246 'zext' 'zext_ln61' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 247 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_8_addr = getelementptr i32 %p_ZL22cos_coefficients_table_8, i64 0, i64 %zext_ln61" [DFT/dft.cpp:61]   --->   Operation 247 'getelementptr' 'p_ZL22cos_coefficients_table_8_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 248 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_8_load = load i10 %p_ZL22cos_coefficients_table_8_addr" [DFT/dft.cpp:61]   --->   Operation 248 'load' 'p_ZL22cos_coefficients_table_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_8_addr = getelementptr i32 %p_ZL22sin_coefficients_table_8, i64 0, i64 %zext_ln61" [DFT/dft.cpp:62]   --->   Operation 249 'getelementptr' 'p_ZL22sin_coefficients_table_8_addr' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 250 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_8_load = load i10 %p_ZL22sin_coefficients_table_8_addr" [DFT/dft.cpp:62]   --->   Operation 250 'load' 'p_ZL22sin_coefficients_table_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 10 <SV = 9> <Delay = 3.77>
ST_10 : Operation 251 [1/1] (1.73ns)   --->   "%index11 = add i10 %index10, i10 %trunc_ln18" [DFT/dft.cpp:34]   --->   Operation 251 'add' 'index11' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 252 [1/1] (1.73ns)   --->   "%index12 = add i10 %index11, i10 %trunc_ln18" [DFT/dft.cpp:35]   --->   Operation 252 'add' 'index12' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 253 [4/7] (3.77ns)   --->   "%mul = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_0_load" [DFT/dft.cpp:45]   --->   Operation 253 'fmul' 'mul' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 254 [4/7] (3.77ns)   --->   "%mul1 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_0_load" [DFT/dft.cpp:46]   --->   Operation 254 'fmul' 'mul1' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 255 [5/7] (3.77ns)   --->   "%mul2 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_1_load" [DFT/dft.cpp:47]   --->   Operation 255 'fmul' 'mul2' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 256 [5/7] (3.77ns)   --->   "%mul3 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_1_load" [DFT/dft.cpp:48]   --->   Operation 256 'fmul' 'mul3' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 257 [5/7] (3.77ns)   --->   "%mul4 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_2_load" [DFT/dft.cpp:49]   --->   Operation 257 'fmul' 'mul4' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 258 [5/7] (3.77ns)   --->   "%mul5 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_2_load" [DFT/dft.cpp:50]   --->   Operation 258 'fmul' 'mul5' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 259 [6/7] (3.77ns)   --->   "%mul6 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_3_load" [DFT/dft.cpp:51]   --->   Operation 259 'fmul' 'mul6' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 260 [6/7] (3.77ns)   --->   "%mul7 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_3_load" [DFT/dft.cpp:52]   --->   Operation 260 'fmul' 'mul7' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 261 [6/7] (3.77ns)   --->   "%mul8 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_4_load" [DFT/dft.cpp:53]   --->   Operation 261 'fmul' 'mul8' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 262 [6/7] (3.77ns)   --->   "%mul9 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_4_load" [DFT/dft.cpp:54]   --->   Operation 262 'fmul' 'mul9' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 263 [7/7] (3.77ns)   --->   "%mul10 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_5_load" [DFT/dft.cpp:55]   --->   Operation 263 'fmul' 'mul10' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 264 [7/7] (3.77ns)   --->   "%mul11 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_5_load" [DFT/dft.cpp:56]   --->   Operation 264 'fmul' 'mul11' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 265 [7/7] (3.77ns)   --->   "%mul12 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_6_load" [DFT/dft.cpp:57]   --->   Operation 265 'fmul' 'mul12' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 266 [7/7] (3.77ns)   --->   "%mul13 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_6_load" [DFT/dft.cpp:58]   --->   Operation 266 'fmul' 'mul13' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 267 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_7_load = load i10 %p_ZL22cos_coefficients_table_7_addr" [DFT/dft.cpp:59]   --->   Operation 267 'load' 'p_ZL22cos_coefficients_table_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 268 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_7_load = load i10 %p_ZL22sin_coefficients_table_7_addr" [DFT/dft.cpp:60]   --->   Operation 268 'load' 'p_ZL22sin_coefficients_table_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 269 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_8_load = load i10 %p_ZL22cos_coefficients_table_8_addr" [DFT/dft.cpp:61]   --->   Operation 269 'load' 'p_ZL22cos_coefficients_table_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 270 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_8_load = load i10 %p_ZL22sin_coefficients_table_8_addr" [DFT/dft.cpp:62]   --->   Operation 270 'load' 'p_ZL22sin_coefficients_table_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln63 = zext i10 %index9" [DFT/dft.cpp:63]   --->   Operation 271 'zext' 'zext_ln63' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 272 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_9_addr = getelementptr i32 %p_ZL22cos_coefficients_table_9, i64 0, i64 %zext_ln63" [DFT/dft.cpp:63]   --->   Operation 272 'getelementptr' 'p_ZL22cos_coefficients_table_9_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 273 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_9_load = load i10 %p_ZL22cos_coefficients_table_9_addr" [DFT/dft.cpp:63]   --->   Operation 273 'load' 'p_ZL22cos_coefficients_table_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_9_addr = getelementptr i32 %p_ZL22sin_coefficients_table_9, i64 0, i64 %zext_ln63" [DFT/dft.cpp:64]   --->   Operation 274 'getelementptr' 'p_ZL22sin_coefficients_table_9_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 275 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_9_load = load i10 %p_ZL22sin_coefficients_table_9_addr" [DFT/dft.cpp:64]   --->   Operation 275 'load' 'p_ZL22sin_coefficients_table_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 276 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i10 %index10" [DFT/dft.cpp:65]   --->   Operation 276 'zext' 'zext_ln65' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_10_addr = getelementptr i32 %p_ZL22cos_coefficients_table_10, i64 0, i64 %zext_ln65" [DFT/dft.cpp:65]   --->   Operation 277 'getelementptr' 'p_ZL22cos_coefficients_table_10_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 278 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_10_load = load i10 %p_ZL22cos_coefficients_table_10_addr" [DFT/dft.cpp:65]   --->   Operation 278 'load' 'p_ZL22cos_coefficients_table_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_10 : Operation 279 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_10_addr = getelementptr i32 %p_ZL22sin_coefficients_table_10, i64 0, i64 %zext_ln65" [DFT/dft.cpp:66]   --->   Operation 279 'getelementptr' 'p_ZL22sin_coefficients_table_10_addr' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 280 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_10_load = load i10 %p_ZL22sin_coefficients_table_10_addr" [DFT/dft.cpp:66]   --->   Operation 280 'load' 'p_ZL22sin_coefficients_table_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 11 <SV = 10> <Delay = 3.77>
ST_11 : Operation 281 [1/1] (1.73ns)   --->   "%index13 = add i10 %index12, i10 %trunc_ln18" [DFT/dft.cpp:36]   --->   Operation 281 'add' 'index13' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 282 [1/1] (1.73ns)   --->   "%index14 = add i10 %index13, i10 %trunc_ln18" [DFT/dft.cpp:37]   --->   Operation 282 'add' 'index14' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 283 [3/7] (3.77ns)   --->   "%mul = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_0_load" [DFT/dft.cpp:45]   --->   Operation 283 'fmul' 'mul' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 284 [3/7] (3.77ns)   --->   "%mul1 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_0_load" [DFT/dft.cpp:46]   --->   Operation 284 'fmul' 'mul1' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 285 [4/7] (3.77ns)   --->   "%mul2 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_1_load" [DFT/dft.cpp:47]   --->   Operation 285 'fmul' 'mul2' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 286 [4/7] (3.77ns)   --->   "%mul3 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_1_load" [DFT/dft.cpp:48]   --->   Operation 286 'fmul' 'mul3' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 287 [4/7] (3.77ns)   --->   "%mul4 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_2_load" [DFT/dft.cpp:49]   --->   Operation 287 'fmul' 'mul4' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 288 [4/7] (3.77ns)   --->   "%mul5 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_2_load" [DFT/dft.cpp:50]   --->   Operation 288 'fmul' 'mul5' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 289 [5/7] (3.77ns)   --->   "%mul6 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_3_load" [DFT/dft.cpp:51]   --->   Operation 289 'fmul' 'mul6' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 290 [5/7] (3.77ns)   --->   "%mul7 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_3_load" [DFT/dft.cpp:52]   --->   Operation 290 'fmul' 'mul7' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 291 [5/7] (3.77ns)   --->   "%mul8 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_4_load" [DFT/dft.cpp:53]   --->   Operation 291 'fmul' 'mul8' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 292 [5/7] (3.77ns)   --->   "%mul9 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_4_load" [DFT/dft.cpp:54]   --->   Operation 292 'fmul' 'mul9' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 293 [6/7] (3.77ns)   --->   "%mul10 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_5_load" [DFT/dft.cpp:55]   --->   Operation 293 'fmul' 'mul10' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 294 [6/7] (3.77ns)   --->   "%mul11 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_5_load" [DFT/dft.cpp:56]   --->   Operation 294 'fmul' 'mul11' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 295 [6/7] (3.77ns)   --->   "%mul12 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_6_load" [DFT/dft.cpp:57]   --->   Operation 295 'fmul' 'mul12' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 296 [6/7] (3.77ns)   --->   "%mul13 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_6_load" [DFT/dft.cpp:58]   --->   Operation 296 'fmul' 'mul13' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 297 [7/7] (3.77ns)   --->   "%mul14 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_7_load" [DFT/dft.cpp:59]   --->   Operation 297 'fmul' 'mul14' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 298 [7/7] (3.77ns)   --->   "%mul15 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_7_load" [DFT/dft.cpp:60]   --->   Operation 298 'fmul' 'mul15' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 299 [7/7] (3.77ns)   --->   "%mul16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_8_load" [DFT/dft.cpp:61]   --->   Operation 299 'fmul' 'mul16' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 300 [7/7] (3.77ns)   --->   "%mul17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_8_load" [DFT/dft.cpp:62]   --->   Operation 300 'fmul' 'mul17' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 301 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_9_load = load i10 %p_ZL22cos_coefficients_table_9_addr" [DFT/dft.cpp:63]   --->   Operation 301 'load' 'p_ZL22cos_coefficients_table_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 302 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_9_load = load i10 %p_ZL22sin_coefficients_table_9_addr" [DFT/dft.cpp:64]   --->   Operation 302 'load' 'p_ZL22sin_coefficients_table_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 303 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_10_load = load i10 %p_ZL22cos_coefficients_table_10_addr" [DFT/dft.cpp:65]   --->   Operation 303 'load' 'p_ZL22cos_coefficients_table_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 304 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_10_load = load i10 %p_ZL22sin_coefficients_table_10_addr" [DFT/dft.cpp:66]   --->   Operation 304 'load' 'p_ZL22sin_coefficients_table_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 305 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i10 %index11" [DFT/dft.cpp:67]   --->   Operation 305 'zext' 'zext_ln67' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_11_addr = getelementptr i32 %p_ZL22cos_coefficients_table_11, i64 0, i64 %zext_ln67" [DFT/dft.cpp:67]   --->   Operation 306 'getelementptr' 'p_ZL22cos_coefficients_table_11_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 307 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_11_load = load i10 %p_ZL22cos_coefficients_table_11_addr" [DFT/dft.cpp:67]   --->   Operation 307 'load' 'p_ZL22cos_coefficients_table_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_11_addr = getelementptr i32 %p_ZL22sin_coefficients_table_11, i64 0, i64 %zext_ln67" [DFT/dft.cpp:68]   --->   Operation 308 'getelementptr' 'p_ZL22sin_coefficients_table_11_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 309 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_11_load = load i10 %p_ZL22sin_coefficients_table_11_addr" [DFT/dft.cpp:68]   --->   Operation 309 'load' 'p_ZL22sin_coefficients_table_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i10 %index12" [DFT/dft.cpp:69]   --->   Operation 310 'zext' 'zext_ln69' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_12_addr = getelementptr i32 %p_ZL22cos_coefficients_table_12, i64 0, i64 %zext_ln69" [DFT/dft.cpp:69]   --->   Operation 311 'getelementptr' 'p_ZL22cos_coefficients_table_12_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 312 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_12_load = load i10 %p_ZL22cos_coefficients_table_12_addr" [DFT/dft.cpp:69]   --->   Operation 312 'load' 'p_ZL22cos_coefficients_table_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_11 : Operation 313 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_12_addr = getelementptr i32 %p_ZL22sin_coefficients_table_12, i64 0, i64 %zext_ln69" [DFT/dft.cpp:70]   --->   Operation 313 'getelementptr' 'p_ZL22sin_coefficients_table_12_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 314 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_12_load = load i10 %p_ZL22sin_coefficients_table_12_addr" [DFT/dft.cpp:70]   --->   Operation 314 'load' 'p_ZL22sin_coefficients_table_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 12 <SV = 11> <Delay = 3.77>
ST_12 : Operation 315 [1/1] (1.73ns)   --->   "%index15 = add i10 %index14, i10 %trunc_ln18" [DFT/dft.cpp:38]   --->   Operation 315 'add' 'index15' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 316 [1/1] (1.73ns)   --->   "%index16 = add i10 %index15, i10 %trunc_ln18" [DFT/dft.cpp:39]   --->   Operation 316 'add' 'index16' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 317 [2/7] (3.77ns)   --->   "%mul = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_0_load" [DFT/dft.cpp:45]   --->   Operation 317 'fmul' 'mul' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln45_1 = zext i7 %tmp_1" [DFT/dft.cpp:45]   --->   Operation 318 'zext' 'zext_ln45_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 319 [1/1] (0.00ns)   --->   "%real_op_0_addr = getelementptr i32 %real_op_0, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:45]   --->   Operation 319 'getelementptr' 'real_op_0_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 320 [2/2] (3.25ns)   --->   "%real_op_0_load = load i6 %real_op_0_addr" [DFT/dft.cpp:45]   --->   Operation 320 'load' 'real_op_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_12 : Operation 321 [2/7] (3.77ns)   --->   "%mul1 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_0_load" [DFT/dft.cpp:46]   --->   Operation 321 'fmul' 'mul1' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 322 [1/1] (0.00ns)   --->   "%imag_op_0_addr = getelementptr i32 %imag_op_0, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:46]   --->   Operation 322 'getelementptr' 'imag_op_0_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 323 [2/2] (3.25ns)   --->   "%imag_op_0_load = load i6 %imag_op_0_addr" [DFT/dft.cpp:46]   --->   Operation 323 'load' 'imag_op_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_12 : Operation 324 [3/7] (3.77ns)   --->   "%mul2 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_1_load" [DFT/dft.cpp:47]   --->   Operation 324 'fmul' 'mul2' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 325 [3/7] (3.77ns)   --->   "%mul3 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_1_load" [DFT/dft.cpp:48]   --->   Operation 325 'fmul' 'mul3' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 326 [3/7] (3.77ns)   --->   "%mul4 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_2_load" [DFT/dft.cpp:49]   --->   Operation 326 'fmul' 'mul4' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 327 [3/7] (3.77ns)   --->   "%mul5 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_2_load" [DFT/dft.cpp:50]   --->   Operation 327 'fmul' 'mul5' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 328 [4/7] (3.77ns)   --->   "%mul6 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_3_load" [DFT/dft.cpp:51]   --->   Operation 328 'fmul' 'mul6' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 329 [4/7] (3.77ns)   --->   "%mul7 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_3_load" [DFT/dft.cpp:52]   --->   Operation 329 'fmul' 'mul7' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 330 [4/7] (3.77ns)   --->   "%mul8 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_4_load" [DFT/dft.cpp:53]   --->   Operation 330 'fmul' 'mul8' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 331 [4/7] (3.77ns)   --->   "%mul9 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_4_load" [DFT/dft.cpp:54]   --->   Operation 331 'fmul' 'mul9' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 332 [5/7] (3.77ns)   --->   "%mul10 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_5_load" [DFT/dft.cpp:55]   --->   Operation 332 'fmul' 'mul10' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 333 [5/7] (3.77ns)   --->   "%mul11 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_5_load" [DFT/dft.cpp:56]   --->   Operation 333 'fmul' 'mul11' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 334 [5/7] (3.77ns)   --->   "%mul12 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_6_load" [DFT/dft.cpp:57]   --->   Operation 334 'fmul' 'mul12' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 335 [5/7] (3.77ns)   --->   "%mul13 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_6_load" [DFT/dft.cpp:58]   --->   Operation 335 'fmul' 'mul13' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 336 [6/7] (3.77ns)   --->   "%mul14 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_7_load" [DFT/dft.cpp:59]   --->   Operation 336 'fmul' 'mul14' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 337 [6/7] (3.77ns)   --->   "%mul15 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_7_load" [DFT/dft.cpp:60]   --->   Operation 337 'fmul' 'mul15' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 338 [6/7] (3.77ns)   --->   "%mul16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_8_load" [DFT/dft.cpp:61]   --->   Operation 338 'fmul' 'mul16' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 339 [6/7] (3.77ns)   --->   "%mul17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_8_load" [DFT/dft.cpp:62]   --->   Operation 339 'fmul' 'mul17' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 340 [7/7] (3.77ns)   --->   "%mul18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_9_load" [DFT/dft.cpp:63]   --->   Operation 340 'fmul' 'mul18' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 341 [7/7] (3.77ns)   --->   "%mul19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_9_load" [DFT/dft.cpp:64]   --->   Operation 341 'fmul' 'mul19' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 342 [7/7] (3.77ns)   --->   "%mul20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_10_load" [DFT/dft.cpp:65]   --->   Operation 342 'fmul' 'mul20' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 343 [7/7] (3.77ns)   --->   "%mul21 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_10_load" [DFT/dft.cpp:66]   --->   Operation 343 'fmul' 'mul21' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 344 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_11_load = load i10 %p_ZL22cos_coefficients_table_11_addr" [DFT/dft.cpp:67]   --->   Operation 344 'load' 'p_ZL22cos_coefficients_table_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_12 : Operation 345 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_11_load = load i10 %p_ZL22sin_coefficients_table_11_addr" [DFT/dft.cpp:68]   --->   Operation 345 'load' 'p_ZL22sin_coefficients_table_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_12 : Operation 346 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_12_load = load i10 %p_ZL22cos_coefficients_table_12_addr" [DFT/dft.cpp:69]   --->   Operation 346 'load' 'p_ZL22cos_coefficients_table_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_12 : Operation 347 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_12_load = load i10 %p_ZL22sin_coefficients_table_12_addr" [DFT/dft.cpp:70]   --->   Operation 347 'load' 'p_ZL22sin_coefficients_table_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_12 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i10 %index13" [DFT/dft.cpp:71]   --->   Operation 348 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 349 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_13_addr = getelementptr i32 %p_ZL22cos_coefficients_table_13, i64 0, i64 %zext_ln71" [DFT/dft.cpp:71]   --->   Operation 349 'getelementptr' 'p_ZL22cos_coefficients_table_13_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 350 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_13_load = load i10 %p_ZL22cos_coefficients_table_13_addr" [DFT/dft.cpp:71]   --->   Operation 350 'load' 'p_ZL22cos_coefficients_table_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_12 : Operation 351 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_13_addr = getelementptr i32 %p_ZL22sin_coefficients_table_13, i64 0, i64 %zext_ln71" [DFT/dft.cpp:72]   --->   Operation 351 'getelementptr' 'p_ZL22sin_coefficients_table_13_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 352 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_13_load = load i10 %p_ZL22sin_coefficients_table_13_addr" [DFT/dft.cpp:72]   --->   Operation 352 'load' 'p_ZL22sin_coefficients_table_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_12 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i10 %index14" [DFT/dft.cpp:73]   --->   Operation 353 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 354 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_14_addr = getelementptr i32 %p_ZL22cos_coefficients_table_14, i64 0, i64 %zext_ln73" [DFT/dft.cpp:73]   --->   Operation 354 'getelementptr' 'p_ZL22cos_coefficients_table_14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 355 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_14_load = load i10 %p_ZL22cos_coefficients_table_14_addr" [DFT/dft.cpp:73]   --->   Operation 355 'load' 'p_ZL22cos_coefficients_table_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_12 : Operation 356 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_14_addr = getelementptr i32 %p_ZL22sin_coefficients_table_14, i64 0, i64 %zext_ln73" [DFT/dft.cpp:74]   --->   Operation 356 'getelementptr' 'p_ZL22sin_coefficients_table_14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 357 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_14_load = load i10 %p_ZL22sin_coefficients_table_14_addr" [DFT/dft.cpp:74]   --->   Operation 357 'load' 'p_ZL22sin_coefficients_table_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 13 <SV = 12> <Delay = 3.77>
ST_13 : Operation 358 [1/1] (1.73ns)   --->   "%index17 = add i10 %index16, i10 %trunc_ln18" [DFT/dft.cpp:40]   --->   Operation 358 'add' 'index17' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 359 [1/1] (1.73ns)   --->   "%index18 = add i10 %index17, i10 %trunc_ln18" [DFT/dft.cpp:41]   --->   Operation 359 'add' 'index18' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 360 [1/7] (3.77ns)   --->   "%mul = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_0_load" [DFT/dft.cpp:45]   --->   Operation 360 'fmul' 'mul' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 361 [1/2] (3.25ns)   --->   "%real_op_0_load = load i6 %real_op_0_addr" [DFT/dft.cpp:45]   --->   Operation 361 'load' 'real_op_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_13 : Operation 362 [1/7] (3.77ns)   --->   "%mul1 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_0_load" [DFT/dft.cpp:46]   --->   Operation 362 'fmul' 'mul1' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 363 [1/2] (3.25ns)   --->   "%imag_op_0_load = load i6 %imag_op_0_addr" [DFT/dft.cpp:46]   --->   Operation 363 'load' 'imag_op_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_13 : Operation 364 [2/7] (3.77ns)   --->   "%mul2 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_1_load" [DFT/dft.cpp:47]   --->   Operation 364 'fmul' 'mul2' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 365 [1/1] (0.00ns)   --->   "%real_op_1_addr = getelementptr i32 %real_op_1, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:47]   --->   Operation 365 'getelementptr' 'real_op_1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 366 [2/2] (3.25ns)   --->   "%real_op_1_load = load i6 %real_op_1_addr" [DFT/dft.cpp:47]   --->   Operation 366 'load' 'real_op_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_13 : Operation 367 [2/7] (3.77ns)   --->   "%mul3 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_1_load" [DFT/dft.cpp:48]   --->   Operation 367 'fmul' 'mul3' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 368 [1/1] (0.00ns)   --->   "%imag_op_1_addr = getelementptr i32 %imag_op_1, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:48]   --->   Operation 368 'getelementptr' 'imag_op_1_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 369 [2/2] (3.25ns)   --->   "%imag_op_1_load = load i6 %imag_op_1_addr" [DFT/dft.cpp:48]   --->   Operation 369 'load' 'imag_op_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_13 : Operation 370 [2/7] (3.77ns)   --->   "%mul4 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_2_load" [DFT/dft.cpp:49]   --->   Operation 370 'fmul' 'mul4' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 371 [1/1] (0.00ns)   --->   "%real_op_2_addr = getelementptr i32 %real_op_2, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:49]   --->   Operation 371 'getelementptr' 'real_op_2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 372 [2/2] (3.25ns)   --->   "%real_op_2_load = load i6 %real_op_2_addr" [DFT/dft.cpp:49]   --->   Operation 372 'load' 'real_op_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_13 : Operation 373 [2/7] (3.77ns)   --->   "%mul5 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_2_load" [DFT/dft.cpp:50]   --->   Operation 373 'fmul' 'mul5' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 374 [1/1] (0.00ns)   --->   "%imag_op_2_addr = getelementptr i32 %imag_op_2, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:50]   --->   Operation 374 'getelementptr' 'imag_op_2_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 375 [2/2] (3.25ns)   --->   "%imag_op_2_load = load i6 %imag_op_2_addr" [DFT/dft.cpp:50]   --->   Operation 375 'load' 'imag_op_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_13 : Operation 376 [3/7] (3.77ns)   --->   "%mul6 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_3_load" [DFT/dft.cpp:51]   --->   Operation 376 'fmul' 'mul6' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 377 [3/7] (3.77ns)   --->   "%mul7 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_3_load" [DFT/dft.cpp:52]   --->   Operation 377 'fmul' 'mul7' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 378 [3/7] (3.77ns)   --->   "%mul8 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_4_load" [DFT/dft.cpp:53]   --->   Operation 378 'fmul' 'mul8' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 379 [3/7] (3.77ns)   --->   "%mul9 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_4_load" [DFT/dft.cpp:54]   --->   Operation 379 'fmul' 'mul9' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 380 [4/7] (3.77ns)   --->   "%mul10 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_5_load" [DFT/dft.cpp:55]   --->   Operation 380 'fmul' 'mul10' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 381 [4/7] (3.77ns)   --->   "%mul11 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_5_load" [DFT/dft.cpp:56]   --->   Operation 381 'fmul' 'mul11' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 382 [4/7] (3.77ns)   --->   "%mul12 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_6_load" [DFT/dft.cpp:57]   --->   Operation 382 'fmul' 'mul12' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 383 [4/7] (3.77ns)   --->   "%mul13 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_6_load" [DFT/dft.cpp:58]   --->   Operation 383 'fmul' 'mul13' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 384 [5/7] (3.77ns)   --->   "%mul14 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_7_load" [DFT/dft.cpp:59]   --->   Operation 384 'fmul' 'mul14' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 385 [5/7] (3.77ns)   --->   "%mul15 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_7_load" [DFT/dft.cpp:60]   --->   Operation 385 'fmul' 'mul15' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 386 [5/7] (3.77ns)   --->   "%mul16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_8_load" [DFT/dft.cpp:61]   --->   Operation 386 'fmul' 'mul16' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 387 [5/7] (3.77ns)   --->   "%mul17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_8_load" [DFT/dft.cpp:62]   --->   Operation 387 'fmul' 'mul17' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 388 [6/7] (3.77ns)   --->   "%mul18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_9_load" [DFT/dft.cpp:63]   --->   Operation 388 'fmul' 'mul18' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 389 [6/7] (3.77ns)   --->   "%mul19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_9_load" [DFT/dft.cpp:64]   --->   Operation 389 'fmul' 'mul19' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 390 [6/7] (3.77ns)   --->   "%mul20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_10_load" [DFT/dft.cpp:65]   --->   Operation 390 'fmul' 'mul20' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 391 [6/7] (3.77ns)   --->   "%mul21 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_10_load" [DFT/dft.cpp:66]   --->   Operation 391 'fmul' 'mul21' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 392 [7/7] (3.77ns)   --->   "%mul22 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_11_load" [DFT/dft.cpp:67]   --->   Operation 392 'fmul' 'mul22' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 393 [7/7] (3.77ns)   --->   "%mul23 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_11_load" [DFT/dft.cpp:68]   --->   Operation 393 'fmul' 'mul23' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 394 [7/7] (3.77ns)   --->   "%mul24 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_12_load" [DFT/dft.cpp:69]   --->   Operation 394 'fmul' 'mul24' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 395 [7/7] (3.77ns)   --->   "%mul25 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_12_load" [DFT/dft.cpp:70]   --->   Operation 395 'fmul' 'mul25' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 396 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_13_load = load i10 %p_ZL22cos_coefficients_table_13_addr" [DFT/dft.cpp:71]   --->   Operation 396 'load' 'p_ZL22cos_coefficients_table_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_13 : Operation 397 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_13_load = load i10 %p_ZL22sin_coefficients_table_13_addr" [DFT/dft.cpp:72]   --->   Operation 397 'load' 'p_ZL22sin_coefficients_table_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_13 : Operation 398 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_14_load = load i10 %p_ZL22cos_coefficients_table_14_addr" [DFT/dft.cpp:73]   --->   Operation 398 'load' 'p_ZL22cos_coefficients_table_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_13 : Operation 399 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_14_load = load i10 %p_ZL22sin_coefficients_table_14_addr" [DFT/dft.cpp:74]   --->   Operation 399 'load' 'p_ZL22sin_coefficients_table_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_13 : Operation 400 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i10 %index15" [DFT/dft.cpp:75]   --->   Operation 400 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 401 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_15_addr = getelementptr i32 %p_ZL22cos_coefficients_table_15, i64 0, i64 %zext_ln75" [DFT/dft.cpp:75]   --->   Operation 401 'getelementptr' 'p_ZL22cos_coefficients_table_15_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 402 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_15_load = load i10 %p_ZL22cos_coefficients_table_15_addr" [DFT/dft.cpp:75]   --->   Operation 402 'load' 'p_ZL22cos_coefficients_table_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_13 : Operation 403 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_15_addr = getelementptr i32 %p_ZL22sin_coefficients_table_15, i64 0, i64 %zext_ln75" [DFT/dft.cpp:76]   --->   Operation 403 'getelementptr' 'p_ZL22sin_coefficients_table_15_addr' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 404 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_15_load = load i10 %p_ZL22sin_coefficients_table_15_addr" [DFT/dft.cpp:76]   --->   Operation 404 'load' 'p_ZL22sin_coefficients_table_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_13 : Operation 405 [1/1] (0.00ns)   --->   "%zext_ln91 = zext i10 %index16" [DFT/dft.cpp:91]   --->   Operation 405 'zext' 'zext_ln91' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 406 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_16_addr = getelementptr i32 %p_ZL22cos_coefficients_table_16, i64 0, i64 %zext_ln91" [DFT/dft.cpp:91]   --->   Operation 406 'getelementptr' 'p_ZL22cos_coefficients_table_16_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_13 : Operation 407 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_16_load = load i10 %p_ZL22cos_coefficients_table_16_addr" [DFT/dft.cpp:91]   --->   Operation 407 'load' 'p_ZL22cos_coefficients_table_16_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_13 : Operation 408 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_16_addr = getelementptr i32 %p_ZL22sin_coefficients_table_16, i64 0, i64 %zext_ln91" [DFT/dft.cpp:92]   --->   Operation 408 'getelementptr' 'p_ZL22sin_coefficients_table_16_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_13 : Operation 409 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_16_load = load i10 %p_ZL22sin_coefficients_table_16_addr" [DFT/dft.cpp:92]   --->   Operation 409 'load' 'p_ZL22sin_coefficients_table_16_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 14 <SV = 13> <Delay = 3.77>
ST_14 : Operation 410 [1/1] (1.73ns)   --->   "%index19 = add i10 %index18, i10 %trunc_ln18" [DFT/dft.cpp:42]   --->   Operation 410 'add' 'index19' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 411 [1/1] (1.73ns)   --->   "%index20 = add i10 %index19, i10 %trunc_ln18" [DFT/dft.cpp:43]   --->   Operation 411 'add' 'index20' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 412 [1/1] (0.00ns)   --->   "%bitcast_ln45 = bitcast i32 %real_op_0_load" [DFT/dft.cpp:45]   --->   Operation 412 'bitcast' 'bitcast_ln45' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 413 [10/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln45, i32 %mul" [DFT/dft.cpp:45]   --->   Operation 413 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 414 [1/1] (0.00ns)   --->   "%bitcast_ln46 = bitcast i32 %imag_op_0_load" [DFT/dft.cpp:46]   --->   Operation 414 'bitcast' 'bitcast_ln46' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 415 [10/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln46, i32 %mul1" [DFT/dft.cpp:46]   --->   Operation 415 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 416 [1/7] (3.77ns)   --->   "%mul2 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_1_load" [DFT/dft.cpp:47]   --->   Operation 416 'fmul' 'mul2' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 417 [1/2] (3.25ns)   --->   "%real_op_1_load = load i6 %real_op_1_addr" [DFT/dft.cpp:47]   --->   Operation 417 'load' 'real_op_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_14 : Operation 418 [1/7] (3.77ns)   --->   "%mul3 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_1_load" [DFT/dft.cpp:48]   --->   Operation 418 'fmul' 'mul3' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 419 [1/2] (3.25ns)   --->   "%imag_op_1_load = load i6 %imag_op_1_addr" [DFT/dft.cpp:48]   --->   Operation 419 'load' 'imag_op_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_14 : Operation 420 [1/7] (3.77ns)   --->   "%mul4 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_2_load" [DFT/dft.cpp:49]   --->   Operation 420 'fmul' 'mul4' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 421 [1/2] (3.25ns)   --->   "%real_op_2_load = load i6 %real_op_2_addr" [DFT/dft.cpp:49]   --->   Operation 421 'load' 'real_op_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_14 : Operation 422 [1/7] (3.77ns)   --->   "%mul5 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_2_load" [DFT/dft.cpp:50]   --->   Operation 422 'fmul' 'mul5' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 423 [1/2] (3.25ns)   --->   "%imag_op_2_load = load i6 %imag_op_2_addr" [DFT/dft.cpp:50]   --->   Operation 423 'load' 'imag_op_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_14 : Operation 424 [2/7] (3.77ns)   --->   "%mul6 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_3_load" [DFT/dft.cpp:51]   --->   Operation 424 'fmul' 'mul6' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 425 [1/1] (0.00ns)   --->   "%real_op_3_addr = getelementptr i32 %real_op_3, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:51]   --->   Operation 425 'getelementptr' 'real_op_3_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 426 [2/2] (3.25ns)   --->   "%real_op_3_load = load i6 %real_op_3_addr" [DFT/dft.cpp:51]   --->   Operation 426 'load' 'real_op_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_14 : Operation 427 [2/7] (3.77ns)   --->   "%mul7 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_3_load" [DFT/dft.cpp:52]   --->   Operation 427 'fmul' 'mul7' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 428 [1/1] (0.00ns)   --->   "%imag_op_3_addr = getelementptr i32 %imag_op_3, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:52]   --->   Operation 428 'getelementptr' 'imag_op_3_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 429 [2/2] (3.25ns)   --->   "%imag_op_3_load = load i6 %imag_op_3_addr" [DFT/dft.cpp:52]   --->   Operation 429 'load' 'imag_op_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_14 : Operation 430 [2/7] (3.77ns)   --->   "%mul8 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_4_load" [DFT/dft.cpp:53]   --->   Operation 430 'fmul' 'mul8' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 431 [1/1] (0.00ns)   --->   "%real_op_4_addr = getelementptr i32 %real_op_4, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:53]   --->   Operation 431 'getelementptr' 'real_op_4_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 432 [2/2] (3.25ns)   --->   "%real_op_4_load = load i6 %real_op_4_addr" [DFT/dft.cpp:53]   --->   Operation 432 'load' 'real_op_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_14 : Operation 433 [2/7] (3.77ns)   --->   "%mul9 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_4_load" [DFT/dft.cpp:54]   --->   Operation 433 'fmul' 'mul9' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 434 [1/1] (0.00ns)   --->   "%imag_op_4_addr = getelementptr i32 %imag_op_4, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:54]   --->   Operation 434 'getelementptr' 'imag_op_4_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 435 [2/2] (3.25ns)   --->   "%imag_op_4_load = load i6 %imag_op_4_addr" [DFT/dft.cpp:54]   --->   Operation 435 'load' 'imag_op_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_14 : Operation 436 [3/7] (3.77ns)   --->   "%mul10 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_5_load" [DFT/dft.cpp:55]   --->   Operation 436 'fmul' 'mul10' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 437 [3/7] (3.77ns)   --->   "%mul11 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_5_load" [DFT/dft.cpp:56]   --->   Operation 437 'fmul' 'mul11' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 438 [3/7] (3.77ns)   --->   "%mul12 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_6_load" [DFT/dft.cpp:57]   --->   Operation 438 'fmul' 'mul12' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 439 [3/7] (3.77ns)   --->   "%mul13 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_6_load" [DFT/dft.cpp:58]   --->   Operation 439 'fmul' 'mul13' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 440 [4/7] (3.77ns)   --->   "%mul14 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_7_load" [DFT/dft.cpp:59]   --->   Operation 440 'fmul' 'mul14' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 441 [4/7] (3.77ns)   --->   "%mul15 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_7_load" [DFT/dft.cpp:60]   --->   Operation 441 'fmul' 'mul15' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 442 [4/7] (3.77ns)   --->   "%mul16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_8_load" [DFT/dft.cpp:61]   --->   Operation 442 'fmul' 'mul16' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 443 [4/7] (3.77ns)   --->   "%mul17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_8_load" [DFT/dft.cpp:62]   --->   Operation 443 'fmul' 'mul17' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 444 [5/7] (3.77ns)   --->   "%mul18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_9_load" [DFT/dft.cpp:63]   --->   Operation 444 'fmul' 'mul18' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 445 [5/7] (3.77ns)   --->   "%mul19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_9_load" [DFT/dft.cpp:64]   --->   Operation 445 'fmul' 'mul19' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 446 [5/7] (3.77ns)   --->   "%mul20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_10_load" [DFT/dft.cpp:65]   --->   Operation 446 'fmul' 'mul20' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 447 [5/7] (3.77ns)   --->   "%mul21 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_10_load" [DFT/dft.cpp:66]   --->   Operation 447 'fmul' 'mul21' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 448 [6/7] (3.77ns)   --->   "%mul22 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_11_load" [DFT/dft.cpp:67]   --->   Operation 448 'fmul' 'mul22' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 449 [6/7] (3.77ns)   --->   "%mul23 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_11_load" [DFT/dft.cpp:68]   --->   Operation 449 'fmul' 'mul23' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 450 [6/7] (3.77ns)   --->   "%mul24 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_12_load" [DFT/dft.cpp:69]   --->   Operation 450 'fmul' 'mul24' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 451 [6/7] (3.77ns)   --->   "%mul25 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_12_load" [DFT/dft.cpp:70]   --->   Operation 451 'fmul' 'mul25' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 452 [7/7] (3.77ns)   --->   "%mul26 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_13_load" [DFT/dft.cpp:71]   --->   Operation 452 'fmul' 'mul26' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 453 [7/7] (3.77ns)   --->   "%mul27 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_13_load" [DFT/dft.cpp:72]   --->   Operation 453 'fmul' 'mul27' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 454 [7/7] (3.77ns)   --->   "%mul28 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_14_load" [DFT/dft.cpp:73]   --->   Operation 454 'fmul' 'mul28' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 455 [7/7] (3.77ns)   --->   "%mul29 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_14_load" [DFT/dft.cpp:74]   --->   Operation 455 'fmul' 'mul29' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 456 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_15_load = load i10 %p_ZL22cos_coefficients_table_15_addr" [DFT/dft.cpp:75]   --->   Operation 456 'load' 'p_ZL22cos_coefficients_table_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_14 : Operation 457 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_15_load = load i10 %p_ZL22sin_coefficients_table_15_addr" [DFT/dft.cpp:76]   --->   Operation 457 'load' 'p_ZL22sin_coefficients_table_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_14 : Operation 458 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_16_load = load i10 %p_ZL22cos_coefficients_table_16_addr" [DFT/dft.cpp:91]   --->   Operation 458 'load' 'p_ZL22cos_coefficients_table_16_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_14 : Operation 459 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_16_load = load i10 %p_ZL22sin_coefficients_table_16_addr" [DFT/dft.cpp:92]   --->   Operation 459 'load' 'p_ZL22sin_coefficients_table_16_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_14 : Operation 460 [1/1] (0.00ns)   --->   "%zext_ln93 = zext i10 %index17" [DFT/dft.cpp:93]   --->   Operation 460 'zext' 'zext_ln93' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 461 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_17_addr = getelementptr i32 %p_ZL22cos_coefficients_table_17, i64 0, i64 %zext_ln93" [DFT/dft.cpp:93]   --->   Operation 461 'getelementptr' 'p_ZL22cos_coefficients_table_17_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_14 : Operation 462 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_17_load = load i10 %p_ZL22cos_coefficients_table_17_addr" [DFT/dft.cpp:93]   --->   Operation 462 'load' 'p_ZL22cos_coefficients_table_17_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_14 : Operation 463 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_17_addr = getelementptr i32 %p_ZL22sin_coefficients_table_17, i64 0, i64 %zext_ln93" [DFT/dft.cpp:94]   --->   Operation 463 'getelementptr' 'p_ZL22sin_coefficients_table_17_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_14 : Operation 464 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_17_load = load i10 %p_ZL22sin_coefficients_table_17_addr" [DFT/dft.cpp:94]   --->   Operation 464 'load' 'p_ZL22sin_coefficients_table_17_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_14 : Operation 465 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i10 %index18" [DFT/dft.cpp:95]   --->   Operation 465 'zext' 'zext_ln95' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 466 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_18_addr = getelementptr i32 %p_ZL22cos_coefficients_table_18, i64 0, i64 %zext_ln95" [DFT/dft.cpp:95]   --->   Operation 466 'getelementptr' 'p_ZL22cos_coefficients_table_18_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_14 : Operation 467 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_18_load = load i10 %p_ZL22cos_coefficients_table_18_addr" [DFT/dft.cpp:95]   --->   Operation 467 'load' 'p_ZL22cos_coefficients_table_18_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_14 : Operation 468 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_18_addr = getelementptr i32 %p_ZL22sin_coefficients_table_18, i64 0, i64 %zext_ln95" [DFT/dft.cpp:96]   --->   Operation 468 'getelementptr' 'p_ZL22sin_coefficients_table_18_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_14 : Operation 469 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_18_load = load i10 %p_ZL22sin_coefficients_table_18_addr" [DFT/dft.cpp:96]   --->   Operation 469 'load' 'p_ZL22sin_coefficients_table_18_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 15 <SV = 14> <Delay = 3.77>
ST_15 : Operation 470 [9/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln45, i32 %mul" [DFT/dft.cpp:45]   --->   Operation 470 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 471 [9/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln46, i32 %mul1" [DFT/dft.cpp:46]   --->   Operation 471 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 472 [1/1] (0.00ns)   --->   "%bitcast_ln47 = bitcast i32 %real_op_1_load" [DFT/dft.cpp:47]   --->   Operation 472 'bitcast' 'bitcast_ln47' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 473 [10/10] (3.35ns)   --->   "%add2 = fadd i32 %bitcast_ln47, i32 %mul2" [DFT/dft.cpp:47]   --->   Operation 473 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 474 [1/1] (0.00ns)   --->   "%bitcast_ln48 = bitcast i32 %imag_op_1_load" [DFT/dft.cpp:48]   --->   Operation 474 'bitcast' 'bitcast_ln48' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 475 [10/10] (3.35ns)   --->   "%add3 = fadd i32 %bitcast_ln48, i32 %mul3" [DFT/dft.cpp:48]   --->   Operation 475 'fadd' 'add3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 476 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %real_op_2_load" [DFT/dft.cpp:49]   --->   Operation 476 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 477 [10/10] (3.35ns)   --->   "%add4 = fadd i32 %bitcast_ln49, i32 %mul4" [DFT/dft.cpp:49]   --->   Operation 477 'fadd' 'add4' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 478 [1/1] (0.00ns)   --->   "%bitcast_ln50 = bitcast i32 %imag_op_2_load" [DFT/dft.cpp:50]   --->   Operation 478 'bitcast' 'bitcast_ln50' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 479 [10/10] (3.35ns)   --->   "%add5 = fadd i32 %bitcast_ln50, i32 %mul5" [DFT/dft.cpp:50]   --->   Operation 479 'fadd' 'add5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 480 [1/7] (3.77ns)   --->   "%mul6 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_3_load" [DFT/dft.cpp:51]   --->   Operation 480 'fmul' 'mul6' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 481 [1/2] (3.25ns)   --->   "%real_op_3_load = load i6 %real_op_3_addr" [DFT/dft.cpp:51]   --->   Operation 481 'load' 'real_op_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_15 : Operation 482 [1/7] (3.77ns)   --->   "%mul7 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_3_load" [DFT/dft.cpp:52]   --->   Operation 482 'fmul' 'mul7' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 483 [1/2] (3.25ns)   --->   "%imag_op_3_load = load i6 %imag_op_3_addr" [DFT/dft.cpp:52]   --->   Operation 483 'load' 'imag_op_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_15 : Operation 484 [1/7] (3.77ns)   --->   "%mul8 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_4_load" [DFT/dft.cpp:53]   --->   Operation 484 'fmul' 'mul8' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 485 [1/2] (3.25ns)   --->   "%real_op_4_load = load i6 %real_op_4_addr" [DFT/dft.cpp:53]   --->   Operation 485 'load' 'real_op_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_15 : Operation 486 [1/7] (3.77ns)   --->   "%mul9 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_4_load" [DFT/dft.cpp:54]   --->   Operation 486 'fmul' 'mul9' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 487 [1/2] (3.25ns)   --->   "%imag_op_4_load = load i6 %imag_op_4_addr" [DFT/dft.cpp:54]   --->   Operation 487 'load' 'imag_op_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_15 : Operation 488 [2/7] (3.77ns)   --->   "%mul10 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_5_load" [DFT/dft.cpp:55]   --->   Operation 488 'fmul' 'mul10' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 489 [1/1] (0.00ns)   --->   "%real_op_5_addr = getelementptr i32 %real_op_5, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:55]   --->   Operation 489 'getelementptr' 'real_op_5_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 490 [2/2] (3.25ns)   --->   "%real_op_5_load = load i6 %real_op_5_addr" [DFT/dft.cpp:55]   --->   Operation 490 'load' 'real_op_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_15 : Operation 491 [2/7] (3.77ns)   --->   "%mul11 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_5_load" [DFT/dft.cpp:56]   --->   Operation 491 'fmul' 'mul11' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 492 [1/1] (0.00ns)   --->   "%imag_op_5_addr = getelementptr i32 %imag_op_5, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:56]   --->   Operation 492 'getelementptr' 'imag_op_5_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 493 [2/2] (3.25ns)   --->   "%imag_op_5_load = load i6 %imag_op_5_addr" [DFT/dft.cpp:56]   --->   Operation 493 'load' 'imag_op_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_15 : Operation 494 [2/7] (3.77ns)   --->   "%mul12 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_6_load" [DFT/dft.cpp:57]   --->   Operation 494 'fmul' 'mul12' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 495 [1/1] (0.00ns)   --->   "%real_op_6_addr = getelementptr i32 %real_op_6, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:57]   --->   Operation 495 'getelementptr' 'real_op_6_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 496 [2/2] (3.25ns)   --->   "%real_op_6_load = load i6 %real_op_6_addr" [DFT/dft.cpp:57]   --->   Operation 496 'load' 'real_op_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_15 : Operation 497 [2/7] (3.77ns)   --->   "%mul13 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_6_load" [DFT/dft.cpp:58]   --->   Operation 497 'fmul' 'mul13' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 498 [1/1] (0.00ns)   --->   "%imag_op_6_addr = getelementptr i32 %imag_op_6, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:58]   --->   Operation 498 'getelementptr' 'imag_op_6_addr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 499 [2/2] (3.25ns)   --->   "%imag_op_6_load = load i6 %imag_op_6_addr" [DFT/dft.cpp:58]   --->   Operation 499 'load' 'imag_op_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_15 : Operation 500 [3/7] (3.77ns)   --->   "%mul14 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_7_load" [DFT/dft.cpp:59]   --->   Operation 500 'fmul' 'mul14' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 501 [3/7] (3.77ns)   --->   "%mul15 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_7_load" [DFT/dft.cpp:60]   --->   Operation 501 'fmul' 'mul15' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 502 [3/7] (3.77ns)   --->   "%mul16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_8_load" [DFT/dft.cpp:61]   --->   Operation 502 'fmul' 'mul16' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 503 [3/7] (3.77ns)   --->   "%mul17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_8_load" [DFT/dft.cpp:62]   --->   Operation 503 'fmul' 'mul17' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 504 [4/7] (3.77ns)   --->   "%mul18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_9_load" [DFT/dft.cpp:63]   --->   Operation 504 'fmul' 'mul18' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 505 [4/7] (3.77ns)   --->   "%mul19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_9_load" [DFT/dft.cpp:64]   --->   Operation 505 'fmul' 'mul19' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 506 [4/7] (3.77ns)   --->   "%mul20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_10_load" [DFT/dft.cpp:65]   --->   Operation 506 'fmul' 'mul20' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 507 [4/7] (3.77ns)   --->   "%mul21 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_10_load" [DFT/dft.cpp:66]   --->   Operation 507 'fmul' 'mul21' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 508 [5/7] (3.77ns)   --->   "%mul22 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_11_load" [DFT/dft.cpp:67]   --->   Operation 508 'fmul' 'mul22' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 509 [5/7] (3.77ns)   --->   "%mul23 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_11_load" [DFT/dft.cpp:68]   --->   Operation 509 'fmul' 'mul23' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 510 [5/7] (3.77ns)   --->   "%mul24 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_12_load" [DFT/dft.cpp:69]   --->   Operation 510 'fmul' 'mul24' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 511 [5/7] (3.77ns)   --->   "%mul25 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_12_load" [DFT/dft.cpp:70]   --->   Operation 511 'fmul' 'mul25' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 512 [6/7] (3.77ns)   --->   "%mul26 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_13_load" [DFT/dft.cpp:71]   --->   Operation 512 'fmul' 'mul26' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 513 [6/7] (3.77ns)   --->   "%mul27 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_13_load" [DFT/dft.cpp:72]   --->   Operation 513 'fmul' 'mul27' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 514 [6/7] (3.77ns)   --->   "%mul28 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_14_load" [DFT/dft.cpp:73]   --->   Operation 514 'fmul' 'mul28' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 515 [6/7] (3.77ns)   --->   "%mul29 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_14_load" [DFT/dft.cpp:74]   --->   Operation 515 'fmul' 'mul29' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 516 [7/7] (3.77ns)   --->   "%mul30 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_15_load" [DFT/dft.cpp:75]   --->   Operation 516 'fmul' 'mul30' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 517 [7/7] (3.77ns)   --->   "%mul31 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_15_load" [DFT/dft.cpp:76]   --->   Operation 517 'fmul' 'mul31' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 518 [7/7] (3.77ns)   --->   "%temp_r16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_16_load" [DFT/dft.cpp:91]   --->   Operation 518 'fmul' 'temp_r16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 519 [7/7] (3.77ns)   --->   "%temp_i16 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_16_load" [DFT/dft.cpp:92]   --->   Operation 519 'fmul' 'temp_i16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 520 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_17_load = load i10 %p_ZL22cos_coefficients_table_17_addr" [DFT/dft.cpp:93]   --->   Operation 520 'load' 'p_ZL22cos_coefficients_table_17_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_15 : Operation 521 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_17_load = load i10 %p_ZL22sin_coefficients_table_17_addr" [DFT/dft.cpp:94]   --->   Operation 521 'load' 'p_ZL22sin_coefficients_table_17_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_15 : Operation 522 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_18_load = load i10 %p_ZL22cos_coefficients_table_18_addr" [DFT/dft.cpp:95]   --->   Operation 522 'load' 'p_ZL22cos_coefficients_table_18_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_15 : Operation 523 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_18_load = load i10 %p_ZL22sin_coefficients_table_18_addr" [DFT/dft.cpp:96]   --->   Operation 523 'load' 'p_ZL22sin_coefficients_table_18_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_15 : Operation 524 [1/1] (0.00ns)   --->   "%zext_ln97 = zext i10 %index19" [DFT/dft.cpp:97]   --->   Operation 524 'zext' 'zext_ln97' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 525 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_19_addr = getelementptr i32 %p_ZL22cos_coefficients_table_19, i64 0, i64 %zext_ln97" [DFT/dft.cpp:97]   --->   Operation 525 'getelementptr' 'p_ZL22cos_coefficients_table_19_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_15 : Operation 526 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_19_load = load i10 %p_ZL22cos_coefficients_table_19_addr" [DFT/dft.cpp:97]   --->   Operation 526 'load' 'p_ZL22cos_coefficients_table_19_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_15 : Operation 527 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_19_addr = getelementptr i32 %p_ZL22sin_coefficients_table_19, i64 0, i64 %zext_ln97" [DFT/dft.cpp:98]   --->   Operation 527 'getelementptr' 'p_ZL22sin_coefficients_table_19_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_15 : Operation 528 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_19_load = load i10 %p_ZL22sin_coefficients_table_19_addr" [DFT/dft.cpp:98]   --->   Operation 528 'load' 'p_ZL22sin_coefficients_table_19_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_15 : Operation 529 [1/1] (0.00ns)   --->   "%zext_ln99 = zext i10 %index20" [DFT/dft.cpp:99]   --->   Operation 529 'zext' 'zext_ln99' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 530 [1/1] (0.00ns)   --->   "%p_ZL22cos_coefficients_table_20_addr = getelementptr i32 %p_ZL22cos_coefficients_table_20, i64 0, i64 %zext_ln99" [DFT/dft.cpp:99]   --->   Operation 530 'getelementptr' 'p_ZL22cos_coefficients_table_20_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_15 : Operation 531 [2/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_20_load = load i10 %p_ZL22cos_coefficients_table_20_addr" [DFT/dft.cpp:99]   --->   Operation 531 'load' 'p_ZL22cos_coefficients_table_20_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_15 : Operation 532 [1/1] (0.00ns)   --->   "%p_ZL22sin_coefficients_table_20_addr = getelementptr i32 %p_ZL22sin_coefficients_table_20, i64 0, i64 %zext_ln99" [DFT/dft.cpp:100]   --->   Operation 532 'getelementptr' 'p_ZL22sin_coefficients_table_20_addr' <Predicate = (!icmp_ln78)> <Delay = 0.00>
ST_15 : Operation 533 [2/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_20_load = load i10 %p_ZL22sin_coefficients_table_20_addr" [DFT/dft.cpp:100]   --->   Operation 533 'load' 'p_ZL22sin_coefficients_table_20_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 16 <SV = 15> <Delay = 3.77>
ST_16 : Operation 534 [8/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln45, i32 %mul" [DFT/dft.cpp:45]   --->   Operation 534 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 535 [8/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln46, i32 %mul1" [DFT/dft.cpp:46]   --->   Operation 535 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 536 [9/10] (3.35ns)   --->   "%add2 = fadd i32 %bitcast_ln47, i32 %mul2" [DFT/dft.cpp:47]   --->   Operation 536 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 537 [9/10] (3.35ns)   --->   "%add3 = fadd i32 %bitcast_ln48, i32 %mul3" [DFT/dft.cpp:48]   --->   Operation 537 'fadd' 'add3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 538 [9/10] (3.35ns)   --->   "%add4 = fadd i32 %bitcast_ln49, i32 %mul4" [DFT/dft.cpp:49]   --->   Operation 538 'fadd' 'add4' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 539 [9/10] (3.35ns)   --->   "%add5 = fadd i32 %bitcast_ln50, i32 %mul5" [DFT/dft.cpp:50]   --->   Operation 539 'fadd' 'add5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 540 [1/1] (0.00ns)   --->   "%bitcast_ln51 = bitcast i32 %real_op_3_load" [DFT/dft.cpp:51]   --->   Operation 540 'bitcast' 'bitcast_ln51' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 541 [10/10] (3.35ns)   --->   "%add6 = fadd i32 %bitcast_ln51, i32 %mul6" [DFT/dft.cpp:51]   --->   Operation 541 'fadd' 'add6' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 542 [1/1] (0.00ns)   --->   "%bitcast_ln52 = bitcast i32 %imag_op_3_load" [DFT/dft.cpp:52]   --->   Operation 542 'bitcast' 'bitcast_ln52' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 543 [10/10] (3.35ns)   --->   "%add7 = fadd i32 %bitcast_ln52, i32 %mul7" [DFT/dft.cpp:52]   --->   Operation 543 'fadd' 'add7' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 544 [1/1] (0.00ns)   --->   "%bitcast_ln53 = bitcast i32 %real_op_4_load" [DFT/dft.cpp:53]   --->   Operation 544 'bitcast' 'bitcast_ln53' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 545 [10/10] (3.35ns)   --->   "%add8 = fadd i32 %bitcast_ln53, i32 %mul8" [DFT/dft.cpp:53]   --->   Operation 545 'fadd' 'add8' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 546 [1/1] (0.00ns)   --->   "%bitcast_ln54 = bitcast i32 %imag_op_4_load" [DFT/dft.cpp:54]   --->   Operation 546 'bitcast' 'bitcast_ln54' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 547 [10/10] (3.35ns)   --->   "%add9 = fadd i32 %bitcast_ln54, i32 %mul9" [DFT/dft.cpp:54]   --->   Operation 547 'fadd' 'add9' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 548 [1/7] (3.77ns)   --->   "%mul10 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_5_load" [DFT/dft.cpp:55]   --->   Operation 548 'fmul' 'mul10' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 549 [1/2] (3.25ns)   --->   "%real_op_5_load = load i6 %real_op_5_addr" [DFT/dft.cpp:55]   --->   Operation 549 'load' 'real_op_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_16 : Operation 550 [1/7] (3.77ns)   --->   "%mul11 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_5_load" [DFT/dft.cpp:56]   --->   Operation 550 'fmul' 'mul11' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 551 [1/2] (3.25ns)   --->   "%imag_op_5_load = load i6 %imag_op_5_addr" [DFT/dft.cpp:56]   --->   Operation 551 'load' 'imag_op_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_16 : Operation 552 [1/7] (3.77ns)   --->   "%mul12 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_6_load" [DFT/dft.cpp:57]   --->   Operation 552 'fmul' 'mul12' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 553 [1/2] (3.25ns)   --->   "%real_op_6_load = load i6 %real_op_6_addr" [DFT/dft.cpp:57]   --->   Operation 553 'load' 'real_op_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_16 : Operation 554 [1/7] (3.77ns)   --->   "%mul13 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_6_load" [DFT/dft.cpp:58]   --->   Operation 554 'fmul' 'mul13' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 555 [1/2] (3.25ns)   --->   "%imag_op_6_load = load i6 %imag_op_6_addr" [DFT/dft.cpp:58]   --->   Operation 555 'load' 'imag_op_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_16 : Operation 556 [2/7] (3.77ns)   --->   "%mul14 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_7_load" [DFT/dft.cpp:59]   --->   Operation 556 'fmul' 'mul14' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 557 [1/1] (0.00ns)   --->   "%real_op_7_addr = getelementptr i32 %real_op_7, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:59]   --->   Operation 557 'getelementptr' 'real_op_7_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 558 [2/2] (3.25ns)   --->   "%real_op_7_load = load i6 %real_op_7_addr" [DFT/dft.cpp:59]   --->   Operation 558 'load' 'real_op_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_16 : Operation 559 [2/7] (3.77ns)   --->   "%mul15 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_7_load" [DFT/dft.cpp:60]   --->   Operation 559 'fmul' 'mul15' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 560 [1/1] (0.00ns)   --->   "%imag_op_7_addr = getelementptr i32 %imag_op_7, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:60]   --->   Operation 560 'getelementptr' 'imag_op_7_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 561 [2/2] (3.25ns)   --->   "%imag_op_7_load = load i6 %imag_op_7_addr" [DFT/dft.cpp:60]   --->   Operation 561 'load' 'imag_op_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_16 : Operation 562 [2/7] (3.77ns)   --->   "%mul16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_8_load" [DFT/dft.cpp:61]   --->   Operation 562 'fmul' 'mul16' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 563 [1/1] (0.00ns)   --->   "%real_op_8_addr = getelementptr i32 %real_op_8, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:61]   --->   Operation 563 'getelementptr' 'real_op_8_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 564 [2/2] (3.25ns)   --->   "%real_op_8_load = load i6 %real_op_8_addr" [DFT/dft.cpp:61]   --->   Operation 564 'load' 'real_op_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_16 : Operation 565 [2/7] (3.77ns)   --->   "%mul17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_8_load" [DFT/dft.cpp:62]   --->   Operation 565 'fmul' 'mul17' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 566 [1/1] (0.00ns)   --->   "%imag_op_8_addr = getelementptr i32 %imag_op_8, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:62]   --->   Operation 566 'getelementptr' 'imag_op_8_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 567 [2/2] (3.25ns)   --->   "%imag_op_8_load = load i6 %imag_op_8_addr" [DFT/dft.cpp:62]   --->   Operation 567 'load' 'imag_op_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_16 : Operation 568 [3/7] (3.77ns)   --->   "%mul18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_9_load" [DFT/dft.cpp:63]   --->   Operation 568 'fmul' 'mul18' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 569 [3/7] (3.77ns)   --->   "%mul19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_9_load" [DFT/dft.cpp:64]   --->   Operation 569 'fmul' 'mul19' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 570 [3/7] (3.77ns)   --->   "%mul20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_10_load" [DFT/dft.cpp:65]   --->   Operation 570 'fmul' 'mul20' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 571 [3/7] (3.77ns)   --->   "%mul21 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_10_load" [DFT/dft.cpp:66]   --->   Operation 571 'fmul' 'mul21' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 572 [4/7] (3.77ns)   --->   "%mul22 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_11_load" [DFT/dft.cpp:67]   --->   Operation 572 'fmul' 'mul22' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 573 [4/7] (3.77ns)   --->   "%mul23 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_11_load" [DFT/dft.cpp:68]   --->   Operation 573 'fmul' 'mul23' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 574 [4/7] (3.77ns)   --->   "%mul24 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_12_load" [DFT/dft.cpp:69]   --->   Operation 574 'fmul' 'mul24' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 575 [4/7] (3.77ns)   --->   "%mul25 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_12_load" [DFT/dft.cpp:70]   --->   Operation 575 'fmul' 'mul25' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 576 [5/7] (3.77ns)   --->   "%mul26 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_13_load" [DFT/dft.cpp:71]   --->   Operation 576 'fmul' 'mul26' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 577 [5/7] (3.77ns)   --->   "%mul27 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_13_load" [DFT/dft.cpp:72]   --->   Operation 577 'fmul' 'mul27' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 578 [5/7] (3.77ns)   --->   "%mul28 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_14_load" [DFT/dft.cpp:73]   --->   Operation 578 'fmul' 'mul28' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 579 [5/7] (3.77ns)   --->   "%mul29 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_14_load" [DFT/dft.cpp:74]   --->   Operation 579 'fmul' 'mul29' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 580 [6/7] (3.77ns)   --->   "%mul30 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_15_load" [DFT/dft.cpp:75]   --->   Operation 580 'fmul' 'mul30' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 581 [6/7] (3.77ns)   --->   "%mul31 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_15_load" [DFT/dft.cpp:76]   --->   Operation 581 'fmul' 'mul31' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 582 [6/7] (3.77ns)   --->   "%temp_r16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_16_load" [DFT/dft.cpp:91]   --->   Operation 582 'fmul' 'temp_r16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 583 [6/7] (3.77ns)   --->   "%temp_i16 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_16_load" [DFT/dft.cpp:92]   --->   Operation 583 'fmul' 'temp_i16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 584 [7/7] (3.77ns)   --->   "%temp_r17 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_17_load" [DFT/dft.cpp:93]   --->   Operation 584 'fmul' 'temp_r17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 585 [7/7] (3.77ns)   --->   "%temp_i17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_17_load" [DFT/dft.cpp:94]   --->   Operation 585 'fmul' 'temp_i17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 586 [7/7] (3.77ns)   --->   "%temp_r18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_18_load" [DFT/dft.cpp:95]   --->   Operation 586 'fmul' 'temp_r18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 587 [7/7] (3.77ns)   --->   "%temp_i18 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_18_load" [DFT/dft.cpp:96]   --->   Operation 587 'fmul' 'temp_i18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 588 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_19_load = load i10 %p_ZL22cos_coefficients_table_19_addr" [DFT/dft.cpp:97]   --->   Operation 588 'load' 'p_ZL22cos_coefficients_table_19_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_16 : Operation 589 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_19_load = load i10 %p_ZL22sin_coefficients_table_19_addr" [DFT/dft.cpp:98]   --->   Operation 589 'load' 'p_ZL22sin_coefficients_table_19_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_16 : Operation 590 [1/2] (3.25ns)   --->   "%p_ZL22cos_coefficients_table_20_load = load i10 %p_ZL22cos_coefficients_table_20_addr" [DFT/dft.cpp:99]   --->   Operation 590 'load' 'p_ZL22cos_coefficients_table_20_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>
ST_16 : Operation 591 [1/2] (3.25ns)   --->   "%p_ZL22sin_coefficients_table_20_load = load i10 %p_ZL22sin_coefficients_table_20_addr" [DFT/dft.cpp:100]   --->   Operation 591 'load' 'p_ZL22sin_coefficients_table_20_load' <Predicate = (!icmp_ln78)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 1024> <ROM>

State 17 <SV = 16> <Delay = 3.77>
ST_17 : Operation 592 [7/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln45, i32 %mul" [DFT/dft.cpp:45]   --->   Operation 592 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 593 [7/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln46, i32 %mul1" [DFT/dft.cpp:46]   --->   Operation 593 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 594 [8/10] (3.35ns)   --->   "%add2 = fadd i32 %bitcast_ln47, i32 %mul2" [DFT/dft.cpp:47]   --->   Operation 594 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 595 [8/10] (3.35ns)   --->   "%add3 = fadd i32 %bitcast_ln48, i32 %mul3" [DFT/dft.cpp:48]   --->   Operation 595 'fadd' 'add3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 596 [8/10] (3.35ns)   --->   "%add4 = fadd i32 %bitcast_ln49, i32 %mul4" [DFT/dft.cpp:49]   --->   Operation 596 'fadd' 'add4' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 597 [8/10] (3.35ns)   --->   "%add5 = fadd i32 %bitcast_ln50, i32 %mul5" [DFT/dft.cpp:50]   --->   Operation 597 'fadd' 'add5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 598 [9/10] (3.35ns)   --->   "%add6 = fadd i32 %bitcast_ln51, i32 %mul6" [DFT/dft.cpp:51]   --->   Operation 598 'fadd' 'add6' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 599 [9/10] (3.35ns)   --->   "%add7 = fadd i32 %bitcast_ln52, i32 %mul7" [DFT/dft.cpp:52]   --->   Operation 599 'fadd' 'add7' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 600 [9/10] (3.35ns)   --->   "%add8 = fadd i32 %bitcast_ln53, i32 %mul8" [DFT/dft.cpp:53]   --->   Operation 600 'fadd' 'add8' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 601 [9/10] (3.35ns)   --->   "%add9 = fadd i32 %bitcast_ln54, i32 %mul9" [DFT/dft.cpp:54]   --->   Operation 601 'fadd' 'add9' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 602 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i32 %real_op_5_load" [DFT/dft.cpp:55]   --->   Operation 602 'bitcast' 'bitcast_ln55' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 603 [10/10] (3.35ns)   --->   "%add10 = fadd i32 %bitcast_ln55, i32 %mul10" [DFT/dft.cpp:55]   --->   Operation 603 'fadd' 'add10' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 604 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i32 %imag_op_5_load" [DFT/dft.cpp:56]   --->   Operation 604 'bitcast' 'bitcast_ln56' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 605 [10/10] (3.35ns)   --->   "%add11 = fadd i32 %bitcast_ln56, i32 %mul11" [DFT/dft.cpp:56]   --->   Operation 605 'fadd' 'add11' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 606 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast i32 %real_op_6_load" [DFT/dft.cpp:57]   --->   Operation 606 'bitcast' 'bitcast_ln57' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 607 [10/10] (3.35ns)   --->   "%add12 = fadd i32 %bitcast_ln57, i32 %mul12" [DFT/dft.cpp:57]   --->   Operation 607 'fadd' 'add12' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 608 [1/1] (0.00ns)   --->   "%bitcast_ln58 = bitcast i32 %imag_op_6_load" [DFT/dft.cpp:58]   --->   Operation 608 'bitcast' 'bitcast_ln58' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 609 [10/10] (3.35ns)   --->   "%add13 = fadd i32 %bitcast_ln58, i32 %mul13" [DFT/dft.cpp:58]   --->   Operation 609 'fadd' 'add13' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 610 [1/7] (3.77ns)   --->   "%mul14 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_7_load" [DFT/dft.cpp:59]   --->   Operation 610 'fmul' 'mul14' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 611 [1/2] (3.25ns)   --->   "%real_op_7_load = load i6 %real_op_7_addr" [DFT/dft.cpp:59]   --->   Operation 611 'load' 'real_op_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_17 : Operation 612 [1/7] (3.77ns)   --->   "%mul15 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_7_load" [DFT/dft.cpp:60]   --->   Operation 612 'fmul' 'mul15' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 613 [1/2] (3.25ns)   --->   "%imag_op_7_load = load i6 %imag_op_7_addr" [DFT/dft.cpp:60]   --->   Operation 613 'load' 'imag_op_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_17 : Operation 614 [1/7] (3.77ns)   --->   "%mul16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_8_load" [DFT/dft.cpp:61]   --->   Operation 614 'fmul' 'mul16' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 615 [1/2] (3.25ns)   --->   "%real_op_8_load = load i6 %real_op_8_addr" [DFT/dft.cpp:61]   --->   Operation 615 'load' 'real_op_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_17 : Operation 616 [1/7] (3.77ns)   --->   "%mul17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_8_load" [DFT/dft.cpp:62]   --->   Operation 616 'fmul' 'mul17' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 617 [1/2] (3.25ns)   --->   "%imag_op_8_load = load i6 %imag_op_8_addr" [DFT/dft.cpp:62]   --->   Operation 617 'load' 'imag_op_8_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_17 : Operation 618 [2/7] (3.77ns)   --->   "%mul18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_9_load" [DFT/dft.cpp:63]   --->   Operation 618 'fmul' 'mul18' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 619 [1/1] (0.00ns)   --->   "%real_op_9_addr = getelementptr i32 %real_op_9, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:63]   --->   Operation 619 'getelementptr' 'real_op_9_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 620 [2/2] (3.25ns)   --->   "%real_op_9_load = load i6 %real_op_9_addr" [DFT/dft.cpp:63]   --->   Operation 620 'load' 'real_op_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_17 : Operation 621 [2/7] (3.77ns)   --->   "%mul19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_9_load" [DFT/dft.cpp:64]   --->   Operation 621 'fmul' 'mul19' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 622 [1/1] (0.00ns)   --->   "%imag_op_9_addr = getelementptr i32 %imag_op_9, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:64]   --->   Operation 622 'getelementptr' 'imag_op_9_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 623 [2/2] (3.25ns)   --->   "%imag_op_9_load = load i6 %imag_op_9_addr" [DFT/dft.cpp:64]   --->   Operation 623 'load' 'imag_op_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_17 : Operation 624 [2/7] (3.77ns)   --->   "%mul20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_10_load" [DFT/dft.cpp:65]   --->   Operation 624 'fmul' 'mul20' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 625 [1/1] (0.00ns)   --->   "%real_op_10_addr = getelementptr i32 %real_op_10, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:65]   --->   Operation 625 'getelementptr' 'real_op_10_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 626 [2/2] (3.25ns)   --->   "%real_op_10_load = load i6 %real_op_10_addr" [DFT/dft.cpp:65]   --->   Operation 626 'load' 'real_op_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_17 : Operation 627 [2/7] (3.77ns)   --->   "%mul21 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_10_load" [DFT/dft.cpp:66]   --->   Operation 627 'fmul' 'mul21' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 628 [1/1] (0.00ns)   --->   "%imag_op_10_addr = getelementptr i32 %imag_op_10, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:66]   --->   Operation 628 'getelementptr' 'imag_op_10_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 629 [2/2] (3.25ns)   --->   "%imag_op_10_load = load i6 %imag_op_10_addr" [DFT/dft.cpp:66]   --->   Operation 629 'load' 'imag_op_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_17 : Operation 630 [3/7] (3.77ns)   --->   "%mul22 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_11_load" [DFT/dft.cpp:67]   --->   Operation 630 'fmul' 'mul22' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 631 [3/7] (3.77ns)   --->   "%mul23 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_11_load" [DFT/dft.cpp:68]   --->   Operation 631 'fmul' 'mul23' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 632 [3/7] (3.77ns)   --->   "%mul24 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_12_load" [DFT/dft.cpp:69]   --->   Operation 632 'fmul' 'mul24' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 633 [3/7] (3.77ns)   --->   "%mul25 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_12_load" [DFT/dft.cpp:70]   --->   Operation 633 'fmul' 'mul25' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 634 [4/7] (3.77ns)   --->   "%mul26 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_13_load" [DFT/dft.cpp:71]   --->   Operation 634 'fmul' 'mul26' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 635 [4/7] (3.77ns)   --->   "%mul27 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_13_load" [DFT/dft.cpp:72]   --->   Operation 635 'fmul' 'mul27' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 636 [4/7] (3.77ns)   --->   "%mul28 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_14_load" [DFT/dft.cpp:73]   --->   Operation 636 'fmul' 'mul28' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 637 [4/7] (3.77ns)   --->   "%mul29 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_14_load" [DFT/dft.cpp:74]   --->   Operation 637 'fmul' 'mul29' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 638 [5/7] (3.77ns)   --->   "%mul30 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_15_load" [DFT/dft.cpp:75]   --->   Operation 638 'fmul' 'mul30' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 639 [5/7] (3.77ns)   --->   "%mul31 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_15_load" [DFT/dft.cpp:76]   --->   Operation 639 'fmul' 'mul31' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 640 [5/7] (3.77ns)   --->   "%temp_r16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_16_load" [DFT/dft.cpp:91]   --->   Operation 640 'fmul' 'temp_r16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 641 [5/7] (3.77ns)   --->   "%temp_i16 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_16_load" [DFT/dft.cpp:92]   --->   Operation 641 'fmul' 'temp_i16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 642 [6/7] (3.77ns)   --->   "%temp_r17 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_17_load" [DFT/dft.cpp:93]   --->   Operation 642 'fmul' 'temp_r17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 643 [6/7] (3.77ns)   --->   "%temp_i17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_17_load" [DFT/dft.cpp:94]   --->   Operation 643 'fmul' 'temp_i17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 644 [6/7] (3.77ns)   --->   "%temp_r18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_18_load" [DFT/dft.cpp:95]   --->   Operation 644 'fmul' 'temp_r18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 645 [6/7] (3.77ns)   --->   "%temp_i18 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_18_load" [DFT/dft.cpp:96]   --->   Operation 645 'fmul' 'temp_i18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 646 [7/7] (3.77ns)   --->   "%temp_r19 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_19_load" [DFT/dft.cpp:97]   --->   Operation 646 'fmul' 'temp_r19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 647 [7/7] (3.77ns)   --->   "%temp_i19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_19_load" [DFT/dft.cpp:98]   --->   Operation 647 'fmul' 'temp_i19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 648 [7/7] (3.77ns)   --->   "%temp_r20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_20_load" [DFT/dft.cpp:99]   --->   Operation 648 'fmul' 'temp_r20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 649 [7/7] (3.77ns)   --->   "%temp_i20 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_20_load" [DFT/dft.cpp:100]   --->   Operation 649 'fmul' 'temp_i20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 3.77>
ST_18 : Operation 650 [6/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln45, i32 %mul" [DFT/dft.cpp:45]   --->   Operation 650 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 651 [6/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln46, i32 %mul1" [DFT/dft.cpp:46]   --->   Operation 651 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 652 [7/10] (3.35ns)   --->   "%add2 = fadd i32 %bitcast_ln47, i32 %mul2" [DFT/dft.cpp:47]   --->   Operation 652 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 653 [7/10] (3.35ns)   --->   "%add3 = fadd i32 %bitcast_ln48, i32 %mul3" [DFT/dft.cpp:48]   --->   Operation 653 'fadd' 'add3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 654 [7/10] (3.35ns)   --->   "%add4 = fadd i32 %bitcast_ln49, i32 %mul4" [DFT/dft.cpp:49]   --->   Operation 654 'fadd' 'add4' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 655 [7/10] (3.35ns)   --->   "%add5 = fadd i32 %bitcast_ln50, i32 %mul5" [DFT/dft.cpp:50]   --->   Operation 655 'fadd' 'add5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 656 [8/10] (3.35ns)   --->   "%add6 = fadd i32 %bitcast_ln51, i32 %mul6" [DFT/dft.cpp:51]   --->   Operation 656 'fadd' 'add6' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 657 [8/10] (3.35ns)   --->   "%add7 = fadd i32 %bitcast_ln52, i32 %mul7" [DFT/dft.cpp:52]   --->   Operation 657 'fadd' 'add7' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 658 [8/10] (3.35ns)   --->   "%add8 = fadd i32 %bitcast_ln53, i32 %mul8" [DFT/dft.cpp:53]   --->   Operation 658 'fadd' 'add8' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 659 [8/10] (3.35ns)   --->   "%add9 = fadd i32 %bitcast_ln54, i32 %mul9" [DFT/dft.cpp:54]   --->   Operation 659 'fadd' 'add9' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 660 [9/10] (3.35ns)   --->   "%add10 = fadd i32 %bitcast_ln55, i32 %mul10" [DFT/dft.cpp:55]   --->   Operation 660 'fadd' 'add10' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 661 [9/10] (3.35ns)   --->   "%add11 = fadd i32 %bitcast_ln56, i32 %mul11" [DFT/dft.cpp:56]   --->   Operation 661 'fadd' 'add11' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 662 [9/10] (3.35ns)   --->   "%add12 = fadd i32 %bitcast_ln57, i32 %mul12" [DFT/dft.cpp:57]   --->   Operation 662 'fadd' 'add12' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 663 [9/10] (3.35ns)   --->   "%add13 = fadd i32 %bitcast_ln58, i32 %mul13" [DFT/dft.cpp:58]   --->   Operation 663 'fadd' 'add13' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 664 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %real_op_7_load" [DFT/dft.cpp:59]   --->   Operation 664 'bitcast' 'bitcast_ln59' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 665 [10/10] (3.35ns)   --->   "%add14 = fadd i32 %bitcast_ln59, i32 %mul14" [DFT/dft.cpp:59]   --->   Operation 665 'fadd' 'add14' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 666 [1/1] (0.00ns)   --->   "%bitcast_ln60 = bitcast i32 %imag_op_7_load" [DFT/dft.cpp:60]   --->   Operation 666 'bitcast' 'bitcast_ln60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 667 [10/10] (3.35ns)   --->   "%add15 = fadd i32 %bitcast_ln60, i32 %mul15" [DFT/dft.cpp:60]   --->   Operation 667 'fadd' 'add15' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 668 [1/1] (0.00ns)   --->   "%bitcast_ln61 = bitcast i32 %real_op_8_load" [DFT/dft.cpp:61]   --->   Operation 668 'bitcast' 'bitcast_ln61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 669 [10/10] (3.35ns)   --->   "%add16 = fadd i32 %bitcast_ln61, i32 %mul16" [DFT/dft.cpp:61]   --->   Operation 669 'fadd' 'add16' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 670 [1/1] (0.00ns)   --->   "%bitcast_ln62 = bitcast i32 %imag_op_8_load" [DFT/dft.cpp:62]   --->   Operation 670 'bitcast' 'bitcast_ln62' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 671 [10/10] (3.35ns)   --->   "%add17 = fadd i32 %bitcast_ln62, i32 %mul17" [DFT/dft.cpp:62]   --->   Operation 671 'fadd' 'add17' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 672 [1/7] (3.77ns)   --->   "%mul18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_9_load" [DFT/dft.cpp:63]   --->   Operation 672 'fmul' 'mul18' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 673 [1/2] (3.25ns)   --->   "%real_op_9_load = load i6 %real_op_9_addr" [DFT/dft.cpp:63]   --->   Operation 673 'load' 'real_op_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_18 : Operation 674 [1/7] (3.77ns)   --->   "%mul19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_9_load" [DFT/dft.cpp:64]   --->   Operation 674 'fmul' 'mul19' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 675 [1/2] (3.25ns)   --->   "%imag_op_9_load = load i6 %imag_op_9_addr" [DFT/dft.cpp:64]   --->   Operation 675 'load' 'imag_op_9_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_18 : Operation 676 [1/7] (3.77ns)   --->   "%mul20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_10_load" [DFT/dft.cpp:65]   --->   Operation 676 'fmul' 'mul20' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 677 [1/2] (3.25ns)   --->   "%real_op_10_load = load i6 %real_op_10_addr" [DFT/dft.cpp:65]   --->   Operation 677 'load' 'real_op_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_18 : Operation 678 [1/7] (3.77ns)   --->   "%mul21 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_10_load" [DFT/dft.cpp:66]   --->   Operation 678 'fmul' 'mul21' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 679 [1/2] (3.25ns)   --->   "%imag_op_10_load = load i6 %imag_op_10_addr" [DFT/dft.cpp:66]   --->   Operation 679 'load' 'imag_op_10_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_18 : Operation 680 [2/7] (3.77ns)   --->   "%mul22 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_11_load" [DFT/dft.cpp:67]   --->   Operation 680 'fmul' 'mul22' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 681 [1/1] (0.00ns)   --->   "%real_op_11_addr = getelementptr i32 %real_op_11, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:67]   --->   Operation 681 'getelementptr' 'real_op_11_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 682 [2/2] (3.25ns)   --->   "%real_op_11_load = load i6 %real_op_11_addr" [DFT/dft.cpp:67]   --->   Operation 682 'load' 'real_op_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_18 : Operation 683 [2/7] (3.77ns)   --->   "%mul23 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_11_load" [DFT/dft.cpp:68]   --->   Operation 683 'fmul' 'mul23' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 684 [1/1] (0.00ns)   --->   "%imag_op_11_addr = getelementptr i32 %imag_op_11, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:68]   --->   Operation 684 'getelementptr' 'imag_op_11_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 685 [2/2] (3.25ns)   --->   "%imag_op_11_load = load i6 %imag_op_11_addr" [DFT/dft.cpp:68]   --->   Operation 685 'load' 'imag_op_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_18 : Operation 686 [2/7] (3.77ns)   --->   "%mul24 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_12_load" [DFT/dft.cpp:69]   --->   Operation 686 'fmul' 'mul24' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 687 [1/1] (0.00ns)   --->   "%real_op_12_addr = getelementptr i32 %real_op_12, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:69]   --->   Operation 687 'getelementptr' 'real_op_12_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 688 [2/2] (3.25ns)   --->   "%real_op_12_load = load i6 %real_op_12_addr" [DFT/dft.cpp:69]   --->   Operation 688 'load' 'real_op_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_18 : Operation 689 [2/7] (3.77ns)   --->   "%mul25 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_12_load" [DFT/dft.cpp:70]   --->   Operation 689 'fmul' 'mul25' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 690 [1/1] (0.00ns)   --->   "%imag_op_12_addr = getelementptr i32 %imag_op_12, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:70]   --->   Operation 690 'getelementptr' 'imag_op_12_addr' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 691 [2/2] (3.25ns)   --->   "%imag_op_12_load = load i6 %imag_op_12_addr" [DFT/dft.cpp:70]   --->   Operation 691 'load' 'imag_op_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_18 : Operation 692 [3/7] (3.77ns)   --->   "%mul26 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_13_load" [DFT/dft.cpp:71]   --->   Operation 692 'fmul' 'mul26' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 693 [3/7] (3.77ns)   --->   "%mul27 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_13_load" [DFT/dft.cpp:72]   --->   Operation 693 'fmul' 'mul27' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 694 [3/7] (3.77ns)   --->   "%mul28 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_14_load" [DFT/dft.cpp:73]   --->   Operation 694 'fmul' 'mul28' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 695 [3/7] (3.77ns)   --->   "%mul29 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_14_load" [DFT/dft.cpp:74]   --->   Operation 695 'fmul' 'mul29' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 696 [4/7] (3.77ns)   --->   "%mul30 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_15_load" [DFT/dft.cpp:75]   --->   Operation 696 'fmul' 'mul30' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 697 [4/7] (3.77ns)   --->   "%mul31 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_15_load" [DFT/dft.cpp:76]   --->   Operation 697 'fmul' 'mul31' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 698 [4/7] (3.77ns)   --->   "%temp_r16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_16_load" [DFT/dft.cpp:91]   --->   Operation 698 'fmul' 'temp_r16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 699 [4/7] (3.77ns)   --->   "%temp_i16 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_16_load" [DFT/dft.cpp:92]   --->   Operation 699 'fmul' 'temp_i16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 700 [5/7] (3.77ns)   --->   "%temp_r17 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_17_load" [DFT/dft.cpp:93]   --->   Operation 700 'fmul' 'temp_r17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 701 [5/7] (3.77ns)   --->   "%temp_i17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_17_load" [DFT/dft.cpp:94]   --->   Operation 701 'fmul' 'temp_i17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 702 [5/7] (3.77ns)   --->   "%temp_r18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_18_load" [DFT/dft.cpp:95]   --->   Operation 702 'fmul' 'temp_r18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 703 [5/7] (3.77ns)   --->   "%temp_i18 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_18_load" [DFT/dft.cpp:96]   --->   Operation 703 'fmul' 'temp_i18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 704 [6/7] (3.77ns)   --->   "%temp_r19 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_19_load" [DFT/dft.cpp:97]   --->   Operation 704 'fmul' 'temp_r19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 705 [6/7] (3.77ns)   --->   "%temp_i19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_19_load" [DFT/dft.cpp:98]   --->   Operation 705 'fmul' 'temp_i19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 706 [6/7] (3.77ns)   --->   "%temp_r20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_20_load" [DFT/dft.cpp:99]   --->   Operation 706 'fmul' 'temp_r20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 707 [6/7] (3.77ns)   --->   "%temp_i20 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_20_load" [DFT/dft.cpp:100]   --->   Operation 707 'fmul' 'temp_i20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 3.77>
ST_19 : Operation 708 [5/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln45, i32 %mul" [DFT/dft.cpp:45]   --->   Operation 708 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 709 [5/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln46, i32 %mul1" [DFT/dft.cpp:46]   --->   Operation 709 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 710 [6/10] (3.35ns)   --->   "%add2 = fadd i32 %bitcast_ln47, i32 %mul2" [DFT/dft.cpp:47]   --->   Operation 710 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 711 [6/10] (3.35ns)   --->   "%add3 = fadd i32 %bitcast_ln48, i32 %mul3" [DFT/dft.cpp:48]   --->   Operation 711 'fadd' 'add3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 712 [6/10] (3.35ns)   --->   "%add4 = fadd i32 %bitcast_ln49, i32 %mul4" [DFT/dft.cpp:49]   --->   Operation 712 'fadd' 'add4' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 713 [6/10] (3.35ns)   --->   "%add5 = fadd i32 %bitcast_ln50, i32 %mul5" [DFT/dft.cpp:50]   --->   Operation 713 'fadd' 'add5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 714 [7/10] (3.35ns)   --->   "%add6 = fadd i32 %bitcast_ln51, i32 %mul6" [DFT/dft.cpp:51]   --->   Operation 714 'fadd' 'add6' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 715 [7/10] (3.35ns)   --->   "%add7 = fadd i32 %bitcast_ln52, i32 %mul7" [DFT/dft.cpp:52]   --->   Operation 715 'fadd' 'add7' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 716 [7/10] (3.35ns)   --->   "%add8 = fadd i32 %bitcast_ln53, i32 %mul8" [DFT/dft.cpp:53]   --->   Operation 716 'fadd' 'add8' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 717 [7/10] (3.35ns)   --->   "%add9 = fadd i32 %bitcast_ln54, i32 %mul9" [DFT/dft.cpp:54]   --->   Operation 717 'fadd' 'add9' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 718 [8/10] (3.35ns)   --->   "%add10 = fadd i32 %bitcast_ln55, i32 %mul10" [DFT/dft.cpp:55]   --->   Operation 718 'fadd' 'add10' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 719 [8/10] (3.35ns)   --->   "%add11 = fadd i32 %bitcast_ln56, i32 %mul11" [DFT/dft.cpp:56]   --->   Operation 719 'fadd' 'add11' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 720 [8/10] (3.35ns)   --->   "%add12 = fadd i32 %bitcast_ln57, i32 %mul12" [DFT/dft.cpp:57]   --->   Operation 720 'fadd' 'add12' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 721 [8/10] (3.35ns)   --->   "%add13 = fadd i32 %bitcast_ln58, i32 %mul13" [DFT/dft.cpp:58]   --->   Operation 721 'fadd' 'add13' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 722 [9/10] (3.35ns)   --->   "%add14 = fadd i32 %bitcast_ln59, i32 %mul14" [DFT/dft.cpp:59]   --->   Operation 722 'fadd' 'add14' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 723 [9/10] (3.35ns)   --->   "%add15 = fadd i32 %bitcast_ln60, i32 %mul15" [DFT/dft.cpp:60]   --->   Operation 723 'fadd' 'add15' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 724 [9/10] (3.35ns)   --->   "%add16 = fadd i32 %bitcast_ln61, i32 %mul16" [DFT/dft.cpp:61]   --->   Operation 724 'fadd' 'add16' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 725 [9/10] (3.35ns)   --->   "%add17 = fadd i32 %bitcast_ln62, i32 %mul17" [DFT/dft.cpp:62]   --->   Operation 725 'fadd' 'add17' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 726 [1/1] (0.00ns)   --->   "%bitcast_ln63 = bitcast i32 %real_op_9_load" [DFT/dft.cpp:63]   --->   Operation 726 'bitcast' 'bitcast_ln63' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 727 [10/10] (3.35ns)   --->   "%add18 = fadd i32 %bitcast_ln63, i32 %mul18" [DFT/dft.cpp:63]   --->   Operation 727 'fadd' 'add18' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 728 [1/1] (0.00ns)   --->   "%bitcast_ln64 = bitcast i32 %imag_op_9_load" [DFT/dft.cpp:64]   --->   Operation 728 'bitcast' 'bitcast_ln64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 729 [10/10] (3.35ns)   --->   "%add19 = fadd i32 %bitcast_ln64, i32 %mul19" [DFT/dft.cpp:64]   --->   Operation 729 'fadd' 'add19' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 730 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i32 %real_op_10_load" [DFT/dft.cpp:65]   --->   Operation 730 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 731 [10/10] (3.35ns)   --->   "%add20 = fadd i32 %bitcast_ln65, i32 %mul20" [DFT/dft.cpp:65]   --->   Operation 731 'fadd' 'add20' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 732 [1/1] (0.00ns)   --->   "%bitcast_ln66 = bitcast i32 %imag_op_10_load" [DFT/dft.cpp:66]   --->   Operation 732 'bitcast' 'bitcast_ln66' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 733 [10/10] (3.35ns)   --->   "%add21 = fadd i32 %bitcast_ln66, i32 %mul21" [DFT/dft.cpp:66]   --->   Operation 733 'fadd' 'add21' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 734 [1/7] (3.77ns)   --->   "%mul22 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_11_load" [DFT/dft.cpp:67]   --->   Operation 734 'fmul' 'mul22' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 735 [1/2] (3.25ns)   --->   "%real_op_11_load = load i6 %real_op_11_addr" [DFT/dft.cpp:67]   --->   Operation 735 'load' 'real_op_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_19 : Operation 736 [1/7] (3.77ns)   --->   "%mul23 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_11_load" [DFT/dft.cpp:68]   --->   Operation 736 'fmul' 'mul23' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 737 [1/2] (3.25ns)   --->   "%imag_op_11_load = load i6 %imag_op_11_addr" [DFT/dft.cpp:68]   --->   Operation 737 'load' 'imag_op_11_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_19 : Operation 738 [1/7] (3.77ns)   --->   "%mul24 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_12_load" [DFT/dft.cpp:69]   --->   Operation 738 'fmul' 'mul24' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 739 [1/2] (3.25ns)   --->   "%real_op_12_load = load i6 %real_op_12_addr" [DFT/dft.cpp:69]   --->   Operation 739 'load' 'real_op_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_19 : Operation 740 [1/7] (3.77ns)   --->   "%mul25 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_12_load" [DFT/dft.cpp:70]   --->   Operation 740 'fmul' 'mul25' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 741 [1/2] (3.25ns)   --->   "%imag_op_12_load = load i6 %imag_op_12_addr" [DFT/dft.cpp:70]   --->   Operation 741 'load' 'imag_op_12_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_19 : Operation 742 [2/7] (3.77ns)   --->   "%mul26 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_13_load" [DFT/dft.cpp:71]   --->   Operation 742 'fmul' 'mul26' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 743 [1/1] (0.00ns)   --->   "%real_op_13_addr = getelementptr i32 %real_op_13, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:71]   --->   Operation 743 'getelementptr' 'real_op_13_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 744 [2/2] (3.25ns)   --->   "%real_op_13_load = load i6 %real_op_13_addr" [DFT/dft.cpp:71]   --->   Operation 744 'load' 'real_op_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_19 : Operation 745 [2/7] (3.77ns)   --->   "%mul27 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_13_load" [DFT/dft.cpp:72]   --->   Operation 745 'fmul' 'mul27' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 746 [1/1] (0.00ns)   --->   "%imag_op_13_addr = getelementptr i32 %imag_op_13, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:72]   --->   Operation 746 'getelementptr' 'imag_op_13_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 747 [2/2] (3.25ns)   --->   "%imag_op_13_load = load i6 %imag_op_13_addr" [DFT/dft.cpp:72]   --->   Operation 747 'load' 'imag_op_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_19 : Operation 748 [2/7] (3.77ns)   --->   "%mul28 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_14_load" [DFT/dft.cpp:73]   --->   Operation 748 'fmul' 'mul28' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 749 [1/1] (0.00ns)   --->   "%real_op_14_addr = getelementptr i32 %real_op_14, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:73]   --->   Operation 749 'getelementptr' 'real_op_14_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 750 [2/2] (3.25ns)   --->   "%real_op_14_load = load i6 %real_op_14_addr" [DFT/dft.cpp:73]   --->   Operation 750 'load' 'real_op_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_19 : Operation 751 [2/7] (3.77ns)   --->   "%mul29 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_14_load" [DFT/dft.cpp:74]   --->   Operation 751 'fmul' 'mul29' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 752 [1/1] (0.00ns)   --->   "%imag_op_14_addr = getelementptr i32 %imag_op_14, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:74]   --->   Operation 752 'getelementptr' 'imag_op_14_addr' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 753 [2/2] (3.25ns)   --->   "%imag_op_14_load = load i6 %imag_op_14_addr" [DFT/dft.cpp:74]   --->   Operation 753 'load' 'imag_op_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_19 : Operation 754 [3/7] (3.77ns)   --->   "%mul30 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_15_load" [DFT/dft.cpp:75]   --->   Operation 754 'fmul' 'mul30' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 755 [3/7] (3.77ns)   --->   "%mul31 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_15_load" [DFT/dft.cpp:76]   --->   Operation 755 'fmul' 'mul31' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 756 [3/7] (3.77ns)   --->   "%temp_r16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_16_load" [DFT/dft.cpp:91]   --->   Operation 756 'fmul' 'temp_r16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 757 [3/7] (3.77ns)   --->   "%temp_i16 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_16_load" [DFT/dft.cpp:92]   --->   Operation 757 'fmul' 'temp_i16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 758 [4/7] (3.77ns)   --->   "%temp_r17 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_17_load" [DFT/dft.cpp:93]   --->   Operation 758 'fmul' 'temp_r17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 759 [4/7] (3.77ns)   --->   "%temp_i17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_17_load" [DFT/dft.cpp:94]   --->   Operation 759 'fmul' 'temp_i17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 760 [4/7] (3.77ns)   --->   "%temp_r18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_18_load" [DFT/dft.cpp:95]   --->   Operation 760 'fmul' 'temp_r18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 761 [4/7] (3.77ns)   --->   "%temp_i18 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_18_load" [DFT/dft.cpp:96]   --->   Operation 761 'fmul' 'temp_i18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 762 [5/7] (3.77ns)   --->   "%temp_r19 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_19_load" [DFT/dft.cpp:97]   --->   Operation 762 'fmul' 'temp_r19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 763 [5/7] (3.77ns)   --->   "%temp_i19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_19_load" [DFT/dft.cpp:98]   --->   Operation 763 'fmul' 'temp_i19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 764 [5/7] (3.77ns)   --->   "%temp_r20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_20_load" [DFT/dft.cpp:99]   --->   Operation 764 'fmul' 'temp_r20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 765 [5/7] (3.77ns)   --->   "%temp_i20 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_20_load" [DFT/dft.cpp:100]   --->   Operation 765 'fmul' 'temp_i20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 3.77>
ST_20 : Operation 766 [4/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln45, i32 %mul" [DFT/dft.cpp:45]   --->   Operation 766 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 767 [4/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln46, i32 %mul1" [DFT/dft.cpp:46]   --->   Operation 767 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 768 [5/10] (3.35ns)   --->   "%add2 = fadd i32 %bitcast_ln47, i32 %mul2" [DFT/dft.cpp:47]   --->   Operation 768 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 769 [5/10] (3.35ns)   --->   "%add3 = fadd i32 %bitcast_ln48, i32 %mul3" [DFT/dft.cpp:48]   --->   Operation 769 'fadd' 'add3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 770 [5/10] (3.35ns)   --->   "%add4 = fadd i32 %bitcast_ln49, i32 %mul4" [DFT/dft.cpp:49]   --->   Operation 770 'fadd' 'add4' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 771 [5/10] (3.35ns)   --->   "%add5 = fadd i32 %bitcast_ln50, i32 %mul5" [DFT/dft.cpp:50]   --->   Operation 771 'fadd' 'add5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 772 [6/10] (3.35ns)   --->   "%add6 = fadd i32 %bitcast_ln51, i32 %mul6" [DFT/dft.cpp:51]   --->   Operation 772 'fadd' 'add6' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 773 [6/10] (3.35ns)   --->   "%add7 = fadd i32 %bitcast_ln52, i32 %mul7" [DFT/dft.cpp:52]   --->   Operation 773 'fadd' 'add7' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 774 [6/10] (3.35ns)   --->   "%add8 = fadd i32 %bitcast_ln53, i32 %mul8" [DFT/dft.cpp:53]   --->   Operation 774 'fadd' 'add8' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 775 [6/10] (3.35ns)   --->   "%add9 = fadd i32 %bitcast_ln54, i32 %mul9" [DFT/dft.cpp:54]   --->   Operation 775 'fadd' 'add9' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 776 [7/10] (3.35ns)   --->   "%add10 = fadd i32 %bitcast_ln55, i32 %mul10" [DFT/dft.cpp:55]   --->   Operation 776 'fadd' 'add10' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 777 [7/10] (3.35ns)   --->   "%add11 = fadd i32 %bitcast_ln56, i32 %mul11" [DFT/dft.cpp:56]   --->   Operation 777 'fadd' 'add11' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 778 [7/10] (3.35ns)   --->   "%add12 = fadd i32 %bitcast_ln57, i32 %mul12" [DFT/dft.cpp:57]   --->   Operation 778 'fadd' 'add12' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 779 [7/10] (3.35ns)   --->   "%add13 = fadd i32 %bitcast_ln58, i32 %mul13" [DFT/dft.cpp:58]   --->   Operation 779 'fadd' 'add13' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 780 [8/10] (3.35ns)   --->   "%add14 = fadd i32 %bitcast_ln59, i32 %mul14" [DFT/dft.cpp:59]   --->   Operation 780 'fadd' 'add14' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 781 [8/10] (3.35ns)   --->   "%add15 = fadd i32 %bitcast_ln60, i32 %mul15" [DFT/dft.cpp:60]   --->   Operation 781 'fadd' 'add15' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 782 [8/10] (3.35ns)   --->   "%add16 = fadd i32 %bitcast_ln61, i32 %mul16" [DFT/dft.cpp:61]   --->   Operation 782 'fadd' 'add16' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 783 [8/10] (3.35ns)   --->   "%add17 = fadd i32 %bitcast_ln62, i32 %mul17" [DFT/dft.cpp:62]   --->   Operation 783 'fadd' 'add17' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 784 [9/10] (3.35ns)   --->   "%add18 = fadd i32 %bitcast_ln63, i32 %mul18" [DFT/dft.cpp:63]   --->   Operation 784 'fadd' 'add18' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 785 [9/10] (3.35ns)   --->   "%add19 = fadd i32 %bitcast_ln64, i32 %mul19" [DFT/dft.cpp:64]   --->   Operation 785 'fadd' 'add19' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 786 [9/10] (3.35ns)   --->   "%add20 = fadd i32 %bitcast_ln65, i32 %mul20" [DFT/dft.cpp:65]   --->   Operation 786 'fadd' 'add20' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 787 [9/10] (3.35ns)   --->   "%add21 = fadd i32 %bitcast_ln66, i32 %mul21" [DFT/dft.cpp:66]   --->   Operation 787 'fadd' 'add21' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 788 [1/1] (0.00ns)   --->   "%bitcast_ln67 = bitcast i32 %real_op_11_load" [DFT/dft.cpp:67]   --->   Operation 788 'bitcast' 'bitcast_ln67' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 789 [10/10] (3.35ns)   --->   "%add22 = fadd i32 %bitcast_ln67, i32 %mul22" [DFT/dft.cpp:67]   --->   Operation 789 'fadd' 'add22' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 790 [1/1] (0.00ns)   --->   "%bitcast_ln68 = bitcast i32 %imag_op_11_load" [DFT/dft.cpp:68]   --->   Operation 790 'bitcast' 'bitcast_ln68' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 791 [10/10] (3.35ns)   --->   "%add23 = fadd i32 %bitcast_ln68, i32 %mul23" [DFT/dft.cpp:68]   --->   Operation 791 'fadd' 'add23' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 792 [1/1] (0.00ns)   --->   "%bitcast_ln69 = bitcast i32 %real_op_12_load" [DFT/dft.cpp:69]   --->   Operation 792 'bitcast' 'bitcast_ln69' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 793 [10/10] (3.35ns)   --->   "%add24 = fadd i32 %bitcast_ln69, i32 %mul24" [DFT/dft.cpp:69]   --->   Operation 793 'fadd' 'add24' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 794 [1/1] (0.00ns)   --->   "%bitcast_ln70 = bitcast i32 %imag_op_12_load" [DFT/dft.cpp:70]   --->   Operation 794 'bitcast' 'bitcast_ln70' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 795 [10/10] (3.35ns)   --->   "%add25 = fadd i32 %bitcast_ln70, i32 %mul25" [DFT/dft.cpp:70]   --->   Operation 795 'fadd' 'add25' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 796 [1/7] (3.77ns)   --->   "%mul26 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_13_load" [DFT/dft.cpp:71]   --->   Operation 796 'fmul' 'mul26' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 797 [1/2] (3.25ns)   --->   "%real_op_13_load = load i6 %real_op_13_addr" [DFT/dft.cpp:71]   --->   Operation 797 'load' 'real_op_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_20 : Operation 798 [1/7] (3.77ns)   --->   "%mul27 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_13_load" [DFT/dft.cpp:72]   --->   Operation 798 'fmul' 'mul27' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 799 [1/2] (3.25ns)   --->   "%imag_op_13_load = load i6 %imag_op_13_addr" [DFT/dft.cpp:72]   --->   Operation 799 'load' 'imag_op_13_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_20 : Operation 800 [1/7] (3.77ns)   --->   "%mul28 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_14_load" [DFT/dft.cpp:73]   --->   Operation 800 'fmul' 'mul28' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 801 [1/2] (3.25ns)   --->   "%real_op_14_load = load i6 %real_op_14_addr" [DFT/dft.cpp:73]   --->   Operation 801 'load' 'real_op_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_20 : Operation 802 [1/7] (3.77ns)   --->   "%mul29 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_14_load" [DFT/dft.cpp:74]   --->   Operation 802 'fmul' 'mul29' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 803 [1/2] (3.25ns)   --->   "%imag_op_14_load = load i6 %imag_op_14_addr" [DFT/dft.cpp:74]   --->   Operation 803 'load' 'imag_op_14_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_20 : Operation 804 [2/7] (3.77ns)   --->   "%mul30 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_15_load" [DFT/dft.cpp:75]   --->   Operation 804 'fmul' 'mul30' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 805 [1/1] (0.00ns)   --->   "%real_op_15_addr = getelementptr i32 %real_op_15, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:75]   --->   Operation 805 'getelementptr' 'real_op_15_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 806 [2/2] (3.25ns)   --->   "%real_op_15_load = load i6 %real_op_15_addr" [DFT/dft.cpp:75]   --->   Operation 806 'load' 'real_op_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_20 : Operation 807 [2/7] (3.77ns)   --->   "%mul31 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_15_load" [DFT/dft.cpp:76]   --->   Operation 807 'fmul' 'mul31' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 808 [1/1] (0.00ns)   --->   "%imag_op_15_addr = getelementptr i32 %imag_op_15, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:76]   --->   Operation 808 'getelementptr' 'imag_op_15_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 809 [2/2] (3.25ns)   --->   "%imag_op_15_load = load i6 %imag_op_15_addr" [DFT/dft.cpp:76]   --->   Operation 809 'load' 'imag_op_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_20 : Operation 810 [2/7] (3.77ns)   --->   "%temp_r16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_16_load" [DFT/dft.cpp:91]   --->   Operation 810 'fmul' 'temp_r16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 811 [2/7] (3.77ns)   --->   "%temp_i16 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_16_load" [DFT/dft.cpp:92]   --->   Operation 811 'fmul' 'temp_i16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 812 [3/7] (3.77ns)   --->   "%temp_r17 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_17_load" [DFT/dft.cpp:93]   --->   Operation 812 'fmul' 'temp_r17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 813 [3/7] (3.77ns)   --->   "%temp_i17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_17_load" [DFT/dft.cpp:94]   --->   Operation 813 'fmul' 'temp_i17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 814 [3/7] (3.77ns)   --->   "%temp_r18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_18_load" [DFT/dft.cpp:95]   --->   Operation 814 'fmul' 'temp_r18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 815 [3/7] (3.77ns)   --->   "%temp_i18 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_18_load" [DFT/dft.cpp:96]   --->   Operation 815 'fmul' 'temp_i18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 816 [4/7] (3.77ns)   --->   "%temp_r19 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_19_load" [DFT/dft.cpp:97]   --->   Operation 816 'fmul' 'temp_r19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 817 [4/7] (3.77ns)   --->   "%temp_i19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_19_load" [DFT/dft.cpp:98]   --->   Operation 817 'fmul' 'temp_i19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 818 [4/7] (3.77ns)   --->   "%temp_r20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_20_load" [DFT/dft.cpp:99]   --->   Operation 818 'fmul' 'temp_r20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 819 [4/7] (3.77ns)   --->   "%temp_i20 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_20_load" [DFT/dft.cpp:100]   --->   Operation 819 'fmul' 'temp_i20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 820 [1/1] (0.00ns)   --->   "%real_op_16_addr = getelementptr i32 %real_op_16, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:103]   --->   Operation 820 'getelementptr' 'real_op_16_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 821 [2/2] (3.25ns)   --->   "%real_op_16_load = load i6 %real_op_16_addr" [DFT/dft.cpp:103]   --->   Operation 821 'load' 'real_op_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_20 : Operation 822 [1/1] (0.00ns)   --->   "%imag_op_16_addr = getelementptr i32 %imag_op_16, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:104]   --->   Operation 822 'getelementptr' 'imag_op_16_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 823 [2/2] (3.25ns)   --->   "%imag_op_16_load = load i6 %imag_op_16_addr" [DFT/dft.cpp:104]   --->   Operation 823 'load' 'imag_op_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_20 : Operation 824 [1/1] (0.00ns)   --->   "%real_op_17_addr = getelementptr i32 %real_op_17, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:105]   --->   Operation 824 'getelementptr' 'real_op_17_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 825 [1/1] (0.00ns)   --->   "%imag_op_17_addr = getelementptr i32 %imag_op_17, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:106]   --->   Operation 825 'getelementptr' 'imag_op_17_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 826 [1/1] (0.00ns)   --->   "%real_op_18_addr = getelementptr i32 %real_op_18, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:107]   --->   Operation 826 'getelementptr' 'real_op_18_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 827 [1/1] (0.00ns)   --->   "%imag_op_18_addr = getelementptr i32 %imag_op_18, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:108]   --->   Operation 827 'getelementptr' 'imag_op_18_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 828 [1/1] (0.00ns)   --->   "%real_op_19_addr = getelementptr i32 %real_op_19, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:109]   --->   Operation 828 'getelementptr' 'real_op_19_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 829 [1/1] (0.00ns)   --->   "%imag_op_19_addr = getelementptr i32 %imag_op_19, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:110]   --->   Operation 829 'getelementptr' 'imag_op_19_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 830 [1/1] (0.00ns)   --->   "%real_op_20_addr = getelementptr i32 %real_op_20, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:111]   --->   Operation 830 'getelementptr' 'real_op_20_addr' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 831 [1/1] (0.00ns)   --->   "%imag_op_20_addr = getelementptr i32 %imag_op_20, i64 0, i64 %zext_ln45_1" [DFT/dft.cpp:112]   --->   Operation 831 'getelementptr' 'imag_op_20_addr' <Predicate = true> <Delay = 0.00>

State 21 <SV = 20> <Delay = 3.77>
ST_21 : Operation 832 [3/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln45, i32 %mul" [DFT/dft.cpp:45]   --->   Operation 832 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 833 [3/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln46, i32 %mul1" [DFT/dft.cpp:46]   --->   Operation 833 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 834 [4/10] (3.35ns)   --->   "%add2 = fadd i32 %bitcast_ln47, i32 %mul2" [DFT/dft.cpp:47]   --->   Operation 834 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 835 [4/10] (3.35ns)   --->   "%add3 = fadd i32 %bitcast_ln48, i32 %mul3" [DFT/dft.cpp:48]   --->   Operation 835 'fadd' 'add3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 836 [4/10] (3.35ns)   --->   "%add4 = fadd i32 %bitcast_ln49, i32 %mul4" [DFT/dft.cpp:49]   --->   Operation 836 'fadd' 'add4' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 837 [4/10] (3.35ns)   --->   "%add5 = fadd i32 %bitcast_ln50, i32 %mul5" [DFT/dft.cpp:50]   --->   Operation 837 'fadd' 'add5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 838 [5/10] (3.35ns)   --->   "%add6 = fadd i32 %bitcast_ln51, i32 %mul6" [DFT/dft.cpp:51]   --->   Operation 838 'fadd' 'add6' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 839 [5/10] (3.35ns)   --->   "%add7 = fadd i32 %bitcast_ln52, i32 %mul7" [DFT/dft.cpp:52]   --->   Operation 839 'fadd' 'add7' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 840 [5/10] (3.35ns)   --->   "%add8 = fadd i32 %bitcast_ln53, i32 %mul8" [DFT/dft.cpp:53]   --->   Operation 840 'fadd' 'add8' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 841 [5/10] (3.35ns)   --->   "%add9 = fadd i32 %bitcast_ln54, i32 %mul9" [DFT/dft.cpp:54]   --->   Operation 841 'fadd' 'add9' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 842 [6/10] (3.35ns)   --->   "%add10 = fadd i32 %bitcast_ln55, i32 %mul10" [DFT/dft.cpp:55]   --->   Operation 842 'fadd' 'add10' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 843 [6/10] (3.35ns)   --->   "%add11 = fadd i32 %bitcast_ln56, i32 %mul11" [DFT/dft.cpp:56]   --->   Operation 843 'fadd' 'add11' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 844 [6/10] (3.35ns)   --->   "%add12 = fadd i32 %bitcast_ln57, i32 %mul12" [DFT/dft.cpp:57]   --->   Operation 844 'fadd' 'add12' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 845 [6/10] (3.35ns)   --->   "%add13 = fadd i32 %bitcast_ln58, i32 %mul13" [DFT/dft.cpp:58]   --->   Operation 845 'fadd' 'add13' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 846 [7/10] (3.35ns)   --->   "%add14 = fadd i32 %bitcast_ln59, i32 %mul14" [DFT/dft.cpp:59]   --->   Operation 846 'fadd' 'add14' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 847 [7/10] (3.35ns)   --->   "%add15 = fadd i32 %bitcast_ln60, i32 %mul15" [DFT/dft.cpp:60]   --->   Operation 847 'fadd' 'add15' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 848 [7/10] (3.35ns)   --->   "%add16 = fadd i32 %bitcast_ln61, i32 %mul16" [DFT/dft.cpp:61]   --->   Operation 848 'fadd' 'add16' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 849 [7/10] (3.35ns)   --->   "%add17 = fadd i32 %bitcast_ln62, i32 %mul17" [DFT/dft.cpp:62]   --->   Operation 849 'fadd' 'add17' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 850 [8/10] (3.35ns)   --->   "%add18 = fadd i32 %bitcast_ln63, i32 %mul18" [DFT/dft.cpp:63]   --->   Operation 850 'fadd' 'add18' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 851 [8/10] (3.35ns)   --->   "%add19 = fadd i32 %bitcast_ln64, i32 %mul19" [DFT/dft.cpp:64]   --->   Operation 851 'fadd' 'add19' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 852 [8/10] (3.35ns)   --->   "%add20 = fadd i32 %bitcast_ln65, i32 %mul20" [DFT/dft.cpp:65]   --->   Operation 852 'fadd' 'add20' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 853 [8/10] (3.35ns)   --->   "%add21 = fadd i32 %bitcast_ln66, i32 %mul21" [DFT/dft.cpp:66]   --->   Operation 853 'fadd' 'add21' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 854 [9/10] (3.35ns)   --->   "%add22 = fadd i32 %bitcast_ln67, i32 %mul22" [DFT/dft.cpp:67]   --->   Operation 854 'fadd' 'add22' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 855 [9/10] (3.35ns)   --->   "%add23 = fadd i32 %bitcast_ln68, i32 %mul23" [DFT/dft.cpp:68]   --->   Operation 855 'fadd' 'add23' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 856 [9/10] (3.35ns)   --->   "%add24 = fadd i32 %bitcast_ln69, i32 %mul24" [DFT/dft.cpp:69]   --->   Operation 856 'fadd' 'add24' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 857 [9/10] (3.35ns)   --->   "%add25 = fadd i32 %bitcast_ln70, i32 %mul25" [DFT/dft.cpp:70]   --->   Operation 857 'fadd' 'add25' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 858 [1/1] (0.00ns)   --->   "%bitcast_ln71 = bitcast i32 %real_op_13_load" [DFT/dft.cpp:71]   --->   Operation 858 'bitcast' 'bitcast_ln71' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 859 [10/10] (3.35ns)   --->   "%add26 = fadd i32 %bitcast_ln71, i32 %mul26" [DFT/dft.cpp:71]   --->   Operation 859 'fadd' 'add26' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 860 [1/1] (0.00ns)   --->   "%bitcast_ln72 = bitcast i32 %imag_op_13_load" [DFT/dft.cpp:72]   --->   Operation 860 'bitcast' 'bitcast_ln72' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 861 [10/10] (3.35ns)   --->   "%add27 = fadd i32 %bitcast_ln72, i32 %mul27" [DFT/dft.cpp:72]   --->   Operation 861 'fadd' 'add27' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 862 [1/1] (0.00ns)   --->   "%bitcast_ln73 = bitcast i32 %real_op_14_load" [DFT/dft.cpp:73]   --->   Operation 862 'bitcast' 'bitcast_ln73' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 863 [10/10] (3.35ns)   --->   "%add28 = fadd i32 %bitcast_ln73, i32 %mul28" [DFT/dft.cpp:73]   --->   Operation 863 'fadd' 'add28' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 864 [1/1] (0.00ns)   --->   "%bitcast_ln74 = bitcast i32 %imag_op_14_load" [DFT/dft.cpp:74]   --->   Operation 864 'bitcast' 'bitcast_ln74' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 865 [10/10] (3.35ns)   --->   "%add29 = fadd i32 %bitcast_ln74, i32 %mul29" [DFT/dft.cpp:74]   --->   Operation 865 'fadd' 'add29' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 866 [1/7] (3.77ns)   --->   "%mul30 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_15_load" [DFT/dft.cpp:75]   --->   Operation 866 'fmul' 'mul30' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 867 [1/2] (3.25ns)   --->   "%real_op_15_load = load i6 %real_op_15_addr" [DFT/dft.cpp:75]   --->   Operation 867 'load' 'real_op_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 868 [1/7] (3.77ns)   --->   "%mul31 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_15_load" [DFT/dft.cpp:76]   --->   Operation 868 'fmul' 'mul31' <Predicate = true> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 869 [1/2] (3.25ns)   --->   "%imag_op_15_load = load i6 %imag_op_15_addr" [DFT/dft.cpp:76]   --->   Operation 869 'load' 'imag_op_15_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 870 [1/7] (3.77ns)   --->   "%temp_r16 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_16_load" [DFT/dft.cpp:91]   --->   Operation 870 'fmul' 'temp_r16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 871 [1/7] (3.77ns)   --->   "%temp_i16 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_16_load" [DFT/dft.cpp:92]   --->   Operation 871 'fmul' 'temp_i16' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 872 [2/7] (3.77ns)   --->   "%temp_r17 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_17_load" [DFT/dft.cpp:93]   --->   Operation 872 'fmul' 'temp_r17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 873 [2/7] (3.77ns)   --->   "%temp_i17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_17_load" [DFT/dft.cpp:94]   --->   Operation 873 'fmul' 'temp_i17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 874 [2/7] (3.77ns)   --->   "%temp_r18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_18_load" [DFT/dft.cpp:95]   --->   Operation 874 'fmul' 'temp_r18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 875 [2/7] (3.77ns)   --->   "%temp_i18 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_18_load" [DFT/dft.cpp:96]   --->   Operation 875 'fmul' 'temp_i18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 876 [3/7] (3.77ns)   --->   "%temp_r19 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_19_load" [DFT/dft.cpp:97]   --->   Operation 876 'fmul' 'temp_r19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 877 [3/7] (3.77ns)   --->   "%temp_i19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_19_load" [DFT/dft.cpp:98]   --->   Operation 877 'fmul' 'temp_i19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 878 [3/7] (3.77ns)   --->   "%temp_r20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_20_load" [DFT/dft.cpp:99]   --->   Operation 878 'fmul' 'temp_r20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 879 [3/7] (3.77ns)   --->   "%temp_i20 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_20_load" [DFT/dft.cpp:100]   --->   Operation 879 'fmul' 'temp_i20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 880 [1/2] (3.25ns)   --->   "%real_op_16_load = load i6 %real_op_16_addr" [DFT/dft.cpp:103]   --->   Operation 880 'load' 'real_op_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 881 [1/2] (3.25ns)   --->   "%imag_op_16_load = load i6 %imag_op_16_addr" [DFT/dft.cpp:104]   --->   Operation 881 'load' 'imag_op_16_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 882 [2/2] (3.25ns)   --->   "%real_op_17_load = load i6 %real_op_17_addr" [DFT/dft.cpp:105]   --->   Operation 882 'load' 'real_op_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 883 [2/2] (3.25ns)   --->   "%imag_op_17_load = load i6 %imag_op_17_addr" [DFT/dft.cpp:106]   --->   Operation 883 'load' 'imag_op_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 884 [2/2] (3.25ns)   --->   "%real_op_18_load = load i6 %real_op_18_addr" [DFT/dft.cpp:107]   --->   Operation 884 'load' 'real_op_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_21 : Operation 885 [2/2] (3.25ns)   --->   "%imag_op_18_load = load i6 %imag_op_18_addr" [DFT/dft.cpp:108]   --->   Operation 885 'load' 'imag_op_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>

State 22 <SV = 21> <Delay = 4.05>
ST_22 : Operation 886 [2/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln45, i32 %mul" [DFT/dft.cpp:45]   --->   Operation 886 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 887 [2/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln46, i32 %mul1" [DFT/dft.cpp:46]   --->   Operation 887 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 888 [3/10] (3.35ns)   --->   "%add2 = fadd i32 %bitcast_ln47, i32 %mul2" [DFT/dft.cpp:47]   --->   Operation 888 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 889 [3/10] (3.35ns)   --->   "%add3 = fadd i32 %bitcast_ln48, i32 %mul3" [DFT/dft.cpp:48]   --->   Operation 889 'fadd' 'add3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 890 [3/10] (3.35ns)   --->   "%add4 = fadd i32 %bitcast_ln49, i32 %mul4" [DFT/dft.cpp:49]   --->   Operation 890 'fadd' 'add4' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 891 [3/10] (3.35ns)   --->   "%add5 = fadd i32 %bitcast_ln50, i32 %mul5" [DFT/dft.cpp:50]   --->   Operation 891 'fadd' 'add5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 892 [4/10] (3.35ns)   --->   "%add6 = fadd i32 %bitcast_ln51, i32 %mul6" [DFT/dft.cpp:51]   --->   Operation 892 'fadd' 'add6' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 893 [4/10] (3.35ns)   --->   "%add7 = fadd i32 %bitcast_ln52, i32 %mul7" [DFT/dft.cpp:52]   --->   Operation 893 'fadd' 'add7' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 894 [4/10] (3.35ns)   --->   "%add8 = fadd i32 %bitcast_ln53, i32 %mul8" [DFT/dft.cpp:53]   --->   Operation 894 'fadd' 'add8' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 895 [4/10] (3.35ns)   --->   "%add9 = fadd i32 %bitcast_ln54, i32 %mul9" [DFT/dft.cpp:54]   --->   Operation 895 'fadd' 'add9' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 896 [5/10] (3.35ns)   --->   "%add10 = fadd i32 %bitcast_ln55, i32 %mul10" [DFT/dft.cpp:55]   --->   Operation 896 'fadd' 'add10' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 897 [5/10] (3.35ns)   --->   "%add11 = fadd i32 %bitcast_ln56, i32 %mul11" [DFT/dft.cpp:56]   --->   Operation 897 'fadd' 'add11' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 898 [5/10] (3.35ns)   --->   "%add12 = fadd i32 %bitcast_ln57, i32 %mul12" [DFT/dft.cpp:57]   --->   Operation 898 'fadd' 'add12' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 899 [5/10] (3.35ns)   --->   "%add13 = fadd i32 %bitcast_ln58, i32 %mul13" [DFT/dft.cpp:58]   --->   Operation 899 'fadd' 'add13' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 900 [6/10] (3.35ns)   --->   "%add14 = fadd i32 %bitcast_ln59, i32 %mul14" [DFT/dft.cpp:59]   --->   Operation 900 'fadd' 'add14' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 901 [6/10] (3.35ns)   --->   "%add15 = fadd i32 %bitcast_ln60, i32 %mul15" [DFT/dft.cpp:60]   --->   Operation 901 'fadd' 'add15' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 902 [6/10] (3.35ns)   --->   "%add16 = fadd i32 %bitcast_ln61, i32 %mul16" [DFT/dft.cpp:61]   --->   Operation 902 'fadd' 'add16' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 903 [6/10] (3.35ns)   --->   "%add17 = fadd i32 %bitcast_ln62, i32 %mul17" [DFT/dft.cpp:62]   --->   Operation 903 'fadd' 'add17' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 904 [7/10] (3.35ns)   --->   "%add18 = fadd i32 %bitcast_ln63, i32 %mul18" [DFT/dft.cpp:63]   --->   Operation 904 'fadd' 'add18' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 905 [7/10] (3.35ns)   --->   "%add19 = fadd i32 %bitcast_ln64, i32 %mul19" [DFT/dft.cpp:64]   --->   Operation 905 'fadd' 'add19' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 906 [7/10] (3.35ns)   --->   "%add20 = fadd i32 %bitcast_ln65, i32 %mul20" [DFT/dft.cpp:65]   --->   Operation 906 'fadd' 'add20' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 907 [7/10] (3.35ns)   --->   "%add21 = fadd i32 %bitcast_ln66, i32 %mul21" [DFT/dft.cpp:66]   --->   Operation 907 'fadd' 'add21' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 908 [8/10] (3.35ns)   --->   "%add22 = fadd i32 %bitcast_ln67, i32 %mul22" [DFT/dft.cpp:67]   --->   Operation 908 'fadd' 'add22' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 909 [8/10] (3.35ns)   --->   "%add23 = fadd i32 %bitcast_ln68, i32 %mul23" [DFT/dft.cpp:68]   --->   Operation 909 'fadd' 'add23' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 910 [8/10] (3.35ns)   --->   "%add24 = fadd i32 %bitcast_ln69, i32 %mul24" [DFT/dft.cpp:69]   --->   Operation 910 'fadd' 'add24' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 911 [8/10] (3.35ns)   --->   "%add25 = fadd i32 %bitcast_ln70, i32 %mul25" [DFT/dft.cpp:70]   --->   Operation 911 'fadd' 'add25' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 912 [9/10] (3.35ns)   --->   "%add26 = fadd i32 %bitcast_ln71, i32 %mul26" [DFT/dft.cpp:71]   --->   Operation 912 'fadd' 'add26' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 913 [9/10] (3.35ns)   --->   "%add27 = fadd i32 %bitcast_ln72, i32 %mul27" [DFT/dft.cpp:72]   --->   Operation 913 'fadd' 'add27' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 914 [9/10] (3.35ns)   --->   "%add28 = fadd i32 %bitcast_ln73, i32 %mul28" [DFT/dft.cpp:73]   --->   Operation 914 'fadd' 'add28' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 915 [9/10] (3.35ns)   --->   "%add29 = fadd i32 %bitcast_ln74, i32 %mul29" [DFT/dft.cpp:74]   --->   Operation 915 'fadd' 'add29' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 916 [1/1] (0.00ns)   --->   "%bitcast_ln75 = bitcast i32 %real_op_15_load" [DFT/dft.cpp:75]   --->   Operation 916 'bitcast' 'bitcast_ln75' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 917 [10/10] (3.35ns)   --->   "%add30 = fadd i32 %bitcast_ln75, i32 %mul30" [DFT/dft.cpp:75]   --->   Operation 917 'fadd' 'add30' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 918 [1/1] (0.00ns)   --->   "%bitcast_ln76 = bitcast i32 %imag_op_15_load" [DFT/dft.cpp:76]   --->   Operation 918 'bitcast' 'bitcast_ln76' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 919 [10/10] (3.35ns)   --->   "%add31 = fadd i32 %bitcast_ln76, i32 %mul31" [DFT/dft.cpp:76]   --->   Operation 919 'fadd' 'add31' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 920 [1/7] (3.77ns)   --->   "%temp_r17 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_17_load" [DFT/dft.cpp:93]   --->   Operation 920 'fmul' 'temp_r17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 921 [1/7] (3.77ns)   --->   "%temp_i17 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_17_load" [DFT/dft.cpp:94]   --->   Operation 921 'fmul' 'temp_i17' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 922 [1/7] (3.77ns)   --->   "%temp_r18 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_18_load" [DFT/dft.cpp:95]   --->   Operation 922 'fmul' 'temp_r18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 923 [1/7] (3.77ns)   --->   "%temp_i18 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_18_load" [DFT/dft.cpp:96]   --->   Operation 923 'fmul' 'temp_i18' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 924 [2/7] (3.77ns)   --->   "%temp_r19 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_19_load" [DFT/dft.cpp:97]   --->   Operation 924 'fmul' 'temp_r19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 925 [2/7] (3.77ns)   --->   "%temp_i19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_19_load" [DFT/dft.cpp:98]   --->   Operation 925 'fmul' 'temp_i19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 926 [2/7] (3.77ns)   --->   "%temp_r20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_20_load" [DFT/dft.cpp:99]   --->   Operation 926 'fmul' 'temp_r20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 927 [2/7] (3.77ns)   --->   "%temp_i20 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_20_load" [DFT/dft.cpp:100]   --->   Operation 927 'fmul' 'temp_i20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 928 [1/1] (0.69ns)   --->   "%temp_r16_1 = select i1 %icmp_ln78, i32 0, i32 %temp_r16" [DFT/dft.cpp:78]   --->   Operation 928 'select' 'temp_r16_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 929 [1/1] (0.69ns)   --->   "%temp_i16_1 = select i1 %icmp_ln78, i32 0, i32 %temp_i16" [DFT/dft.cpp:78]   --->   Operation 929 'select' 'temp_i16_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 930 [1/1] (0.00ns)   --->   "%bitcast_ln103 = bitcast i32 %real_op_16_load" [DFT/dft.cpp:103]   --->   Operation 930 'bitcast' 'bitcast_ln103' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 931 [10/10] (3.35ns)   --->   "%add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1" [DFT/dft.cpp:103]   --->   Operation 931 'fadd' 'add32' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 932 [1/1] (0.00ns)   --->   "%bitcast_ln104 = bitcast i32 %imag_op_16_load" [DFT/dft.cpp:104]   --->   Operation 932 'bitcast' 'bitcast_ln104' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 933 [10/10] (3.35ns)   --->   "%add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1" [DFT/dft.cpp:104]   --->   Operation 933 'fadd' 'add33' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 934 [1/2] (3.25ns)   --->   "%real_op_17_load = load i6 %real_op_17_addr" [DFT/dft.cpp:105]   --->   Operation 934 'load' 'real_op_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_22 : Operation 935 [1/2] (3.25ns)   --->   "%imag_op_17_load = load i6 %imag_op_17_addr" [DFT/dft.cpp:106]   --->   Operation 935 'load' 'imag_op_17_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_22 : Operation 936 [1/2] (3.25ns)   --->   "%real_op_18_load = load i6 %real_op_18_addr" [DFT/dft.cpp:107]   --->   Operation 936 'load' 'real_op_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_22 : Operation 937 [1/2] (3.25ns)   --->   "%imag_op_18_load = load i6 %imag_op_18_addr" [DFT/dft.cpp:108]   --->   Operation 937 'load' 'imag_op_18_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_22 : Operation 938 [2/2] (3.25ns)   --->   "%real_op_19_load = load i6 %real_op_19_addr" [DFT/dft.cpp:109]   --->   Operation 938 'load' 'real_op_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_22 : Operation 939 [2/2] (3.25ns)   --->   "%imag_op_19_load = load i6 %imag_op_19_addr" [DFT/dft.cpp:110]   --->   Operation 939 'load' 'imag_op_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_22 : Operation 940 [2/2] (3.25ns)   --->   "%real_op_20_load = load i6 %real_op_20_addr" [DFT/dft.cpp:111]   --->   Operation 940 'load' 'real_op_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_22 : Operation 941 [2/2] (3.25ns)   --->   "%imag_op_20_load = load i6 %imag_op_20_addr" [DFT/dft.cpp:112]   --->   Operation 941 'load' 'imag_op_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>

State 23 <SV = 22> <Delay = 4.05>
ST_23 : Operation 942 [1/10] (3.35ns)   --->   "%add = fadd i32 %bitcast_ln45, i32 %mul" [DFT/dft.cpp:45]   --->   Operation 942 'fadd' 'add' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 943 [1/10] (3.35ns)   --->   "%add1 = fadd i32 %bitcast_ln46, i32 %mul1" [DFT/dft.cpp:46]   --->   Operation 943 'fadd' 'add1' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 944 [2/10] (3.35ns)   --->   "%add2 = fadd i32 %bitcast_ln47, i32 %mul2" [DFT/dft.cpp:47]   --->   Operation 944 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 945 [2/10] (3.35ns)   --->   "%add3 = fadd i32 %bitcast_ln48, i32 %mul3" [DFT/dft.cpp:48]   --->   Operation 945 'fadd' 'add3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 946 [2/10] (3.35ns)   --->   "%add4 = fadd i32 %bitcast_ln49, i32 %mul4" [DFT/dft.cpp:49]   --->   Operation 946 'fadd' 'add4' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 947 [2/10] (3.35ns)   --->   "%add5 = fadd i32 %bitcast_ln50, i32 %mul5" [DFT/dft.cpp:50]   --->   Operation 947 'fadd' 'add5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 948 [3/10] (3.35ns)   --->   "%add6 = fadd i32 %bitcast_ln51, i32 %mul6" [DFT/dft.cpp:51]   --->   Operation 948 'fadd' 'add6' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 949 [3/10] (3.35ns)   --->   "%add7 = fadd i32 %bitcast_ln52, i32 %mul7" [DFT/dft.cpp:52]   --->   Operation 949 'fadd' 'add7' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 950 [3/10] (3.35ns)   --->   "%add8 = fadd i32 %bitcast_ln53, i32 %mul8" [DFT/dft.cpp:53]   --->   Operation 950 'fadd' 'add8' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 951 [3/10] (3.35ns)   --->   "%add9 = fadd i32 %bitcast_ln54, i32 %mul9" [DFT/dft.cpp:54]   --->   Operation 951 'fadd' 'add9' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 952 [4/10] (3.35ns)   --->   "%add10 = fadd i32 %bitcast_ln55, i32 %mul10" [DFT/dft.cpp:55]   --->   Operation 952 'fadd' 'add10' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 953 [4/10] (3.35ns)   --->   "%add11 = fadd i32 %bitcast_ln56, i32 %mul11" [DFT/dft.cpp:56]   --->   Operation 953 'fadd' 'add11' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 954 [4/10] (3.35ns)   --->   "%add12 = fadd i32 %bitcast_ln57, i32 %mul12" [DFT/dft.cpp:57]   --->   Operation 954 'fadd' 'add12' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 955 [4/10] (3.35ns)   --->   "%add13 = fadd i32 %bitcast_ln58, i32 %mul13" [DFT/dft.cpp:58]   --->   Operation 955 'fadd' 'add13' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 956 [5/10] (3.35ns)   --->   "%add14 = fadd i32 %bitcast_ln59, i32 %mul14" [DFT/dft.cpp:59]   --->   Operation 956 'fadd' 'add14' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 957 [5/10] (3.35ns)   --->   "%add15 = fadd i32 %bitcast_ln60, i32 %mul15" [DFT/dft.cpp:60]   --->   Operation 957 'fadd' 'add15' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 958 [5/10] (3.35ns)   --->   "%add16 = fadd i32 %bitcast_ln61, i32 %mul16" [DFT/dft.cpp:61]   --->   Operation 958 'fadd' 'add16' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 959 [5/10] (3.35ns)   --->   "%add17 = fadd i32 %bitcast_ln62, i32 %mul17" [DFT/dft.cpp:62]   --->   Operation 959 'fadd' 'add17' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 960 [6/10] (3.35ns)   --->   "%add18 = fadd i32 %bitcast_ln63, i32 %mul18" [DFT/dft.cpp:63]   --->   Operation 960 'fadd' 'add18' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 961 [6/10] (3.35ns)   --->   "%add19 = fadd i32 %bitcast_ln64, i32 %mul19" [DFT/dft.cpp:64]   --->   Operation 961 'fadd' 'add19' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 962 [6/10] (3.35ns)   --->   "%add20 = fadd i32 %bitcast_ln65, i32 %mul20" [DFT/dft.cpp:65]   --->   Operation 962 'fadd' 'add20' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 963 [6/10] (3.35ns)   --->   "%add21 = fadd i32 %bitcast_ln66, i32 %mul21" [DFT/dft.cpp:66]   --->   Operation 963 'fadd' 'add21' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 964 [7/10] (3.35ns)   --->   "%add22 = fadd i32 %bitcast_ln67, i32 %mul22" [DFT/dft.cpp:67]   --->   Operation 964 'fadd' 'add22' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 965 [7/10] (3.35ns)   --->   "%add23 = fadd i32 %bitcast_ln68, i32 %mul23" [DFT/dft.cpp:68]   --->   Operation 965 'fadd' 'add23' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 966 [7/10] (3.35ns)   --->   "%add24 = fadd i32 %bitcast_ln69, i32 %mul24" [DFT/dft.cpp:69]   --->   Operation 966 'fadd' 'add24' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 967 [7/10] (3.35ns)   --->   "%add25 = fadd i32 %bitcast_ln70, i32 %mul25" [DFT/dft.cpp:70]   --->   Operation 967 'fadd' 'add25' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 968 [8/10] (3.35ns)   --->   "%add26 = fadd i32 %bitcast_ln71, i32 %mul26" [DFT/dft.cpp:71]   --->   Operation 968 'fadd' 'add26' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 969 [8/10] (3.35ns)   --->   "%add27 = fadd i32 %bitcast_ln72, i32 %mul27" [DFT/dft.cpp:72]   --->   Operation 969 'fadd' 'add27' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 970 [8/10] (3.35ns)   --->   "%add28 = fadd i32 %bitcast_ln73, i32 %mul28" [DFT/dft.cpp:73]   --->   Operation 970 'fadd' 'add28' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 971 [8/10] (3.35ns)   --->   "%add29 = fadd i32 %bitcast_ln74, i32 %mul29" [DFT/dft.cpp:74]   --->   Operation 971 'fadd' 'add29' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 972 [9/10] (3.35ns)   --->   "%add30 = fadd i32 %bitcast_ln75, i32 %mul30" [DFT/dft.cpp:75]   --->   Operation 972 'fadd' 'add30' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 973 [9/10] (3.35ns)   --->   "%add31 = fadd i32 %bitcast_ln76, i32 %mul31" [DFT/dft.cpp:76]   --->   Operation 973 'fadd' 'add31' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 974 [1/7] (3.77ns)   --->   "%temp_r19 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_19_load" [DFT/dft.cpp:97]   --->   Operation 974 'fmul' 'temp_r19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 975 [1/7] (3.77ns)   --->   "%temp_i19 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_19_load" [DFT/dft.cpp:98]   --->   Operation 975 'fmul' 'temp_i19' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 976 [1/7] (3.77ns)   --->   "%temp_r20 = fmul i32 %bitcast_ln18, i32 %p_ZL22cos_coefficients_table_20_load" [DFT/dft.cpp:99]   --->   Operation 976 'fmul' 'temp_r20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 977 [1/7] (3.77ns)   --->   "%temp_i20 = fmul i32 %bitcast_ln18, i32 %p_ZL22sin_coefficients_table_20_load" [DFT/dft.cpp:100]   --->   Operation 977 'fmul' 'temp_i20' <Predicate = (!icmp_ln78)> <Delay = 3.77> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 6> <II = 1> <Delay = 3.77> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 978 [1/1] (0.69ns)   --->   "%temp_r17_1 = select i1 %icmp_ln78, i32 0, i32 %temp_r17" [DFT/dft.cpp:78]   --->   Operation 978 'select' 'temp_r17_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 979 [1/1] (0.69ns)   --->   "%temp_r18_1 = select i1 %icmp_ln78, i32 0, i32 %temp_r18" [DFT/dft.cpp:78]   --->   Operation 979 'select' 'temp_r18_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 980 [1/1] (0.69ns)   --->   "%temp_i17_1 = select i1 %icmp_ln78, i32 0, i32 %temp_i17" [DFT/dft.cpp:78]   --->   Operation 980 'select' 'temp_i17_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 981 [1/1] (0.69ns)   --->   "%temp_i18_1 = select i1 %icmp_ln78, i32 0, i32 %temp_i18" [DFT/dft.cpp:78]   --->   Operation 981 'select' 'temp_i18_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 982 [9/10] (3.35ns)   --->   "%add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1" [DFT/dft.cpp:103]   --->   Operation 982 'fadd' 'add32' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 983 [9/10] (3.35ns)   --->   "%add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1" [DFT/dft.cpp:104]   --->   Operation 983 'fadd' 'add33' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 984 [1/1] (0.00ns)   --->   "%bitcast_ln105 = bitcast i32 %real_op_17_load" [DFT/dft.cpp:105]   --->   Operation 984 'bitcast' 'bitcast_ln105' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 985 [10/10] (3.35ns)   --->   "%add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1" [DFT/dft.cpp:105]   --->   Operation 985 'fadd' 'add34' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 986 [1/1] (0.00ns)   --->   "%bitcast_ln106 = bitcast i32 %imag_op_17_load" [DFT/dft.cpp:106]   --->   Operation 986 'bitcast' 'bitcast_ln106' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 987 [10/10] (3.35ns)   --->   "%add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1" [DFT/dft.cpp:106]   --->   Operation 987 'fadd' 'add35' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 988 [1/1] (0.00ns)   --->   "%bitcast_ln107 = bitcast i32 %real_op_18_load" [DFT/dft.cpp:107]   --->   Operation 988 'bitcast' 'bitcast_ln107' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 989 [10/10] (3.35ns)   --->   "%add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1" [DFT/dft.cpp:107]   --->   Operation 989 'fadd' 'add36' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 990 [1/1] (0.00ns)   --->   "%bitcast_ln108 = bitcast i32 %imag_op_18_load" [DFT/dft.cpp:108]   --->   Operation 990 'bitcast' 'bitcast_ln108' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 991 [10/10] (3.35ns)   --->   "%add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1" [DFT/dft.cpp:108]   --->   Operation 991 'fadd' 'add37' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 992 [1/2] (3.25ns)   --->   "%real_op_19_load = load i6 %real_op_19_addr" [DFT/dft.cpp:109]   --->   Operation 992 'load' 'real_op_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_23 : Operation 993 [1/2] (3.25ns)   --->   "%imag_op_19_load = load i6 %imag_op_19_addr" [DFT/dft.cpp:110]   --->   Operation 993 'load' 'imag_op_19_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_23 : Operation 994 [1/2] (3.25ns)   --->   "%real_op_20_load = load i6 %real_op_20_addr" [DFT/dft.cpp:111]   --->   Operation 994 'load' 'real_op_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_23 : Operation 995 [1/2] (3.25ns)   --->   "%imag_op_20_load = load i6 %imag_op_20_addr" [DFT/dft.cpp:112]   --->   Operation 995 'load' 'imag_op_20_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>

State 24 <SV = 23> <Delay = 4.05>
ST_24 : Operation 996 [1/1] (0.00ns)   --->   "%bitcast_ln45_1 = bitcast i32 %add" [DFT/dft.cpp:45]   --->   Operation 996 'bitcast' 'bitcast_ln45_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 997 [1/1] (3.25ns)   --->   "%store_ln45 = store i32 %bitcast_ln45_1, i6 %real_op_0_addr" [DFT/dft.cpp:45]   --->   Operation 997 'store' 'store_ln45' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 998 [1/1] (0.00ns)   --->   "%bitcast_ln46_1 = bitcast i32 %add1" [DFT/dft.cpp:46]   --->   Operation 998 'bitcast' 'bitcast_ln46_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 999 [1/1] (3.25ns)   --->   "%store_ln46 = store i32 %bitcast_ln46_1, i6 %imag_op_0_addr" [DFT/dft.cpp:46]   --->   Operation 999 'store' 'store_ln46' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_24 : Operation 1000 [1/10] (3.35ns)   --->   "%add2 = fadd i32 %bitcast_ln47, i32 %mul2" [DFT/dft.cpp:47]   --->   Operation 1000 'fadd' 'add2' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1001 [1/10] (3.35ns)   --->   "%add3 = fadd i32 %bitcast_ln48, i32 %mul3" [DFT/dft.cpp:48]   --->   Operation 1001 'fadd' 'add3' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1002 [1/10] (3.35ns)   --->   "%add4 = fadd i32 %bitcast_ln49, i32 %mul4" [DFT/dft.cpp:49]   --->   Operation 1002 'fadd' 'add4' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1003 [1/10] (3.35ns)   --->   "%add5 = fadd i32 %bitcast_ln50, i32 %mul5" [DFT/dft.cpp:50]   --->   Operation 1003 'fadd' 'add5' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1004 [2/10] (3.35ns)   --->   "%add6 = fadd i32 %bitcast_ln51, i32 %mul6" [DFT/dft.cpp:51]   --->   Operation 1004 'fadd' 'add6' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1005 [2/10] (3.35ns)   --->   "%add7 = fadd i32 %bitcast_ln52, i32 %mul7" [DFT/dft.cpp:52]   --->   Operation 1005 'fadd' 'add7' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1006 [2/10] (3.35ns)   --->   "%add8 = fadd i32 %bitcast_ln53, i32 %mul8" [DFT/dft.cpp:53]   --->   Operation 1006 'fadd' 'add8' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1007 [2/10] (3.35ns)   --->   "%add9 = fadd i32 %bitcast_ln54, i32 %mul9" [DFT/dft.cpp:54]   --->   Operation 1007 'fadd' 'add9' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1008 [3/10] (3.35ns)   --->   "%add10 = fadd i32 %bitcast_ln55, i32 %mul10" [DFT/dft.cpp:55]   --->   Operation 1008 'fadd' 'add10' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1009 [3/10] (3.35ns)   --->   "%add11 = fadd i32 %bitcast_ln56, i32 %mul11" [DFT/dft.cpp:56]   --->   Operation 1009 'fadd' 'add11' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1010 [3/10] (3.35ns)   --->   "%add12 = fadd i32 %bitcast_ln57, i32 %mul12" [DFT/dft.cpp:57]   --->   Operation 1010 'fadd' 'add12' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1011 [3/10] (3.35ns)   --->   "%add13 = fadd i32 %bitcast_ln58, i32 %mul13" [DFT/dft.cpp:58]   --->   Operation 1011 'fadd' 'add13' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1012 [4/10] (3.35ns)   --->   "%add14 = fadd i32 %bitcast_ln59, i32 %mul14" [DFT/dft.cpp:59]   --->   Operation 1012 'fadd' 'add14' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1013 [4/10] (3.35ns)   --->   "%add15 = fadd i32 %bitcast_ln60, i32 %mul15" [DFT/dft.cpp:60]   --->   Operation 1013 'fadd' 'add15' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1014 [4/10] (3.35ns)   --->   "%add16 = fadd i32 %bitcast_ln61, i32 %mul16" [DFT/dft.cpp:61]   --->   Operation 1014 'fadd' 'add16' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1015 [4/10] (3.35ns)   --->   "%add17 = fadd i32 %bitcast_ln62, i32 %mul17" [DFT/dft.cpp:62]   --->   Operation 1015 'fadd' 'add17' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1016 [5/10] (3.35ns)   --->   "%add18 = fadd i32 %bitcast_ln63, i32 %mul18" [DFT/dft.cpp:63]   --->   Operation 1016 'fadd' 'add18' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1017 [5/10] (3.35ns)   --->   "%add19 = fadd i32 %bitcast_ln64, i32 %mul19" [DFT/dft.cpp:64]   --->   Operation 1017 'fadd' 'add19' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1018 [5/10] (3.35ns)   --->   "%add20 = fadd i32 %bitcast_ln65, i32 %mul20" [DFT/dft.cpp:65]   --->   Operation 1018 'fadd' 'add20' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1019 [5/10] (3.35ns)   --->   "%add21 = fadd i32 %bitcast_ln66, i32 %mul21" [DFT/dft.cpp:66]   --->   Operation 1019 'fadd' 'add21' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1020 [6/10] (3.35ns)   --->   "%add22 = fadd i32 %bitcast_ln67, i32 %mul22" [DFT/dft.cpp:67]   --->   Operation 1020 'fadd' 'add22' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1021 [6/10] (3.35ns)   --->   "%add23 = fadd i32 %bitcast_ln68, i32 %mul23" [DFT/dft.cpp:68]   --->   Operation 1021 'fadd' 'add23' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1022 [6/10] (3.35ns)   --->   "%add24 = fadd i32 %bitcast_ln69, i32 %mul24" [DFT/dft.cpp:69]   --->   Operation 1022 'fadd' 'add24' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1023 [6/10] (3.35ns)   --->   "%add25 = fadd i32 %bitcast_ln70, i32 %mul25" [DFT/dft.cpp:70]   --->   Operation 1023 'fadd' 'add25' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1024 [7/10] (3.35ns)   --->   "%add26 = fadd i32 %bitcast_ln71, i32 %mul26" [DFT/dft.cpp:71]   --->   Operation 1024 'fadd' 'add26' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1025 [7/10] (3.35ns)   --->   "%add27 = fadd i32 %bitcast_ln72, i32 %mul27" [DFT/dft.cpp:72]   --->   Operation 1025 'fadd' 'add27' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1026 [7/10] (3.35ns)   --->   "%add28 = fadd i32 %bitcast_ln73, i32 %mul28" [DFT/dft.cpp:73]   --->   Operation 1026 'fadd' 'add28' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1027 [7/10] (3.35ns)   --->   "%add29 = fadd i32 %bitcast_ln74, i32 %mul29" [DFT/dft.cpp:74]   --->   Operation 1027 'fadd' 'add29' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1028 [8/10] (3.35ns)   --->   "%add30 = fadd i32 %bitcast_ln75, i32 %mul30" [DFT/dft.cpp:75]   --->   Operation 1028 'fadd' 'add30' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1029 [8/10] (3.35ns)   --->   "%add31 = fadd i32 %bitcast_ln76, i32 %mul31" [DFT/dft.cpp:76]   --->   Operation 1029 'fadd' 'add31' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1030 [1/1] (0.69ns)   --->   "%temp_r19_1 = select i1 %icmp_ln78, i32 0, i32 %temp_r19" [DFT/dft.cpp:78]   --->   Operation 1030 'select' 'temp_r19_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1031 [1/1] (0.69ns)   --->   "%temp_r20_1 = select i1 %icmp_ln78, i32 0, i32 %temp_r20" [DFT/dft.cpp:78]   --->   Operation 1031 'select' 'temp_r20_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1032 [1/1] (0.69ns)   --->   "%temp_i19_1 = select i1 %icmp_ln78, i32 0, i32 %temp_i19" [DFT/dft.cpp:78]   --->   Operation 1032 'select' 'temp_i19_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1033 [1/1] (0.69ns)   --->   "%temp_i20_1 = select i1 %icmp_ln78, i32 0, i32 %temp_i20" [DFT/dft.cpp:78]   --->   Operation 1033 'select' 'temp_i20_1' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1034 [8/10] (3.35ns)   --->   "%add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1" [DFT/dft.cpp:103]   --->   Operation 1034 'fadd' 'add32' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1035 [8/10] (3.35ns)   --->   "%add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1" [DFT/dft.cpp:104]   --->   Operation 1035 'fadd' 'add33' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1036 [9/10] (3.35ns)   --->   "%add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1" [DFT/dft.cpp:105]   --->   Operation 1036 'fadd' 'add34' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1037 [9/10] (3.35ns)   --->   "%add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1" [DFT/dft.cpp:106]   --->   Operation 1037 'fadd' 'add35' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1038 [9/10] (3.35ns)   --->   "%add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1" [DFT/dft.cpp:107]   --->   Operation 1038 'fadd' 'add36' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1039 [9/10] (3.35ns)   --->   "%add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1" [DFT/dft.cpp:108]   --->   Operation 1039 'fadd' 'add37' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1040 [1/1] (0.00ns)   --->   "%bitcast_ln109 = bitcast i32 %real_op_19_load" [DFT/dft.cpp:109]   --->   Operation 1040 'bitcast' 'bitcast_ln109' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1041 [10/10] (3.35ns)   --->   "%add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1" [DFT/dft.cpp:109]   --->   Operation 1041 'fadd' 'add38' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1042 [1/1] (0.00ns)   --->   "%bitcast_ln110 = bitcast i32 %imag_op_19_load" [DFT/dft.cpp:110]   --->   Operation 1042 'bitcast' 'bitcast_ln110' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1043 [10/10] (3.35ns)   --->   "%add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1" [DFT/dft.cpp:110]   --->   Operation 1043 'fadd' 'add39' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1044 [1/1] (0.00ns)   --->   "%bitcast_ln111 = bitcast i32 %real_op_20_load" [DFT/dft.cpp:111]   --->   Operation 1044 'bitcast' 'bitcast_ln111' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1045 [10/10] (3.35ns)   --->   "%add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1" [DFT/dft.cpp:111]   --->   Operation 1045 'fadd' 'add40' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1046 [1/1] (0.00ns)   --->   "%bitcast_ln112 = bitcast i32 %imag_op_20_load" [DFT/dft.cpp:112]   --->   Operation 1046 'bitcast' 'bitcast_ln112' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1047 [10/10] (3.35ns)   --->   "%add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1" [DFT/dft.cpp:112]   --->   Operation 1047 'fadd' 'add41' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 3.35>
ST_25 : Operation 1048 [1/1] (0.00ns)   --->   "%bitcast_ln47_1 = bitcast i32 %add2" [DFT/dft.cpp:47]   --->   Operation 1048 'bitcast' 'bitcast_ln47_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1049 [1/1] (3.25ns)   --->   "%store_ln47 = store i32 %bitcast_ln47_1, i6 %real_op_1_addr" [DFT/dft.cpp:47]   --->   Operation 1049 'store' 'store_ln47' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_25 : Operation 1050 [1/1] (0.00ns)   --->   "%bitcast_ln48_1 = bitcast i32 %add3" [DFT/dft.cpp:48]   --->   Operation 1050 'bitcast' 'bitcast_ln48_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1051 [1/1] (3.25ns)   --->   "%store_ln48 = store i32 %bitcast_ln48_1, i6 %imag_op_1_addr" [DFT/dft.cpp:48]   --->   Operation 1051 'store' 'store_ln48' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_25 : Operation 1052 [1/1] (0.00ns)   --->   "%bitcast_ln49_1 = bitcast i32 %add4" [DFT/dft.cpp:49]   --->   Operation 1052 'bitcast' 'bitcast_ln49_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1053 [1/1] (3.25ns)   --->   "%store_ln49 = store i32 %bitcast_ln49_1, i6 %real_op_2_addr" [DFT/dft.cpp:49]   --->   Operation 1053 'store' 'store_ln49' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_25 : Operation 1054 [1/1] (0.00ns)   --->   "%bitcast_ln50_1 = bitcast i32 %add5" [DFT/dft.cpp:50]   --->   Operation 1054 'bitcast' 'bitcast_ln50_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 1055 [1/1] (3.25ns)   --->   "%store_ln50 = store i32 %bitcast_ln50_1, i6 %imag_op_2_addr" [DFT/dft.cpp:50]   --->   Operation 1055 'store' 'store_ln50' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_25 : Operation 1056 [1/10] (3.35ns)   --->   "%add6 = fadd i32 %bitcast_ln51, i32 %mul6" [DFT/dft.cpp:51]   --->   Operation 1056 'fadd' 'add6' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1057 [1/10] (3.35ns)   --->   "%add7 = fadd i32 %bitcast_ln52, i32 %mul7" [DFT/dft.cpp:52]   --->   Operation 1057 'fadd' 'add7' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1058 [1/10] (3.35ns)   --->   "%add8 = fadd i32 %bitcast_ln53, i32 %mul8" [DFT/dft.cpp:53]   --->   Operation 1058 'fadd' 'add8' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1059 [1/10] (3.35ns)   --->   "%add9 = fadd i32 %bitcast_ln54, i32 %mul9" [DFT/dft.cpp:54]   --->   Operation 1059 'fadd' 'add9' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1060 [2/10] (3.35ns)   --->   "%add10 = fadd i32 %bitcast_ln55, i32 %mul10" [DFT/dft.cpp:55]   --->   Operation 1060 'fadd' 'add10' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1061 [2/10] (3.35ns)   --->   "%add11 = fadd i32 %bitcast_ln56, i32 %mul11" [DFT/dft.cpp:56]   --->   Operation 1061 'fadd' 'add11' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1062 [2/10] (3.35ns)   --->   "%add12 = fadd i32 %bitcast_ln57, i32 %mul12" [DFT/dft.cpp:57]   --->   Operation 1062 'fadd' 'add12' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1063 [2/10] (3.35ns)   --->   "%add13 = fadd i32 %bitcast_ln58, i32 %mul13" [DFT/dft.cpp:58]   --->   Operation 1063 'fadd' 'add13' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1064 [3/10] (3.35ns)   --->   "%add14 = fadd i32 %bitcast_ln59, i32 %mul14" [DFT/dft.cpp:59]   --->   Operation 1064 'fadd' 'add14' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1065 [3/10] (3.35ns)   --->   "%add15 = fadd i32 %bitcast_ln60, i32 %mul15" [DFT/dft.cpp:60]   --->   Operation 1065 'fadd' 'add15' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1066 [3/10] (3.35ns)   --->   "%add16 = fadd i32 %bitcast_ln61, i32 %mul16" [DFT/dft.cpp:61]   --->   Operation 1066 'fadd' 'add16' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1067 [3/10] (3.35ns)   --->   "%add17 = fadd i32 %bitcast_ln62, i32 %mul17" [DFT/dft.cpp:62]   --->   Operation 1067 'fadd' 'add17' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1068 [4/10] (3.35ns)   --->   "%add18 = fadd i32 %bitcast_ln63, i32 %mul18" [DFT/dft.cpp:63]   --->   Operation 1068 'fadd' 'add18' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1069 [4/10] (3.35ns)   --->   "%add19 = fadd i32 %bitcast_ln64, i32 %mul19" [DFT/dft.cpp:64]   --->   Operation 1069 'fadd' 'add19' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1070 [4/10] (3.35ns)   --->   "%add20 = fadd i32 %bitcast_ln65, i32 %mul20" [DFT/dft.cpp:65]   --->   Operation 1070 'fadd' 'add20' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1071 [4/10] (3.35ns)   --->   "%add21 = fadd i32 %bitcast_ln66, i32 %mul21" [DFT/dft.cpp:66]   --->   Operation 1071 'fadd' 'add21' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1072 [5/10] (3.35ns)   --->   "%add22 = fadd i32 %bitcast_ln67, i32 %mul22" [DFT/dft.cpp:67]   --->   Operation 1072 'fadd' 'add22' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1073 [5/10] (3.35ns)   --->   "%add23 = fadd i32 %bitcast_ln68, i32 %mul23" [DFT/dft.cpp:68]   --->   Operation 1073 'fadd' 'add23' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1074 [5/10] (3.35ns)   --->   "%add24 = fadd i32 %bitcast_ln69, i32 %mul24" [DFT/dft.cpp:69]   --->   Operation 1074 'fadd' 'add24' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1075 [5/10] (3.35ns)   --->   "%add25 = fadd i32 %bitcast_ln70, i32 %mul25" [DFT/dft.cpp:70]   --->   Operation 1075 'fadd' 'add25' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1076 [6/10] (3.35ns)   --->   "%add26 = fadd i32 %bitcast_ln71, i32 %mul26" [DFT/dft.cpp:71]   --->   Operation 1076 'fadd' 'add26' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1077 [6/10] (3.35ns)   --->   "%add27 = fadd i32 %bitcast_ln72, i32 %mul27" [DFT/dft.cpp:72]   --->   Operation 1077 'fadd' 'add27' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1078 [6/10] (3.35ns)   --->   "%add28 = fadd i32 %bitcast_ln73, i32 %mul28" [DFT/dft.cpp:73]   --->   Operation 1078 'fadd' 'add28' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1079 [6/10] (3.35ns)   --->   "%add29 = fadd i32 %bitcast_ln74, i32 %mul29" [DFT/dft.cpp:74]   --->   Operation 1079 'fadd' 'add29' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1080 [7/10] (3.35ns)   --->   "%add30 = fadd i32 %bitcast_ln75, i32 %mul30" [DFT/dft.cpp:75]   --->   Operation 1080 'fadd' 'add30' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1081 [7/10] (3.35ns)   --->   "%add31 = fadd i32 %bitcast_ln76, i32 %mul31" [DFT/dft.cpp:76]   --->   Operation 1081 'fadd' 'add31' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1082 [7/10] (3.35ns)   --->   "%add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1" [DFT/dft.cpp:103]   --->   Operation 1082 'fadd' 'add32' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1083 [7/10] (3.35ns)   --->   "%add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1" [DFT/dft.cpp:104]   --->   Operation 1083 'fadd' 'add33' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1084 [8/10] (3.35ns)   --->   "%add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1" [DFT/dft.cpp:105]   --->   Operation 1084 'fadd' 'add34' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1085 [8/10] (3.35ns)   --->   "%add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1" [DFT/dft.cpp:106]   --->   Operation 1085 'fadd' 'add35' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1086 [8/10] (3.35ns)   --->   "%add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1" [DFT/dft.cpp:107]   --->   Operation 1086 'fadd' 'add36' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1087 [8/10] (3.35ns)   --->   "%add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1" [DFT/dft.cpp:108]   --->   Operation 1087 'fadd' 'add37' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1088 [9/10] (3.35ns)   --->   "%add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1" [DFT/dft.cpp:109]   --->   Operation 1088 'fadd' 'add38' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1089 [9/10] (3.35ns)   --->   "%add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1" [DFT/dft.cpp:110]   --->   Operation 1089 'fadd' 'add39' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1090 [9/10] (3.35ns)   --->   "%add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1" [DFT/dft.cpp:111]   --->   Operation 1090 'fadd' 'add40' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1091 [9/10] (3.35ns)   --->   "%add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1" [DFT/dft.cpp:112]   --->   Operation 1091 'fadd' 'add41' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 3.35>
ST_26 : Operation 1092 [1/1] (0.00ns)   --->   "%bitcast_ln51_1 = bitcast i32 %add6" [DFT/dft.cpp:51]   --->   Operation 1092 'bitcast' 'bitcast_ln51_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1093 [1/1] (3.25ns)   --->   "%store_ln51 = store i32 %bitcast_ln51_1, i6 %real_op_3_addr" [DFT/dft.cpp:51]   --->   Operation 1093 'store' 'store_ln51' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_26 : Operation 1094 [1/1] (0.00ns)   --->   "%bitcast_ln52_1 = bitcast i32 %add7" [DFT/dft.cpp:52]   --->   Operation 1094 'bitcast' 'bitcast_ln52_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1095 [1/1] (3.25ns)   --->   "%store_ln52 = store i32 %bitcast_ln52_1, i6 %imag_op_3_addr" [DFT/dft.cpp:52]   --->   Operation 1095 'store' 'store_ln52' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_26 : Operation 1096 [1/1] (0.00ns)   --->   "%bitcast_ln53_1 = bitcast i32 %add8" [DFT/dft.cpp:53]   --->   Operation 1096 'bitcast' 'bitcast_ln53_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1097 [1/1] (3.25ns)   --->   "%store_ln53 = store i32 %bitcast_ln53_1, i6 %real_op_4_addr" [DFT/dft.cpp:53]   --->   Operation 1097 'store' 'store_ln53' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_26 : Operation 1098 [1/1] (0.00ns)   --->   "%bitcast_ln54_1 = bitcast i32 %add9" [DFT/dft.cpp:54]   --->   Operation 1098 'bitcast' 'bitcast_ln54_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 1099 [1/1] (3.25ns)   --->   "%store_ln54 = store i32 %bitcast_ln54_1, i6 %imag_op_4_addr" [DFT/dft.cpp:54]   --->   Operation 1099 'store' 'store_ln54' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_26 : Operation 1100 [1/10] (3.35ns)   --->   "%add10 = fadd i32 %bitcast_ln55, i32 %mul10" [DFT/dft.cpp:55]   --->   Operation 1100 'fadd' 'add10' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1101 [1/10] (3.35ns)   --->   "%add11 = fadd i32 %bitcast_ln56, i32 %mul11" [DFT/dft.cpp:56]   --->   Operation 1101 'fadd' 'add11' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1102 [1/10] (3.35ns)   --->   "%add12 = fadd i32 %bitcast_ln57, i32 %mul12" [DFT/dft.cpp:57]   --->   Operation 1102 'fadd' 'add12' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1103 [1/10] (3.35ns)   --->   "%add13 = fadd i32 %bitcast_ln58, i32 %mul13" [DFT/dft.cpp:58]   --->   Operation 1103 'fadd' 'add13' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1104 [2/10] (3.35ns)   --->   "%add14 = fadd i32 %bitcast_ln59, i32 %mul14" [DFT/dft.cpp:59]   --->   Operation 1104 'fadd' 'add14' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1105 [2/10] (3.35ns)   --->   "%add15 = fadd i32 %bitcast_ln60, i32 %mul15" [DFT/dft.cpp:60]   --->   Operation 1105 'fadd' 'add15' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1106 [2/10] (3.35ns)   --->   "%add16 = fadd i32 %bitcast_ln61, i32 %mul16" [DFT/dft.cpp:61]   --->   Operation 1106 'fadd' 'add16' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1107 [2/10] (3.35ns)   --->   "%add17 = fadd i32 %bitcast_ln62, i32 %mul17" [DFT/dft.cpp:62]   --->   Operation 1107 'fadd' 'add17' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1108 [3/10] (3.35ns)   --->   "%add18 = fadd i32 %bitcast_ln63, i32 %mul18" [DFT/dft.cpp:63]   --->   Operation 1108 'fadd' 'add18' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1109 [3/10] (3.35ns)   --->   "%add19 = fadd i32 %bitcast_ln64, i32 %mul19" [DFT/dft.cpp:64]   --->   Operation 1109 'fadd' 'add19' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1110 [3/10] (3.35ns)   --->   "%add20 = fadd i32 %bitcast_ln65, i32 %mul20" [DFT/dft.cpp:65]   --->   Operation 1110 'fadd' 'add20' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1111 [3/10] (3.35ns)   --->   "%add21 = fadd i32 %bitcast_ln66, i32 %mul21" [DFT/dft.cpp:66]   --->   Operation 1111 'fadd' 'add21' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1112 [4/10] (3.35ns)   --->   "%add22 = fadd i32 %bitcast_ln67, i32 %mul22" [DFT/dft.cpp:67]   --->   Operation 1112 'fadd' 'add22' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1113 [4/10] (3.35ns)   --->   "%add23 = fadd i32 %bitcast_ln68, i32 %mul23" [DFT/dft.cpp:68]   --->   Operation 1113 'fadd' 'add23' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1114 [4/10] (3.35ns)   --->   "%add24 = fadd i32 %bitcast_ln69, i32 %mul24" [DFT/dft.cpp:69]   --->   Operation 1114 'fadd' 'add24' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1115 [4/10] (3.35ns)   --->   "%add25 = fadd i32 %bitcast_ln70, i32 %mul25" [DFT/dft.cpp:70]   --->   Operation 1115 'fadd' 'add25' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1116 [5/10] (3.35ns)   --->   "%add26 = fadd i32 %bitcast_ln71, i32 %mul26" [DFT/dft.cpp:71]   --->   Operation 1116 'fadd' 'add26' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1117 [5/10] (3.35ns)   --->   "%add27 = fadd i32 %bitcast_ln72, i32 %mul27" [DFT/dft.cpp:72]   --->   Operation 1117 'fadd' 'add27' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1118 [5/10] (3.35ns)   --->   "%add28 = fadd i32 %bitcast_ln73, i32 %mul28" [DFT/dft.cpp:73]   --->   Operation 1118 'fadd' 'add28' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1119 [5/10] (3.35ns)   --->   "%add29 = fadd i32 %bitcast_ln74, i32 %mul29" [DFT/dft.cpp:74]   --->   Operation 1119 'fadd' 'add29' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1120 [6/10] (3.35ns)   --->   "%add30 = fadd i32 %bitcast_ln75, i32 %mul30" [DFT/dft.cpp:75]   --->   Operation 1120 'fadd' 'add30' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1121 [6/10] (3.35ns)   --->   "%add31 = fadd i32 %bitcast_ln76, i32 %mul31" [DFT/dft.cpp:76]   --->   Operation 1121 'fadd' 'add31' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1122 [6/10] (3.35ns)   --->   "%add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1" [DFT/dft.cpp:103]   --->   Operation 1122 'fadd' 'add32' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1123 [6/10] (3.35ns)   --->   "%add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1" [DFT/dft.cpp:104]   --->   Operation 1123 'fadd' 'add33' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1124 [7/10] (3.35ns)   --->   "%add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1" [DFT/dft.cpp:105]   --->   Operation 1124 'fadd' 'add34' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1125 [7/10] (3.35ns)   --->   "%add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1" [DFT/dft.cpp:106]   --->   Operation 1125 'fadd' 'add35' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1126 [7/10] (3.35ns)   --->   "%add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1" [DFT/dft.cpp:107]   --->   Operation 1126 'fadd' 'add36' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1127 [7/10] (3.35ns)   --->   "%add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1" [DFT/dft.cpp:108]   --->   Operation 1127 'fadd' 'add37' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1128 [8/10] (3.35ns)   --->   "%add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1" [DFT/dft.cpp:109]   --->   Operation 1128 'fadd' 'add38' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1129 [8/10] (3.35ns)   --->   "%add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1" [DFT/dft.cpp:110]   --->   Operation 1129 'fadd' 'add39' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1130 [8/10] (3.35ns)   --->   "%add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1" [DFT/dft.cpp:111]   --->   Operation 1130 'fadd' 'add40' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1131 [8/10] (3.35ns)   --->   "%add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1" [DFT/dft.cpp:112]   --->   Operation 1131 'fadd' 'add41' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 3.35>
ST_27 : Operation 1132 [1/1] (0.00ns)   --->   "%bitcast_ln55_1 = bitcast i32 %add10" [DFT/dft.cpp:55]   --->   Operation 1132 'bitcast' 'bitcast_ln55_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1133 [1/1] (3.25ns)   --->   "%store_ln55 = store i32 %bitcast_ln55_1, i6 %real_op_5_addr" [DFT/dft.cpp:55]   --->   Operation 1133 'store' 'store_ln55' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 1134 [1/1] (0.00ns)   --->   "%bitcast_ln56_1 = bitcast i32 %add11" [DFT/dft.cpp:56]   --->   Operation 1134 'bitcast' 'bitcast_ln56_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1135 [1/1] (3.25ns)   --->   "%store_ln56 = store i32 %bitcast_ln56_1, i6 %imag_op_5_addr" [DFT/dft.cpp:56]   --->   Operation 1135 'store' 'store_ln56' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 1136 [1/1] (0.00ns)   --->   "%bitcast_ln57_1 = bitcast i32 %add12" [DFT/dft.cpp:57]   --->   Operation 1136 'bitcast' 'bitcast_ln57_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1137 [1/1] (3.25ns)   --->   "%store_ln57 = store i32 %bitcast_ln57_1, i6 %real_op_6_addr" [DFT/dft.cpp:57]   --->   Operation 1137 'store' 'store_ln57' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 1138 [1/1] (0.00ns)   --->   "%bitcast_ln58_1 = bitcast i32 %add13" [DFT/dft.cpp:58]   --->   Operation 1138 'bitcast' 'bitcast_ln58_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 1139 [1/1] (3.25ns)   --->   "%store_ln58 = store i32 %bitcast_ln58_1, i6 %imag_op_6_addr" [DFT/dft.cpp:58]   --->   Operation 1139 'store' 'store_ln58' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_27 : Operation 1140 [1/10] (3.35ns)   --->   "%add14 = fadd i32 %bitcast_ln59, i32 %mul14" [DFT/dft.cpp:59]   --->   Operation 1140 'fadd' 'add14' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1141 [1/10] (3.35ns)   --->   "%add15 = fadd i32 %bitcast_ln60, i32 %mul15" [DFT/dft.cpp:60]   --->   Operation 1141 'fadd' 'add15' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1142 [1/10] (3.35ns)   --->   "%add16 = fadd i32 %bitcast_ln61, i32 %mul16" [DFT/dft.cpp:61]   --->   Operation 1142 'fadd' 'add16' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1143 [1/10] (3.35ns)   --->   "%add17 = fadd i32 %bitcast_ln62, i32 %mul17" [DFT/dft.cpp:62]   --->   Operation 1143 'fadd' 'add17' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1144 [2/10] (3.35ns)   --->   "%add18 = fadd i32 %bitcast_ln63, i32 %mul18" [DFT/dft.cpp:63]   --->   Operation 1144 'fadd' 'add18' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1145 [2/10] (3.35ns)   --->   "%add19 = fadd i32 %bitcast_ln64, i32 %mul19" [DFT/dft.cpp:64]   --->   Operation 1145 'fadd' 'add19' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1146 [2/10] (3.35ns)   --->   "%add20 = fadd i32 %bitcast_ln65, i32 %mul20" [DFT/dft.cpp:65]   --->   Operation 1146 'fadd' 'add20' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1147 [2/10] (3.35ns)   --->   "%add21 = fadd i32 %bitcast_ln66, i32 %mul21" [DFT/dft.cpp:66]   --->   Operation 1147 'fadd' 'add21' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1148 [3/10] (3.35ns)   --->   "%add22 = fadd i32 %bitcast_ln67, i32 %mul22" [DFT/dft.cpp:67]   --->   Operation 1148 'fadd' 'add22' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1149 [3/10] (3.35ns)   --->   "%add23 = fadd i32 %bitcast_ln68, i32 %mul23" [DFT/dft.cpp:68]   --->   Operation 1149 'fadd' 'add23' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1150 [3/10] (3.35ns)   --->   "%add24 = fadd i32 %bitcast_ln69, i32 %mul24" [DFT/dft.cpp:69]   --->   Operation 1150 'fadd' 'add24' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1151 [3/10] (3.35ns)   --->   "%add25 = fadd i32 %bitcast_ln70, i32 %mul25" [DFT/dft.cpp:70]   --->   Operation 1151 'fadd' 'add25' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1152 [4/10] (3.35ns)   --->   "%add26 = fadd i32 %bitcast_ln71, i32 %mul26" [DFT/dft.cpp:71]   --->   Operation 1152 'fadd' 'add26' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1153 [4/10] (3.35ns)   --->   "%add27 = fadd i32 %bitcast_ln72, i32 %mul27" [DFT/dft.cpp:72]   --->   Operation 1153 'fadd' 'add27' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1154 [4/10] (3.35ns)   --->   "%add28 = fadd i32 %bitcast_ln73, i32 %mul28" [DFT/dft.cpp:73]   --->   Operation 1154 'fadd' 'add28' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1155 [4/10] (3.35ns)   --->   "%add29 = fadd i32 %bitcast_ln74, i32 %mul29" [DFT/dft.cpp:74]   --->   Operation 1155 'fadd' 'add29' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1156 [5/10] (3.35ns)   --->   "%add30 = fadd i32 %bitcast_ln75, i32 %mul30" [DFT/dft.cpp:75]   --->   Operation 1156 'fadd' 'add30' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1157 [5/10] (3.35ns)   --->   "%add31 = fadd i32 %bitcast_ln76, i32 %mul31" [DFT/dft.cpp:76]   --->   Operation 1157 'fadd' 'add31' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1158 [5/10] (3.35ns)   --->   "%add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1" [DFT/dft.cpp:103]   --->   Operation 1158 'fadd' 'add32' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1159 [5/10] (3.35ns)   --->   "%add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1" [DFT/dft.cpp:104]   --->   Operation 1159 'fadd' 'add33' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1160 [6/10] (3.35ns)   --->   "%add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1" [DFT/dft.cpp:105]   --->   Operation 1160 'fadd' 'add34' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1161 [6/10] (3.35ns)   --->   "%add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1" [DFT/dft.cpp:106]   --->   Operation 1161 'fadd' 'add35' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1162 [6/10] (3.35ns)   --->   "%add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1" [DFT/dft.cpp:107]   --->   Operation 1162 'fadd' 'add36' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1163 [6/10] (3.35ns)   --->   "%add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1" [DFT/dft.cpp:108]   --->   Operation 1163 'fadd' 'add37' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1164 [7/10] (3.35ns)   --->   "%add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1" [DFT/dft.cpp:109]   --->   Operation 1164 'fadd' 'add38' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1165 [7/10] (3.35ns)   --->   "%add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1" [DFT/dft.cpp:110]   --->   Operation 1165 'fadd' 'add39' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1166 [7/10] (3.35ns)   --->   "%add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1" [DFT/dft.cpp:111]   --->   Operation 1166 'fadd' 'add40' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1167 [7/10] (3.35ns)   --->   "%add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1" [DFT/dft.cpp:112]   --->   Operation 1167 'fadd' 'add41' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 3.35>
ST_28 : Operation 1168 [1/1] (0.00ns)   --->   "%bitcast_ln59_1 = bitcast i32 %add14" [DFT/dft.cpp:59]   --->   Operation 1168 'bitcast' 'bitcast_ln59_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1169 [1/1] (3.25ns)   --->   "%store_ln59 = store i32 %bitcast_ln59_1, i6 %real_op_7_addr" [DFT/dft.cpp:59]   --->   Operation 1169 'store' 'store_ln59' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_28 : Operation 1170 [1/1] (0.00ns)   --->   "%bitcast_ln60_1 = bitcast i32 %add15" [DFT/dft.cpp:60]   --->   Operation 1170 'bitcast' 'bitcast_ln60_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1171 [1/1] (3.25ns)   --->   "%store_ln60 = store i32 %bitcast_ln60_1, i6 %imag_op_7_addr" [DFT/dft.cpp:60]   --->   Operation 1171 'store' 'store_ln60' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_28 : Operation 1172 [1/1] (0.00ns)   --->   "%bitcast_ln61_1 = bitcast i32 %add16" [DFT/dft.cpp:61]   --->   Operation 1172 'bitcast' 'bitcast_ln61_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1173 [1/1] (3.25ns)   --->   "%store_ln61 = store i32 %bitcast_ln61_1, i6 %real_op_8_addr" [DFT/dft.cpp:61]   --->   Operation 1173 'store' 'store_ln61' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_28 : Operation 1174 [1/1] (0.00ns)   --->   "%bitcast_ln62_1 = bitcast i32 %add17" [DFT/dft.cpp:62]   --->   Operation 1174 'bitcast' 'bitcast_ln62_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 1175 [1/1] (3.25ns)   --->   "%store_ln62 = store i32 %bitcast_ln62_1, i6 %imag_op_8_addr" [DFT/dft.cpp:62]   --->   Operation 1175 'store' 'store_ln62' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_28 : Operation 1176 [1/10] (3.35ns)   --->   "%add18 = fadd i32 %bitcast_ln63, i32 %mul18" [DFT/dft.cpp:63]   --->   Operation 1176 'fadd' 'add18' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1177 [1/10] (3.35ns)   --->   "%add19 = fadd i32 %bitcast_ln64, i32 %mul19" [DFT/dft.cpp:64]   --->   Operation 1177 'fadd' 'add19' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1178 [1/10] (3.35ns)   --->   "%add20 = fadd i32 %bitcast_ln65, i32 %mul20" [DFT/dft.cpp:65]   --->   Operation 1178 'fadd' 'add20' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1179 [1/10] (3.35ns)   --->   "%add21 = fadd i32 %bitcast_ln66, i32 %mul21" [DFT/dft.cpp:66]   --->   Operation 1179 'fadd' 'add21' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1180 [2/10] (3.35ns)   --->   "%add22 = fadd i32 %bitcast_ln67, i32 %mul22" [DFT/dft.cpp:67]   --->   Operation 1180 'fadd' 'add22' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1181 [2/10] (3.35ns)   --->   "%add23 = fadd i32 %bitcast_ln68, i32 %mul23" [DFT/dft.cpp:68]   --->   Operation 1181 'fadd' 'add23' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1182 [2/10] (3.35ns)   --->   "%add24 = fadd i32 %bitcast_ln69, i32 %mul24" [DFT/dft.cpp:69]   --->   Operation 1182 'fadd' 'add24' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1183 [2/10] (3.35ns)   --->   "%add25 = fadd i32 %bitcast_ln70, i32 %mul25" [DFT/dft.cpp:70]   --->   Operation 1183 'fadd' 'add25' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1184 [3/10] (3.35ns)   --->   "%add26 = fadd i32 %bitcast_ln71, i32 %mul26" [DFT/dft.cpp:71]   --->   Operation 1184 'fadd' 'add26' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1185 [3/10] (3.35ns)   --->   "%add27 = fadd i32 %bitcast_ln72, i32 %mul27" [DFT/dft.cpp:72]   --->   Operation 1185 'fadd' 'add27' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1186 [3/10] (3.35ns)   --->   "%add28 = fadd i32 %bitcast_ln73, i32 %mul28" [DFT/dft.cpp:73]   --->   Operation 1186 'fadd' 'add28' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1187 [3/10] (3.35ns)   --->   "%add29 = fadd i32 %bitcast_ln74, i32 %mul29" [DFT/dft.cpp:74]   --->   Operation 1187 'fadd' 'add29' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1188 [4/10] (3.35ns)   --->   "%add30 = fadd i32 %bitcast_ln75, i32 %mul30" [DFT/dft.cpp:75]   --->   Operation 1188 'fadd' 'add30' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1189 [4/10] (3.35ns)   --->   "%add31 = fadd i32 %bitcast_ln76, i32 %mul31" [DFT/dft.cpp:76]   --->   Operation 1189 'fadd' 'add31' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1190 [4/10] (3.35ns)   --->   "%add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1" [DFT/dft.cpp:103]   --->   Operation 1190 'fadd' 'add32' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1191 [4/10] (3.35ns)   --->   "%add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1" [DFT/dft.cpp:104]   --->   Operation 1191 'fadd' 'add33' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1192 [5/10] (3.35ns)   --->   "%add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1" [DFT/dft.cpp:105]   --->   Operation 1192 'fadd' 'add34' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1193 [5/10] (3.35ns)   --->   "%add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1" [DFT/dft.cpp:106]   --->   Operation 1193 'fadd' 'add35' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1194 [5/10] (3.35ns)   --->   "%add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1" [DFT/dft.cpp:107]   --->   Operation 1194 'fadd' 'add36' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1195 [5/10] (3.35ns)   --->   "%add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1" [DFT/dft.cpp:108]   --->   Operation 1195 'fadd' 'add37' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1196 [6/10] (3.35ns)   --->   "%add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1" [DFT/dft.cpp:109]   --->   Operation 1196 'fadd' 'add38' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1197 [6/10] (3.35ns)   --->   "%add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1" [DFT/dft.cpp:110]   --->   Operation 1197 'fadd' 'add39' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1198 [6/10] (3.35ns)   --->   "%add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1" [DFT/dft.cpp:111]   --->   Operation 1198 'fadd' 'add40' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1199 [6/10] (3.35ns)   --->   "%add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1" [DFT/dft.cpp:112]   --->   Operation 1199 'fadd' 'add41' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 3.35>
ST_29 : Operation 1200 [1/1] (0.00ns)   --->   "%bitcast_ln63_1 = bitcast i32 %add18" [DFT/dft.cpp:63]   --->   Operation 1200 'bitcast' 'bitcast_ln63_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1201 [1/1] (3.25ns)   --->   "%store_ln63 = store i32 %bitcast_ln63_1, i6 %real_op_9_addr" [DFT/dft.cpp:63]   --->   Operation 1201 'store' 'store_ln63' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_29 : Operation 1202 [1/1] (0.00ns)   --->   "%bitcast_ln64_1 = bitcast i32 %add19" [DFT/dft.cpp:64]   --->   Operation 1202 'bitcast' 'bitcast_ln64_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1203 [1/1] (3.25ns)   --->   "%store_ln64 = store i32 %bitcast_ln64_1, i6 %imag_op_9_addr" [DFT/dft.cpp:64]   --->   Operation 1203 'store' 'store_ln64' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_29 : Operation 1204 [1/1] (0.00ns)   --->   "%bitcast_ln65_1 = bitcast i32 %add20" [DFT/dft.cpp:65]   --->   Operation 1204 'bitcast' 'bitcast_ln65_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1205 [1/1] (3.25ns)   --->   "%store_ln65 = store i32 %bitcast_ln65_1, i6 %real_op_10_addr" [DFT/dft.cpp:65]   --->   Operation 1205 'store' 'store_ln65' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_29 : Operation 1206 [1/1] (0.00ns)   --->   "%bitcast_ln66_1 = bitcast i32 %add21" [DFT/dft.cpp:66]   --->   Operation 1206 'bitcast' 'bitcast_ln66_1' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 1207 [1/1] (3.25ns)   --->   "%store_ln66 = store i32 %bitcast_ln66_1, i6 %imag_op_10_addr" [DFT/dft.cpp:66]   --->   Operation 1207 'store' 'store_ln66' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_29 : Operation 1208 [1/10] (3.35ns)   --->   "%add22 = fadd i32 %bitcast_ln67, i32 %mul22" [DFT/dft.cpp:67]   --->   Operation 1208 'fadd' 'add22' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1209 [1/10] (3.35ns)   --->   "%add23 = fadd i32 %bitcast_ln68, i32 %mul23" [DFT/dft.cpp:68]   --->   Operation 1209 'fadd' 'add23' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1210 [1/10] (3.35ns)   --->   "%add24 = fadd i32 %bitcast_ln69, i32 %mul24" [DFT/dft.cpp:69]   --->   Operation 1210 'fadd' 'add24' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1211 [1/10] (3.35ns)   --->   "%add25 = fadd i32 %bitcast_ln70, i32 %mul25" [DFT/dft.cpp:70]   --->   Operation 1211 'fadd' 'add25' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1212 [2/10] (3.35ns)   --->   "%add26 = fadd i32 %bitcast_ln71, i32 %mul26" [DFT/dft.cpp:71]   --->   Operation 1212 'fadd' 'add26' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1213 [2/10] (3.35ns)   --->   "%add27 = fadd i32 %bitcast_ln72, i32 %mul27" [DFT/dft.cpp:72]   --->   Operation 1213 'fadd' 'add27' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1214 [2/10] (3.35ns)   --->   "%add28 = fadd i32 %bitcast_ln73, i32 %mul28" [DFT/dft.cpp:73]   --->   Operation 1214 'fadd' 'add28' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1215 [2/10] (3.35ns)   --->   "%add29 = fadd i32 %bitcast_ln74, i32 %mul29" [DFT/dft.cpp:74]   --->   Operation 1215 'fadd' 'add29' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1216 [3/10] (3.35ns)   --->   "%add30 = fadd i32 %bitcast_ln75, i32 %mul30" [DFT/dft.cpp:75]   --->   Operation 1216 'fadd' 'add30' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1217 [3/10] (3.35ns)   --->   "%add31 = fadd i32 %bitcast_ln76, i32 %mul31" [DFT/dft.cpp:76]   --->   Operation 1217 'fadd' 'add31' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1218 [3/10] (3.35ns)   --->   "%add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1" [DFT/dft.cpp:103]   --->   Operation 1218 'fadd' 'add32' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1219 [3/10] (3.35ns)   --->   "%add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1" [DFT/dft.cpp:104]   --->   Operation 1219 'fadd' 'add33' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1220 [4/10] (3.35ns)   --->   "%add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1" [DFT/dft.cpp:105]   --->   Operation 1220 'fadd' 'add34' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1221 [4/10] (3.35ns)   --->   "%add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1" [DFT/dft.cpp:106]   --->   Operation 1221 'fadd' 'add35' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1222 [4/10] (3.35ns)   --->   "%add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1" [DFT/dft.cpp:107]   --->   Operation 1222 'fadd' 'add36' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1223 [4/10] (3.35ns)   --->   "%add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1" [DFT/dft.cpp:108]   --->   Operation 1223 'fadd' 'add37' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1224 [5/10] (3.35ns)   --->   "%add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1" [DFT/dft.cpp:109]   --->   Operation 1224 'fadd' 'add38' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1225 [5/10] (3.35ns)   --->   "%add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1" [DFT/dft.cpp:110]   --->   Operation 1225 'fadd' 'add39' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1226 [5/10] (3.35ns)   --->   "%add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1" [DFT/dft.cpp:111]   --->   Operation 1226 'fadd' 'add40' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1227 [5/10] (3.35ns)   --->   "%add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1" [DFT/dft.cpp:112]   --->   Operation 1227 'fadd' 'add41' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 3.35>
ST_30 : Operation 1228 [1/1] (0.00ns)   --->   "%bitcast_ln67_1 = bitcast i32 %add22" [DFT/dft.cpp:67]   --->   Operation 1228 'bitcast' 'bitcast_ln67_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1229 [1/1] (3.25ns)   --->   "%store_ln67 = store i32 %bitcast_ln67_1, i6 %real_op_11_addr" [DFT/dft.cpp:67]   --->   Operation 1229 'store' 'store_ln67' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_30 : Operation 1230 [1/1] (0.00ns)   --->   "%bitcast_ln68_1 = bitcast i32 %add23" [DFT/dft.cpp:68]   --->   Operation 1230 'bitcast' 'bitcast_ln68_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1231 [1/1] (3.25ns)   --->   "%store_ln68 = store i32 %bitcast_ln68_1, i6 %imag_op_11_addr" [DFT/dft.cpp:68]   --->   Operation 1231 'store' 'store_ln68' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_30 : Operation 1232 [1/1] (0.00ns)   --->   "%bitcast_ln69_1 = bitcast i32 %add24" [DFT/dft.cpp:69]   --->   Operation 1232 'bitcast' 'bitcast_ln69_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1233 [1/1] (3.25ns)   --->   "%store_ln69 = store i32 %bitcast_ln69_1, i6 %real_op_12_addr" [DFT/dft.cpp:69]   --->   Operation 1233 'store' 'store_ln69' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_30 : Operation 1234 [1/1] (0.00ns)   --->   "%bitcast_ln70_1 = bitcast i32 %add25" [DFT/dft.cpp:70]   --->   Operation 1234 'bitcast' 'bitcast_ln70_1' <Predicate = true> <Delay = 0.00>
ST_30 : Operation 1235 [1/1] (3.25ns)   --->   "%store_ln70 = store i32 %bitcast_ln70_1, i6 %imag_op_12_addr" [DFT/dft.cpp:70]   --->   Operation 1235 'store' 'store_ln70' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_30 : Operation 1236 [1/10] (3.35ns)   --->   "%add26 = fadd i32 %bitcast_ln71, i32 %mul26" [DFT/dft.cpp:71]   --->   Operation 1236 'fadd' 'add26' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1237 [1/10] (3.35ns)   --->   "%add27 = fadd i32 %bitcast_ln72, i32 %mul27" [DFT/dft.cpp:72]   --->   Operation 1237 'fadd' 'add27' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1238 [1/10] (3.35ns)   --->   "%add28 = fadd i32 %bitcast_ln73, i32 %mul28" [DFT/dft.cpp:73]   --->   Operation 1238 'fadd' 'add28' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1239 [1/10] (3.35ns)   --->   "%add29 = fadd i32 %bitcast_ln74, i32 %mul29" [DFT/dft.cpp:74]   --->   Operation 1239 'fadd' 'add29' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1240 [2/10] (3.35ns)   --->   "%add30 = fadd i32 %bitcast_ln75, i32 %mul30" [DFT/dft.cpp:75]   --->   Operation 1240 'fadd' 'add30' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1241 [2/10] (3.35ns)   --->   "%add31 = fadd i32 %bitcast_ln76, i32 %mul31" [DFT/dft.cpp:76]   --->   Operation 1241 'fadd' 'add31' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1242 [2/10] (3.35ns)   --->   "%add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1" [DFT/dft.cpp:103]   --->   Operation 1242 'fadd' 'add32' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1243 [2/10] (3.35ns)   --->   "%add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1" [DFT/dft.cpp:104]   --->   Operation 1243 'fadd' 'add33' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1244 [3/10] (3.35ns)   --->   "%add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1" [DFT/dft.cpp:105]   --->   Operation 1244 'fadd' 'add34' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1245 [3/10] (3.35ns)   --->   "%add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1" [DFT/dft.cpp:106]   --->   Operation 1245 'fadd' 'add35' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1246 [3/10] (3.35ns)   --->   "%add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1" [DFT/dft.cpp:107]   --->   Operation 1246 'fadd' 'add36' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1247 [3/10] (3.35ns)   --->   "%add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1" [DFT/dft.cpp:108]   --->   Operation 1247 'fadd' 'add37' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1248 [4/10] (3.35ns)   --->   "%add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1" [DFT/dft.cpp:109]   --->   Operation 1248 'fadd' 'add38' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1249 [4/10] (3.35ns)   --->   "%add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1" [DFT/dft.cpp:110]   --->   Operation 1249 'fadd' 'add39' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1250 [4/10] (3.35ns)   --->   "%add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1" [DFT/dft.cpp:111]   --->   Operation 1250 'fadd' 'add40' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1251 [4/10] (3.35ns)   --->   "%add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1" [DFT/dft.cpp:112]   --->   Operation 1251 'fadd' 'add41' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 3.35>
ST_31 : Operation 1252 [1/1] (0.00ns)   --->   "%bitcast_ln71_1 = bitcast i32 %add26" [DFT/dft.cpp:71]   --->   Operation 1252 'bitcast' 'bitcast_ln71_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1253 [1/1] (3.25ns)   --->   "%store_ln71 = store i32 %bitcast_ln71_1, i6 %real_op_13_addr" [DFT/dft.cpp:71]   --->   Operation 1253 'store' 'store_ln71' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_31 : Operation 1254 [1/1] (0.00ns)   --->   "%bitcast_ln72_1 = bitcast i32 %add27" [DFT/dft.cpp:72]   --->   Operation 1254 'bitcast' 'bitcast_ln72_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1255 [1/1] (3.25ns)   --->   "%store_ln72 = store i32 %bitcast_ln72_1, i6 %imag_op_13_addr" [DFT/dft.cpp:72]   --->   Operation 1255 'store' 'store_ln72' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_31 : Operation 1256 [1/1] (0.00ns)   --->   "%bitcast_ln73_1 = bitcast i32 %add28" [DFT/dft.cpp:73]   --->   Operation 1256 'bitcast' 'bitcast_ln73_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1257 [1/1] (3.25ns)   --->   "%store_ln73 = store i32 %bitcast_ln73_1, i6 %real_op_14_addr" [DFT/dft.cpp:73]   --->   Operation 1257 'store' 'store_ln73' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_31 : Operation 1258 [1/1] (0.00ns)   --->   "%bitcast_ln74_1 = bitcast i32 %add29" [DFT/dft.cpp:74]   --->   Operation 1258 'bitcast' 'bitcast_ln74_1' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 1259 [1/1] (3.25ns)   --->   "%store_ln74 = store i32 %bitcast_ln74_1, i6 %imag_op_14_addr" [DFT/dft.cpp:74]   --->   Operation 1259 'store' 'store_ln74' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_31 : Operation 1260 [1/10] (3.35ns)   --->   "%add30 = fadd i32 %bitcast_ln75, i32 %mul30" [DFT/dft.cpp:75]   --->   Operation 1260 'fadd' 'add30' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1261 [1/10] (3.35ns)   --->   "%add31 = fadd i32 %bitcast_ln76, i32 %mul31" [DFT/dft.cpp:76]   --->   Operation 1261 'fadd' 'add31' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1262 [1/10] (3.35ns)   --->   "%add32 = fadd i32 %bitcast_ln103, i32 %temp_r16_1" [DFT/dft.cpp:103]   --->   Operation 1262 'fadd' 'add32' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1263 [1/10] (3.35ns)   --->   "%add33 = fadd i32 %bitcast_ln104, i32 %temp_i16_1" [DFT/dft.cpp:104]   --->   Operation 1263 'fadd' 'add33' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1264 [2/10] (3.35ns)   --->   "%add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1" [DFT/dft.cpp:105]   --->   Operation 1264 'fadd' 'add34' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1265 [2/10] (3.35ns)   --->   "%add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1" [DFT/dft.cpp:106]   --->   Operation 1265 'fadd' 'add35' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1266 [2/10] (3.35ns)   --->   "%add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1" [DFT/dft.cpp:107]   --->   Operation 1266 'fadd' 'add36' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1267 [2/10] (3.35ns)   --->   "%add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1" [DFT/dft.cpp:108]   --->   Operation 1267 'fadd' 'add37' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1268 [3/10] (3.35ns)   --->   "%add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1" [DFT/dft.cpp:109]   --->   Operation 1268 'fadd' 'add38' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1269 [3/10] (3.35ns)   --->   "%add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1" [DFT/dft.cpp:110]   --->   Operation 1269 'fadd' 'add39' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1270 [3/10] (3.35ns)   --->   "%add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1" [DFT/dft.cpp:111]   --->   Operation 1270 'fadd' 'add40' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1271 [3/10] (3.35ns)   --->   "%add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1" [DFT/dft.cpp:112]   --->   Operation 1271 'fadd' 'add41' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 3.35>
ST_32 : Operation 1272 [1/1] (0.00ns)   --->   "%bitcast_ln75_1 = bitcast i32 %add30" [DFT/dft.cpp:75]   --->   Operation 1272 'bitcast' 'bitcast_ln75_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1273 [1/1] (3.25ns)   --->   "%store_ln75 = store i32 %bitcast_ln75_1, i6 %real_op_15_addr" [DFT/dft.cpp:75]   --->   Operation 1273 'store' 'store_ln75' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_32 : Operation 1274 [1/1] (0.00ns)   --->   "%bitcast_ln76_1 = bitcast i32 %add31" [DFT/dft.cpp:76]   --->   Operation 1274 'bitcast' 'bitcast_ln76_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1275 [1/1] (3.25ns)   --->   "%store_ln76 = store i32 %bitcast_ln76_1, i6 %imag_op_15_addr" [DFT/dft.cpp:76]   --->   Operation 1275 'store' 'store_ln76' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_32 : Operation 1276 [1/1] (0.00ns)   --->   "%bitcast_ln103_1 = bitcast i32 %add32" [DFT/dft.cpp:103]   --->   Operation 1276 'bitcast' 'bitcast_ln103_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1277 [1/1] (3.25ns)   --->   "%store_ln103 = store i32 %bitcast_ln103_1, i6 %real_op_16_addr" [DFT/dft.cpp:103]   --->   Operation 1277 'store' 'store_ln103' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_32 : Operation 1278 [1/1] (0.00ns)   --->   "%bitcast_ln104_1 = bitcast i32 %add33" [DFT/dft.cpp:104]   --->   Operation 1278 'bitcast' 'bitcast_ln104_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1279 [1/1] (3.25ns)   --->   "%store_ln104 = store i32 %bitcast_ln104_1, i6 %imag_op_16_addr" [DFT/dft.cpp:104]   --->   Operation 1279 'store' 'store_ln104' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_32 : Operation 1280 [1/10] (3.35ns)   --->   "%add34 = fadd i32 %bitcast_ln105, i32 %temp_r17_1" [DFT/dft.cpp:105]   --->   Operation 1280 'fadd' 'add34' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1281 [1/10] (3.35ns)   --->   "%add35 = fadd i32 %bitcast_ln106, i32 %temp_i17_1" [DFT/dft.cpp:106]   --->   Operation 1281 'fadd' 'add35' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1282 [1/10] (3.35ns)   --->   "%add36 = fadd i32 %bitcast_ln107, i32 %temp_r18_1" [DFT/dft.cpp:107]   --->   Operation 1282 'fadd' 'add36' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1283 [1/10] (3.35ns)   --->   "%add37 = fadd i32 %bitcast_ln108, i32 %temp_i18_1" [DFT/dft.cpp:108]   --->   Operation 1283 'fadd' 'add37' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1284 [2/10] (3.35ns)   --->   "%add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1" [DFT/dft.cpp:109]   --->   Operation 1284 'fadd' 'add38' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1285 [2/10] (3.35ns)   --->   "%add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1" [DFT/dft.cpp:110]   --->   Operation 1285 'fadd' 'add39' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1286 [2/10] (3.35ns)   --->   "%add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1" [DFT/dft.cpp:111]   --->   Operation 1286 'fadd' 'add40' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 1287 [2/10] (3.35ns)   --->   "%add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1" [DFT/dft.cpp:112]   --->   Operation 1287 'fadd' 'add41' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 3.35>
ST_33 : Operation 1288 [1/1] (0.00ns)   --->   "%bitcast_ln105_1 = bitcast i32 %add34" [DFT/dft.cpp:105]   --->   Operation 1288 'bitcast' 'bitcast_ln105_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1289 [1/1] (3.25ns)   --->   "%store_ln105 = store i32 %bitcast_ln105_1, i6 %real_op_17_addr" [DFT/dft.cpp:105]   --->   Operation 1289 'store' 'store_ln105' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_33 : Operation 1290 [1/1] (0.00ns)   --->   "%bitcast_ln106_1 = bitcast i32 %add35" [DFT/dft.cpp:106]   --->   Operation 1290 'bitcast' 'bitcast_ln106_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1291 [1/1] (3.25ns)   --->   "%store_ln106 = store i32 %bitcast_ln106_1, i6 %imag_op_17_addr" [DFT/dft.cpp:106]   --->   Operation 1291 'store' 'store_ln106' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_33 : Operation 1292 [1/1] (0.00ns)   --->   "%bitcast_ln107_1 = bitcast i32 %add36" [DFT/dft.cpp:107]   --->   Operation 1292 'bitcast' 'bitcast_ln107_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1293 [1/1] (3.25ns)   --->   "%store_ln107 = store i32 %bitcast_ln107_1, i6 %real_op_18_addr" [DFT/dft.cpp:107]   --->   Operation 1293 'store' 'store_ln107' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_33 : Operation 1294 [1/1] (0.00ns)   --->   "%bitcast_ln108_1 = bitcast i32 %add37" [DFT/dft.cpp:108]   --->   Operation 1294 'bitcast' 'bitcast_ln108_1' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 1295 [1/1] (3.25ns)   --->   "%store_ln108 = store i32 %bitcast_ln108_1, i6 %imag_op_18_addr" [DFT/dft.cpp:108]   --->   Operation 1295 'store' 'store_ln108' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_33 : Operation 1296 [1/10] (3.35ns)   --->   "%add38 = fadd i32 %bitcast_ln109, i32 %temp_r19_1" [DFT/dft.cpp:109]   --->   Operation 1296 'fadd' 'add38' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1297 [1/10] (3.35ns)   --->   "%add39 = fadd i32 %bitcast_ln110, i32 %temp_i19_1" [DFT/dft.cpp:110]   --->   Operation 1297 'fadd' 'add39' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1298 [1/10] (3.35ns)   --->   "%add40 = fadd i32 %bitcast_ln111, i32 %temp_r20_1" [DFT/dft.cpp:111]   --->   Operation 1298 'fadd' 'add40' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1299 [1/10] (3.35ns)   --->   "%add41 = fadd i32 %bitcast_ln112, i32 %temp_i20_1" [DFT/dft.cpp:112]   --->   Operation 1299 'fadd' 'add41' <Predicate = true> <Delay = 3.35> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 9> <II = 1> <Delay = 3.35> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 1313 [1/1] (0.00ns)   --->   "%ret_ln117 = ret" [DFT/dft.cpp:117]   --->   Operation 1313 'ret' 'ret_ln117' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 34 <SV = 33> <Delay = 3.25>
ST_34 : Operation 1300 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_18_1_VITIS_LOOP_20_2_str"   --->   Operation 1300 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1301 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50176, i64 50176, i64 50176"   --->   Operation 1301 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1302 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [DFT/dft.cpp:21]   --->   Operation 1302 'specpipeline' 'specpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1303 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty" [DFT/dft.cpp:10]   --->   Operation 1303 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1304 [1/1] (0.00ns)   --->   "%bitcast_ln109_1 = bitcast i32 %add38" [DFT/dft.cpp:109]   --->   Operation 1304 'bitcast' 'bitcast_ln109_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1305 [1/1] (3.25ns)   --->   "%store_ln109 = store i32 %bitcast_ln109_1, i6 %real_op_19_addr" [DFT/dft.cpp:109]   --->   Operation 1305 'store' 'store_ln109' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_34 : Operation 1306 [1/1] (0.00ns)   --->   "%bitcast_ln110_1 = bitcast i32 %add39" [DFT/dft.cpp:110]   --->   Operation 1306 'bitcast' 'bitcast_ln110_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1307 [1/1] (3.25ns)   --->   "%store_ln110 = store i32 %bitcast_ln110_1, i6 %imag_op_19_addr" [DFT/dft.cpp:110]   --->   Operation 1307 'store' 'store_ln110' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_34 : Operation 1308 [1/1] (0.00ns)   --->   "%bitcast_ln111_1 = bitcast i32 %add40" [DFT/dft.cpp:111]   --->   Operation 1308 'bitcast' 'bitcast_ln111_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1309 [1/1] (3.25ns)   --->   "%store_ln111 = store i32 %bitcast_ln111_1, i6 %real_op_20_addr" [DFT/dft.cpp:111]   --->   Operation 1309 'store' 'store_ln111' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_34 : Operation 1310 [1/1] (0.00ns)   --->   "%bitcast_ln112_1 = bitcast i32 %add41" [DFT/dft.cpp:112]   --->   Operation 1310 'bitcast' 'bitcast_ln112_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 1311 [1/1] (3.25ns)   --->   "%store_ln112 = store i32 %bitcast_ln112_1, i6 %imag_op_20_addr" [DFT/dft.cpp:112]   --->   Operation 1311 'store' 'store_ln112' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 49> <RAM>
ST_34 : Operation 1312 [1/1] (0.00ns)   --->   "%br_ln20 = br void %for.body3" [DFT/dft.cpp:20]   --->   Operation 1312 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.6ns, clock uncertainty: 1.51ns.

 <State 1>: 4.02ns
The critical path consists of the following:
	'alloca' operation ('n') [88]  (0 ns)
	'load' operation ('n_load', DFT/dft.cpp:18) on local variable 'n' [190]  (0 ns)
	'add' operation ('add_ln18_1', DFT/dft.cpp:18) [195]  (1.64 ns)
	'select' operation ('select_ln18_1', DFT/dft.cpp:18) [196]  (0.692 ns)
	'store' operation ('store_ln20', DFT/dft.cpp:20) of variable 'select_ln18_1', DFT/dft.cpp:18 on local variable 'n' [642]  (1.59 ns)
	blocking operation 0.098 ns on control path)

 <State 2>: 2.98ns
The critical path consists of the following:
	'mul' operation ('index0', DFT/dft.cpp:23) [205]  (2.98 ns)

 <State 3>: 2.98ns
The critical path consists of the following:
	'mul' operation ('index0', DFT/dft.cpp:23) [205]  (2.98 ns)

 <State 4>: 2.98ns
The critical path consists of the following:
	'mul' operation ('index0', DFT/dft.cpp:23) [205]  (2.98 ns)

 <State 5>: 3.46ns
The critical path consists of the following:
	'add' operation ('index1', DFT/dft.cpp:24) [206]  (1.73 ns)
	'add' operation ('index2', DFT/dft.cpp:25) [207]  (1.73 ns)

 <State 6>: 3.46ns
The critical path consists of the following:
	'add' operation ('index3', DFT/dft.cpp:26) [208]  (1.73 ns)
	'add' operation ('index4', DFT/dft.cpp:27) [209]  (1.73 ns)

 <State 7>: 3.78ns
The critical path consists of the following:
	'fmul' operation ('mul', DFT/dft.cpp:45) [229]  (3.78 ns)

 <State 8>: 3.78ns
The critical path consists of the following:
	'fmul' operation ('mul', DFT/dft.cpp:45) [229]  (3.78 ns)

 <State 9>: 3.78ns
The critical path consists of the following:
	'fmul' operation ('mul', DFT/dft.cpp:45) [229]  (3.78 ns)

 <State 10>: 3.78ns
The critical path consists of the following:
	'fmul' operation ('mul', DFT/dft.cpp:45) [229]  (3.78 ns)

 <State 11>: 3.78ns
The critical path consists of the following:
	'fmul' operation ('mul', DFT/dft.cpp:45) [229]  (3.78 ns)

 <State 12>: 3.78ns
The critical path consists of the following:
	'fmul' operation ('mul', DFT/dft.cpp:45) [229]  (3.78 ns)

 <State 13>: 3.78ns
The critical path consists of the following:
	'fmul' operation ('mul', DFT/dft.cpp:45) [229]  (3.78 ns)

 <State 14>: 3.78ns
The critical path consists of the following:
	'fmul' operation ('mul2', DFT/dft.cpp:47) [252]  (3.78 ns)

 <State 15>: 3.78ns
The critical path consists of the following:
	'fmul' operation ('mul6', DFT/dft.cpp:51) [290]  (3.78 ns)

 <State 16>: 3.78ns
The critical path consists of the following:
	'fmul' operation ('mul10', DFT/dft.cpp:55) [328]  (3.78 ns)

 <State 17>: 3.78ns
The critical path consists of the following:
	'fmul' operation ('mul14', DFT/dft.cpp:59) [366]  (3.78 ns)

 <State 18>: 3.78ns
The critical path consists of the following:
	'fmul' operation ('mul18', DFT/dft.cpp:63) [404]  (3.78 ns)

 <State 19>: 3.78ns
The critical path consists of the following:
	'fmul' operation ('mul22', DFT/dft.cpp:67) [442]  (3.78 ns)

 <State 20>: 3.78ns
The critical path consists of the following:
	'fmul' operation ('mul26', DFT/dft.cpp:71) [480]  (3.78 ns)

 <State 21>: 3.78ns
The critical path consists of the following:
	'fmul' operation ('mul30', DFT/dft.cpp:75) [518]  (3.78 ns)

 <State 22>: 4.05ns
The critical path consists of the following:
	'select' operation ('temp_r16', DFT/dft.cpp:78) [570]  (0.698 ns)
	'fadd' operation ('add32', DFT/dft.cpp:103) [583]  (3.36 ns)

 <State 23>: 4.05ns
The critical path consists of the following:
	'select' operation ('temp_r17', DFT/dft.cpp:78) [571]  (0.698 ns)
	'fadd' operation ('add34', DFT/dft.cpp:105) [595]  (3.36 ns)

 <State 24>: 4.05ns
The critical path consists of the following:
	'select' operation ('temp_r19', DFT/dft.cpp:78) [573]  (0.698 ns)
	'fadd' operation ('add38', DFT/dft.cpp:109) [619]  (3.36 ns)

 <State 25>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add6', DFT/dft.cpp:51) [294]  (3.36 ns)

 <State 26>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add10', DFT/dft.cpp:55) [332]  (3.36 ns)

 <State 27>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add14', DFT/dft.cpp:59) [370]  (3.36 ns)

 <State 28>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add18', DFT/dft.cpp:63) [408]  (3.36 ns)

 <State 29>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add22', DFT/dft.cpp:67) [446]  (3.36 ns)

 <State 30>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add26', DFT/dft.cpp:71) [484]  (3.36 ns)

 <State 31>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add30', DFT/dft.cpp:75) [522]  (3.36 ns)

 <State 32>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add34', DFT/dft.cpp:105) [595]  (3.36 ns)

 <State 33>: 3.36ns
The critical path consists of the following:
	'fadd' operation ('add38', DFT/dft.cpp:109) [619]  (3.36 ns)

 <State 34>: 3.25ns
The critical path consists of the following:
	'store' operation ('store_ln109', DFT/dft.cpp:109) of variable 'bitcast_ln109_1', DFT/dft.cpp:109 on array 'real_op_19' [621]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
