{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1539568327920 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1539568327920 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 15 08:52:07 2018 " "Processing started: Mon Oct 15 08:52:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1539568327920 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1539568327920 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cau5 -c cau5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cau5 -c cau5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1539568327920 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1539568328826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cau5.v 3 3 " "Found 3 design units, including 3 entities, in source file cau5.v" { { "Info" "ISGN_ENTITY_NAME" "1 cau5 " "Found entity 1: cau5" {  } { { "cau5.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539568329015 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_LATCH " "Found entity 2: D_LATCH" {  } { { "cau5.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539568329015 ""} { "Info" "ISGN_ENTITY_NAME" "3 Decoder_HEX " "Found entity 3: Decoder_HEX" {  } { { "cau5.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1539568329015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1539568329015 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau5.v(6) " "Verilog HDL Instantiation warning at cau5.v(6): instance has no name" {  } { { "cau5.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1539568329017 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau5.v(7) " "Verilog HDL Instantiation warning at cau5.v(7): instance has no name" {  } { { "cau5.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1539568329018 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau5.v(8) " "Verilog HDL Instantiation warning at cau5.v(8): instance has no name" {  } { { "cau5.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1539568329018 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau5.v(9) " "Verilog HDL Instantiation warning at cau5.v(9): instance has no name" {  } { { "cau5.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1539568329018 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau5.v(10) " "Verilog HDL Instantiation warning at cau5.v(10): instance has no name" {  } { { "cau5.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1539568329018 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cau5.v(11) " "Verilog HDL Instantiation warning at cau5.v(11): instance has no name" {  } { { "cau5.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1539568329018 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cau5 " "Elaborating entity \"cau5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1539568329133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_HEX Decoder_HEX:comb_3 " "Elaborating entity \"Decoder_HEX\" for hierarchy \"Decoder_HEX:comb_3\"" {  } { { "cau5.v" "comb_3" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539568329223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_LATCH D_LATCH:comb_5 " "Elaborating entity \"D_LATCH\" for hierarchy \"D_LATCH:comb_5\"" {  } { { "cau5.v" "comb_5" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1539568329262 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Q\[7\] " "Net \"Q\[7\]\" is missing source, defaulting to GND" {  } { { "cau5.v" "Q\[7\]" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Q\[6\] " "Net \"Q\[6\]\" is missing source, defaulting to GND" {  } { { "cau5.v" "Q\[6\]" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329421 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Q\[5\] " "Net \"Q\[5\]\" is missing source, defaulting to GND" {  } { { "cau5.v" "Q\[5\]" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329421 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329421 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Q\[7\] " "Net \"Q\[7\]\" is missing source, defaulting to GND" {  } { { "cau5.v" "Q\[7\]" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329422 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Q\[6\] " "Net \"Q\[6\]\" is missing source, defaulting to GND" {  } { { "cau5.v" "Q\[6\]" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329422 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Q\[5\] " "Net \"Q\[5\]\" is missing source, defaulting to GND" {  } { { "cau5.v" "Q\[5\]" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329422 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329422 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Q\[7\] " "Net \"Q\[7\]\" is missing source, defaulting to GND" {  } { { "cau5.v" "Q\[7\]" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329422 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Q\[6\] " "Net \"Q\[6\]\" is missing source, defaulting to GND" {  } { { "cau5.v" "Q\[6\]" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329422 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Q\[5\] " "Net \"Q\[5\]\" is missing source, defaulting to GND" {  } { { "cau5.v" "Q\[5\]" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329422 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Q\[3\] " "Net \"Q\[3\]\" is missing source, defaulting to GND" {  } { { "cau5.v" "Q\[3\]" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329422 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Q\[2\] " "Net \"Q\[2\]\" is missing source, defaulting to GND" {  } { { "cau5.v" "Q\[2\]" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329422 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Q\[1\] " "Net \"Q\[1\]\" is missing source, defaulting to GND" {  } { { "cau5.v" "Q\[1\]" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329422 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329422 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Q\[7\] " "Net \"Q\[7\]\" is missing source, defaulting to GND" {  } { { "cau5.v" "Q\[7\]" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Q\[6\] " "Net \"Q\[6\]\" is missing source, defaulting to GND" {  } { { "cau5.v" "Q\[6\]" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Q\[5\] " "Net \"Q\[5\]\" is missing source, defaulting to GND" {  } { { "cau5.v" "Q\[5\]" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Q\[3\] " "Net \"Q\[3\]\" is missing source, defaulting to GND" {  } { { "cau5.v" "Q\[3\]" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Q\[2\] " "Net \"Q\[2\]\" is missing source, defaulting to GND" {  } { { "cau5.v" "Q\[2\]" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Q\[1\] " "Net \"Q\[1\]\" is missing source, defaulting to GND" {  } { { "cau5.v" "Q\[1\]" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329423 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329423 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Q\[7\] " "Net \"Q\[7\]\" is missing source, defaulting to GND" {  } { { "cau5.v" "Q\[7\]" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Q\[6\] " "Net \"Q\[6\]\" is missing source, defaulting to GND" {  } { { "cau5.v" "Q\[6\]" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Q\[5\] " "Net \"Q\[5\]\" is missing source, defaulting to GND" {  } { { "cau5.v" "Q\[5\]" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Q\[3\] " "Net \"Q\[3\]\" is missing source, defaulting to GND" {  } { { "cau5.v" "Q\[3\]" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Q\[2\] " "Net \"Q\[2\]\" is missing source, defaulting to GND" {  } { { "cau5.v" "Q\[2\]" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329423 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "Q\[1\] " "Net \"Q\[1\]\" is missing source, defaulting to GND" {  } { { "cau5.v" "Q\[1\]" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329423 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1539568329423 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1539568330025 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "cau5.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539568330070 "|cau5|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "cau5.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539568330070 "|cau5|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "cau5.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539568330070 "|cau5|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "cau5.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539568330070 "|cau5|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "cau5.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539568330070 "|cau5|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "cau5.v" "" { Text "E:/Workspace/GIT/IC-Design/altera-de1/bai03/cau5/cau5.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1539568330070 "|cau5|HEX1[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1539568330070 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1539568330737 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1539568330737 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "54 " "Implemented 54 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1539568331122 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1539568331122 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1539568331122 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1539568331122 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 44 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 44 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4624 " "Peak virtual memory: 4624 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1539568331210 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 15 08:52:11 2018 " "Processing ended: Mon Oct 15 08:52:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1539568331210 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1539568331210 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1539568331210 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1539568331210 ""}
