{"context": "MicroZed Chronicles \u30ea\u30b9\u30c8 http://adiuvoengineering.com/?page_id=285\n@ Adam Taylor blog\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/Adam-Taylor-s-MicroZed-Chronicles-Part-49-Using-the-Zynq-SoC-s/ba-p/518579\n\nThe OCM can be accessed:\n1. From either of the on-chip ARM Cortex-A9 MPcore processors via the SCU (Snoop Control Unit)\n1. From the PL (Programmable Logic) using the AXI ACP (Accelerator Coherency Port) via the Snoop Control Unit\n1. From the PL using one of the four AXI High Performance ports via the OCM Interconnect\n1. From the Central Interconnect again via the OCM Interconnect\n\nMicroZed Chronicles \u30ea\u30b9\u30c8 http://adiuvoengineering.com/?page_id=285\n@ Adam Taylor blog\nhttps://forums.xilinx.com/t5/Xcell-Daily-Blog/Adam-Taylor-s-MicroZed-Chronicles-Part-49-Using-the-Zynq-SoC-s/ba-p/518579\n\n> The OCM can be accessed:\n1. From either of the on-chip ARM Cortex-A9 MPcore processors via the <font color=red>SCU (Snoop Control Unit)</font>\n1. From the PL (Programmable Logic) using the <font color=red>AXI ACP (Accelerator Coherency Port)</font> via the Snoop Control Unit\n1. From the PL using one of the four <font color=red>AXI High Performance ports</font> via the OCM Interconnect\n1. From the <font color=red>Central Interconnect</font> again via the OCM Interconnect\n\n\n", "tags": ["adamTaylor", "AMP"]}