// Seed: 3560303092
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
endmodule
module module_1 #(
    parameter id_4 = 32'd26,
    parameter id_6 = 32'd40
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    _id_6
);
  input wire _id_6;
  input wire id_5;
  input wire _id_4;
  inout wand id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = id_5;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_3
  );
  assign id_3 = -1 == 1;
  wire id_7;
  logic [id_4 : id_6] id_8;
  ;
endmodule
