git clone --depth 1 --no-tags https://github.com/RohitBhatta/Verilog-PPC-Realistic.git f:/verilog_sva_gh_scraper/data/full_repos/67971061
git clone --depth 1 --no-tags https://github.com/donglee-ECE/vga.git f:/verilog_sva_gh_scraper/data/full_repos/73179946
git clone --depth 1 --no-tags https://github.com/malcolmwhat/signal_proc_hardware.git f:/verilog_sva_gh_scraper/data/full_repos/68155129
git clone --depth 1 --no-tags https://github.com/bill-bateman/SpaceWars.git f:/verilog_sva_gh_scraper/data/full_repos/71668214
git clone --depth 1 --no-tags https://github.com/tarabassir/PWM.git f:/verilog_sva_gh_scraper/data/full_repos/71751710
git clone --depth 1 --no-tags https://github.com/KuanYuChang/MIPS-PipelinedCPU.git f:/verilog_sva_gh_scraper/data/full_repos/69738240
git clone --depth 1 --no-tags https://github.com/immortal3/InverseMatrixonFPGA.git f:/verilog_sva_gh_scraper/data/full_repos/70152542
git clone --depth 1 --no-tags https://github.com/remustawfik/Verilog-ECE241.git f:/verilog_sva_gh_scraper/data/full_repos/70958156
git clone --depth 1 --no-tags https://github.com/kmd178/Digital_Systems_lab2_UART.git f:/verilog_sva_gh_scraper/data/full_repos/72203213
git clone --depth 1 --no-tags https://github.com/danthemango/IC7400.git f:/verilog_sva_gh_scraper/data/full_repos/73330067
git clone --depth 1 --no-tags https://github.com/alybaracat/Digital-Synthesizer-.git f:/verilog_sva_gh_scraper/data/full_repos/72871414
git clone --depth 1 --no-tags https://github.com/Priya2996/MatrixInverse.git f:/verilog_sva_gh_scraper/data/full_repos/70249934
git clone --depth 1 --no-tags https://github.com/henesy/CPRE281.git f:/verilog_sva_gh_scraper/data/full_repos/70102709
git clone --depth 1 --no-tags https://github.com/kevprakoso/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/69736325
git clone --depth 1 --no-tags https://github.com/abemac/stt-to-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/69260923
git clone --depth 1 --no-tags https://github.com/0xCC00FFEE/21-bit-Softcore-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/70927876
git clone --depth 1 --no-tags https://github.com/unia-sik/scct.git f:/verilog_sva_gh_scraper/data/full_repos/71385432
git clone --depth 1 --no-tags https://github.com/kennethlimcp/50.002-mojo.git f:/verilog_sva_gh_scraper/data/full_repos/71378432
git clone --depth 1 --no-tags https://github.com/StefanRvO/ROB_ELEC.git f:/verilog_sva_gh_scraper/data/full_repos/73913467
git clone --depth 1 --no-tags https://github.com/Ammmmnn/VLIW_SYNTHESIS.git f:/verilog_sva_gh_scraper/data/full_repos/73448616
git clone --depth 1 --no-tags https://github.com/jdvalera/CECS460_UART.git f:/verilog_sva_gh_scraper/data/full_repos/71934060
git clone --depth 1 --no-tags https://github.com/Parth1693/Bellman-Ford-ASIC-Design.git f:/verilog_sva_gh_scraper/data/full_repos/72864346
git clone --depth 1 --no-tags https://github.com/raash1d/smart-traffic-light-controller.git f:/verilog_sva_gh_scraper/data/full_repos/69774510
git clone --depth 1 --no-tags https://github.com/LMcBee95/FFT.git f:/verilog_sva_gh_scraper/data/full_repos/73339651
git clone --depth 1 --no-tags https://github.com/hardwood89/StanfordNoC.git f:/verilog_sva_gh_scraper/data/full_repos/70467553
git clone --depth 1 --no-tags https://github.com/sanchit97/ELD-Assignment-9.git f:/verilog_sva_gh_scraper/data/full_repos/71583271
git clone --depth 1 --no-tags https://github.com/chaoyang0717/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/73055659
git clone --depth 1 --no-tags https://github.com/Jeet0204/Matrix_Inverse.git f:/verilog_sva_gh_scraper/data/full_repos/70246703
git clone --depth 1 --no-tags https://github.com/ollie299792458/Comp-Sci-Course.git f:/verilog_sva_gh_scraper/data/full_repos/70264899
git clone --depth 1 --no-tags https://github.com/samprager/x300_GPR.git f:/verilog_sva_gh_scraper/data/full_repos/70643847
git clone --depth 1 --no-tags https://github.com/menghuanlater/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/73625930
git clone --depth 1 --no-tags https://github.com/jackkoenig/verilator-issue.git f:/verilog_sva_gh_scraper/data/full_repos/72768668
git clone --depth 1 --no-tags https://github.com/tsukuba/EasyFreq.git f:/verilog_sva_gh_scraper/data/full_repos/73361025
git clone --depth 1 --no-tags https://github.com/lkwq007/carry-select-adder.git f:/verilog_sva_gh_scraper/data/full_repos/72062154
git clone --depth 1 --no-tags https://github.com/tbackus127/Hackathon2016-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/68477749
git clone --depth 1 --no-tags https://github.com/hdlguy/kcu105_pcie_test.git f:/verilog_sva_gh_scraper/data/full_repos/68157207
git clone --depth 1 --no-tags https://github.com/static-code-generators/armcpu.git f:/verilog_sva_gh_scraper/data/full_repos/69342491
git clone --depth 1 --no-tags https://github.com/JayMohta/InverseofMatrix.git f:/verilog_sva_gh_scraper/data/full_repos/70269636
git clone --depth 1 --no-tags https://github.com/CompArchFA16/Lab0.git f:/verilog_sva_gh_scraper/data/full_repos/68826668
git clone --depth 1 --no-tags https://github.com/jwildey/ec601GPSproject.git f:/verilog_sva_gh_scraper/data/full_repos/69299048
git clone --depth 1 --no-tags https://github.com/linncy/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/72129802
git clone --depth 1 --no-tags https://github.com/GaoYingGRE/dcache.git f:/verilog_sva_gh_scraper/data/full_repos/73856566
git clone --depth 1 --no-tags https://github.com/satputeaditya/multi_level_cla.git f:/verilog_sva_gh_scraper/data/full_repos/71345384
git clone --depth 1 --no-tags https://github.com/msoeken/iwls2017-contest.git f:/verilog_sva_gh_scraper/data/full_repos/72465647
git clone --depth 1 --no-tags https://github.com/edolinsky/cpen311.git f:/verilog_sva_gh_scraper/data/full_repos/68315769
git clone --depth 1 --no-tags https://github.com/kbop543-zz/Maze-To-the-Moon.git f:/verilog_sva_gh_scraper/data/full_repos/70269063
git clone --depth 1 --no-tags https://github.com/conorpp/crispy-pancake.git f:/verilog_sva_gh_scraper/data/full_repos/69215909
git clone --depth 1 --no-tags https://github.com/andrewandrepowell/de0_nano_clap_clap_light.git f:/verilog_sva_gh_scraper/data/full_repos/70655799
git clone --depth 1 --no-tags https://github.com/SccsAtmtn/FSK-Communication-System.git f:/verilog_sva_gh_scraper/data/full_repos/72638817
git clone --depth 1 --no-tags https://github.com/GilbertZhang/1D-8-bit-ALU-.git f:/verilog_sva_gh_scraper/data/full_repos/71196773
git clone --depth 1 --no-tags https://github.com/bmeneghini/processor.git f:/verilog_sva_gh_scraper/data/full_repos/69699372
git clone --depth 1 --no-tags https://github.com/urvishtank/FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/70244949
git clone --depth 1 --no-tags https://github.com/qiaoruiyt/ALU.git f:/verilog_sva_gh_scraper/data/full_repos/71474992
git clone --depth 1 --no-tags https://github.com/hcabrera-/atto.git f:/verilog_sva_gh_scraper/data/full_repos/70748319
git clone --depth 1 --no-tags https://github.com/Chun-Feng/LVT_Writes_Method.git f:/verilog_sva_gh_scraper/data/full_repos/68463319
git clone --depth 1 --no-tags https://github.com/saiekumar/openMSP430_peripherals.git f:/verilog_sva_gh_scraper/data/full_repos/72332208
git clone --depth 1 --no-tags https://github.com/abdelrahman-gaber/Assertion-based-Coverage-CAD-Tool.git f:/verilog_sva_gh_scraper/data/full_repos/72645852
git clone --depth 1 --no-tags https://github.com/jeffthardy/zynq_neopixel.git f:/verilog_sva_gh_scraper/data/full_repos/70368646
git clone --depth 1 --no-tags https://github.com/lycarter/6.111.git f:/verilog_sva_gh_scraper/data/full_repos/69722077
git clone --depth 1 --no-tags https://github.com/meenuh/SPI-Interface-SRAM.git f:/verilog_sva_gh_scraper/data/full_repos/73111213
git clone --depth 1 --no-tags https://github.com/kalpeshpatil/PipelineRISC.git f:/verilog_sva_gh_scraper/data/full_repos/70434817
git clone --depth 1 --no-tags https://github.com/emmadrigal/TicTacToe_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/69573061
git clone --depth 1 --no-tags https://github.com/tchandrahas/Computer-Architecture-Project.git f:/verilog_sva_gh_scraper/data/full_repos/68403496
git clone --depth 1 --no-tags https://github.com/tanelikaivola/blinkenlichten.git f:/verilog_sva_gh_scraper/data/full_repos/72193681
git clone --depth 1 --no-tags https://github.com/Chunyang2015/adder.git f:/verilog_sva_gh_scraper/data/full_repos/73164332
git clone --depth 1 --no-tags https://github.com/RaviTharaka/CacheArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/68633932
git clone --depth 1 --no-tags https://github.com/ekarthik123/Jcounter.git f:/verilog_sva_gh_scraper/data/full_repos/72229918
git clone --depth 1 --no-tags https://github.com/develone/catboard_yosys.git f:/verilog_sva_gh_scraper/data/full_repos/71739416
git clone --depth 1 --no-tags https://github.com/mwyzhao/SomeZelda.git f:/verilog_sva_gh_scraper/data/full_repos/73987455
git clone --depth 1 --no-tags https://github.com/tech4me/ECE241-project-PIC10-compatible-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/73349648
git clone --depth 1 --no-tags https://github.com/skho513/FPGA---Simple-Calculator.git f:/verilog_sva_gh_scraper/data/full_repos/70877613
git clone --depth 1 --no-tags https://github.com/CGUSystemCourses/ComputerOrg-2016.git f:/verilog_sva_gh_scraper/data/full_repos/67949485
git clone --depth 1 --no-tags https://github.com/crusch/ProcessorPipeline.git f:/verilog_sva_gh_scraper/data/full_repos/68342847
git clone --depth 1 --no-tags https://github.com/ammarsubei/ECE366-VerilogLab.git f:/verilog_sva_gh_scraper/data/full_repos/68486455
git clone --depth 1 --no-tags https://github.com/ybch14/Verilog-Experiment.git f:/verilog_sva_gh_scraper/data/full_repos/67856721
git clone --depth 1 --no-tags https://github.com/yanagiragi/MIPS-CPU-Pipeline-6-.git f:/verilog_sva_gh_scraper/data/full_repos/68987341
git clone --depth 1 --no-tags https://github.com/alePereira/TP1INF8500.git f:/verilog_sva_gh_scraper/data/full_repos/69488012
git clone --depth 1 --no-tags https://github.com/Sebas95/ProyectoTaller2.git f:/verilog_sva_gh_scraper/data/full_repos/69572990
git clone --depth 1 --no-tags https://github.com/anujnr/bsg_accel.git f:/verilog_sva_gh_scraper/data/full_repos/69653644
git clone --depth 1 --no-tags https://github.com/Steven-Cox/Verilog-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/69927771
git clone --depth 1 --no-tags https://github.com/AndyTertzakian/Baccarat.git f:/verilog_sva_gh_scraper/data/full_repos/69603572
git clone --depth 1 --no-tags https://github.com/Aaryan-Bhardwaj/LA_inverse.git f:/verilog_sva_gh_scraper/data/full_repos/70285265
git clone --depth 1 --no-tags https://github.com/wasimk1995/MultiCycleCPU.git f:/verilog_sva_gh_scraper/data/full_repos/70426925
git clone --depth 1 --no-tags https://github.com/Elfuser/NetFPGA10G-KeyFlow.git f:/verilog_sva_gh_scraper/data/full_repos/70866569
git clone --depth 1 --no-tags https://github.com/darkknight2223/Inverse-of-matrix.git f:/verilog_sva_gh_scraper/data/full_repos/70052147
git clone --depth 1 --no-tags https://github.com/akashrajr1/LDL.git f:/verilog_sva_gh_scraper/data/full_repos/70134847
git clone --depth 1 --no-tags https://github.com/NeemaB/CPEN311-lab2.git f:/verilog_sva_gh_scraper/data/full_repos/70015666
git clone --depth 1 --no-tags https://github.com/bansi2800/Project.git f:/verilog_sva_gh_scraper/data/full_repos/70248746
git clone --depth 1 --no-tags https://github.com/dhwani12345/LA_Project.git f:/verilog_sva_gh_scraper/data/full_repos/70246680
git clone --depth 1 --no-tags https://github.com/MhSolanki/inversematrixinVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/70272026
git clone --depth 1 --no-tags https://github.com/marcelo-lemos/Datapath.git f:/verilog_sva_gh_scraper/data/full_repos/72058078
git clone --depth 1 --no-tags https://github.com/Israelbcneto/Israel_uC_PEM.git f:/verilog_sva_gh_scraper/data/full_repos/72068542
git clone --depth 1 --no-tags https://github.com/kernelpanics/Grad.git f:/verilog_sva_gh_scraper/data/full_repos/71815043
git clone --depth 1 --no-tags https://github.com/oiwic/AD9516_3.git f:/verilog_sva_gh_scraper/data/full_repos/71539352
git clone --depth 1 --no-tags https://github.com/IntricateInk/comstruct1D.git f:/verilog_sva_gh_scraper/data/full_repos/71468470
git clone --depth 1 --no-tags https://github.com/CompArch2016/Exp03.git f:/verilog_sva_gh_scraper/data/full_repos/71880986
git clone --depth 1 --no-tags https://github.com/sanchit97/ELD-Assignment10.git f:/verilog_sva_gh_scraper/data/full_repos/72206933
git clone --depth 1 --no-tags https://github.com/iammrmonkey/stuff.git f:/verilog_sva_gh_scraper/data/full_repos/72512596
git clone --depth 1 --no-tags https://github.com/Julianarch/III-Proyecto-Pico.git f:/verilog_sva_gh_scraper/data/full_repos/72657619
git clone --depth 1 --no-tags https://github.com/Elijah-Theander/BASYS_3_WS2812B_LED.git f:/verilog_sva_gh_scraper/data/full_repos/71522208
