/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [19:0] _01_;
  wire [18:0] _02_;
  reg [2:0] _03_;
  wire celloutsig_0_0z;
  wire [10:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [33:0] celloutsig_0_13z;
  wire [20:0] celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire [5:0] celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire [2:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [6:0] celloutsig_0_20z;
  wire [4:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_24z;
  wire [2:0] celloutsig_0_27z;
  wire [19:0] celloutsig_0_28z;
  wire [8:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [2:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [9:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_42z;
  wire [6:0] celloutsig_0_46z;
  wire [6:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_55z;
  wire [3:0] celloutsig_0_58z;
  wire [16:0] celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_65z;
  wire [5:0] celloutsig_0_6z;
  wire celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_9z;
  wire [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [13:0] celloutsig_1_11z;
  wire [13:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_5z = celloutsig_0_2z ? celloutsig_0_1z[3] : celloutsig_0_4z[3];
  assign celloutsig_1_10z = celloutsig_1_5z ? celloutsig_1_8z : celloutsig_1_4z[5];
  assign celloutsig_0_37z = ~(celloutsig_0_14z[7] & celloutsig_0_27z[2]);
  assign celloutsig_0_71z = ~(celloutsig_0_3z[7] & celloutsig_0_55z[4]);
  assign celloutsig_0_19z = ~(celloutsig_0_17z[0] & celloutsig_0_9z[1]);
  assign celloutsig_0_0z = in_data[23] | in_data[69];
  assign celloutsig_1_17z = celloutsig_1_3z | celloutsig_1_11z[10];
  assign celloutsig_0_12z = celloutsig_0_6z[3] | _00_;
  assign celloutsig_0_2z = in_data[44] ^ celloutsig_0_1z[0];
  assign celloutsig_1_3z = ~(celloutsig_1_1z ^ in_data[129]);
  assign celloutsig_1_4z = in_data[171:164] + in_data[176:169];
  assign celloutsig_0_9z = { celloutsig_0_1z[1:0], celloutsig_0_2z, celloutsig_0_0z } + { celloutsig_0_1z[4:2], celloutsig_0_0z };
  assign celloutsig_0_28z = { celloutsig_0_14z[20:15], celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_12z, celloutsig_0_19z } + celloutsig_0_14z[20:1];
  reg [3:0] _17_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[128])
    if (!clkin_data[128]) _17_ <= 4'h0;
    else _17_ <= { in_data[169:167], celloutsig_1_1z };
  assign celloutsig_1_15z[3:0] = _17_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[128])
    if (!clkin_data[128]) _01_ <= 20'h00000;
    else _01_ <= { in_data[112:101], celloutsig_1_15z[3:0], celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z };
  reg [18:0] _19_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[96])
    if (clkin_data[96]) _19_ <= 19'h00000;
    else _19_ <= { in_data[94:89], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_7z };
  assign { _02_[18:5], _00_, _02_[3:0] } = _19_;
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 3'h0;
    else _03_ <= { celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_12z };
  assign celloutsig_0_46z = celloutsig_0_14z[10:4] & celloutsig_0_13z[12:6];
  assign celloutsig_0_1z = in_data[48:44] & { in_data[64:63], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_21z = { _02_[9], celloutsig_0_9z } & { celloutsig_0_6z[4:1], celloutsig_0_7z };
  assign celloutsig_0_31z = { celloutsig_0_15z[4:3], celloutsig_0_5z } == { celloutsig_0_20z[3:2], celloutsig_0_2z };
  assign celloutsig_0_65z = { celloutsig_0_35z, celloutsig_0_2z, celloutsig_0_16z } == in_data[61:52];
  assign celloutsig_0_38z = { _02_[18:5], _00_, _02_[3:0], celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_36z, celloutsig_0_4z } >= { celloutsig_0_31z, celloutsig_0_7z, _03_, celloutsig_0_37z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_29z, celloutsig_0_5z };
  assign celloutsig_1_1z = in_data[173:164] >= celloutsig_1_0z[9:0];
  assign celloutsig_1_5z = { celloutsig_1_0z[6:2], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_4z } >= { in_data[152:142], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_42z = celloutsig_0_16z[4:0] % { 1'h1, celloutsig_0_20z[5:3], celloutsig_0_38z };
  assign celloutsig_0_24z = { _02_[7:5], _00_, _02_[3], celloutsig_0_19z, celloutsig_0_19z, celloutsig_0_11z } % { 1'h1, celloutsig_0_13z[7:1] };
  assign celloutsig_0_3z = { in_data[67:59], celloutsig_0_2z } * in_data[79:70];
  assign celloutsig_0_6z = in_data[32:27] * { celloutsig_0_4z[6:2], celloutsig_0_0z };
  assign celloutsig_1_11z = { in_data[165:164], celloutsig_1_0z, celloutsig_1_10z } * { _01_[7:4], 5'h1f, celloutsig_1_2z };
  assign celloutsig_0_27z = celloutsig_0_9z[2:0] * celloutsig_0_9z[3:1];
  assign celloutsig_0_35z = celloutsig_0_6z[2] ? celloutsig_0_28z[2:0] : { celloutsig_0_15z[3:2], celloutsig_0_31z };
  assign celloutsig_0_58z = celloutsig_0_28z[9] ? celloutsig_0_9z : celloutsig_0_3z[6:3];
  assign celloutsig_0_59z = celloutsig_0_58z[1] ? { _02_[11:5], _00_, _02_[3:2], celloutsig_0_23z, celloutsig_0_6z } : { celloutsig_0_10z[1:0], celloutsig_0_42z, celloutsig_0_20z, _03_ };
  assign celloutsig_1_0z = in_data[123] ? in_data[121:111] : in_data[143:133];
  assign celloutsig_0_10z = celloutsig_0_6z[3] ? { celloutsig_0_9z, celloutsig_0_4z } : { in_data[89:80], celloutsig_0_2z };
  assign celloutsig_0_13z = _02_[13] ? { _02_[11:7], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_11z } : { _02_[15:14], 1'h0, _02_[12:5], _00_, _02_[3:1], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_14z = in_data[80] ? { celloutsig_0_3z[9:7], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_0z } : { _02_[12:9], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_17z = celloutsig_0_10z[10] ? celloutsig_0_14z[8:6] : { _02_[1:0], celloutsig_0_2z };
  assign celloutsig_0_29z = celloutsig_0_12z ? { celloutsig_0_13z[7], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_18z } : { celloutsig_0_18z[2], _03_, celloutsig_0_21z };
  assign celloutsig_0_55z = ~ celloutsig_0_24z[5:1];
  assign celloutsig_1_19z = ~ { celloutsig_1_4z[4:3], celloutsig_1_17z, celloutsig_1_2z };
  assign celloutsig_0_4z = celloutsig_0_3z[7:1] | { celloutsig_0_1z[3:2], celloutsig_0_1z };
  assign celloutsig_1_2z = { celloutsig_1_0z[9:8], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z } | celloutsig_1_0z[7:3];
  assign celloutsig_0_16z = celloutsig_0_15z[5:0] | { celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_18z = { celloutsig_0_4z[6:5], celloutsig_0_7z } | celloutsig_0_14z[20:18];
  assign celloutsig_0_11z = | celloutsig_0_6z[4:0];
  assign celloutsig_0_36z = ~^ { celloutsig_0_13z[1:0], _03_ };
  assign celloutsig_1_18z = ~^ celloutsig_1_0z[9:1];
  assign celloutsig_0_23z = ~^ celloutsig_0_13z[14:9];
  assign celloutsig_0_15z = { celloutsig_0_1z[3:1], celloutsig_0_9z, celloutsig_0_5z } >> { celloutsig_0_3z[9:4], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_20z = celloutsig_0_10z[9:3] ~^ celloutsig_0_13z[11:5];
  assign celloutsig_0_72z = ~((celloutsig_0_21z[1] & celloutsig_0_65z) | (celloutsig_0_46z[0] & celloutsig_0_59z[15]));
  assign celloutsig_0_7z = ~((celloutsig_0_6z[0] & in_data[8]) | (celloutsig_0_3z[5] & celloutsig_0_5z));
  assign celloutsig_1_8z = ~((celloutsig_1_3z & celloutsig_1_4z[6]) | (celloutsig_1_3z & celloutsig_1_5z));
  assign _02_[4] = _00_;
  assign { celloutsig_1_15z[9:7], celloutsig_1_15z[4] } = { celloutsig_1_11z[8:6], celloutsig_1_1z };
  assign { out_data[128], out_data[103:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
