<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE document SYSTEM "file:///C:/Xilinx/13.4/ISE_DS/ISE/xbr/data/xmlReportxbr.dtd">
<document><ascFile>TopLevel.rpt</ascFile><devFile>C:/Xilinx/13.4/ISE_DS/ISE/xbr/data/xc2c64a.chp</devFile><mfdFile>TopLevel.mfd</mfdFile><htmlFile logic_legend="logiclegend.htm" logo="coolrunnerII_logo.jpg" pin_legend="pinlegend.htm"/><header date=" 2- 8-2022" design="TopLevel" device="XC2C64A" eqnType="1" pkg="VQ44" speed="-5" status="10" statusStr="Design Rule Checking Failed" swVersion="O.87xd" time="  4:21PM" version="1.0"/><inputs id="Data" userloc="P16"/><pin id="FB1_MC1_PIN38" pinnum="38"/><pin id="FB1_MC2_PIN37" pinnum="37"/><pin id="FB1_MC3_PIN36" pinnum="36"/><pin id="FB1_MC9_PIN34" pinnum="34"/><pin id="FB1_MC10_PIN33" pinnum="33"/><pin id="FB1_MC11_PIN32" pinnum="32"/><pin id="FB1_MC12_PIN31" pinnum="31"/><pin id="FB1_MC13_PIN30" pinnum="30"/><pin id="FB2_MC1_PIN39" pinnum="39"/><pin id="FB2_MC2_PIN40" pinnum="40"/><pin id="FB2_MC5_PIN41" pinnum="41"/><pin id="FB2_MC6_PIN42" pinnum="42"/><pin id="FB2_MC7_PIN43" pinnum="43"/><pin id="FB2_MC8_PIN44" pinnum="44"/><pin id="FB2_MC10_PIN1" pinnum="1"/><pin id="FB2_MC12_PIN2" pinnum="2"/><pin id="FB2_MC13_PIN3" pinnum="3"/><pin id="FB3_MC1_PIN29" pinnum="29"/><pin id="FB3_MC2_PIN28" pinnum="28"/><pin id="FB3_MC3_PIN27" pinnum="27"/><pin id="FB3_MC6_PIN23" pinnum="23"/><pin id="FB3_MC10_PIN22" pinnum="22"/><pin id="FB3_MC11_PIN21" pinnum="21"/><pin id="FB3_MC12_PIN20" pinnum="20"/><pin id="FB3_MC14_PIN19" pinnum="19"/><pin id="FB3_MC15_PIN18" pinnum="18"/><pin id="FB4_MC1_PIN5" pinnum="5"/><pin id="FB4_MC2_PIN6" pinnum="6"/><pin id="FB4_MC7_PIN8" pinnum="8"/><pin id="FB4_MC11_PIN12" pinnum="12"/><pin id="FB4_MC13_PIN13" pinnum="13"/><pin id="FB4_MC14_PIN14" pinnum="14"/><pin id="FB4_MC15_PIN16" pinnum="16"/><pin id="FB_PIN35" pinnum="35" use="VCCAUX"/><pin id="FB_PIN7" pinnum="7" use="VCCIO-UNUSED"/><pin id="FB_PIN15" pinnum="15" use="VCC"/><pin id="FB_PIN26" pinnum="26" use="VCCIO-UNUSED"/><failuretable><failsig name="Controller_add00001_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Controller_add00002_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Controller_add00003_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Controller_add00011_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Controller_add00012_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Controller_add00013_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Controller_add00014_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Controller_add00015_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Controller_add00016_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Controller_add00017_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Controllercounter0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Controllercounter1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Controllercounter2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Controllercounter3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Controllercounter4_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Controllercounter5_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Controllercounter6_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Controllercounter7_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="ControllersampleCount0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="ControllersampleCount1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="ControllersampleCount2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="ControllersampleCount3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Controllersample_cmp_gt0000_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Display0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Display1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Display2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Display3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Display4_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Display5_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Display6_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Display7_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Display8_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Display9_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Display10_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Display11_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Display12_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Display13_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Display14_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="Display15_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="UARTRecvXLXN_170_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="UARTRecvXLXN_171_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="UARTRecvXLXN_172_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="UARTRecvXLXN_173_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="UARTRecvXLXN_174_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="UARTRecvXLXN_175_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="UARTRecvXLXN_176_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="UARTRecvXLXN_177_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="UARTRecvXLXN_41_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="UARTRecvXLXN_42_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="UARTRecvXLXN_43_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="read_Enable"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="received0_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="received1_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="received2_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="received3_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="received4_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="received5_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="received6_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig><failsig name="received7_SPECSIG"><funcblk id="FB1"><failure unk="ON"/></funcblk><funcblk id="FB2"><failure unk="ON"/></funcblk><funcblk id="FB3"><failure unk="ON"/></funcblk><funcblk id="FB4"><failure unk="ON"/></funcblk></failsig></failuretable><fblock id="FB1" pinUse="0"><macrocell id="FB1_MC1" pin="FB1_MC1_PIN38"/><macrocell id="FB1_MC2" pin="FB1_MC2_PIN37"/><macrocell id="FB1_MC3" pin="FB1_MC3_PIN36"/><macrocell id="FB1_MC4"/><macrocell id="FB1_MC5"/><macrocell id="FB1_MC6"/><macrocell id="FB1_MC7"/><macrocell id="FB1_MC8"/><macrocell id="FB1_MC9" pin="FB1_MC9_PIN34"/><macrocell id="FB1_MC10" pin="FB1_MC10_PIN33"/><macrocell id="FB1_MC11" pin="FB1_MC11_PIN32"/><macrocell id="FB1_MC12" pin="FB1_MC12_PIN31"/><macrocell id="FB1_MC13" pin="FB1_MC13_PIN30"/><macrocell id="FB1_MC14"/><macrocell id="FB1_MC15"/><macrocell id="FB1_MC16"/><PAL/></fblock><fblock id="FB2" pinUse="0"><macrocell id="FB2_MC1" pin="FB2_MC1_PIN39"/><macrocell id="FB2_MC2" pin="FB2_MC2_PIN40"/><macrocell id="FB2_MC3"/><macrocell id="FB2_MC4"/><macrocell id="FB2_MC5" pin="FB2_MC5_PIN41"/><macrocell id="FB2_MC6" pin="FB2_MC6_PIN42"/><macrocell id="FB2_MC7" pin="FB2_MC7_PIN43"/><macrocell id="FB2_MC8" pin="FB2_MC8_PIN44"/><macrocell id="FB2_MC9"/><macrocell id="FB2_MC10" pin="FB2_MC10_PIN1"/><macrocell id="FB2_MC11"/><macrocell id="FB2_MC12" pin="FB2_MC12_PIN2"/><macrocell id="FB2_MC13" pin="FB2_MC13_PIN3"/><macrocell id="FB2_MC14"/><macrocell id="FB2_MC15"/><macrocell id="FB2_MC16"/><PAL/></fblock><fblock id="FB3" pinUse="0"><macrocell id="FB3_MC1" pin="FB3_MC1_PIN29"/><macrocell id="FB3_MC2" pin="FB3_MC2_PIN28"/><macrocell id="FB3_MC3" pin="FB3_MC3_PIN27"/><macrocell id="FB3_MC4"/><macrocell id="FB3_MC5"/><macrocell id="FB3_MC6" pin="FB3_MC6_PIN23"/><macrocell id="FB3_MC7"/><macrocell id="FB3_MC8"/><macrocell id="FB3_MC9"/><macrocell id="FB3_MC10" pin="FB3_MC10_PIN22"/><macrocell id="FB3_MC11" pin="FB3_MC11_PIN21"/><macrocell id="FB3_MC12" pin="FB3_MC12_PIN20"/><macrocell id="FB3_MC13"/><macrocell id="FB3_MC14" pin="FB3_MC14_PIN19"/><macrocell id="FB3_MC15" pin="FB3_MC15_PIN18"/><macrocell id="FB3_MC16"/><PAL/></fblock><fblock id="FB4" pinUse="0"><macrocell id="FB4_MC1" pin="FB4_MC1_PIN5"/><macrocell id="FB4_MC2" pin="FB4_MC2_PIN6"/><macrocell id="FB4_MC3"/><macrocell id="FB4_MC4"/><macrocell id="FB4_MC5"/><macrocell id="FB4_MC6"/><macrocell id="FB4_MC7" pin="FB4_MC7_PIN8"/><macrocell id="FB4_MC8"/><macrocell id="FB4_MC9"/><macrocell id="FB4_MC10"/><macrocell id="FB4_MC11" pin="FB4_MC11_PIN12"/><macrocell id="FB4_MC12"/><macrocell id="FB4_MC13" pin="FB4_MC13_PIN13"/><macrocell id="FB4_MC14" pin="FB4_MC14_PIN14"/><macrocell id="FB4_MC15" pin="FB4_MC15_PIN16"/><macrocell id="FB4_MC16"/><PAL/></fblock><unmapped_logic><pterm id="INPUTPINS_1_1"><signal id="received1_SPECSIG"/><signal id="received3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="received3_SPECSIG"/><signal id="received2_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="3"><equation id="Display0_SPECSIG" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="UARTRecvXLXN_171_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="UARTRecvXLXN_41_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="read_Enable"/></pterm><unmapped_eqn sigUse="3"><equation id="received1_SPECSIG" regUse="DDEFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_1_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="UARTRecvXLXN_170_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="read_Enable"/><signal id="Controllercounter0_SPECSIG" negated="ON"/><signal id="Controllercounter1_SPECSIG"/><signal id="Controllercounter2_SPECSIG" negated="ON"/><signal id="Controllercounter3_SPECSIG"/><signal id="Controllersample_cmp_gt0000_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="read_Enable"/></pterm><unmapped_eqn sigUse="7"><equation id="UARTRecvXLXN_171_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_1_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="Data"/></pterm><pterm id="INPUTPINS_1_2"><signal id="read_Enable"/><signal id="Controllercounter0_SPECSIG" negated="ON"/><signal id="Controllercounter1_SPECSIG"/><signal id="Controllercounter2_SPECSIG" negated="ON"/><signal id="Controllercounter3_SPECSIG"/><signal id="Controllersample_cmp_gt0000_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="read_Enable"/></pterm><unmapped_eqn sigUse="7"><equation id="UARTRecvXLXN_170_SPECSIG" regUse="DEFF"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_1_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ControllersampleCount0_SPECSIG" negated="ON"/><signal id="ControllersampleCount1_SPECSIG" negated="ON"/><signal id="ControllersampleCount2_SPECSIG" negated="ON"/><signal id="ControllersampleCount3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="Data"/></pterm><unmapped_eqn sigUse="5"><equation id="read_Enable" negated="ON" regUse="DFF"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="read_Enable"/><signal id="ControllersampleCount0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="read_Enable"/><signal id="ControllersampleCount0_SPECSIG"/><signal id="Controllercounter0_SPECSIG" negated="ON"/><signal id="Controllercounter1_SPECSIG"/><signal id="Controllercounter2_SPECSIG" negated="ON"/><signal id="Controllercounter3_SPECSIG"/><signal id="Controllersample_cmp_gt0000_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="read_Enable"/><signal id="ControllersampleCount0_SPECSIG" negated="ON"/><signal id="Controllercounter0_SPECSIG" negated="ON"/><signal id="Controllercounter1_SPECSIG"/><signal id="Controllercounter2_SPECSIG" negated="ON"/><signal id="Controllercounter3_SPECSIG"/><signal id="Controllersample_cmp_gt0000_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_4"><signal id="Data"/></pterm><unmapped_eqn sigUse="8"><equation id="ControllersampleCount0_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><set><eq_pterm ptindx="INPUTPINS_1_3"/></set><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="read_Enable"/><signal id="Controllercounter0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="read_Enable"/><signal id="Controllercounter0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="Data"/></pterm><unmapped_eqn sigUse="3"><equation id="Controllercounter0_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="read_Enable"/><signal id="Controller_add00011_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="read_Enable"/><signal id="Controller_add00011_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="Data"/></pterm><unmapped_eqn sigUse="3"><equation id="Controllercounter1_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="Controllercounter0_SPECSIG"/><signal id="Controllercounter1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="Controllercounter0_SPECSIG" negated="ON"/><signal id="Controllercounter1_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="Controller_add00011_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="read_Enable"/><signal id="Controller_add00012_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="read_Enable"/><signal id="Controller_add00012_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="Data"/></pterm><unmapped_eqn sigUse="3"><equation id="Controllercounter2_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="Controllercounter2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="Controllercounter0_SPECSIG"/><signal id="Controllercounter1_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="Controller_add00012_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="read_Enable"/><signal id="Controller_add00013_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="read_Enable"/><signal id="Controller_add00013_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="Data"/></pterm><unmapped_eqn sigUse="3"><equation id="Controllercounter3_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="Controllercounter3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="Controllercounter2_SPECSIG"/><signal id="Controller_add00012_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="Controller_add00013_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="Controllercounter3_SPECSIG" negated="ON"/><signal id="Controllercounter4_SPECSIG" negated="ON"/><signal id="Controllercounter5_SPECSIG" negated="ON"/><signal id="Controllercounter6_SPECSIG" negated="ON"/><signal id="Controllercounter7_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="Controllercounter2_SPECSIG" negated="ON"/><signal id="Controller_add00012_SPECSIG" negated="ON"/><signal id="Controllercounter4_SPECSIG" negated="ON"/><signal id="Controllercounter5_SPECSIG" negated="ON"/><signal id="Controllercounter6_SPECSIG" negated="ON"/><signal id="Controllercounter7_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="7"><equation id="Controllersample_cmp_gt0000_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="read_Enable"/><signal id="Controller_add00014_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="read_Enable"/><signal id="Controller_add00014_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="Data"/></pterm><unmapped_eqn sigUse="3"><equation id="Controllercounter4_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="Controllercounter4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="Controllercounter3_SPECSIG"/><signal id="Controller_add00013_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="Controller_add00014_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="read_Enable"/><signal id="Controller_add00015_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="read_Enable"/><signal id="Controller_add00015_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="Data"/></pterm><unmapped_eqn sigUse="3"><equation id="Controllercounter5_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="Controllercounter5_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="Controllercounter4_SPECSIG"/><signal id="Controller_add00014_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="Controller_add00015_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="read_Enable"/><signal id="Controller_add00016_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="read_Enable"/><signal id="Controller_add00016_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="Data"/></pterm><unmapped_eqn sigUse="3"><equation id="Controllercounter6_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="Controllercounter6_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="Controllercounter5_SPECSIG"/><signal id="Controller_add00015_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="Controller_add00016_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="read_Enable"/><signal id="Controller_add00017_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="read_Enable"/><signal id="Controller_add00017_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="Data"/></pterm><unmapped_eqn sigUse="3"><equation id="Controllercounter7_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_3"/></clk><set><eq_pterm ptindx="INPUTPINS_1_2"/></set><reset><eq_pterm ptindx="INPUTPINS_1_1"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="Controllercounter7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="Controllercounter6_SPECSIG"/><signal id="Controller_add00016_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="Controller_add00017_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="read_Enable"/><signal id="ControllersampleCount1_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="read_Enable"/><signal id="Controllercounter0_SPECSIG" negated="ON"/><signal id="Controllercounter1_SPECSIG"/><signal id="Controllercounter2_SPECSIG" negated="ON"/><signal id="Controllercounter3_SPECSIG"/><signal id="Controllersample_cmp_gt0000_SPECSIG" negated="ON"/><signal id="Controller_add00001_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="read_Enable"/><signal id="Controllercounter0_SPECSIG" negated="ON"/><signal id="Controllercounter1_SPECSIG"/><signal id="Controllercounter2_SPECSIG" negated="ON"/><signal id="Controllercounter3_SPECSIG"/><signal id="Controllersample_cmp_gt0000_SPECSIG" negated="ON"/><signal id="Controller_add00001_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="Data"/></pterm><unmapped_eqn sigUse="9"><equation id="ControllersampleCount1_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><set><eq_pterm ptindx="INPUTPINS_1_3"/></set><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ControllersampleCount0_SPECSIG"/><signal id="ControllersampleCount1_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="ControllersampleCount0_SPECSIG" negated="ON"/><signal id="ControllersampleCount1_SPECSIG"/></pterm><unmapped_eqn sigUse="2"><equation id="Controller_add00001_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="read_Enable"/><signal id="ControllersampleCount2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="read_Enable"/><signal id="Controllercounter0_SPECSIG" negated="ON"/><signal id="Controllercounter1_SPECSIG"/><signal id="Controllercounter2_SPECSIG" negated="ON"/><signal id="Controllercounter3_SPECSIG"/><signal id="Controllersample_cmp_gt0000_SPECSIG" negated="ON"/><signal id="Controller_add00002_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="read_Enable"/><signal id="Controllercounter0_SPECSIG" negated="ON"/><signal id="Controllercounter1_SPECSIG"/><signal id="Controllercounter2_SPECSIG" negated="ON"/><signal id="Controllercounter3_SPECSIG"/><signal id="Controllersample_cmp_gt0000_SPECSIG" negated="ON"/><signal id="Controller_add00002_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="Data"/></pterm><unmapped_eqn sigUse="9"><equation id="ControllersampleCount2_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><set><eq_pterm ptindx="INPUTPINS_1_3"/></set><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ControllersampleCount2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="ControllersampleCount0_SPECSIG"/><signal id="ControllersampleCount1_SPECSIG"/></pterm><unmapped_eqn sigUse="3"><equation id="Controller_add00002_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="read_Enable"/><signal id="ControllersampleCount3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="read_Enable"/><signal id="Controllercounter0_SPECSIG" negated="ON"/><signal id="Controllercounter1_SPECSIG"/><signal id="Controllercounter2_SPECSIG" negated="ON"/><signal id="Controllercounter3_SPECSIG"/><signal id="Controllersample_cmp_gt0000_SPECSIG" negated="ON"/><signal id="Controller_add00003_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="read_Enable"/><signal id="Controllercounter0_SPECSIG" negated="ON"/><signal id="Controllercounter1_SPECSIG"/><signal id="Controllercounter2_SPECSIG" negated="ON"/><signal id="Controllercounter3_SPECSIG"/><signal id="Controllersample_cmp_gt0000_SPECSIG" negated="ON"/><signal id="Controller_add00003_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="Data"/></pterm><unmapped_eqn sigUse="9"><equation id="ControllersampleCount3_SPECSIG" regUse="DFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_4"/></clk><set><eq_pterm ptindx="INPUTPINS_1_3"/></set><reset><eq_pterm ptindx="INPUTPINS_1_2"/></reset></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="ControllersampleCount3_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="ControllersampleCount2_SPECSIG"/><signal id="Controller_add00002_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="3"><equation id="Controller_add00003_SPECSIG"><d1><eq_pterm ptindx="INPUTPINS_1_1"/></d1><d2><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="UARTRecvXLXN_43_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="UARTRecvXLXN_41_SPECSIG" negated="ON" regUse="TFF"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_1"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="UARTRecvXLXN_42_SPECSIG"/></pterm><unmapped_eqn sigUse="1"><equation id="UARTRecvXLXN_43_SPECSIG" negated="ON" regUse="TFF"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_1"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="read_Enable"/><signal id="Controllercounter0_SPECSIG" negated="ON"/><signal id="Controllercounter1_SPECSIG"/><signal id="Controllercounter2_SPECSIG" negated="ON"/><signal id="Controllercounter3_SPECSIG"/><signal id="Controllersample_cmp_gt0000_SPECSIG" negated="ON"/></pterm><unmapped_eqn sigUse="6"><equation id="UARTRecvXLXN_42_SPECSIG" negated="ON" regUse="TFF"><d2><eq_pterm ptindx="GND"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_1"/></clk></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="UARTRecvXLXN_173_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="UARTRecvXLXN_41_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="read_Enable"/></pterm><unmapped_eqn sigUse="3"><equation id="received3_SPECSIG" regUse="DDEFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_1_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="UARTRecvXLXN_172_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="read_Enable"/><signal id="Controllercounter0_SPECSIG" negated="ON"/><signal id="Controllercounter1_SPECSIG"/><signal id="Controllercounter2_SPECSIG" negated="ON"/><signal id="Controllercounter3_SPECSIG"/><signal id="Controllersample_cmp_gt0000_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="read_Enable"/></pterm><unmapped_eqn sigUse="7"><equation id="UARTRecvXLXN_173_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_1_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="UARTRecvXLXN_171_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="read_Enable"/><signal id="Controllercounter0_SPECSIG" negated="ON"/><signal id="Controllercounter1_SPECSIG"/><signal id="Controllercounter2_SPECSIG" negated="ON"/><signal id="Controllercounter3_SPECSIG"/><signal id="Controllersample_cmp_gt0000_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="read_Enable"/></pterm><unmapped_eqn sigUse="7"><equation id="UARTRecvXLXN_172_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_1_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="UARTRecvXLXN_172_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="UARTRecvXLXN_41_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="read_Enable"/></pterm><unmapped_eqn sigUse="3"><equation id="received2_SPECSIG" regUse="DDEFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_1_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="received5_SPECSIG"/><signal id="received6_SPECSIG"/><signal id="received7_SPECSIG" negated="ON"/><signal id="received4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="received5_SPECSIG" negated="ON"/><signal id="received6_SPECSIG"/><signal id="received7_SPECSIG" negated="ON"/><signal id="received4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="received5_SPECSIG" negated="ON"/><signal id="received6_SPECSIG" negated="ON"/><signal id="received7_SPECSIG" negated="ON"/><signal id="received4_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="4"><equation id="Display10_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="UARTRecvXLXN_175_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="UARTRecvXLXN_41_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="read_Enable"/></pterm><unmapped_eqn sigUse="3"><equation id="received5_SPECSIG" regUse="DDEFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_1_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="UARTRecvXLXN_174_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="read_Enable"/><signal id="Controllercounter0_SPECSIG" negated="ON"/><signal id="Controllercounter1_SPECSIG"/><signal id="Controllercounter2_SPECSIG" negated="ON"/><signal id="Controllercounter3_SPECSIG"/><signal id="Controllersample_cmp_gt0000_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="read_Enable"/></pterm><unmapped_eqn sigUse="7"><equation id="UARTRecvXLXN_175_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_1_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="UARTRecvXLXN_173_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="read_Enable"/><signal id="Controllercounter0_SPECSIG" negated="ON"/><signal id="Controllercounter1_SPECSIG"/><signal id="Controllercounter2_SPECSIG" negated="ON"/><signal id="Controllercounter3_SPECSIG"/><signal id="Controllersample_cmp_gt0000_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="read_Enable"/></pterm><unmapped_eqn sigUse="7"><equation id="UARTRecvXLXN_174_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_1_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="UARTRecvXLXN_176_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="UARTRecvXLXN_41_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="read_Enable"/></pterm><unmapped_eqn sigUse="3"><equation id="received6_SPECSIG" regUse="DDEFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_1_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="UARTRecvXLXN_175_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="read_Enable"/><signal id="Controllercounter0_SPECSIG" negated="ON"/><signal id="Controllercounter1_SPECSIG"/><signal id="Controllercounter2_SPECSIG" negated="ON"/><signal id="Controllercounter3_SPECSIG"/><signal id="Controllersample_cmp_gt0000_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="read_Enable"/></pterm><unmapped_eqn sigUse="7"><equation id="UARTRecvXLXN_176_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_1_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="UARTRecvXLXN_177_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="UARTRecvXLXN_41_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="read_Enable"/></pterm><unmapped_eqn sigUse="3"><equation id="received7_SPECSIG" regUse="DDEFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_1_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="UARTRecvXLXN_176_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="read_Enable"/><signal id="Controllercounter0_SPECSIG" negated="ON"/><signal id="Controllercounter1_SPECSIG"/><signal id="Controllercounter2_SPECSIG" negated="ON"/><signal id="Controllercounter3_SPECSIG"/><signal id="Controllersample_cmp_gt0000_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="read_Enable"/></pterm><unmapped_eqn sigUse="7"><equation id="UARTRecvXLXN_177_SPECSIG" regUse="DEFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_1_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="UARTRecvXLXN_174_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="UARTRecvXLXN_41_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="read_Enable"/></pterm><unmapped_eqn sigUse="3"><equation id="received4_SPECSIG" regUse="DDEFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_1_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="received7_SPECSIG" negated="ON"/><signal id="received4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="received5_SPECSIG" negated="ON"/><signal id="received6_SPECSIG"/><signal id="received7_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="received5_SPECSIG" negated="ON"/><signal id="received6_SPECSIG" negated="ON"/><signal id="received4_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="4"><equation id="Display11_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="received5_SPECSIG" negated="ON"/><signal id="received6_SPECSIG" negated="ON"/><signal id="received7_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="received5_SPECSIG"/><signal id="received6_SPECSIG"/><signal id="received7_SPECSIG" negated="ON"/><signal id="received4_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="4"><equation id="Display12_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="received5_SPECSIG" negated="ON"/><signal id="received6_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="received6_SPECSIG" negated="ON"/><signal id="received7_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="received5_SPECSIG"/><signal id="received7_SPECSIG" negated="ON"/><signal id="received4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="received5_SPECSIG" negated="ON"/><signal id="received7_SPECSIG" negated="ON"/><signal id="received4_SPECSIG" negated="ON"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="4"><equation id="Display13_SPECSIG" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="received5_SPECSIG" negated="ON"/><signal id="received6_SPECSIG"/><signal id="received7_SPECSIG" negated="ON"/><signal id="received4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="received5_SPECSIG" negated="ON"/><signal id="received6_SPECSIG" negated="ON"/><signal id="received7_SPECSIG" negated="ON"/><signal id="received4_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="4"><equation id="Display14_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="received5_SPECSIG"/><signal id="received7_SPECSIG" negated="ON"/><signal id="received4_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="received5_SPECSIG"/><signal id="received6_SPECSIG" negated="ON"/><signal id="received7_SPECSIG" negated="ON"/><signal id="received4_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="received5_SPECSIG" negated="ON"/><signal id="received6_SPECSIG" negated="ON"/><signal id="received7_SPECSIG" negated="ON"/><signal id="received4_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="4"><equation id="Display15_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="received1_SPECSIG" negated="ON"/><signal id="received2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="received3_SPECSIG" negated="ON"/><signal id="received2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="received3_SPECSIG" negated="ON"/><signal id="received0_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="4"><equation id="Display1_SPECSIG" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="UARTRecvXLXN_170_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="UARTRecvXLXN_41_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="read_Enable"/></pterm><unmapped_eqn sigUse="3"><equation id="received0_SPECSIG" regUse="DDEFF"><d2><eq_pterm ptindx="INPUTPINS_1_1"/></d2><clk><eq_pterm ptindx="INPUTPINS_1_2"/></clk><ce><eq_pterm ptindx="INPUTPINS_1_3"/></ce></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="received1_SPECSIG"/><signal id="received3_SPECSIG" negated="ON"/><signal id="received2_SPECSIG"/><signal id="received0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="received1_SPECSIG" negated="ON"/><signal id="received3_SPECSIG" negated="ON"/><signal id="received2_SPECSIG"/><signal id="received0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="received1_SPECSIG" negated="ON"/><signal id="received3_SPECSIG" negated="ON"/><signal id="received2_SPECSIG" negated="ON"/><signal id="received0_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="4"><equation id="Display2_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="received3_SPECSIG" negated="ON"/><signal id="received0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="received1_SPECSIG" negated="ON"/><signal id="received3_SPECSIG" negated="ON"/><signal id="received2_SPECSIG"/></pterm><pterm id="INPUTPINS_1_3"><signal id="received1_SPECSIG" negated="ON"/><signal id="received2_SPECSIG" negated="ON"/><signal id="received0_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="4"><equation id="Display3_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="received1_SPECSIG" negated="ON"/><signal id="received3_SPECSIG" negated="ON"/><signal id="received2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="received1_SPECSIG"/><signal id="received3_SPECSIG" negated="ON"/><signal id="received2_SPECSIG"/><signal id="received0_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="4"><equation id="Display4_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="received1_SPECSIG" negated="ON"/><signal id="received2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="received3_SPECSIG" negated="ON"/><signal id="received2_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="received1_SPECSIG"/><signal id="received3_SPECSIG" negated="ON"/><signal id="received0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_4"><signal id="received1_SPECSIG" negated="ON"/><signal id="received3_SPECSIG" negated="ON"/><signal id="received0_SPECSIG" negated="ON"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="4"><equation id="Display5_SPECSIG" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/><eq_pterm ptindx="INPUTPINS_1_4"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="received1_SPECSIG" negated="ON"/><signal id="received3_SPECSIG" negated="ON"/><signal id="received2_SPECSIG"/><signal id="received0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="received1_SPECSIG" negated="ON"/><signal id="received3_SPECSIG" negated="ON"/><signal id="received2_SPECSIG" negated="ON"/><signal id="received0_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="4"><equation id="Display6_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="received1_SPECSIG"/><signal id="received3_SPECSIG" negated="ON"/><signal id="received0_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="received1_SPECSIG"/><signal id="received3_SPECSIG" negated="ON"/><signal id="received2_SPECSIG" negated="ON"/><signal id="received0_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="received1_SPECSIG" negated="ON"/><signal id="received3_SPECSIG" negated="ON"/><signal id="received2_SPECSIG" negated="ON"/><signal id="received0_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="4"><equation id="Display7_SPECSIG"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="received5_SPECSIG"/><signal id="received7_SPECSIG"/></pterm><pterm id="INPUTPINS_1_2"><signal id="received6_SPECSIG"/><signal id="received7_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="3"><equation id="Display8_SPECSIG" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/></d2></equation></unmapped_eqn><pterm id="INPUTPINS_1_1"><signal id="received5_SPECSIG" negated="ON"/><signal id="received6_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_2"><signal id="received6_SPECSIG"/><signal id="received7_SPECSIG" negated="ON"/></pterm><pterm id="INPUTPINS_1_3"><signal id="received7_SPECSIG" negated="ON"/><signal id="received4_SPECSIG"/></pterm><unmapped_eqn iostd="LVCMOS18" output="ON" sigUse="4"><equation id="Display9_SPECSIG" negated="ON"><d2><eq_pterm ptindx="INPUTPINS_1_1"/><eq_pterm ptindx="INPUTPINS_1_2"/><eq_pterm ptindx="INPUTPINS_1_3"/></d2></equation></unmapped_eqn><unmapped_input id="Data" pinnum="P16"/></unmapped_logic><vcc/><gnd/><messages><warning>Cpld - Unable to retrieve the path to the iSE Project Repository. Will   use the default filename of 'TopLevel.ise'.INFO:Cpld - Inferring BUFG constraint for signal 'Clock' based upon the LOC   constraint 'P44'. It is recommended that you declare this BUFG explicitedly   in your design. Note that for certain device families the output of a BUFG   constraint can not drive a gated clock, and the BUFG constraint will be   ignored.</warning><error>Cpld:1007 - Removing unused input(s) 'Clock'.  The input(s) are unused   after optimization. Please verify functionality via simulation.</error><error>Cpld:1248 - DRC error: too many Asynchronous Set/Resets (AP/AR) in design.   At least 6 function blocks are required to implement them, only 4 are   available in this device.</error><error>Cpld:1064 - Design rules checking error. Fitting process stopped.</error><warning>Cpld:868 - Cannot fit the design into any of the specified devices with   the selected implementation options.</warning></messages><compOpts blkfanin="38" datagate="ON" exhaust="OFF" gclkopt="ON" gsropt="ON" gtsopt="ON" ignoredg="OFF" ignorets="OFF" inputs="32" inreg="ON" iostd="LVCMOS18" keepio="OFF" loc="ON" mlopt="ON" optimize="DENSITY" part="xc2c64a-5-VQ44" prld="LOW" pterms="28" slew="FAST" terminate="KEEPER" unused="KEEPER" wysiwyg="OFF"/><specSig signal="Controller_add00001_SPECSIG" value="Controller/_add0000&lt;1&gt;"/><specSig signal="Controller_add00002_SPECSIG" value="Controller/_add0000&lt;2&gt;"/><specSig signal="Controller_add00003_SPECSIG" value="Controller/_add0000&lt;3&gt;"/><specSig signal="Controller_add00011_SPECSIG" value="Controller/_add0001&lt;1&gt;"/><specSig signal="Controller_add00012_SPECSIG" value="Controller/_add0001&lt;2&gt;"/><specSig signal="Controller_add00013_SPECSIG" value="Controller/_add0001&lt;3&gt;"/><specSig signal="Controller_add00014_SPECSIG" value="Controller/_add0001&lt;4&gt;"/><specSig signal="Controller_add00015_SPECSIG" value="Controller/_add0001&lt;5&gt;"/><specSig signal="Controller_add00016_SPECSIG" value="Controller/_add0001&lt;6&gt;"/><specSig signal="Controller_add00017_SPECSIG" value="Controller/_add0001&lt;7&gt;"/><specSig signal="Controllercounter0_SPECSIG" value="Controller/counter&lt;0&gt;"/><specSig signal="Controllercounter1_SPECSIG" value="Controller/counter&lt;1&gt;"/><specSig signal="Controllercounter2_SPECSIG" value="Controller/counter&lt;2&gt;"/><specSig signal="Controllercounter3_SPECSIG" value="Controller/counter&lt;3&gt;"/><specSig signal="Controllercounter4_SPECSIG" value="Controller/counter&lt;4&gt;"/><specSig signal="Controllercounter5_SPECSIG" value="Controller/counter&lt;5&gt;"/><specSig signal="Controllercounter6_SPECSIG" value="Controller/counter&lt;6&gt;"/><specSig signal="Controllercounter7_SPECSIG" value="Controller/counter&lt;7&gt;"/><specSig signal="ControllersampleCount0_SPECSIG" value="Controller/sampleCount&lt;0&gt;"/><specSig signal="ControllersampleCount1_SPECSIG" value="Controller/sampleCount&lt;1&gt;"/><specSig signal="ControllersampleCount2_SPECSIG" value="Controller/sampleCount&lt;2&gt;"/><specSig signal="ControllersampleCount3_SPECSIG" value="Controller/sampleCount&lt;3&gt;"/><specSig signal="Controllersample_cmp_gt0000_SPECSIG" value="Controller/sample_cmp_gt0000"/><specSig signal="Display0_SPECSIG" value="Display&lt;0&gt;"/><specSig signal="Display1_SPECSIG" value="Display&lt;1&gt;"/><specSig signal="Display2_SPECSIG" value="Display&lt;2&gt;"/><specSig signal="Display3_SPECSIG" value="Display&lt;3&gt;"/><specSig signal="Display4_SPECSIG" value="Display&lt;4&gt;"/><specSig signal="Display5_SPECSIG" value="Display&lt;5&gt;"/><specSig signal="Display6_SPECSIG" value="Display&lt;6&gt;"/><specSig signal="Display7_SPECSIG" value="Display&lt;7&gt;"/><specSig signal="Display8_SPECSIG" value="Display&lt;8&gt;"/><specSig signal="Display9_SPECSIG" value="Display&lt;9&gt;"/><specSig signal="Display10_SPECSIG" value="Display&lt;10&gt;"/><specSig signal="Display11_SPECSIG" value="Display&lt;11&gt;"/><specSig signal="Display12_SPECSIG" value="Display&lt;12&gt;"/><specSig signal="Display13_SPECSIG" value="Display&lt;13&gt;"/><specSig signal="Display14_SPECSIG" value="Display&lt;14&gt;"/><specSig signal="Display15_SPECSIG" value="Display&lt;15&gt;"/><specSig signal="UARTRecvXLXN_170_SPECSIG" value="UARTRecv/XLXN_17&lt;0&gt;"/><specSig signal="UARTRecvXLXN_171_SPECSIG" value="UARTRecv/XLXN_17&lt;1&gt;"/><specSig signal="UARTRecvXLXN_172_SPECSIG" value="UARTRecv/XLXN_17&lt;2&gt;"/><specSig signal="UARTRecvXLXN_173_SPECSIG" value="UARTRecv/XLXN_17&lt;3&gt;"/><specSig signal="UARTRecvXLXN_174_SPECSIG" value="UARTRecv/XLXN_17&lt;4&gt;"/><specSig signal="UARTRecvXLXN_175_SPECSIG" value="UARTRecv/XLXN_17&lt;5&gt;"/><specSig signal="UARTRecvXLXN_176_SPECSIG" value="UARTRecv/XLXN_17&lt;6&gt;"/><specSig signal="UARTRecvXLXN_177_SPECSIG" value="UARTRecv/XLXN_17&lt;7&gt;"/><specSig signal="UARTRecvXLXN_41_SPECSIG" value="UARTRecv/XLXN_41"/><specSig signal="UARTRecvXLXN_42_SPECSIG" value="UARTRecv/XLXN_42"/><specSig signal="UARTRecvXLXN_43_SPECSIG" value="UARTRecv/XLXN_43"/><specSig signal="received0_SPECSIG" value="received&lt;0&gt;"/><specSig signal="received1_SPECSIG" value="received&lt;1&gt;"/><specSig signal="received2_SPECSIG" value="received&lt;2&gt;"/><specSig signal="received3_SPECSIG" value="received&lt;3&gt;"/><specSig signal="received4_SPECSIG" value="received&lt;4&gt;"/><specSig signal="received5_SPECSIG" value="received&lt;5&gt;"/><specSig signal="received6_SPECSIG" value="received&lt;6&gt;"/><specSig signal="received7_SPECSIG" value="received&lt;7&gt;"/></document>
