["sbt.Task[scala.collection.Seq[java.nio.file.Path]]",["/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheAccessCmd$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$REGFILE_WRITE_VALID$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Pipeline.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_MEM_RMASK$$anonfun$$lessinit$greater$29.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$PC_EXE$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest$RESULT_AND$$anonfun$$lessinit$greater$2.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/sim/SimICache.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/IntAluPlugin.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvRegressionArg.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$IS_RVC$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Riscv$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_HALT$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/InstructionFetchPlugin$$anon$2.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_MEM_ADDR$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$BYPASSABLE_MEMORY_STAGE$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$MPP$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$Src1CtrlEnum$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSimple$delayedInit$body.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICache$LineMeta.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC1$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheNextLevelCmd.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$RS1$$anonfun$$lessinit$greater$4.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/SramBanks$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_MEM_WMASK$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$PC_CALC_WITHOUT_JUMP$$anonfun$$lessinit$greater$10.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSimple.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin/Plugin.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC2$$anonfun$$lessinit$greater$17.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/IntAluPlugin$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/SramRsp.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$RESULT$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_MEM_WDATA$$anonfun$$lessinit$greater$32.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Stage$$anon$1.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICachePlugin$$anon$2.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_SUB$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_MEM_ADDR$$anonfun$$lessinit$greater$28.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_LESS_UNSIGNED$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest$RESULT_SUB$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_ADD_SUB$$anonfun$$lessinit$greater$18.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheNextLevelRsp$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_MEM_RDATA$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Riscv.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC1$$anonfun$$lessinit$greater$16.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheAccessService.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$BYPASSABLE_EXECUTE_STAGE$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_ADD_ZERO$$anonfun$$lessinit$greater$24.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/IntAluPlugin$RESULT_XOR$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_ADD_ZERO$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICachePlugin$$anon$1.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/InstructionFetchPlugin$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$DEBUG_BYPASS_CACHE$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheAccessRsp.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICache.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$PC$$anonfun$$lessinit$greater$9.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$PC$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/dBusClass.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$RS1_USE$$anonfun$$lessinit$greater$6.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSmallest$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_LESS$$anonfun$$lessinit$greater$21.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC2_CTRL$$anonfun$$lessinit$greater$36.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$RS2$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$PC_EXE$$anonfun$$lessinit$greater$3.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/sim/Config$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/SramRsp$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/InstructionFetchPlugin$$anon$1.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Riscv$IMM.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSmallest$delayedInit$body.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_HALT$$anonfun$$lessinit$greater$26.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$INSTRUCTION$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/SramBanks$$anon$1.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$IS_RVC$$anonfun$$lessinit$greater$1.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheNextLevelPorts.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_PC_NEXT$$anonfun$$lessinit$greater$27.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin/InstructionFetchPlugin.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_INSTRUCTION$$anonfun$$lessinit$greater$33.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/sim/Config.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC1_CTRL$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest$RESULT_XOR$$anonfun$$lessinit$greater$1.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_LESS_UNSIGNED$$anonfun$$lessinit$greater$23.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICache$$anon$1.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest$RESULT_OUT$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin/Plugin$implicitsPipeline.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/dBusClass$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheAccessCmd.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_SUB$$anonfun$$lessinit$greater$20.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Stageable.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_ADD_SUB$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$HAS_SIDE_EFFECT$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheConfig.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/sim/SimICache$delayedInit$body.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/NextLevelAccess.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC2_CTRL$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$INSTRUCTION_ANTICIPATED$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Riscv$IMM$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC1_CTRL$$anonfun$$lessinit$greater$35.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/SramCmd.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$PC_CALC_WITHOUT_JUMP$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$INSTRUCTION$$anonfun$$lessinit$greater$11.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/SramPorts$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_USE_SUB_LESS$$anonfun$$lessinit$greater$22.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$REGFILE_WRITE_DATA$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_INSTRUCTION$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$RS2$$anonfun$$lessinit$greater$5.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheNextLevelPorts$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_ADD$$anonfun$$lessinit$greater$19.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$RS1$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/sim/SimICache$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_MODE$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest$RESULT_AND$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$REGFILE_WRITE_VALID$$anonfun$$lessinit$greater$14.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$PC$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_PC_NEXT$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/InstructionFetchPlugin$$anon$3.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_USE_SUB_LESS$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$BYPASSABLE_EXECUTE_STAGE$$anonfun$$lessinit$greater$2.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$INSTRUCTION$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_MEM_WDATA$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin/Plugin$implicitsStage.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheAccess$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Stage.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest$$anon$1.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleRegressionArg.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC2$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/NextLevelAccess$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/SramPorts.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest$RESULT_SUB$$anonfun$$lessinit$greater$3.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/InstructionFetchPlugin.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$RESULT$$anonfun$$lessinit$greater$8.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_MEM_RDATA$$anonfun$$lessinit$greater$31.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$RS2_USE$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$RS2_USE$$anonfun$$lessinit$greater$7.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSimple$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$PC$$anonfun$$lessinit$greater$1.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/NextLevelAccessService.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Riscv$CSR$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICachePlugin.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest$RESULT_XOR$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICache$$anon$2.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$LEGAL_INSTRUCTION$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/SramCmd$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$INSTRUCTION_ANTICIPATED$$anonfun$$lessinit$greater$12.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$HAS_SIDE_EFFECT$$anonfun$$lessinit$greater$25.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ControlIF$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheNextLevelRsp.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$BYPASSABLE_MEMORY_STAGE$$anonfun$$lessinit$greater$3.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest$$anon$3.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/Pipeline$KeyInfo$1.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICache$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ControlService.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICache$LineMeta$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimpleConfig$INSTRUCTION$$anonfun$$lessinit$greater$2.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$Src2CtrlEnum$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest$RESULT_OUT$$anonfun$$lessinit$greater$4.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$LEGAL_INSTRUCTION$$anonfun$$lessinit$greater$13.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$REGFILE_WRITE_DATA$$anonfun$$lessinit$greater$15.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_MEM_WMASK$$anonfun$$lessinit$greater$30.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheNextLevelCmd$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/SramBanks.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ControlIF.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/IntAluPlugin$RESULT_XOR$$anonfun$$lessinit$greater$1.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/gencpu/GenSmallest.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheAccessRsp$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/ip/ICacheConfig$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/PipelineThing.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/ICacheAccess.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_ADD$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/plugin_simple/PluginTest$$anon$2.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_MODE$$anonfun$$lessinit$greater$34.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvSimple.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$RS1_USE$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$SRC_LESS$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscvConfig$FORMAL_MEM_RMASK$.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/classes/dandriscv/DandRiscv.class","/home/lin/SpinalProjects/DandRiscvSoC/target/scala-2.13/zinc/inc_compile_2.13.zip"]]