// Seed: 3071153472
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  module_3 modCall_1 ();
  wire id_3;
  ;
endmodule
module module_1 ();
  wand id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire  id_5;
  logic id_6;
  ;
  wire id_7;
  module_0 modCall_1 (
      id_4,
      id_6
  );
endmodule
module module_3;
  wire  id_1;
  logic id_2;
endmodule
module module_4 #(
    parameter id_0 = 32'd39,
    parameter id_1 = 32'd70
) (
    input supply0 _id_0,
    input wor _id_1,
    input wor id_2,
    input tri0 id_3,
    input uwire id_4
);
  logic [1 : id_1  -  id_0] id_6;
  ;
  module_3 modCall_1 ();
endmodule
