module my_module (
    input clk, reset,
    input [3:0] data_in,
    output valid,
    output [7:0] data_out

);
endmodule 
