Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Aug 31 16:29:53 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_control_sets -verbose -file operator_int_div6_control_sets_placed.rpt
| Design       : operator_int_div6
| Device       : xc7k160t
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    11 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      8 |            6 |
|     10 |            1 |
|     12 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              38 |           10 |
| Yes          | No                    | No                     |             122 |           17 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+------------------------------------------------------------+------------------+------------------+----------------+
| Clock Signal |                        Enable Signal                       | Set/Reset Signal | Slice Load Count | Bel Load Count |
+--------------+------------------------------------------------------------+------------------+------------------+----------------+
|  ap_clk      | grp_lut_div3_chunk_fu_72/q_chunk_V_2_reg_265_reg[0][0]     |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_72/q_chunk_V_4_reg_275_reg[0][0]     |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_72/q_chunk_V_5_reg_280_reg[0][0]     |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_72/E[0]                              |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_72/q_chunk_V_3_reg_270_reg[0][0]     |                  |                1 |              8 |
|  ap_clk      | grp_lut_div3_chunk_fu_72/q_chunk_V_reg_255_reg[0][0]       |                  |                1 |              8 |
|  ap_clk      |                                                            |                  |                3 |             10 |
|  ap_clk      | grp_lut_div3_chunk_fu_72/grp_lut_div3_chunk_fu_72_ap_ready | ap_rst           |                4 |             12 |
|  ap_clk      | grp_lut_div3_chunk_fu_72/q3_U/lut_div3_chunk_q3_rom_U/ce0  |                  |                3 |             12 |
|  ap_clk      |                                                            | ap_rst           |               10 |             38 |
|  ap_clk      | ap_NS_fsm16_out                                            |                  |                8 |             62 |
+--------------+------------------------------------------------------------+------------------+------------------+----------------+


