set ucliGUI::state
set ucliGUI::state
ucliCore::getToolPID
synopsys::env hasTB
trigger_hier_stack_context_switch 0
synUtils::setDVEInitPhase 1
synopsys::dump -type VPD -file /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch2/integracion_fisica/simulacion_logica_behavioral/SINGLE/inter.vpd -locking
synopsys::dump -autoflush on -fid VPD0
set ::dve_fid VPD0
synUtils::setDVEInitPhase 0
ucliCore::getToolPID
synUtils::sendTool -active _icl_setToolSocket /tmp/smlnpkBykET
synUtils::sendTool -active {_icl_start_rpc -version "K-2015.09-SP2-3_Full64" -sync_file /tmp/vcs_dve_rpc.jsequeira.22370}
synUtils::sendTool -active {_icl_createSharedMemory /tmp/vcs_dve_general.jsequeira.22370}
ucliGUI::getSignalValues -scope FFD_NoCE -radix {decimal binary binary hexadecimal hexadecimal } -list {W clk rst {D[15:0]} {Q[15:0]} }
ucliGUI::getSignalValues -scope FFD_NoCE -radix {binary binary hexadecimal hexadecimal decimal } -list {clk rst {D[15:0]} {Q[15:0]} W }
config endofsim noexit
config onfail enable all
config syscaddplainmembers
config syscaddsourcenames
config syscaddstructtypes
synopsys::listing -disable
ucliGUI::getSignalValues -scope testbench_CORDIC_Arch2 -radix {symbolic symbolic symbolic symbolic binary hexadecimal binary binary binary binary binary binary binary hexadecimal hexadecimal hexadecimal hexadecimal decimal decimal decimal decimal decimal decimal } -list {{contador[31:0]} {FileSaveData[31:0]} {Cont_CLK[31:0]} {Recept[31:0]} ready_cordic {data_output[31:0]} overflow_flag underflow_flag clk rst beg_fsm_cordic ack_cordic operation {r_mode[1:0]} {data_in[31:0]} {shift_region_flag[1:0]} Array_IN PERIOD W EW SW SWR EWR }
synopsys::dump -add {testbench_CORDIC_Arch2} -scope "." -depth 1 -fid VPD0
synopsys::dump -add {testbench_CORDIC_Arch2.Array_IN } -aggregates  -fid VPD0
synopsys::run
set ucliGUI::state
set ucliGUI::state
set synopsys::env(time) 2096055000
set synopsys::env(time) 4179585000
set synopsys::env(time) 6282525000
set ucliGUI::state
set ucliGUI::state
ucliGUI::getSignalValues -scope testbench_CORDIC_Arch2 -radix {symbolic symbolic symbolic symbolic binary hexadecimal binary binary binary binary binary binary binary hexadecimal hexadecimal hexadecimal hexadecimal decimal decimal decimal decimal decimal decimal } -list {{contador[31:0]} {FileSaveData[31:0]} {Cont_CLK[31:0]} {Recept[31:0]} ready_cordic {data_output[31:0]} overflow_flag underflow_flag clk rst beg_fsm_cordic ack_cordic operation {r_mode[1:0]} {data_in[31:0]} {shift_region_flag[1:0]} Array_IN PERIOD W EW SW SWR EWR }
ucliGUI::vpdAddHierarchy -scope FFD_NoCE -depth 1 -file /home/local/ESTUDIANTES/jsequeira/Documents/Dise-o-ASIC-FPGA-FPU/ASIC_FLOW/ASIC_cordic_Arch2/integracion_fisica/simulacion_logica_behavioral/SINGLE/inter.vpd; synopsys::dump -flush VPD0
if [catch {gui_sim_terminate}] {gui_sim_terminate -kill}
synopsys::finish
set ucliGUI::state
set ucliGUI::state
ucli_exit
