proc vsimulink {args} {
  lappend sllibarg -foreign \{simlinkserver \{/usr/local/MATLAB/R2020b/toolbox/edalink/extensions/modelsim/linux64/liblfmhdls_gcc450.so\}
  set socket 42878
  if {[catch {lsearch -exact $args -socket} idx]==0  && $idx >= 0} {
    set socket [lindex $args [expr {$idx + 1}]]
    set args [lreplace $args $idx [expr {$idx + 1}]]
  }
  set runmode "Batch"
  if { $runmode == "Batch" || $runmode == "Batch with Xterm"} {
    lappend sllibarg " \; -batch"
  }
  append socketarg " \; -socket " "$socket"
  lappend sllibarg $socketarg
  lappend sllibarg \}
  set args [linsert $args 0 vsim]
  lappend args [join $sllibarg]
  uplevel 1 [join $args]
}
proc vsimmatlab {args} {
  lappend mllibarg -foreign \{matlabclient \{/usr/local/MATLAB/R2020b/toolbox/edalink/extensions/modelsim/linux64/liblfmhdlc_gcc450.so\}
  lappend mllibarg \}
  lappend mlinput 
  lappend mlinput [join $args]
  lappend mlinput [join $mllibarg]
   set mlinput [linsert $mlinput 0 vsim]
  uplevel 1 [join $mlinput]
}
proc wrapverilog {args} {

  error "wrapverilog has been removed. HDL Verifier now supports Verilog models directly, without requiring a VHDL wrapper."}


proc vsimmatlabsysobj {args} {
  lappend sllibarg -foreign \{matlabsysobjserver \{/usr/local/MATLAB/R2020b/toolbox/edalink/extensions/modelsim/linux64/liblfmhdls_gcc450.so\}
  if {[catch {lsearch -exact $args -socket} idx]==0  && $idx >= 0} {
    set socket [lindex $args [expr {$idx + 1}]]
    set args [lreplace $args $idx [expr {$idx + 1}]]
    append socketarg " \; -socket " "$socket"
    lappend sllibarg $socketarg
  }
  set runmode "Batch"
  if { $runmode == "Batch" || $runmode == "Batch with Xterm"} {
    lappend sllibarg " \; -batch"
  }
  lappend sllibarg \}
  set args [linsert $args 0 vsim]
  lappend args [join $sllibarg]
  uplevel 1 [join $args]
}
do HDL_Complex_Multiplier_compile.do
# Model Technology ModelSim SE-64 vlog 2019.1 Compiler 2019.01 Jan  1 2019
# Start time: 16:37:38 on Feb 02,2021
# vlog HDL_Complex_Multiplier.v 
# -- Compiling module HDL_Complex_Multiplier
# 
# Top level modules:
# 	HDL_Complex_Multiplier
# End time: 16:37:39 on Feb 02,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsimulink -voptargs=+acc  work.HDL_Complex_Multiplier
# vsim -voptargs="+acc" work.HDL_Complex_Multiplier -foreign "simlinkserver {/usr/local/MATLAB/R2020b/toolbox/edalink/extensions/modelsim/linux64/liblfmhdls_gcc450.so}  ; -batch  ; -socket 42878 " 
# Start time: 16:37:39 on Feb 02,2021
# ** Note: (vsim-3812) Design is being optimized...
# //  ModelSim SE-64 2019.1 Jan  1 2019 Linux 3.10.0-1127.8.2.el7.x86_64
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading work.HDL_Complex_Multiplier(fast)
# Loading /usr/local/MATLAB/R2020b/toolbox/edalink/extensions/modelsim/linux64/liblfmhdls_gcc450.so
# ************************************************************************
# HDL server has been started in batch mode. The HDL simulator will be 
# blocked until Simulink starts cosimulation. If you do not want to run
# in batch mode, restart the HDL simulator in a different run mode. To 
# exit the HDL simulator without running a cosimulation session, issue 
# the breakHdlSim('42878') command in MATLAB.
# Simulation halt requested by foreign interface.
set UserTimeUnit ns
# ns
puts ""
puts "Ready for cosimulation..."

# 
# <EOF>
# End time: 16:37:46 on Feb 02,2021, Elapsed time: 0:00:07
# Errors: 0, Warnings: 0
