

================================================================
== Vitis HLS Report for 'fir_Pipeline_sample_loop'
================================================================
* Date:           Tue Feb  4 17:38:14 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        fir3
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynquplusRFSOC
* Target device:  xczu48dr-ffvg1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.573 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      103|      103|  0.515 us|  0.515 us|  101|  101|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- sample_loop  |      101|      101|         3|          1|          1|   100|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.62>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n = alloca i32 1" [fir.cpp:16]   --->   Operation 6 'alloca' 'n' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%reg = alloca i32 1" [fir.cpp:9]   --->   Operation 7 'alloca' 'reg' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%reg_1 = alloca i32 1" [fir.cpp:9]   --->   Operation 8 'alloca' 'reg_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%reg_2 = alloca i32 1" [fir.cpp:9]   --->   Operation 9 'alloca' 'reg_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%reg_3 = alloca i32 1" [fir.cpp:9]   --->   Operation 10 'alloca' 'reg_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%reg_4 = alloca i32 1" [fir.cpp:9]   --->   Operation 11 'alloca' 'reg_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%reg_5 = alloca i32 1" [fir.cpp:9]   --->   Operation 12 'alloca' 'reg_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%reg_6 = alloca i32 1" [fir.cpp:9]   --->   Operation 13 'alloca' 'reg_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%reg_7 = alloca i32 1" [fir.cpp:9]   --->   Operation 14 'alloca' 'reg_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%reg_8 = alloca i32 1" [fir.cpp:9]   --->   Operation 15 'alloca' 'reg_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_r, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_r, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%reg_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_reload"   --->   Operation 18 'read' 'reg_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%reg_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_1_reload"   --->   Operation 19 'read' 'reg_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%reg_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_2_reload"   --->   Operation 20 'read' 'reg_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%reg_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_3_reload"   --->   Operation 21 'read' 'reg_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%reg_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_4_reload"   --->   Operation 22 'read' 'reg_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%reg_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_5_reload"   --->   Operation 23 'read' 'reg_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%reg_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_6_reload"   --->   Operation 24 'read' 'reg_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%reg_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_7_reload"   --->   Operation 25 'read' 'reg_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%reg_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %reg_8_reload"   --->   Operation 26 'read' 'reg_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_7_reload_read, i32 %reg_8" [fir.cpp:9]   --->   Operation 27 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_5_reload_read, i32 %reg_7" [fir.cpp:9]   --->   Operation 28 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_3_reload_read, i32 %reg_6" [fir.cpp:9]   --->   Operation 29 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_1_reload_read, i32 %reg_5" [fir.cpp:9]   --->   Operation 30 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_8_reload_read, i32 %reg_4" [fir.cpp:9]   --->   Operation 31 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_6_reload_read, i32 %reg_3" [fir.cpp:9]   --->   Operation 32 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_4_reload_read, i32 %reg_2" [fir.cpp:9]   --->   Operation 33 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 34 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_2_reload_read, i32 %reg_1" [fir.cpp:9]   --->   Operation 34 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 35 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_reload_read, i32 %reg" [fir.cpp:9]   --->   Operation 35 'store' 'store_ln9' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln16 = store i7 0, i7 %n" [fir.cpp:16]   --->   Operation 36 'store' 'store_ln16' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln16 = br void %shift_loop" [fir.cpp:16]   --->   Operation 37 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%n_1 = load i7 %n" [fir.cpp:16]   --->   Operation 38 'load' 'n_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.77ns)   --->   "%icmp_ln16 = icmp_eq  i7 %n_1, i7 100" [fir.cpp:16]   --->   Operation 39 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.77ns)   --->   "%add_ln16 = add i7 %n_1, i7 1" [fir.cpp:16]   --->   Operation 40 'add' 'add_ln16' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %shift_loop.split, void %for.end37.exitStub" [fir.cpp:16]   --->   Operation 41 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln16 = store i7 %add_ln16, i7 %n" [fir.cpp:16]   --->   Operation 42 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 3.57>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%reg_9 = load i32 %reg_5"   --->   Operation 43 'load' 'reg_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%reg_10 = load i32 %reg_6"   --->   Operation 44 'load' 'reg_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%reg_11 = load i32 %reg_7"   --->   Operation 45 'load' 'reg_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%reg_12 = load i32 %reg_8" [fir.cpp:25]   --->   Operation 46 'load' 'reg_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%reg_load = load i32 %reg" [fir.cpp:9]   --->   Operation 47 'load' 'reg_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%reg_1_load = load i32 %reg_1" [fir.cpp:9]   --->   Operation 48 'load' 'reg_1_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%reg_2_load = load i32 %reg_2" [fir.cpp:9]   --->   Operation 49 'load' 'reg_2_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%reg_3_load = load i32 %reg_3" [fir.cpp:9]   --->   Operation 50 'load' 'reg_3_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%reg_4_load = load i32 %reg_4" [fir.cpp:25]   --->   Operation 51 'load' 'reg_4_load' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i32 %reg_1_load" [fir.cpp:16]   --->   Operation 52 'trunc' 'trunc_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln16_1 = trunc i32 %reg_3_load" [fir.cpp:16]   --->   Operation 53 'trunc' 'trunc_ln16_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.07ns)   --->   "%reg_13 = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_r" [fir.cpp:21]   --->   Operation 54 'read' 'reg_13' <Predicate = (!icmp_ln16)> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 55 [1/1] (1.01ns)   --->   "%sub_ln25 = sub i32 %reg_12, i32 %reg_4_load" [fir.cpp:25]   --->   Operation 55 'sub' 'sub_ln25' <Predicate = (!icmp_ln16)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%shl_ln25 = shl i32 %reg_load, i32 2" [fir.cpp:25]   --->   Operation 56 'shl' 'shl_ln25' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp = sub i32 %reg_2_load, i32 %reg_11" [fir.cpp:9]   --->   Operation 57 'sub' 'tmp' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%tmp1 = add i32 %tmp, i32 %reg_9" [fir.cpp:9]   --->   Operation 58 'add' 'tmp1' <Predicate = (!icmp_ln16)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node tmp2)   --->   "%empty = shl i32 %tmp1, i32 2" [fir.cpp:9]   --->   Operation 59 'shl' 'empty' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp2 = sub i32 %empty, i32 %tmp1" [fir.cpp:9]   --->   Operation 60 'sub' 'tmp2' <Predicate = (!icmp_ln16)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (1.01ns)   --->   "%tmp3 = add i32 %reg_13, i32 %reg_10" [fir.cpp:21]   --->   Operation 61 'add' 'tmp3' <Predicate = (!icmp_ln16)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node tmp4)   --->   "%empty_10 = shl i32 %tmp3, i32 2" [fir.cpp:21]   --->   Operation 62 'shl' 'empty_10' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp4 = add i32 %empty_10, i32 %tmp3" [fir.cpp:21]   --->   Operation 63 'add' 'tmp4' <Predicate = (!icmp_ln16)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.00ns)   --->   "%tmp61 = sub i31 %trunc_ln16_1, i31 %trunc_ln16" [fir.cpp:16]   --->   Operation 64 'sub' 'tmp61' <Predicate = (!icmp_ln16)> <Delay = 1.00> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%tmp7 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i31.i1, i31 %tmp61, i1 0" [fir.cpp:16]   --->   Operation 65 'bitconcatenate' 'tmp7' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25 = add i32 %sub_ln25, i32 %tmp7" [fir.cpp:25]   --->   Operation 66 'add' 'add_ln25' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln25_1 = add i32 %tmp2, i32 %tmp4" [fir.cpp:25]   --->   Operation 67 'add' 'add_ln25_1' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%sub_ln25_1 = sub i32 %add_ln25_1, i32 %shl_ln25" [fir.cpp:25]   --->   Operation 68 'sub' 'sub_ln25_1' <Predicate = (!icmp_ln16)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%y = add i32 %sub_ln25_1, i32 %add_ln25" [fir.cpp:25]   --->   Operation 69 'add' 'y' <Predicate = (!icmp_ln16)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_3_load, i32 %reg_8" [fir.cpp:9]   --->   Operation 70 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_2_load, i32 %reg_7" [fir.cpp:9]   --->   Operation 71 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 72 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_1_load, i32 %reg_6" [fir.cpp:9]   --->   Operation 72 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 73 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_load, i32 %reg_5" [fir.cpp:9]   --->   Operation 73 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 74 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_12, i32 %reg_4" [fir.cpp:9]   --->   Operation 74 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 75 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_11, i32 %reg_3" [fir.cpp:9]   --->   Operation 75 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_10, i32 %reg_2" [fir.cpp:9]   --->   Operation 76 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_9, i32 %reg_1" [fir.cpp:9]   --->   Operation 77 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 78 [1/1] (0.42ns)   --->   "%store_ln9 = store i32 %reg_13, i32 %reg" [fir.cpp:9]   --->   Operation 78 'store' 'store_ln9' <Predicate = (!icmp_ln16)> <Delay = 0.42>
ST_2 : Operation 84 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 84 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.42>

State 3 <SV = 2> <Delay = 0.49>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%specpipeline_ln9 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [fir.cpp:9]   --->   Operation 79 'specpipeline' 'specpipeline_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%speclooptripcount_ln9 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100" [fir.cpp:9]   --->   Operation 80 'speclooptripcount' 'speclooptripcount_ln9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [fir.cpp:16]   --->   Operation 81 'specloopname' 'specloopname_ln16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.49ns)   --->   "%write_ln29 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_r, i32 %y" [fir.cpp:29]   --->   Operation 82 'write' 'write_ln29' <Predicate = true> <Delay = 0.49> <CoreInst = "regslice">   --->   Core 147 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln16 = br void %shift_loop" [fir.cpp:16]   --->   Operation 83 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.627ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln16', fir.cpp:16) of constant 0 on local variable 'n', fir.cpp:16 [42]  (0.427 ns)
	'load' operation 7 bit ('n', fir.cpp:16) on local variable 'n', fir.cpp:16 [45]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln16', fir.cpp:16) [50]  (0.773 ns)
	'store' operation 0 bit ('store_ln16', fir.cpp:16) of variable 'add_ln16', fir.cpp:16 on local variable 'n', fir.cpp:16 [90]  (0.427 ns)

 <State 2>: 3.573ns
The critical path consists of the following:
	axis read operation ('reg', fir.cpp:21) on port 'in_r' (fir.cpp:21) [64]  (0.079 ns)
	'add' operation 32 bit ('tmp3', fir.cpp:21) [71]  (1.016 ns)
	'add' operation 32 bit ('tmp4', fir.cpp:21) [73]  (1.016 ns)
	'add' operation 32 bit ('add_ln25_1', fir.cpp:25) [77]  (0.000 ns)
	'sub' operation 32 bit ('sub_ln25_1', fir.cpp:25) [78]  (0.731 ns)
	'add' operation 32 bit ('y', fir.cpp:25) [79]  (0.731 ns)

 <State 3>: 0.497ns
The critical path consists of the following:
	axis write operation ('write_ln29', fir.cpp:29) on port 'out_r' (fir.cpp:29) [80]  (0.497 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
