#-----------------------------------------------------------
# Vivado v2019.1.3 (64-bit)
# SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
# IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
# Start of session at: Sat Oct  5 07:26:43 2019
# Process ID: 4908
# Current directory: C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab3/duc_prj/solution1/sim/verilog
# Command line: vivado.exe -source open_wave.tcl
# Log file: C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab3/duc_prj/solution1/sim/verilog/vivado.log
# Journal file: C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab3/duc_prj/solution1/sim/verilog\vivado.jou
#-----------------------------------------------------------
start_gui
source open_wave.tcl
open_wave_config C:/wrk/ETH_ToE_Github/ug871-design-files/RTL_Verification/lab3/duc_prj/solution1/sim/verilog/duc.wcfg
close_sim
