
Second_Board (One ADC Channel).elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000237c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08002488  08002488  00012488  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080024f0  080024f0  000124f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080024f4  080024f4  000124f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  080024f8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000100  2000000c  08002504  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  2000010c  08002504  0002010c  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   000091eb  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00001ac2  00000000  00000000  00029220  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000928  00000000  00000000  0002ace8  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000840  00000000  00000000  0002b610  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00004371  00000000  00000000  0002be50  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00002c0b  00000000  00000000  000301c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00032dcc  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00002424  00000000  00000000  00032e48  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000000c 	.word	0x2000000c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002470 	.word	0x08002470

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000010 	.word	0x20000010
 8000148:	08002470 	.word	0x08002470

0800014c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000150:	4a08      	ldr	r2, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000152:	4b08      	ldr	r3, [pc, #32]	; (8000174 <HAL_Init+0x28>)
 8000154:	681b      	ldr	r3, [r3, #0]
 8000156:	f043 0310 	orr.w	r3, r3, #16
 800015a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800015c:	2003      	movs	r0, #3
 800015e:	f000 fe1d 	bl	8000d9c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000162:	2000      	movs	r0, #0
 8000164:	f000 f808 	bl	8000178 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000168:	f001 ffe8 	bl	800213c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800016c:	2300      	movs	r3, #0
}
 800016e:	4618      	mov	r0, r3
 8000170:	bd80      	pop	{r7, pc}
 8000172:	bf00      	nop
 8000174:	40022000 	.word	0x40022000

08000178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000178:	b580      	push	{r7, lr}
 800017a:	b082      	sub	sp, #8
 800017c:	af00      	add	r7, sp, #0
 800017e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000180:	4b12      	ldr	r3, [pc, #72]	; (80001cc <HAL_InitTick+0x54>)
 8000182:	681a      	ldr	r2, [r3, #0]
 8000184:	4b12      	ldr	r3, [pc, #72]	; (80001d0 <HAL_InitTick+0x58>)
 8000186:	781b      	ldrb	r3, [r3, #0]
 8000188:	4619      	mov	r1, r3
 800018a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800018e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000192:	fbb2 f3f3 	udiv	r3, r2, r3
 8000196:	4618      	mov	r0, r3
 8000198:	f000 fe27 	bl	8000dea <HAL_SYSTICK_Config>
 800019c:	4603      	mov	r3, r0
 800019e:	2b00      	cmp	r3, #0
 80001a0:	d001      	beq.n	80001a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80001a2:	2301      	movs	r3, #1
 80001a4:	e00e      	b.n	80001c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80001a6:	687b      	ldr	r3, [r7, #4]
 80001a8:	2b0f      	cmp	r3, #15
 80001aa:	d80a      	bhi.n	80001c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80001ac:	2200      	movs	r2, #0
 80001ae:	6879      	ldr	r1, [r7, #4]
 80001b0:	f04f 30ff 	mov.w	r0, #4294967295
 80001b4:	f000 fdfd 	bl	8000db2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80001b8:	4a06      	ldr	r2, [pc, #24]	; (80001d4 <HAL_InitTick+0x5c>)
 80001ba:	687b      	ldr	r3, [r7, #4]
 80001bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80001be:	2300      	movs	r3, #0
 80001c0:	e000      	b.n	80001c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80001c2:	2301      	movs	r3, #1
}
 80001c4:	4618      	mov	r0, r3
 80001c6:	3708      	adds	r7, #8
 80001c8:	46bd      	mov	sp, r7
 80001ca:	bd80      	pop	{r7, pc}
 80001cc:	20000008 	.word	0x20000008
 80001d0:	20000004 	.word	0x20000004
 80001d4:	20000000 	.word	0x20000000

080001d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80001d8:	b480      	push	{r7}
 80001da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80001dc:	4b05      	ldr	r3, [pc, #20]	; (80001f4 <HAL_IncTick+0x1c>)
 80001de:	781b      	ldrb	r3, [r3, #0]
 80001e0:	461a      	mov	r2, r3
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <HAL_IncTick+0x20>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	4413      	add	r3, r2
 80001e8:	4a03      	ldr	r2, [pc, #12]	; (80001f8 <HAL_IncTick+0x20>)
 80001ea:	6013      	str	r3, [r2, #0]
}
 80001ec:	bf00      	nop
 80001ee:	46bd      	mov	sp, r7
 80001f0:	bc80      	pop	{r7}
 80001f2:	4770      	bx	lr
 80001f4:	20000004 	.word	0x20000004
 80001f8:	20000028 	.word	0x20000028

080001fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80001fc:	b480      	push	{r7}
 80001fe:	af00      	add	r7, sp, #0
  return uwTick;
 8000200:	4b02      	ldr	r3, [pc, #8]	; (800020c <HAL_GetTick+0x10>)
 8000202:	681b      	ldr	r3, [r3, #0]
}
 8000204:	4618      	mov	r0, r3
 8000206:	46bd      	mov	sp, r7
 8000208:	bc80      	pop	{r7}
 800020a:	4770      	bx	lr
 800020c:	20000028 	.word	0x20000028

08000210 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000210:	b580      	push	{r7, lr}
 8000212:	b086      	sub	sp, #24
 8000214:	af00      	add	r7, sp, #0
 8000216:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000218:	2300      	movs	r3, #0
 800021a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 800021c:	2300      	movs	r3, #0
 800021e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8000220:	2300      	movs	r3, #0
 8000222:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8000224:	2300      	movs	r3, #0
 8000226:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8000228:	687b      	ldr	r3, [r7, #4]
 800022a:	2b00      	cmp	r3, #0
 800022c:	d101      	bne.n	8000232 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 800022e:	2301      	movs	r3, #1
 8000230:	e0be      	b.n	80003b0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000232:	687b      	ldr	r3, [r7, #4]
 8000234:	689b      	ldr	r3, [r3, #8]
 8000236:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800023c:	2b00      	cmp	r3, #0
 800023e:	d109      	bne.n	8000254 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000240:	687b      	ldr	r3, [r7, #4]
 8000242:	2200      	movs	r2, #0
 8000244:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	2200      	movs	r2, #0
 800024a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800024e:	6878      	ldr	r0, [r7, #4]
 8000250:	f001 ffa6 	bl	80021a0 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000254:	6878      	ldr	r0, [r7, #4]
 8000256:	f000 f905 	bl	8000464 <ADC_ConversionStop_Disable>
 800025a:	4603      	mov	r3, r0
 800025c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000262:	f003 0310 	and.w	r3, r3, #16
 8000266:	2b00      	cmp	r3, #0
 8000268:	f040 8099 	bne.w	800039e <HAL_ADC_Init+0x18e>
 800026c:	7dfb      	ldrb	r3, [r7, #23]
 800026e:	2b00      	cmp	r3, #0
 8000270:	f040 8095 	bne.w	800039e <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000274:	687b      	ldr	r3, [r7, #4]
 8000276:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000278:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800027c:	f023 0302 	bic.w	r3, r3, #2
 8000280:	f043 0202 	orr.w	r2, r3, #2
 8000284:	687b      	ldr	r3, [r7, #4]
 8000286:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000288:	687b      	ldr	r3, [r7, #4]
 800028a:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8000290:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8000292:	687b      	ldr	r3, [r7, #4]
 8000294:	7b1b      	ldrb	r3, [r3, #12]
 8000296:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8000298:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800029a:	68ba      	ldr	r2, [r7, #8]
 800029c:	4313      	orrs	r3, r2
 800029e:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	689b      	ldr	r3, [r3, #8]
 80002a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80002a8:	d003      	beq.n	80002b2 <HAL_ADC_Init+0xa2>
 80002aa:	687b      	ldr	r3, [r7, #4]
 80002ac:	689b      	ldr	r3, [r3, #8]
 80002ae:	2b01      	cmp	r3, #1
 80002b0:	d102      	bne.n	80002b8 <HAL_ADC_Init+0xa8>
 80002b2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80002b6:	e000      	b.n	80002ba <HAL_ADC_Init+0xaa>
 80002b8:	2300      	movs	r3, #0
 80002ba:	693a      	ldr	r2, [r7, #16]
 80002bc:	4313      	orrs	r3, r2
 80002be:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80002c0:	687b      	ldr	r3, [r7, #4]
 80002c2:	7d1b      	ldrb	r3, [r3, #20]
 80002c4:	2b01      	cmp	r3, #1
 80002c6:	d119      	bne.n	80002fc <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80002c8:	687b      	ldr	r3, [r7, #4]
 80002ca:	7b1b      	ldrb	r3, [r3, #12]
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d109      	bne.n	80002e4 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80002d0:	687b      	ldr	r3, [r7, #4]
 80002d2:	699b      	ldr	r3, [r3, #24]
 80002d4:	3b01      	subs	r3, #1
 80002d6:	035a      	lsls	r2, r3, #13
 80002d8:	693b      	ldr	r3, [r7, #16]
 80002da:	4313      	orrs	r3, r2
 80002dc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80002e0:	613b      	str	r3, [r7, #16]
 80002e2:	e00b      	b.n	80002fc <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80002e4:	687b      	ldr	r3, [r7, #4]
 80002e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80002e8:	f043 0220 	orr.w	r2, r3, #32
 80002ec:	687b      	ldr	r3, [r7, #4]
 80002ee:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80002f0:	687b      	ldr	r3, [r7, #4]
 80002f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80002f4:	f043 0201 	orr.w	r2, r3, #1
 80002f8:	687b      	ldr	r3, [r7, #4]
 80002fa:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80002fc:	687b      	ldr	r3, [r7, #4]
 80002fe:	681b      	ldr	r3, [r3, #0]
 8000300:	687a      	ldr	r2, [r7, #4]
 8000302:	6812      	ldr	r2, [r2, #0]
 8000304:	6852      	ldr	r2, [r2, #4]
 8000306:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 800030a:	693a      	ldr	r2, [r7, #16]
 800030c:	430a      	orrs	r2, r1
 800030e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000310:	687b      	ldr	r3, [r7, #4]
 8000312:	681a      	ldr	r2, [r3, #0]
 8000314:	687b      	ldr	r3, [r7, #4]
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	6899      	ldr	r1, [r3, #8]
 800031a:	4b27      	ldr	r3, [pc, #156]	; (80003b8 <HAL_ADC_Init+0x1a8>)
 800031c:	400b      	ands	r3, r1
 800031e:	68b9      	ldr	r1, [r7, #8]
 8000320:	430b      	orrs	r3, r1
 8000322:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	689b      	ldr	r3, [r3, #8]
 8000328:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800032c:	d003      	beq.n	8000336 <HAL_ADC_Init+0x126>
 800032e:	687b      	ldr	r3, [r7, #4]
 8000330:	689b      	ldr	r3, [r3, #8]
 8000332:	2b01      	cmp	r3, #1
 8000334:	d104      	bne.n	8000340 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8000336:	687b      	ldr	r3, [r7, #4]
 8000338:	691b      	ldr	r3, [r3, #16]
 800033a:	3b01      	subs	r3, #1
 800033c:	051b      	lsls	r3, r3, #20
 800033e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8000340:	687b      	ldr	r3, [r7, #4]
 8000342:	681b      	ldr	r3, [r3, #0]
 8000344:	687a      	ldr	r2, [r7, #4]
 8000346:	6812      	ldr	r2, [r2, #0]
 8000348:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800034a:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 800034e:	68fa      	ldr	r2, [r7, #12]
 8000350:	430a      	orrs	r2, r1
 8000352:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	689a      	ldr	r2, [r3, #8]
 800035a:	4b18      	ldr	r3, [pc, #96]	; (80003bc <HAL_ADC_Init+0x1ac>)
 800035c:	4013      	ands	r3, r2
 800035e:	68ba      	ldr	r2, [r7, #8]
 8000360:	4293      	cmp	r3, r2
 8000362:	d10b      	bne.n	800037c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000364:	687b      	ldr	r3, [r7, #4]
 8000366:	2200      	movs	r2, #0
 8000368:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800036a:	687b      	ldr	r3, [r7, #4]
 800036c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800036e:	f023 0303 	bic.w	r3, r3, #3
 8000372:	f043 0201 	orr.w	r2, r3, #1
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800037a:	e018      	b.n	80003ae <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800037c:	687b      	ldr	r3, [r7, #4]
 800037e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000380:	f023 0312 	bic.w	r3, r3, #18
 8000384:	f043 0210 	orr.w	r2, r3, #16
 8000388:	687b      	ldr	r3, [r7, #4]
 800038a:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000390:	f043 0201 	orr.w	r2, r3, #1
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8000398:	2301      	movs	r3, #1
 800039a:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800039c:	e007      	b.n	80003ae <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800039e:	687b      	ldr	r3, [r7, #4]
 80003a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80003a2:	f043 0210 	orr.w	r2, r3, #16
 80003a6:	687b      	ldr	r3, [r7, #4]
 80003a8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 80003aa:	2301      	movs	r3, #1
 80003ac:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80003ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80003b0:	4618      	mov	r0, r3
 80003b2:	3718      	adds	r7, #24
 80003b4:	46bd      	mov	sp, r7
 80003b6:	bd80      	pop	{r7, pc}
 80003b8:	ffe1f7fd 	.word	0xffe1f7fd
 80003bc:	ff1f0efe 	.word	0xff1f0efe

080003c0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b084      	sub	sp, #16
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80003c8:	2300      	movs	r3, #0
 80003ca:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 80003cc:	2300      	movs	r3, #0
 80003ce:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	689b      	ldr	r3, [r3, #8]
 80003d6:	f003 0301 	and.w	r3, r3, #1
 80003da:	2b01      	cmp	r3, #1
 80003dc:	d039      	beq.n	8000452 <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	681b      	ldr	r3, [r3, #0]
 80003e2:	687a      	ldr	r2, [r7, #4]
 80003e4:	6812      	ldr	r2, [r2, #0]
 80003e6:	6892      	ldr	r2, [r2, #8]
 80003e8:	f042 0201 	orr.w	r2, r2, #1
 80003ec:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80003ee:	4b1b      	ldr	r3, [pc, #108]	; (800045c <ADC_Enable+0x9c>)
 80003f0:	681b      	ldr	r3, [r3, #0]
 80003f2:	4a1b      	ldr	r2, [pc, #108]	; (8000460 <ADC_Enable+0xa0>)
 80003f4:	fba2 2303 	umull	r2, r3, r2, r3
 80003f8:	0c9b      	lsrs	r3, r3, #18
 80003fa:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80003fc:	e002      	b.n	8000404 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80003fe:	68bb      	ldr	r3, [r7, #8]
 8000400:	3b01      	subs	r3, #1
 8000402:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8000404:	68bb      	ldr	r3, [r7, #8]
 8000406:	2b00      	cmp	r3, #0
 8000408:	d1f9      	bne.n	80003fe <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800040a:	f7ff fef7 	bl	80001fc <HAL_GetTick>
 800040e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000410:	e018      	b.n	8000444 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000412:	f7ff fef3 	bl	80001fc <HAL_GetTick>
 8000416:	4602      	mov	r2, r0
 8000418:	68fb      	ldr	r3, [r7, #12]
 800041a:	1ad3      	subs	r3, r2, r3
 800041c:	2b02      	cmp	r3, #2
 800041e:	d911      	bls.n	8000444 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000420:	687b      	ldr	r3, [r7, #4]
 8000422:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000424:	f043 0210 	orr.w	r2, r3, #16
 8000428:	687b      	ldr	r3, [r7, #4]
 800042a:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800042c:	687b      	ldr	r3, [r7, #4]
 800042e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000430:	f043 0201 	orr.w	r2, r3, #1
 8000434:	687b      	ldr	r3, [r7, #4]
 8000436:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	2200      	movs	r2, #0
 800043c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8000440:	2301      	movs	r3, #1
 8000442:	e007      	b.n	8000454 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	681b      	ldr	r3, [r3, #0]
 8000448:	689b      	ldr	r3, [r3, #8]
 800044a:	f003 0301 	and.w	r3, r3, #1
 800044e:	2b01      	cmp	r3, #1
 8000450:	d1df      	bne.n	8000412 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000452:	2300      	movs	r3, #0
}
 8000454:	4618      	mov	r0, r3
 8000456:	3710      	adds	r7, #16
 8000458:	46bd      	mov	sp, r7
 800045a:	bd80      	pop	{r7, pc}
 800045c:	20000008 	.word	0x20000008
 8000460:	431bde83 	.word	0x431bde83

08000464 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000464:	b580      	push	{r7, lr}
 8000466:	b084      	sub	sp, #16
 8000468:	af00      	add	r7, sp, #0
 800046a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800046c:	2300      	movs	r3, #0
 800046e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	681b      	ldr	r3, [r3, #0]
 8000474:	689b      	ldr	r3, [r3, #8]
 8000476:	f003 0301 	and.w	r3, r3, #1
 800047a:	2b01      	cmp	r3, #1
 800047c:	d127      	bne.n	80004ce <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	681b      	ldr	r3, [r3, #0]
 8000482:	687a      	ldr	r2, [r7, #4]
 8000484:	6812      	ldr	r2, [r2, #0]
 8000486:	6892      	ldr	r2, [r2, #8]
 8000488:	f022 0201 	bic.w	r2, r2, #1
 800048c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800048e:	f7ff feb5 	bl	80001fc <HAL_GetTick>
 8000492:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000494:	e014      	b.n	80004c0 <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000496:	f7ff feb1 	bl	80001fc <HAL_GetTick>
 800049a:	4602      	mov	r2, r0
 800049c:	68fb      	ldr	r3, [r7, #12]
 800049e:	1ad3      	subs	r3, r2, r3
 80004a0:	2b02      	cmp	r3, #2
 80004a2:	d90d      	bls.n	80004c0 <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80004a4:	687b      	ldr	r3, [r7, #4]
 80004a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004a8:	f043 0210 	orr.w	r2, r3, #16
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80004b0:	687b      	ldr	r3, [r7, #4]
 80004b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80004b4:	f043 0201 	orr.w	r2, r3, #1
 80004b8:	687b      	ldr	r3, [r7, #4]
 80004ba:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 80004bc:	2301      	movs	r3, #1
 80004be:	e007      	b.n	80004d0 <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	689b      	ldr	r3, [r3, #8]
 80004c6:	f003 0301 	and.w	r3, r3, #1
 80004ca:	2b01      	cmp	r3, #1
 80004cc:	d0e3      	beq.n	8000496 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80004ce:	2300      	movs	r3, #0
}
 80004d0:	4618      	mov	r0, r3
 80004d2:	3710      	adds	r7, #16
 80004d4:	46bd      	mov	sp, r7
 80004d6:	bd80      	pop	{r7, pc}

080004d8 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 80004d8:	b590      	push	{r4, r7, lr}
 80004da:	b087      	sub	sp, #28
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80004e0:	2300      	movs	r3, #0
 80004e2:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0U;
 80004e4:	2300      	movs	r3, #0
 80004e6:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80004ee:	2b01      	cmp	r3, #1
 80004f0:	d101      	bne.n	80004f6 <HAL_ADCEx_Calibration_Start+0x1e>
 80004f2:	2302      	movs	r3, #2
 80004f4:	e086      	b.n	8000604 <HAL_ADCEx_Calibration_Start+0x12c>
 80004f6:	687b      	ldr	r3, [r7, #4]
 80004f8:	2201      	movs	r2, #1
 80004fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80004fe:	6878      	ldr	r0, [r7, #4]
 8000500:	f7ff ffb0 	bl	8000464 <ADC_ConversionStop_Disable>
 8000504:	4603      	mov	r3, r0
 8000506:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8000508:	7dfb      	ldrb	r3, [r7, #23]
 800050a:	2b00      	cmp	r3, #0
 800050c:	d175      	bne.n	80005fa <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000512:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000516:	f023 0302 	bic.w	r3, r3, #2
 800051a:	f043 0202 	orr.w	r2, r3, #2
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000522:	4b3a      	ldr	r3, [pc, #232]	; (800060c <HAL_ADCEx_Calibration_Start+0x134>)
 8000524:	681c      	ldr	r4, [r3, #0]
 8000526:	2002      	movs	r0, #2
 8000528:	f001 fab0 	bl	8001a8c <HAL_RCCEx_GetPeriphCLKFreq>
 800052c:	4603      	mov	r3, r0
 800052e:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8000532:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8000534:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0U)
 8000536:	e002      	b.n	800053e <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 8000538:	68fb      	ldr	r3, [r7, #12]
 800053a:	3b01      	subs	r3, #1
 800053c:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0U)
 800053e:	68fb      	ldr	r3, [r7, #12]
 8000540:	2b00      	cmp	r3, #0
 8000542:	d1f9      	bne.n	8000538 <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8000544:	6878      	ldr	r0, [r7, #4]
 8000546:	f7ff ff3b 	bl	80003c0 <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 800054a:	687b      	ldr	r3, [r7, #4]
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	687a      	ldr	r2, [r7, #4]
 8000550:	6812      	ldr	r2, [r2, #0]
 8000552:	6892      	ldr	r2, [r2, #8]
 8000554:	f042 0208 	orr.w	r2, r2, #8
 8000558:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 800055a:	f7ff fe4f 	bl	80001fc <HAL_GetTick>
 800055e:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8000560:	e014      	b.n	800058c <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8000562:	f7ff fe4b 	bl	80001fc <HAL_GetTick>
 8000566:	4602      	mov	r2, r0
 8000568:	693b      	ldr	r3, [r7, #16]
 800056a:	1ad3      	subs	r3, r2, r3
 800056c:	2b0a      	cmp	r3, #10
 800056e:	d90d      	bls.n	800058c <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000574:	f023 0312 	bic.w	r3, r3, #18
 8000578:	f043 0210 	orr.w	r2, r3, #16
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000580:	687b      	ldr	r3, [r7, #4]
 8000582:	2200      	movs	r2, #0
 8000584:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8000588:	2301      	movs	r3, #1
 800058a:	e03b      	b.n	8000604 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 800058c:	687b      	ldr	r3, [r7, #4]
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	689b      	ldr	r3, [r3, #8]
 8000592:	f003 0308 	and.w	r3, r3, #8
 8000596:	2b00      	cmp	r3, #0
 8000598:	d1e3      	bne.n	8000562 <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	681b      	ldr	r3, [r3, #0]
 800059e:	687a      	ldr	r2, [r7, #4]
 80005a0:	6812      	ldr	r2, [r2, #0]
 80005a2:	6892      	ldr	r2, [r2, #8]
 80005a4:	f042 0204 	orr.w	r2, r2, #4
 80005a8:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 80005aa:	f7ff fe27 	bl	80001fc <HAL_GetTick>
 80005ae:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80005b0:	e014      	b.n	80005dc <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 80005b2:	f7ff fe23 	bl	80001fc <HAL_GetTick>
 80005b6:	4602      	mov	r2, r0
 80005b8:	693b      	ldr	r3, [r7, #16]
 80005ba:	1ad3      	subs	r3, r2, r3
 80005bc:	2b0a      	cmp	r3, #10
 80005be:	d90d      	bls.n	80005dc <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 80005c0:	687b      	ldr	r3, [r7, #4]
 80005c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005c4:	f023 0312 	bic.w	r3, r3, #18
 80005c8:	f043 0210 	orr.w	r2, r3, #16
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80005d0:	687b      	ldr	r3, [r7, #4]
 80005d2:	2200      	movs	r2, #0
 80005d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 80005d8:	2301      	movs	r3, #1
 80005da:	e013      	b.n	8000604 <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	681b      	ldr	r3, [r3, #0]
 80005e0:	689b      	ldr	r3, [r3, #8]
 80005e2:	f003 0304 	and.w	r3, r3, #4
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d1e3      	bne.n	80005b2 <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80005ea:	687b      	ldr	r3, [r7, #4]
 80005ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005ee:	f023 0303 	bic.w	r3, r3, #3
 80005f2:	f043 0201 	orr.w	r2, r3, #1
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	2200      	movs	r2, #0
 80005fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000602:	7dfb      	ldrb	r3, [r7, #23]
}
 8000604:	4618      	mov	r0, r3
 8000606:	371c      	adds	r7, #28
 8000608:	46bd      	mov	sp, r7
 800060a:	bd90      	pop	{r4, r7, pc}
 800060c:	20000008 	.word	0x20000008

08000610 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000610:	b580      	push	{r7, lr}
 8000612:	b084      	sub	sp, #16
 8000614:	af00      	add	r7, sp, #0
 8000616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000618:	687b      	ldr	r3, [r7, #4]
 800061a:	2b00      	cmp	r3, #0
 800061c:	d101      	bne.n	8000622 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 800061e:	2301      	movs	r3, #1
 8000620:	e0ec      	b.n	80007fc <HAL_CAN_Init+0x1ec>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000622:	687b      	ldr	r3, [r7, #4]
 8000624:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000628:	b2db      	uxtb	r3, r3
 800062a:	2b00      	cmp	r3, #0
 800062c:	d102      	bne.n	8000634 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 800062e:	6878      	ldr	r0, [r7, #4]
 8000630:	f001 fdf2 	bl	8002218 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	687a      	ldr	r2, [r7, #4]
 800063a:	6812      	ldr	r2, [r2, #0]
 800063c:	6812      	ldr	r2, [r2, #0]
 800063e:	f022 0202 	bic.w	r2, r2, #2
 8000642:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000644:	f7ff fdda 	bl	80001fc <HAL_GetTick>
 8000648:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800064a:	e012      	b.n	8000672 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800064c:	f7ff fdd6 	bl	80001fc <HAL_GetTick>
 8000650:	4602      	mov	r2, r0
 8000652:	68fb      	ldr	r3, [r7, #12]
 8000654:	1ad3      	subs	r3, r2, r3
 8000656:	2b0a      	cmp	r3, #10
 8000658:	d90b      	bls.n	8000672 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800065a:	687b      	ldr	r3, [r7, #4]
 800065c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800065e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8000662:	687b      	ldr	r3, [r7, #4]
 8000664:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	2205      	movs	r2, #5
 800066a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800066e:	2301      	movs	r3, #1
 8000670:	e0c4      	b.n	80007fc <HAL_CAN_Init+0x1ec>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000672:	687b      	ldr	r3, [r7, #4]
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	685b      	ldr	r3, [r3, #4]
 8000678:	f003 0302 	and.w	r3, r3, #2
 800067c:	2b00      	cmp	r3, #0
 800067e:	d1e5      	bne.n	800064c <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	687a      	ldr	r2, [r7, #4]
 8000686:	6812      	ldr	r2, [r2, #0]
 8000688:	6812      	ldr	r2, [r2, #0]
 800068a:	f042 0201 	orr.w	r2, r2, #1
 800068e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000690:	f7ff fdb4 	bl	80001fc <HAL_GetTick>
 8000694:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8000696:	e012      	b.n	80006be <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000698:	f7ff fdb0 	bl	80001fc <HAL_GetTick>
 800069c:	4602      	mov	r2, r0
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	1ad3      	subs	r3, r2, r3
 80006a2:	2b0a      	cmp	r3, #10
 80006a4:	d90b      	bls.n	80006be <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80006a6:	687b      	ldr	r3, [r7, #4]
 80006a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006aa:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80006ae:	687b      	ldr	r3, [r7, #4]
 80006b0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80006b2:	687b      	ldr	r3, [r7, #4]
 80006b4:	2205      	movs	r2, #5
 80006b6:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80006ba:	2301      	movs	r3, #1
 80006bc:	e09e      	b.n	80007fc <HAL_CAN_Init+0x1ec>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	681b      	ldr	r3, [r3, #0]
 80006c2:	685b      	ldr	r3, [r3, #4]
 80006c4:	f003 0301 	and.w	r3, r3, #1
 80006c8:	2b00      	cmp	r3, #0
 80006ca:	d0e5      	beq.n	8000698 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80006cc:	687b      	ldr	r3, [r7, #4]
 80006ce:	7e1b      	ldrb	r3, [r3, #24]
 80006d0:	2b01      	cmp	r3, #1
 80006d2:	d108      	bne.n	80006e6 <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	687a      	ldr	r2, [r7, #4]
 80006da:	6812      	ldr	r2, [r2, #0]
 80006dc:	6812      	ldr	r2, [r2, #0]
 80006de:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80006e2:	601a      	str	r2, [r3, #0]
 80006e4:	e007      	b.n	80006f6 <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80006e6:	687b      	ldr	r3, [r7, #4]
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	687a      	ldr	r2, [r7, #4]
 80006ec:	6812      	ldr	r2, [r2, #0]
 80006ee:	6812      	ldr	r2, [r2, #0]
 80006f0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80006f4:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	7e5b      	ldrb	r3, [r3, #25]
 80006fa:	2b01      	cmp	r3, #1
 80006fc:	d108      	bne.n	8000710 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80006fe:	687b      	ldr	r3, [r7, #4]
 8000700:	681b      	ldr	r3, [r3, #0]
 8000702:	687a      	ldr	r2, [r7, #4]
 8000704:	6812      	ldr	r2, [r2, #0]
 8000706:	6812      	ldr	r2, [r2, #0]
 8000708:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800070c:	601a      	str	r2, [r3, #0]
 800070e:	e007      	b.n	8000720 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000710:	687b      	ldr	r3, [r7, #4]
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	687a      	ldr	r2, [r7, #4]
 8000716:	6812      	ldr	r2, [r2, #0]
 8000718:	6812      	ldr	r2, [r2, #0]
 800071a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800071e:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	7e9b      	ldrb	r3, [r3, #26]
 8000724:	2b01      	cmp	r3, #1
 8000726:	d108      	bne.n	800073a <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8000728:	687b      	ldr	r3, [r7, #4]
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	687a      	ldr	r2, [r7, #4]
 800072e:	6812      	ldr	r2, [r2, #0]
 8000730:	6812      	ldr	r2, [r2, #0]
 8000732:	f042 0220 	orr.w	r2, r2, #32
 8000736:	601a      	str	r2, [r3, #0]
 8000738:	e007      	b.n	800074a <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	681b      	ldr	r3, [r3, #0]
 800073e:	687a      	ldr	r2, [r7, #4]
 8000740:	6812      	ldr	r2, [r2, #0]
 8000742:	6812      	ldr	r2, [r2, #0]
 8000744:	f022 0220 	bic.w	r2, r2, #32
 8000748:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 800074a:	687b      	ldr	r3, [r7, #4]
 800074c:	7edb      	ldrb	r3, [r3, #27]
 800074e:	2b01      	cmp	r3, #1
 8000750:	d108      	bne.n	8000764 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000752:	687b      	ldr	r3, [r7, #4]
 8000754:	681b      	ldr	r3, [r3, #0]
 8000756:	687a      	ldr	r2, [r7, #4]
 8000758:	6812      	ldr	r2, [r2, #0]
 800075a:	6812      	ldr	r2, [r2, #0]
 800075c:	f022 0210 	bic.w	r2, r2, #16
 8000760:	601a      	str	r2, [r3, #0]
 8000762:	e007      	b.n	8000774 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	687a      	ldr	r2, [r7, #4]
 800076a:	6812      	ldr	r2, [r2, #0]
 800076c:	6812      	ldr	r2, [r2, #0]
 800076e:	f042 0210 	orr.w	r2, r2, #16
 8000772:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8000774:	687b      	ldr	r3, [r7, #4]
 8000776:	7f1b      	ldrb	r3, [r3, #28]
 8000778:	2b01      	cmp	r3, #1
 800077a:	d108      	bne.n	800078e <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800077c:	687b      	ldr	r3, [r7, #4]
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	687a      	ldr	r2, [r7, #4]
 8000782:	6812      	ldr	r2, [r2, #0]
 8000784:	6812      	ldr	r2, [r2, #0]
 8000786:	f042 0208 	orr.w	r2, r2, #8
 800078a:	601a      	str	r2, [r3, #0]
 800078c:	e007      	b.n	800079e <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800078e:	687b      	ldr	r3, [r7, #4]
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	687a      	ldr	r2, [r7, #4]
 8000794:	6812      	ldr	r2, [r2, #0]
 8000796:	6812      	ldr	r2, [r2, #0]
 8000798:	f022 0208 	bic.w	r2, r2, #8
 800079c:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800079e:	687b      	ldr	r3, [r7, #4]
 80007a0:	7f5b      	ldrb	r3, [r3, #29]
 80007a2:	2b01      	cmp	r3, #1
 80007a4:	d108      	bne.n	80007b8 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80007a6:	687b      	ldr	r3, [r7, #4]
 80007a8:	681b      	ldr	r3, [r3, #0]
 80007aa:	687a      	ldr	r2, [r7, #4]
 80007ac:	6812      	ldr	r2, [r2, #0]
 80007ae:	6812      	ldr	r2, [r2, #0]
 80007b0:	f042 0204 	orr.w	r2, r2, #4
 80007b4:	601a      	str	r2, [r3, #0]
 80007b6:	e007      	b.n	80007c8 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 80007b8:	687b      	ldr	r3, [r7, #4]
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	687a      	ldr	r2, [r7, #4]
 80007be:	6812      	ldr	r2, [r2, #0]
 80007c0:	6812      	ldr	r2, [r2, #0]
 80007c2:	f022 0204 	bic.w	r2, r2, #4
 80007c6:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 80007c8:	687b      	ldr	r3, [r7, #4]
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	687a      	ldr	r2, [r7, #4]
 80007ce:	6891      	ldr	r1, [r2, #8]
 80007d0:	687a      	ldr	r2, [r7, #4]
 80007d2:	68d2      	ldr	r2, [r2, #12]
 80007d4:	4311      	orrs	r1, r2
 80007d6:	687a      	ldr	r2, [r7, #4]
 80007d8:	6912      	ldr	r2, [r2, #16]
 80007da:	4311      	orrs	r1, r2
 80007dc:	687a      	ldr	r2, [r7, #4]
 80007de:	6952      	ldr	r2, [r2, #20]
 80007e0:	4311      	orrs	r1, r2
 80007e2:	687a      	ldr	r2, [r7, #4]
 80007e4:	6852      	ldr	r2, [r2, #4]
 80007e6:	3a01      	subs	r2, #1
 80007e8:	430a      	orrs	r2, r1
 80007ea:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	2200      	movs	r2, #0
 80007f0:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	2201      	movs	r2, #1
 80007f6:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 80007fa:	2300      	movs	r3, #0
}
 80007fc:	4618      	mov	r0, r3
 80007fe:	3710      	adds	r7, #16
 8000800:	46bd      	mov	sp, r7
 8000802:	bd80      	pop	{r7, pc}

08000804 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 8000804:	b480      	push	{r7}
 8000806:	b087      	sub	sp, #28
 8000808:	af00      	add	r7, sp, #0
 800080a:	6078      	str	r0, [r7, #4]
 800080c:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	681b      	ldr	r3, [r3, #0]
 8000812:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	f893 3020 	ldrb.w	r3, [r3, #32]
 800081a:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 800081c:	7cfb      	ldrb	r3, [r7, #19]
 800081e:	2b01      	cmp	r3, #1
 8000820:	d003      	beq.n	800082a <HAL_CAN_ConfigFilter+0x26>
 8000822:	7cfb      	ldrb	r3, [r7, #19]
 8000824:	2b02      	cmp	r3, #2
 8000826:	f040 80aa 	bne.w	800097e <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800082a:	697b      	ldr	r3, [r7, #20]
 800082c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000830:	f043 0201 	orr.w	r2, r3, #1
 8000834:	697b      	ldr	r3, [r7, #20]
 8000836:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 800083a:	683b      	ldr	r3, [r7, #0]
 800083c:	695b      	ldr	r3, [r3, #20]
 800083e:	f003 031f 	and.w	r3, r3, #31
 8000842:	2201      	movs	r2, #1
 8000844:	fa02 f303 	lsl.w	r3, r2, r3
 8000848:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 800084a:	697b      	ldr	r3, [r7, #20]
 800084c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000850:	68fb      	ldr	r3, [r7, #12]
 8000852:	43db      	mvns	r3, r3
 8000854:	401a      	ands	r2, r3
 8000856:	697b      	ldr	r3, [r7, #20]
 8000858:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800085c:	683b      	ldr	r3, [r7, #0]
 800085e:	69db      	ldr	r3, [r3, #28]
 8000860:	2b00      	cmp	r3, #0
 8000862:	d123      	bne.n	80008ac <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8000864:	697b      	ldr	r3, [r7, #20]
 8000866:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 800086a:	68fb      	ldr	r3, [r7, #12]
 800086c:	43db      	mvns	r3, r3
 800086e:	401a      	ands	r2, r3
 8000870:	697b      	ldr	r3, [r7, #20]
 8000872:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000876:	683b      	ldr	r3, [r7, #0]
 8000878:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800087a:	683b      	ldr	r3, [r7, #0]
 800087c:	68db      	ldr	r3, [r3, #12]
 800087e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8000880:	683b      	ldr	r3, [r7, #0]
 8000882:	685b      	ldr	r3, [r3, #4]
 8000884:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8000886:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	3248      	adds	r2, #72	; 0x48
 800088c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8000890:	683b      	ldr	r3, [r7, #0]
 8000892:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8000894:	683a      	ldr	r2, [r7, #0]
 8000896:	6892      	ldr	r2, [r2, #8]
 8000898:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 800089a:	683a      	ldr	r2, [r7, #0]
 800089c:	6812      	ldr	r2, [r2, #0]
 800089e:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80008a0:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80008a2:	6979      	ldr	r1, [r7, #20]
 80008a4:	3348      	adds	r3, #72	; 0x48
 80008a6:	00db      	lsls	r3, r3, #3
 80008a8:	440b      	add	r3, r1
 80008aa:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 80008ac:	683b      	ldr	r3, [r7, #0]
 80008ae:	69db      	ldr	r3, [r3, #28]
 80008b0:	2b01      	cmp	r3, #1
 80008b2:	d122      	bne.n	80008fa <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80008b4:	697b      	ldr	r3, [r7, #20]
 80008b6:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80008ba:	68fb      	ldr	r3, [r7, #12]
 80008bc:	431a      	orrs	r2, r3
 80008be:	697b      	ldr	r3, [r7, #20]
 80008c0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80008c4:	683b      	ldr	r3, [r7, #0]
 80008c6:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80008c8:	683b      	ldr	r3, [r7, #0]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80008ce:	683b      	ldr	r3, [r7, #0]
 80008d0:	685b      	ldr	r3, [r3, #4]
 80008d2:	b29b      	uxth	r3, r3
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80008d4:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80008d6:	697b      	ldr	r3, [r7, #20]
 80008d8:	3248      	adds	r2, #72	; 0x48
 80008da:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80008de:	683b      	ldr	r3, [r7, #0]
 80008e0:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80008e2:	683a      	ldr	r2, [r7, #0]
 80008e4:	6892      	ldr	r2, [r2, #8]
 80008e6:	0411      	lsls	r1, r2, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80008e8:	683a      	ldr	r2, [r7, #0]
 80008ea:	68d2      	ldr	r2, [r2, #12]
 80008ec:	b292      	uxth	r2, r2
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80008ee:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80008f0:	6979      	ldr	r1, [r7, #20]
 80008f2:	3348      	adds	r3, #72	; 0x48
 80008f4:	00db      	lsls	r3, r3, #3
 80008f6:	440b      	add	r3, r1
 80008f8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80008fa:	683b      	ldr	r3, [r7, #0]
 80008fc:	699b      	ldr	r3, [r3, #24]
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d109      	bne.n	8000916 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8000902:	697b      	ldr	r3, [r7, #20]
 8000904:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	43db      	mvns	r3, r3
 800090c:	401a      	ands	r2, r3
 800090e:	697b      	ldr	r3, [r7, #20]
 8000910:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8000914:	e007      	b.n	8000926 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8000916:	697b      	ldr	r3, [r7, #20]
 8000918:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800091c:	68fb      	ldr	r3, [r7, #12]
 800091e:	431a      	orrs	r2, r3
 8000920:	697b      	ldr	r3, [r7, #20]
 8000922:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8000926:	683b      	ldr	r3, [r7, #0]
 8000928:	691b      	ldr	r3, [r3, #16]
 800092a:	2b00      	cmp	r3, #0
 800092c:	d109      	bne.n	8000942 <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 800092e:	697b      	ldr	r3, [r7, #20]
 8000930:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000934:	68fb      	ldr	r3, [r7, #12]
 8000936:	43db      	mvns	r3, r3
 8000938:	401a      	ands	r2, r3
 800093a:	697b      	ldr	r3, [r7, #20]
 800093c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8000940:	e007      	b.n	8000952 <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8000942:	697b      	ldr	r3, [r7, #20]
 8000944:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8000948:	68fb      	ldr	r3, [r7, #12]
 800094a:	431a      	orrs	r2, r3
 800094c:	697b      	ldr	r3, [r7, #20]
 800094e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	6a1b      	ldr	r3, [r3, #32]
 8000956:	2b01      	cmp	r3, #1
 8000958:	d107      	bne.n	800096a <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800095a:	697b      	ldr	r3, [r7, #20]
 800095c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8000960:	68fb      	ldr	r3, [r7, #12]
 8000962:	431a      	orrs	r2, r3
 8000964:	697b      	ldr	r3, [r7, #20]
 8000966:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 800096a:	697b      	ldr	r3, [r7, #20]
 800096c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8000970:	f023 0201 	bic.w	r2, r3, #1
 8000974:	697b      	ldr	r3, [r7, #20]
 8000976:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 800097a:	2300      	movs	r3, #0
 800097c:	e006      	b.n	800098c <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000982:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800098a:	2301      	movs	r3, #1
  }
}
 800098c:	4618      	mov	r0, r3
 800098e:	371c      	adds	r7, #28
 8000990:	46bd      	mov	sp, r7
 8000992:	bc80      	pop	{r7}
 8000994:	4770      	bx	lr

08000996 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8000996:	b580      	push	{r7, lr}
 8000998:	b084      	sub	sp, #16
 800099a:	af00      	add	r7, sp, #0
 800099c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80009a4:	b2db      	uxtb	r3, r3
 80009a6:	2b01      	cmp	r3, #1
 80009a8:	d12e      	bne.n	8000a08 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80009aa:	687b      	ldr	r3, [r7, #4]
 80009ac:	2202      	movs	r2, #2
 80009ae:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	687a      	ldr	r2, [r7, #4]
 80009b8:	6812      	ldr	r2, [r2, #0]
 80009ba:	6812      	ldr	r2, [r2, #0]
 80009bc:	f022 0201 	bic.w	r2, r2, #1
 80009c0:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80009c2:	f7ff fc1b 	bl	80001fc <HAL_GetTick>
 80009c6:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80009c8:	e012      	b.n	80009f0 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80009ca:	f7ff fc17 	bl	80001fc <HAL_GetTick>
 80009ce:	4602      	mov	r2, r0
 80009d0:	68fb      	ldr	r3, [r7, #12]
 80009d2:	1ad3      	subs	r3, r2, r3
 80009d4:	2b0a      	cmp	r3, #10
 80009d6:	d90b      	bls.n	80009f0 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80009dc:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 80009e4:	687b      	ldr	r3, [r7, #4]
 80009e6:	2205      	movs	r2, #5
 80009e8:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 80009ec:	2301      	movs	r3, #1
 80009ee:	e012      	b.n	8000a16 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	685b      	ldr	r3, [r3, #4]
 80009f6:	f003 0301 	and.w	r3, r3, #1
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d1e5      	bne.n	80009ca <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80009fe:	687b      	ldr	r3, [r7, #4]
 8000a00:	2200      	movs	r2, #0
 8000a02:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8000a04:	2300      	movs	r3, #0
 8000a06:	e006      	b.n	8000a16 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a0c:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000a14:	2301      	movs	r3, #1
  }
}
 8000a16:	4618      	mov	r0, r3
 8000a18:	3710      	adds	r7, #16
 8000a1a:	46bd      	mov	sp, r7
 8000a1c:	bd80      	pop	{r7, pc}

08000a1e <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8000a1e:	b480      	push	{r7}
 8000a20:	b087      	sub	sp, #28
 8000a22:	af00      	add	r7, sp, #0
 8000a24:	60f8      	str	r0, [r7, #12]
 8000a26:	60b9      	str	r1, [r7, #8]
 8000a28:	607a      	str	r2, [r7, #4]
 8000a2a:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8000a32:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8000a34:	7dfb      	ldrb	r3, [r7, #23]
 8000a36:	2b01      	cmp	r3, #1
 8000a38:	d003      	beq.n	8000a42 <HAL_CAN_GetRxMessage+0x24>
 8000a3a:	7dfb      	ldrb	r3, [r7, #23]
 8000a3c:	2b02      	cmp	r3, #2
 8000a3e:	f040 80f3 	bne.w	8000c28 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000a42:	68bb      	ldr	r3, [r7, #8]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d10e      	bne.n	8000a66 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	68db      	ldr	r3, [r3, #12]
 8000a4e:	f003 0303 	and.w	r3, r3, #3
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d116      	bne.n	8000a84 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000a56:	68fb      	ldr	r3, [r7, #12]
 8000a58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a5a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000a5e:	68fb      	ldr	r3, [r7, #12]
 8000a60:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000a62:	2301      	movs	r3, #1
 8000a64:	e0e7      	b.n	8000c36 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8000a66:	68fb      	ldr	r3, [r7, #12]
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	691b      	ldr	r3, [r3, #16]
 8000a6c:	f003 0303 	and.w	r3, r3, #3
 8000a70:	2b00      	cmp	r3, #0
 8000a72:	d107      	bne.n	8000a84 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8000a74:	68fb      	ldr	r3, [r7, #12]
 8000a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000a78:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8000a7c:	68fb      	ldr	r3, [r7, #12]
 8000a7e:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8000a80:	2301      	movs	r3, #1
 8000a82:	e0d8      	b.n	8000c36 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8000a84:	68fb      	ldr	r3, [r7, #12]
 8000a86:	681a      	ldr	r2, [r3, #0]
 8000a88:	68bb      	ldr	r3, [r7, #8]
 8000a8a:	331b      	adds	r3, #27
 8000a8c:	011b      	lsls	r3, r3, #4
 8000a8e:	4413      	add	r3, r2
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	f003 0204 	and.w	r2, r3, #4
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	689b      	ldr	r3, [r3, #8]
 8000a9e:	2b00      	cmp	r3, #0
 8000aa0:	d10c      	bne.n	8000abc <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8000aa2:	68fb      	ldr	r3, [r7, #12]
 8000aa4:	681a      	ldr	r2, [r3, #0]
 8000aa6:	68bb      	ldr	r3, [r7, #8]
 8000aa8:	331b      	adds	r3, #27
 8000aaa:	011b      	lsls	r3, r3, #4
 8000aac:	4413      	add	r3, r2
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	0d5b      	lsrs	r3, r3, #21
 8000ab2:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	601a      	str	r2, [r3, #0]
 8000aba:	e00b      	b.n	8000ad4 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	681a      	ldr	r2, [r3, #0]
 8000ac0:	68bb      	ldr	r3, [r7, #8]
 8000ac2:	331b      	adds	r3, #27
 8000ac4:	011b      	lsls	r3, r3, #4
 8000ac6:	4413      	add	r3, r2
 8000ac8:	681b      	ldr	r3, [r3, #0]
 8000aca:	08db      	lsrs	r3, r3, #3
 8000acc:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	681a      	ldr	r2, [r3, #0]
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	331b      	adds	r3, #27
 8000adc:	011b      	lsls	r3, r3, #4
 8000ade:	4413      	add	r3, r2
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	f003 0202 	and.w	r2, r3, #2
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8000aea:	68fb      	ldr	r3, [r7, #12]
 8000aec:	681a      	ldr	r2, [r3, #0]
 8000aee:	68bb      	ldr	r3, [r7, #8]
 8000af0:	331b      	adds	r3, #27
 8000af2:	011b      	lsls	r3, r3, #4
 8000af4:	4413      	add	r3, r2
 8000af6:	3304      	adds	r3, #4
 8000af8:	681b      	ldr	r3, [r3, #0]
 8000afa:	f003 020f 	and.w	r2, r3, #15
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	681a      	ldr	r2, [r3, #0]
 8000b06:	68bb      	ldr	r3, [r7, #8]
 8000b08:	331b      	adds	r3, #27
 8000b0a:	011b      	lsls	r3, r3, #4
 8000b0c:	4413      	add	r3, r2
 8000b0e:	3304      	adds	r3, #4
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	0a1b      	lsrs	r3, r3, #8
 8000b14:	b2da      	uxtb	r2, r3
 8000b16:	687b      	ldr	r3, [r7, #4]
 8000b18:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8000b1a:	68fb      	ldr	r3, [r7, #12]
 8000b1c:	681a      	ldr	r2, [r3, #0]
 8000b1e:	68bb      	ldr	r3, [r7, #8]
 8000b20:	331b      	adds	r3, #27
 8000b22:	011b      	lsls	r3, r3, #4
 8000b24:	4413      	add	r3, r2
 8000b26:	3304      	adds	r3, #4
 8000b28:	681b      	ldr	r3, [r3, #0]
 8000b2a:	0c1b      	lsrs	r3, r3, #16
 8000b2c:	b29a      	uxth	r2, r3
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	681a      	ldr	r2, [r3, #0]
 8000b36:	68bb      	ldr	r3, [r7, #8]
 8000b38:	011b      	lsls	r3, r3, #4
 8000b3a:	4413      	add	r3, r2
 8000b3c:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	b2da      	uxtb	r2, r3
 8000b44:	683b      	ldr	r3, [r7, #0]
 8000b46:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8000b48:	683b      	ldr	r3, [r7, #0]
 8000b4a:	3301      	adds	r3, #1
 8000b4c:	68fa      	ldr	r2, [r7, #12]
 8000b4e:	6811      	ldr	r1, [r2, #0]
 8000b50:	68ba      	ldr	r2, [r7, #8]
 8000b52:	0112      	lsls	r2, r2, #4
 8000b54:	440a      	add	r2, r1
 8000b56:	f502 72dc 	add.w	r2, r2, #440	; 0x1b8
 8000b5a:	6812      	ldr	r2, [r2, #0]
 8000b5c:	0a12      	lsrs	r2, r2, #8
 8000b5e:	b2d2      	uxtb	r2, r2
 8000b60:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8000b62:	683b      	ldr	r3, [r7, #0]
 8000b64:	3302      	adds	r3, #2
 8000b66:	68fa      	ldr	r2, [r7, #12]
 8000b68:	6811      	ldr	r1, [r2, #0]
 8000b6a:	68ba      	ldr	r2, [r7, #8]
 8000b6c:	0112      	lsls	r2, r2, #4
 8000b6e:	440a      	add	r2, r1
 8000b70:	f502 72dc 	add.w	r2, r2, #440	; 0x1b8
 8000b74:	6812      	ldr	r2, [r2, #0]
 8000b76:	0c12      	lsrs	r2, r2, #16
 8000b78:	b2d2      	uxtb	r2, r2
 8000b7a:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	3303      	adds	r3, #3
 8000b80:	68fa      	ldr	r2, [r7, #12]
 8000b82:	6811      	ldr	r1, [r2, #0]
 8000b84:	68ba      	ldr	r2, [r7, #8]
 8000b86:	0112      	lsls	r2, r2, #4
 8000b88:	440a      	add	r2, r1
 8000b8a:	f502 72dc 	add.w	r2, r2, #440	; 0x1b8
 8000b8e:	6812      	ldr	r2, [r2, #0]
 8000b90:	0e12      	lsrs	r2, r2, #24
 8000b92:	b2d2      	uxtb	r2, r2
 8000b94:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8000b96:	683b      	ldr	r3, [r7, #0]
 8000b98:	3304      	adds	r3, #4
 8000b9a:	68fa      	ldr	r2, [r7, #12]
 8000b9c:	6811      	ldr	r1, [r2, #0]
 8000b9e:	68ba      	ldr	r2, [r7, #8]
 8000ba0:	0112      	lsls	r2, r2, #4
 8000ba2:	440a      	add	r2, r1
 8000ba4:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 8000ba8:	6812      	ldr	r2, [r2, #0]
 8000baa:	b2d2      	uxtb	r2, r2
 8000bac:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8000bae:	683b      	ldr	r3, [r7, #0]
 8000bb0:	3305      	adds	r3, #5
 8000bb2:	68fa      	ldr	r2, [r7, #12]
 8000bb4:	6811      	ldr	r1, [r2, #0]
 8000bb6:	68ba      	ldr	r2, [r7, #8]
 8000bb8:	0112      	lsls	r2, r2, #4
 8000bba:	440a      	add	r2, r1
 8000bbc:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 8000bc0:	6812      	ldr	r2, [r2, #0]
 8000bc2:	0a12      	lsrs	r2, r2, #8
 8000bc4:	b2d2      	uxtb	r2, r2
 8000bc6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8000bc8:	683b      	ldr	r3, [r7, #0]
 8000bca:	3306      	adds	r3, #6
 8000bcc:	68fa      	ldr	r2, [r7, #12]
 8000bce:	6811      	ldr	r1, [r2, #0]
 8000bd0:	68ba      	ldr	r2, [r7, #8]
 8000bd2:	0112      	lsls	r2, r2, #4
 8000bd4:	440a      	add	r2, r1
 8000bd6:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 8000bda:	6812      	ldr	r2, [r2, #0]
 8000bdc:	0c12      	lsrs	r2, r2, #16
 8000bde:	b2d2      	uxtb	r2, r2
 8000be0:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8000be2:	683b      	ldr	r3, [r7, #0]
 8000be4:	3307      	adds	r3, #7
 8000be6:	68fa      	ldr	r2, [r7, #12]
 8000be8:	6811      	ldr	r1, [r2, #0]
 8000bea:	68ba      	ldr	r2, [r7, #8]
 8000bec:	0112      	lsls	r2, r2, #4
 8000bee:	440a      	add	r2, r1
 8000bf0:	f502 72de 	add.w	r2, r2, #444	; 0x1bc
 8000bf4:	6812      	ldr	r2, [r2, #0]
 8000bf6:	0e12      	lsrs	r2, r2, #24
 8000bf8:	b2d2      	uxtb	r2, r2
 8000bfa:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8000bfc:	68bb      	ldr	r3, [r7, #8]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d108      	bne.n	8000c14 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	681b      	ldr	r3, [r3, #0]
 8000c06:	68fa      	ldr	r2, [r7, #12]
 8000c08:	6812      	ldr	r2, [r2, #0]
 8000c0a:	68d2      	ldr	r2, [r2, #12]
 8000c0c:	f042 0220 	orr.w	r2, r2, #32
 8000c10:	60da      	str	r2, [r3, #12]
 8000c12:	e007      	b.n	8000c24 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8000c14:	68fb      	ldr	r3, [r7, #12]
 8000c16:	681b      	ldr	r3, [r3, #0]
 8000c18:	68fa      	ldr	r2, [r7, #12]
 8000c1a:	6812      	ldr	r2, [r2, #0]
 8000c1c:	6912      	ldr	r2, [r2, #16]
 8000c1e:	f042 0220 	orr.w	r2, r2, #32
 8000c22:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8000c24:	2300      	movs	r3, #0
 8000c26:	e006      	b.n	8000c36 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000c2c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8000c30:	68fb      	ldr	r3, [r7, #12]
 8000c32:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8000c34:	2301      	movs	r3, #1
  }
}
 8000c36:	4618      	mov	r0, r3
 8000c38:	371c      	adds	r7, #28
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bc80      	pop	{r7}
 8000c3e:	4770      	bx	lr

08000c40 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c40:	b480      	push	{r7}
 8000c42:	b085      	sub	sp, #20
 8000c44:	af00      	add	r7, sp, #0
 8000c46:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	f003 0307 	and.w	r3, r3, #7
 8000c4e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000c50:	4b0c      	ldr	r3, [pc, #48]	; (8000c84 <__NVIC_SetPriorityGrouping+0x44>)
 8000c52:	68db      	ldr	r3, [r3, #12]
 8000c54:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000c56:	68ba      	ldr	r2, [r7, #8]
 8000c58:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000c5c:	4013      	ands	r3, r2
 8000c5e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000c60:	68fb      	ldr	r3, [r7, #12]
 8000c62:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000c64:	68bb      	ldr	r3, [r7, #8]
 8000c66:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000c68:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000c6c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000c70:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000c72:	4a04      	ldr	r2, [pc, #16]	; (8000c84 <__NVIC_SetPriorityGrouping+0x44>)
 8000c74:	68bb      	ldr	r3, [r7, #8]
 8000c76:	60d3      	str	r3, [r2, #12]
}
 8000c78:	bf00      	nop
 8000c7a:	3714      	adds	r7, #20
 8000c7c:	46bd      	mov	sp, r7
 8000c7e:	bc80      	pop	{r7}
 8000c80:	4770      	bx	lr
 8000c82:	bf00      	nop
 8000c84:	e000ed00 	.word	0xe000ed00

08000c88 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c8c:	4b04      	ldr	r3, [pc, #16]	; (8000ca0 <__NVIC_GetPriorityGrouping+0x18>)
 8000c8e:	68db      	ldr	r3, [r3, #12]
 8000c90:	0a1b      	lsrs	r3, r3, #8
 8000c92:	f003 0307 	and.w	r3, r3, #7
}
 8000c96:	4618      	mov	r0, r3
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	bc80      	pop	{r7}
 8000c9c:	4770      	bx	lr
 8000c9e:	bf00      	nop
 8000ca0:	e000ed00 	.word	0xe000ed00

08000ca4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ca4:	b480      	push	{r7}
 8000ca6:	b083      	sub	sp, #12
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	4603      	mov	r3, r0
 8000cac:	6039      	str	r1, [r7, #0]
 8000cae:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cb4:	2b00      	cmp	r3, #0
 8000cb6:	db0a      	blt.n	8000cce <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cb8:	490d      	ldr	r1, [pc, #52]	; (8000cf0 <__NVIC_SetPriority+0x4c>)
 8000cba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000cbe:	683a      	ldr	r2, [r7, #0]
 8000cc0:	b2d2      	uxtb	r2, r2
 8000cc2:	0112      	lsls	r2, r2, #4
 8000cc4:	b2d2      	uxtb	r2, r2
 8000cc6:	440b      	add	r3, r1
 8000cc8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000ccc:	e00a      	b.n	8000ce4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000cce:	4909      	ldr	r1, [pc, #36]	; (8000cf4 <__NVIC_SetPriority+0x50>)
 8000cd0:	79fb      	ldrb	r3, [r7, #7]
 8000cd2:	f003 030f 	and.w	r3, r3, #15
 8000cd6:	3b04      	subs	r3, #4
 8000cd8:	683a      	ldr	r2, [r7, #0]
 8000cda:	b2d2      	uxtb	r2, r2
 8000cdc:	0112      	lsls	r2, r2, #4
 8000cde:	b2d2      	uxtb	r2, r2
 8000ce0:	440b      	add	r3, r1
 8000ce2:	761a      	strb	r2, [r3, #24]
}
 8000ce4:	bf00      	nop
 8000ce6:	370c      	adds	r7, #12
 8000ce8:	46bd      	mov	sp, r7
 8000cea:	bc80      	pop	{r7}
 8000cec:	4770      	bx	lr
 8000cee:	bf00      	nop
 8000cf0:	e000e100 	.word	0xe000e100
 8000cf4:	e000ed00 	.word	0xe000ed00

08000cf8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	b089      	sub	sp, #36	; 0x24
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	60f8      	str	r0, [r7, #12]
 8000d00:	60b9      	str	r1, [r7, #8]
 8000d02:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	f003 0307 	and.w	r3, r3, #7
 8000d0a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000d0c:	69fb      	ldr	r3, [r7, #28]
 8000d0e:	f1c3 0307 	rsb	r3, r3, #7
 8000d12:	2b04      	cmp	r3, #4
 8000d14:	bf28      	it	cs
 8000d16:	2304      	movcs	r3, #4
 8000d18:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000d1a:	69fb      	ldr	r3, [r7, #28]
 8000d1c:	3304      	adds	r3, #4
 8000d1e:	2b06      	cmp	r3, #6
 8000d20:	d902      	bls.n	8000d28 <NVIC_EncodePriority+0x30>
 8000d22:	69fb      	ldr	r3, [r7, #28]
 8000d24:	3b03      	subs	r3, #3
 8000d26:	e000      	b.n	8000d2a <NVIC_EncodePriority+0x32>
 8000d28:	2300      	movs	r3, #0
 8000d2a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d2c:	2201      	movs	r2, #1
 8000d2e:	69bb      	ldr	r3, [r7, #24]
 8000d30:	fa02 f303 	lsl.w	r3, r2, r3
 8000d34:	1e5a      	subs	r2, r3, #1
 8000d36:	68bb      	ldr	r3, [r7, #8]
 8000d38:	401a      	ands	r2, r3
 8000d3a:	697b      	ldr	r3, [r7, #20]
 8000d3c:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000d3e:	2101      	movs	r1, #1
 8000d40:	697b      	ldr	r3, [r7, #20]
 8000d42:	fa01 f303 	lsl.w	r3, r1, r3
 8000d46:	1e59      	subs	r1, r3, #1
 8000d48:	687b      	ldr	r3, [r7, #4]
 8000d4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000d4c:	4313      	orrs	r3, r2
         );
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	3724      	adds	r7, #36	; 0x24
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bc80      	pop	{r7}
 8000d56:	4770      	bx	lr

08000d58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b082      	sub	sp, #8
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	3b01      	subs	r3, #1
 8000d64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000d68:	d301      	bcc.n	8000d6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000d6a:	2301      	movs	r3, #1
 8000d6c:	e00f      	b.n	8000d8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000d6e:	4a0a      	ldr	r2, [pc, #40]	; (8000d98 <SysTick_Config+0x40>)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	3b01      	subs	r3, #1
 8000d74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000d76:	210f      	movs	r1, #15
 8000d78:	f04f 30ff 	mov.w	r0, #4294967295
 8000d7c:	f7ff ff92 	bl	8000ca4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000d80:	4b05      	ldr	r3, [pc, #20]	; (8000d98 <SysTick_Config+0x40>)
 8000d82:	2200      	movs	r2, #0
 8000d84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d86:	4b04      	ldr	r3, [pc, #16]	; (8000d98 <SysTick_Config+0x40>)
 8000d88:	2207      	movs	r2, #7
 8000d8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d8c:	2300      	movs	r3, #0
}
 8000d8e:	4618      	mov	r0, r3
 8000d90:	3708      	adds	r7, #8
 8000d92:	46bd      	mov	sp, r7
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	e000e010 	.word	0xe000e010

08000d9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b082      	sub	sp, #8
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000da4:	6878      	ldr	r0, [r7, #4]
 8000da6:	f7ff ff4b 	bl	8000c40 <__NVIC_SetPriorityGrouping>
}
 8000daa:	bf00      	nop
 8000dac:	3708      	adds	r7, #8
 8000dae:	46bd      	mov	sp, r7
 8000db0:	bd80      	pop	{r7, pc}

08000db2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000db2:	b580      	push	{r7, lr}
 8000db4:	b086      	sub	sp, #24
 8000db6:	af00      	add	r7, sp, #0
 8000db8:	4603      	mov	r3, r0
 8000dba:	60b9      	str	r1, [r7, #8]
 8000dbc:	607a      	str	r2, [r7, #4]
 8000dbe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000dc0:	2300      	movs	r3, #0
 8000dc2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000dc4:	f7ff ff60 	bl	8000c88 <__NVIC_GetPriorityGrouping>
 8000dc8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000dca:	687a      	ldr	r2, [r7, #4]
 8000dcc:	68b9      	ldr	r1, [r7, #8]
 8000dce:	6978      	ldr	r0, [r7, #20]
 8000dd0:	f7ff ff92 	bl	8000cf8 <NVIC_EncodePriority>
 8000dd4:	4602      	mov	r2, r0
 8000dd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000dda:	4611      	mov	r1, r2
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f7ff ff61 	bl	8000ca4 <__NVIC_SetPriority>
}
 8000de2:	bf00      	nop
 8000de4:	3718      	adds	r7, #24
 8000de6:	46bd      	mov	sp, r7
 8000de8:	bd80      	pop	{r7, pc}

08000dea <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000dea:	b580      	push	{r7, lr}
 8000dec:	b082      	sub	sp, #8
 8000dee:	af00      	add	r7, sp, #0
 8000df0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000df2:	6878      	ldr	r0, [r7, #4]
 8000df4:	f7ff ffb0 	bl	8000d58 <SysTick_Config>
 8000df8:	4603      	mov	r3, r0
}
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	3708      	adds	r7, #8
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
	...

08000e04 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000e04:	b480      	push	{r7}
 8000e06:	b08b      	sub	sp, #44	; 0x2c
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	6078      	str	r0, [r7, #4]
 8000e0c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000e12:	2300      	movs	r3, #0
 8000e14:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000e16:	e127      	b.n	8001068 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000e18:	2201      	movs	r2, #1
 8000e1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e20:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	681a      	ldr	r2, [r3, #0]
 8000e26:	69fb      	ldr	r3, [r7, #28]
 8000e28:	4013      	ands	r3, r2
 8000e2a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000e2c:	69ba      	ldr	r2, [r7, #24]
 8000e2e:	69fb      	ldr	r3, [r7, #28]
 8000e30:	429a      	cmp	r2, r3
 8000e32:	f040 8116 	bne.w	8001062 <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000e36:	683b      	ldr	r3, [r7, #0]
 8000e38:	685b      	ldr	r3, [r3, #4]
 8000e3a:	2b12      	cmp	r3, #18
 8000e3c:	d034      	beq.n	8000ea8 <HAL_GPIO_Init+0xa4>
 8000e3e:	2b12      	cmp	r3, #18
 8000e40:	d80d      	bhi.n	8000e5e <HAL_GPIO_Init+0x5a>
 8000e42:	2b02      	cmp	r3, #2
 8000e44:	d02b      	beq.n	8000e9e <HAL_GPIO_Init+0x9a>
 8000e46:	2b02      	cmp	r3, #2
 8000e48:	d804      	bhi.n	8000e54 <HAL_GPIO_Init+0x50>
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d031      	beq.n	8000eb2 <HAL_GPIO_Init+0xae>
 8000e4e:	2b01      	cmp	r3, #1
 8000e50:	d01c      	beq.n	8000e8c <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000e52:	e048      	b.n	8000ee6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000e54:	2b03      	cmp	r3, #3
 8000e56:	d043      	beq.n	8000ee0 <HAL_GPIO_Init+0xdc>
 8000e58:	2b11      	cmp	r3, #17
 8000e5a:	d01b      	beq.n	8000e94 <HAL_GPIO_Init+0x90>
          break;
 8000e5c:	e043      	b.n	8000ee6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000e5e:	4a89      	ldr	r2, [pc, #548]	; (8001084 <HAL_GPIO_Init+0x280>)
 8000e60:	4293      	cmp	r3, r2
 8000e62:	d026      	beq.n	8000eb2 <HAL_GPIO_Init+0xae>
 8000e64:	4a87      	ldr	r2, [pc, #540]	; (8001084 <HAL_GPIO_Init+0x280>)
 8000e66:	4293      	cmp	r3, r2
 8000e68:	d806      	bhi.n	8000e78 <HAL_GPIO_Init+0x74>
 8000e6a:	4a87      	ldr	r2, [pc, #540]	; (8001088 <HAL_GPIO_Init+0x284>)
 8000e6c:	4293      	cmp	r3, r2
 8000e6e:	d020      	beq.n	8000eb2 <HAL_GPIO_Init+0xae>
 8000e70:	4a86      	ldr	r2, [pc, #536]	; (800108c <HAL_GPIO_Init+0x288>)
 8000e72:	4293      	cmp	r3, r2
 8000e74:	d01d      	beq.n	8000eb2 <HAL_GPIO_Init+0xae>
          break;
 8000e76:	e036      	b.n	8000ee6 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000e78:	4a85      	ldr	r2, [pc, #532]	; (8001090 <HAL_GPIO_Init+0x28c>)
 8000e7a:	4293      	cmp	r3, r2
 8000e7c:	d019      	beq.n	8000eb2 <HAL_GPIO_Init+0xae>
 8000e7e:	4a85      	ldr	r2, [pc, #532]	; (8001094 <HAL_GPIO_Init+0x290>)
 8000e80:	4293      	cmp	r3, r2
 8000e82:	d016      	beq.n	8000eb2 <HAL_GPIO_Init+0xae>
 8000e84:	4a84      	ldr	r2, [pc, #528]	; (8001098 <HAL_GPIO_Init+0x294>)
 8000e86:	4293      	cmp	r3, r2
 8000e88:	d013      	beq.n	8000eb2 <HAL_GPIO_Init+0xae>
          break;
 8000e8a:	e02c      	b.n	8000ee6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	68db      	ldr	r3, [r3, #12]
 8000e90:	623b      	str	r3, [r7, #32]
          break;
 8000e92:	e028      	b.n	8000ee6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000e94:	683b      	ldr	r3, [r7, #0]
 8000e96:	68db      	ldr	r3, [r3, #12]
 8000e98:	3304      	adds	r3, #4
 8000e9a:	623b      	str	r3, [r7, #32]
          break;
 8000e9c:	e023      	b.n	8000ee6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000e9e:	683b      	ldr	r3, [r7, #0]
 8000ea0:	68db      	ldr	r3, [r3, #12]
 8000ea2:	3308      	adds	r3, #8
 8000ea4:	623b      	str	r3, [r7, #32]
          break;
 8000ea6:	e01e      	b.n	8000ee6 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	68db      	ldr	r3, [r3, #12]
 8000eac:	330c      	adds	r3, #12
 8000eae:	623b      	str	r3, [r7, #32]
          break;
 8000eb0:	e019      	b.n	8000ee6 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000eb2:	683b      	ldr	r3, [r7, #0]
 8000eb4:	689b      	ldr	r3, [r3, #8]
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d102      	bne.n	8000ec0 <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000eba:	2304      	movs	r3, #4
 8000ebc:	623b      	str	r3, [r7, #32]
          break;
 8000ebe:	e012      	b.n	8000ee6 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	689b      	ldr	r3, [r3, #8]
 8000ec4:	2b01      	cmp	r3, #1
 8000ec6:	d105      	bne.n	8000ed4 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ec8:	2308      	movs	r3, #8
 8000eca:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	69fa      	ldr	r2, [r7, #28]
 8000ed0:	611a      	str	r2, [r3, #16]
          break;
 8000ed2:	e008      	b.n	8000ee6 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000ed4:	2308      	movs	r3, #8
 8000ed6:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	69fa      	ldr	r2, [r7, #28]
 8000edc:	615a      	str	r2, [r3, #20]
          break;
 8000ede:	e002      	b.n	8000ee6 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	623b      	str	r3, [r7, #32]
          break;
 8000ee4:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000ee6:	69bb      	ldr	r3, [r7, #24]
 8000ee8:	2bff      	cmp	r3, #255	; 0xff
 8000eea:	d801      	bhi.n	8000ef0 <HAL_GPIO_Init+0xec>
 8000eec:	687b      	ldr	r3, [r7, #4]
 8000eee:	e001      	b.n	8000ef4 <HAL_GPIO_Init+0xf0>
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	3304      	adds	r3, #4
 8000ef4:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000ef6:	69bb      	ldr	r3, [r7, #24]
 8000ef8:	2bff      	cmp	r3, #255	; 0xff
 8000efa:	d802      	bhi.n	8000f02 <HAL_GPIO_Init+0xfe>
 8000efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000efe:	009b      	lsls	r3, r3, #2
 8000f00:	e002      	b.n	8000f08 <HAL_GPIO_Init+0x104>
 8000f02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f04:	3b08      	subs	r3, #8
 8000f06:	009b      	lsls	r3, r3, #2
 8000f08:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000f0a:	697b      	ldr	r3, [r7, #20]
 8000f0c:	681a      	ldr	r2, [r3, #0]
 8000f0e:	210f      	movs	r1, #15
 8000f10:	693b      	ldr	r3, [r7, #16]
 8000f12:	fa01 f303 	lsl.w	r3, r1, r3
 8000f16:	43db      	mvns	r3, r3
 8000f18:	401a      	ands	r2, r3
 8000f1a:	6a39      	ldr	r1, [r7, #32]
 8000f1c:	693b      	ldr	r3, [r7, #16]
 8000f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000f22:	431a      	orrs	r2, r3
 8000f24:	697b      	ldr	r3, [r7, #20]
 8000f26:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000f28:	683b      	ldr	r3, [r7, #0]
 8000f2a:	685b      	ldr	r3, [r3, #4]
 8000f2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	f000 8096 	beq.w	8001062 <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000f36:	4a59      	ldr	r2, [pc, #356]	; (800109c <HAL_GPIO_Init+0x298>)
 8000f38:	4b58      	ldr	r3, [pc, #352]	; (800109c <HAL_GPIO_Init+0x298>)
 8000f3a:	699b      	ldr	r3, [r3, #24]
 8000f3c:	f043 0301 	orr.w	r3, r3, #1
 8000f40:	6193      	str	r3, [r2, #24]
 8000f42:	4b56      	ldr	r3, [pc, #344]	; (800109c <HAL_GPIO_Init+0x298>)
 8000f44:	699b      	ldr	r3, [r3, #24]
 8000f46:	f003 0301 	and.w	r3, r3, #1
 8000f4a:	60bb      	str	r3, [r7, #8]
 8000f4c:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000f4e:	4a54      	ldr	r2, [pc, #336]	; (80010a0 <HAL_GPIO_Init+0x29c>)
 8000f50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f52:	089b      	lsrs	r3, r3, #2
 8000f54:	3302      	adds	r3, #2
 8000f56:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f5a:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000f5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000f5e:	f003 0303 	and.w	r3, r3, #3
 8000f62:	009b      	lsls	r3, r3, #2
 8000f64:	220f      	movs	r2, #15
 8000f66:	fa02 f303 	lsl.w	r3, r2, r3
 8000f6a:	43db      	mvns	r3, r3
 8000f6c:	68fa      	ldr	r2, [r7, #12]
 8000f6e:	4013      	ands	r3, r2
 8000f70:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	4a4b      	ldr	r2, [pc, #300]	; (80010a4 <HAL_GPIO_Init+0x2a0>)
 8000f76:	4293      	cmp	r3, r2
 8000f78:	d013      	beq.n	8000fa2 <HAL_GPIO_Init+0x19e>
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	4a4a      	ldr	r2, [pc, #296]	; (80010a8 <HAL_GPIO_Init+0x2a4>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d00d      	beq.n	8000f9e <HAL_GPIO_Init+0x19a>
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	4a49      	ldr	r2, [pc, #292]	; (80010ac <HAL_GPIO_Init+0x2a8>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d007      	beq.n	8000f9a <HAL_GPIO_Init+0x196>
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	4a48      	ldr	r2, [pc, #288]	; (80010b0 <HAL_GPIO_Init+0x2ac>)
 8000f8e:	4293      	cmp	r3, r2
 8000f90:	d101      	bne.n	8000f96 <HAL_GPIO_Init+0x192>
 8000f92:	2303      	movs	r3, #3
 8000f94:	e006      	b.n	8000fa4 <HAL_GPIO_Init+0x1a0>
 8000f96:	2304      	movs	r3, #4
 8000f98:	e004      	b.n	8000fa4 <HAL_GPIO_Init+0x1a0>
 8000f9a:	2302      	movs	r3, #2
 8000f9c:	e002      	b.n	8000fa4 <HAL_GPIO_Init+0x1a0>
 8000f9e:	2301      	movs	r3, #1
 8000fa0:	e000      	b.n	8000fa4 <HAL_GPIO_Init+0x1a0>
 8000fa2:	2300      	movs	r3, #0
 8000fa4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000fa6:	f002 0203 	and.w	r2, r2, #3
 8000faa:	0092      	lsls	r2, r2, #2
 8000fac:	4093      	lsls	r3, r2
 8000fae:	68fa      	ldr	r2, [r7, #12]
 8000fb0:	4313      	orrs	r3, r2
 8000fb2:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000fb4:	493a      	ldr	r1, [pc, #232]	; (80010a0 <HAL_GPIO_Init+0x29c>)
 8000fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000fb8:	089b      	lsrs	r3, r3, #2
 8000fba:	3302      	adds	r3, #2
 8000fbc:	68fa      	ldr	r2, [r7, #12]
 8000fbe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	685b      	ldr	r3, [r3, #4]
 8000fc6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000fca:	2b00      	cmp	r3, #0
 8000fcc:	d006      	beq.n	8000fdc <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000fce:	4939      	ldr	r1, [pc, #228]	; (80010b4 <HAL_GPIO_Init+0x2b0>)
 8000fd0:	4b38      	ldr	r3, [pc, #224]	; (80010b4 <HAL_GPIO_Init+0x2b0>)
 8000fd2:	681a      	ldr	r2, [r3, #0]
 8000fd4:	69bb      	ldr	r3, [r7, #24]
 8000fd6:	4313      	orrs	r3, r2
 8000fd8:	600b      	str	r3, [r1, #0]
 8000fda:	e006      	b.n	8000fea <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000fdc:	4935      	ldr	r1, [pc, #212]	; (80010b4 <HAL_GPIO_Init+0x2b0>)
 8000fde:	4b35      	ldr	r3, [pc, #212]	; (80010b4 <HAL_GPIO_Init+0x2b0>)
 8000fe0:	681a      	ldr	r2, [r3, #0]
 8000fe2:	69bb      	ldr	r3, [r7, #24]
 8000fe4:	43db      	mvns	r3, r3
 8000fe6:	4013      	ands	r3, r2
 8000fe8:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000fea:	683b      	ldr	r3, [r7, #0]
 8000fec:	685b      	ldr	r3, [r3, #4]
 8000fee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000ff2:	2b00      	cmp	r3, #0
 8000ff4:	d006      	beq.n	8001004 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000ff6:	492f      	ldr	r1, [pc, #188]	; (80010b4 <HAL_GPIO_Init+0x2b0>)
 8000ff8:	4b2e      	ldr	r3, [pc, #184]	; (80010b4 <HAL_GPIO_Init+0x2b0>)
 8000ffa:	685a      	ldr	r2, [r3, #4]
 8000ffc:	69bb      	ldr	r3, [r7, #24]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	604b      	str	r3, [r1, #4]
 8001002:	e006      	b.n	8001012 <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001004:	492b      	ldr	r1, [pc, #172]	; (80010b4 <HAL_GPIO_Init+0x2b0>)
 8001006:	4b2b      	ldr	r3, [pc, #172]	; (80010b4 <HAL_GPIO_Init+0x2b0>)
 8001008:	685a      	ldr	r2, [r3, #4]
 800100a:	69bb      	ldr	r3, [r7, #24]
 800100c:	43db      	mvns	r3, r3
 800100e:	4013      	ands	r3, r2
 8001010:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001012:	683b      	ldr	r3, [r7, #0]
 8001014:	685b      	ldr	r3, [r3, #4]
 8001016:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800101a:	2b00      	cmp	r3, #0
 800101c:	d006      	beq.n	800102c <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 800101e:	4925      	ldr	r1, [pc, #148]	; (80010b4 <HAL_GPIO_Init+0x2b0>)
 8001020:	4b24      	ldr	r3, [pc, #144]	; (80010b4 <HAL_GPIO_Init+0x2b0>)
 8001022:	689a      	ldr	r2, [r3, #8]
 8001024:	69bb      	ldr	r3, [r7, #24]
 8001026:	4313      	orrs	r3, r2
 8001028:	608b      	str	r3, [r1, #8]
 800102a:	e006      	b.n	800103a <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800102c:	4921      	ldr	r1, [pc, #132]	; (80010b4 <HAL_GPIO_Init+0x2b0>)
 800102e:	4b21      	ldr	r3, [pc, #132]	; (80010b4 <HAL_GPIO_Init+0x2b0>)
 8001030:	689a      	ldr	r2, [r3, #8]
 8001032:	69bb      	ldr	r3, [r7, #24]
 8001034:	43db      	mvns	r3, r3
 8001036:	4013      	ands	r3, r2
 8001038:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800103a:	683b      	ldr	r3, [r7, #0]
 800103c:	685b      	ldr	r3, [r3, #4]
 800103e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001042:	2b00      	cmp	r3, #0
 8001044:	d006      	beq.n	8001054 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001046:	491b      	ldr	r1, [pc, #108]	; (80010b4 <HAL_GPIO_Init+0x2b0>)
 8001048:	4b1a      	ldr	r3, [pc, #104]	; (80010b4 <HAL_GPIO_Init+0x2b0>)
 800104a:	68da      	ldr	r2, [r3, #12]
 800104c:	69bb      	ldr	r3, [r7, #24]
 800104e:	4313      	orrs	r3, r2
 8001050:	60cb      	str	r3, [r1, #12]
 8001052:	e006      	b.n	8001062 <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001054:	4917      	ldr	r1, [pc, #92]	; (80010b4 <HAL_GPIO_Init+0x2b0>)
 8001056:	4b17      	ldr	r3, [pc, #92]	; (80010b4 <HAL_GPIO_Init+0x2b0>)
 8001058:	68da      	ldr	r2, [r3, #12]
 800105a:	69bb      	ldr	r3, [r7, #24]
 800105c:	43db      	mvns	r3, r3
 800105e:	4013      	ands	r3, r2
 8001060:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001064:	3301      	adds	r3, #1
 8001066:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001068:	683b      	ldr	r3, [r7, #0]
 800106a:	681a      	ldr	r2, [r3, #0]
 800106c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800106e:	fa22 f303 	lsr.w	r3, r2, r3
 8001072:	2b00      	cmp	r3, #0
 8001074:	f47f aed0 	bne.w	8000e18 <HAL_GPIO_Init+0x14>
  }
}
 8001078:	bf00      	nop
 800107a:	372c      	adds	r7, #44	; 0x2c
 800107c:	46bd      	mov	sp, r7
 800107e:	bc80      	pop	{r7}
 8001080:	4770      	bx	lr
 8001082:	bf00      	nop
 8001084:	10210000 	.word	0x10210000
 8001088:	10110000 	.word	0x10110000
 800108c:	10120000 	.word	0x10120000
 8001090:	10310000 	.word	0x10310000
 8001094:	10320000 	.word	0x10320000
 8001098:	10220000 	.word	0x10220000
 800109c:	40021000 	.word	0x40021000
 80010a0:	40010000 	.word	0x40010000
 80010a4:	40010800 	.word	0x40010800
 80010a8:	40010c00 	.word	0x40010c00
 80010ac:	40011000 	.word	0x40011000
 80010b0:	40011400 	.word	0x40011400
 80010b4:	40010400 	.word	0x40010400

080010b8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b083      	sub	sp, #12
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	460b      	mov	r3, r1
 80010c2:	807b      	strh	r3, [r7, #2]
 80010c4:	4613      	mov	r3, r2
 80010c6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80010c8:	787b      	ldrb	r3, [r7, #1]
 80010ca:	2b00      	cmp	r3, #0
 80010cc:	d003      	beq.n	80010d6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80010ce:	887a      	ldrh	r2, [r7, #2]
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 80010d4:	e003      	b.n	80010de <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 80010d6:	887b      	ldrh	r3, [r7, #2]
 80010d8:	041a      	lsls	r2, r3, #16
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	611a      	str	r2, [r3, #16]
}
 80010de:	bf00      	nop
 80010e0:	370c      	adds	r7, #12
 80010e2:	46bd      	mov	sp, r7
 80010e4:	bc80      	pop	{r7}
 80010e6:	4770      	bx	lr

080010e8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b086      	sub	sp, #24
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2b00      	cmp	r3, #0
 80010f4:	d101      	bne.n	80010fa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010f6:	2301      	movs	r3, #1
 80010f8:	e26c      	b.n	80015d4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	f003 0301 	and.w	r3, r3, #1
 8001102:	2b00      	cmp	r3, #0
 8001104:	f000 8087 	beq.w	8001216 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001108:	4b92      	ldr	r3, [pc, #584]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 800110a:	685b      	ldr	r3, [r3, #4]
 800110c:	f003 030c 	and.w	r3, r3, #12
 8001110:	2b04      	cmp	r3, #4
 8001112:	d00c      	beq.n	800112e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001114:	4b8f      	ldr	r3, [pc, #572]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 8001116:	685b      	ldr	r3, [r3, #4]
 8001118:	f003 030c 	and.w	r3, r3, #12
 800111c:	2b08      	cmp	r3, #8
 800111e:	d112      	bne.n	8001146 <HAL_RCC_OscConfig+0x5e>
 8001120:	4b8c      	ldr	r3, [pc, #560]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 8001122:	685b      	ldr	r3, [r3, #4]
 8001124:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001128:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800112c:	d10b      	bne.n	8001146 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800112e:	4b89      	ldr	r3, [pc, #548]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001136:	2b00      	cmp	r3, #0
 8001138:	d06c      	beq.n	8001214 <HAL_RCC_OscConfig+0x12c>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d168      	bne.n	8001214 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001142:	2301      	movs	r3, #1
 8001144:	e246      	b.n	80015d4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	685b      	ldr	r3, [r3, #4]
 800114a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800114e:	d106      	bne.n	800115e <HAL_RCC_OscConfig+0x76>
 8001150:	4a80      	ldr	r2, [pc, #512]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 8001152:	4b80      	ldr	r3, [pc, #512]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800115a:	6013      	str	r3, [r2, #0]
 800115c:	e02e      	b.n	80011bc <HAL_RCC_OscConfig+0xd4>
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	2b00      	cmp	r3, #0
 8001164:	d10c      	bne.n	8001180 <HAL_RCC_OscConfig+0x98>
 8001166:	4a7b      	ldr	r2, [pc, #492]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 8001168:	4b7a      	ldr	r3, [pc, #488]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001170:	6013      	str	r3, [r2, #0]
 8001172:	4a78      	ldr	r2, [pc, #480]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 8001174:	4b77      	ldr	r3, [pc, #476]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800117c:	6013      	str	r3, [r2, #0]
 800117e:	e01d      	b.n	80011bc <HAL_RCC_OscConfig+0xd4>
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	685b      	ldr	r3, [r3, #4]
 8001184:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001188:	d10c      	bne.n	80011a4 <HAL_RCC_OscConfig+0xbc>
 800118a:	4a72      	ldr	r2, [pc, #456]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 800118c:	4b71      	ldr	r3, [pc, #452]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001194:	6013      	str	r3, [r2, #0]
 8001196:	4a6f      	ldr	r2, [pc, #444]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 8001198:	4b6e      	ldr	r3, [pc, #440]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80011a0:	6013      	str	r3, [r2, #0]
 80011a2:	e00b      	b.n	80011bc <HAL_RCC_OscConfig+0xd4>
 80011a4:	4a6b      	ldr	r2, [pc, #428]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 80011a6:	4b6b      	ldr	r3, [pc, #428]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80011ae:	6013      	str	r3, [r2, #0]
 80011b0:	4a68      	ldr	r2, [pc, #416]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 80011b2:	4b68      	ldr	r3, [pc, #416]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 80011b4:	681b      	ldr	r3, [r3, #0]
 80011b6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80011ba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	685b      	ldr	r3, [r3, #4]
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d013      	beq.n	80011ec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011c4:	f7ff f81a 	bl	80001fc <HAL_GetTick>
 80011c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011ca:	e008      	b.n	80011de <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011cc:	f7ff f816 	bl	80001fc <HAL_GetTick>
 80011d0:	4602      	mov	r2, r0
 80011d2:	693b      	ldr	r3, [r7, #16]
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	2b64      	cmp	r3, #100	; 0x64
 80011d8:	d901      	bls.n	80011de <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80011da:	2303      	movs	r3, #3
 80011dc:	e1fa      	b.n	80015d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011de:	4b5d      	ldr	r3, [pc, #372]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d0f0      	beq.n	80011cc <HAL_RCC_OscConfig+0xe4>
 80011ea:	e014      	b.n	8001216 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011ec:	f7ff f806 	bl	80001fc <HAL_GetTick>
 80011f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011f2:	e008      	b.n	8001206 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011f4:	f7ff f802 	bl	80001fc <HAL_GetTick>
 80011f8:	4602      	mov	r2, r0
 80011fa:	693b      	ldr	r3, [r7, #16]
 80011fc:	1ad3      	subs	r3, r2, r3
 80011fe:	2b64      	cmp	r3, #100	; 0x64
 8001200:	d901      	bls.n	8001206 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001202:	2303      	movs	r3, #3
 8001204:	e1e6      	b.n	80015d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001206:	4b53      	ldr	r3, [pc, #332]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 8001208:	681b      	ldr	r3, [r3, #0]
 800120a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800120e:	2b00      	cmp	r3, #0
 8001210:	d1f0      	bne.n	80011f4 <HAL_RCC_OscConfig+0x10c>
 8001212:	e000      	b.n	8001216 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001214:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001216:	687b      	ldr	r3, [r7, #4]
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	f003 0302 	and.w	r3, r3, #2
 800121e:	2b00      	cmp	r3, #0
 8001220:	d063      	beq.n	80012ea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001222:	4b4c      	ldr	r3, [pc, #304]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 8001224:	685b      	ldr	r3, [r3, #4]
 8001226:	f003 030c 	and.w	r3, r3, #12
 800122a:	2b00      	cmp	r3, #0
 800122c:	d00b      	beq.n	8001246 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800122e:	4b49      	ldr	r3, [pc, #292]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 8001230:	685b      	ldr	r3, [r3, #4]
 8001232:	f003 030c 	and.w	r3, r3, #12
 8001236:	2b08      	cmp	r3, #8
 8001238:	d11c      	bne.n	8001274 <HAL_RCC_OscConfig+0x18c>
 800123a:	4b46      	ldr	r3, [pc, #280]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 800123c:	685b      	ldr	r3, [r3, #4]
 800123e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001242:	2b00      	cmp	r3, #0
 8001244:	d116      	bne.n	8001274 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001246:	4b43      	ldr	r3, [pc, #268]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 8001248:	681b      	ldr	r3, [r3, #0]
 800124a:	f003 0302 	and.w	r3, r3, #2
 800124e:	2b00      	cmp	r3, #0
 8001250:	d005      	beq.n	800125e <HAL_RCC_OscConfig+0x176>
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	691b      	ldr	r3, [r3, #16]
 8001256:	2b01      	cmp	r3, #1
 8001258:	d001      	beq.n	800125e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800125a:	2301      	movs	r3, #1
 800125c:	e1ba      	b.n	80015d4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800125e:	493d      	ldr	r1, [pc, #244]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 8001260:	4b3c      	ldr	r3, [pc, #240]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	695b      	ldr	r3, [r3, #20]
 800126c:	00db      	lsls	r3, r3, #3
 800126e:	4313      	orrs	r3, r2
 8001270:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001272:	e03a      	b.n	80012ea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001274:	687b      	ldr	r3, [r7, #4]
 8001276:	691b      	ldr	r3, [r3, #16]
 8001278:	2b00      	cmp	r3, #0
 800127a:	d020      	beq.n	80012be <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800127c:	4b36      	ldr	r3, [pc, #216]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 800127e:	2201      	movs	r2, #1
 8001280:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001282:	f7fe ffbb 	bl	80001fc <HAL_GetTick>
 8001286:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001288:	e008      	b.n	800129c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800128a:	f7fe ffb7 	bl	80001fc <HAL_GetTick>
 800128e:	4602      	mov	r2, r0
 8001290:	693b      	ldr	r3, [r7, #16]
 8001292:	1ad3      	subs	r3, r2, r3
 8001294:	2b02      	cmp	r3, #2
 8001296:	d901      	bls.n	800129c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001298:	2303      	movs	r3, #3
 800129a:	e19b      	b.n	80015d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800129c:	4b2d      	ldr	r3, [pc, #180]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	f003 0302 	and.w	r3, r3, #2
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d0f0      	beq.n	800128a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012a8:	492a      	ldr	r1, [pc, #168]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 80012aa:	4b2a      	ldr	r3, [pc, #168]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	695b      	ldr	r3, [r3, #20]
 80012b6:	00db      	lsls	r3, r3, #3
 80012b8:	4313      	orrs	r3, r2
 80012ba:	600b      	str	r3, [r1, #0]
 80012bc:	e015      	b.n	80012ea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012be:	4b26      	ldr	r3, [pc, #152]	; (8001358 <HAL_RCC_OscConfig+0x270>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012c4:	f7fe ff9a 	bl	80001fc <HAL_GetTick>
 80012c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012ca:	e008      	b.n	80012de <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012cc:	f7fe ff96 	bl	80001fc <HAL_GetTick>
 80012d0:	4602      	mov	r2, r0
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	1ad3      	subs	r3, r2, r3
 80012d6:	2b02      	cmp	r3, #2
 80012d8:	d901      	bls.n	80012de <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80012da:	2303      	movs	r3, #3
 80012dc:	e17a      	b.n	80015d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012de:	4b1d      	ldr	r3, [pc, #116]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f003 0302 	and.w	r3, r3, #2
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d1f0      	bne.n	80012cc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	f003 0308 	and.w	r3, r3, #8
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d03a      	beq.n	800136c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	699b      	ldr	r3, [r3, #24]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d019      	beq.n	8001332 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012fe:	4b17      	ldr	r3, [pc, #92]	; (800135c <HAL_RCC_OscConfig+0x274>)
 8001300:	2201      	movs	r2, #1
 8001302:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001304:	f7fe ff7a 	bl	80001fc <HAL_GetTick>
 8001308:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800130a:	e008      	b.n	800131e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800130c:	f7fe ff76 	bl	80001fc <HAL_GetTick>
 8001310:	4602      	mov	r2, r0
 8001312:	693b      	ldr	r3, [r7, #16]
 8001314:	1ad3      	subs	r3, r2, r3
 8001316:	2b02      	cmp	r3, #2
 8001318:	d901      	bls.n	800131e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800131a:	2303      	movs	r3, #3
 800131c:	e15a      	b.n	80015d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800131e:	4b0d      	ldr	r3, [pc, #52]	; (8001354 <HAL_RCC_OscConfig+0x26c>)
 8001320:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001322:	f003 0302 	and.w	r3, r3, #2
 8001326:	2b00      	cmp	r3, #0
 8001328:	d0f0      	beq.n	800130c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800132a:	2001      	movs	r0, #1
 800132c:	f000 fada 	bl	80018e4 <RCC_Delay>
 8001330:	e01c      	b.n	800136c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001332:	4b0a      	ldr	r3, [pc, #40]	; (800135c <HAL_RCC_OscConfig+0x274>)
 8001334:	2200      	movs	r2, #0
 8001336:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001338:	f7fe ff60 	bl	80001fc <HAL_GetTick>
 800133c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800133e:	e00f      	b.n	8001360 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001340:	f7fe ff5c 	bl	80001fc <HAL_GetTick>
 8001344:	4602      	mov	r2, r0
 8001346:	693b      	ldr	r3, [r7, #16]
 8001348:	1ad3      	subs	r3, r2, r3
 800134a:	2b02      	cmp	r3, #2
 800134c:	d908      	bls.n	8001360 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800134e:	2303      	movs	r3, #3
 8001350:	e140      	b.n	80015d4 <HAL_RCC_OscConfig+0x4ec>
 8001352:	bf00      	nop
 8001354:	40021000 	.word	0x40021000
 8001358:	42420000 	.word	0x42420000
 800135c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001360:	4b9e      	ldr	r3, [pc, #632]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 8001362:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001364:	f003 0302 	and.w	r3, r3, #2
 8001368:	2b00      	cmp	r3, #0
 800136a:	d1e9      	bne.n	8001340 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f003 0304 	and.w	r3, r3, #4
 8001374:	2b00      	cmp	r3, #0
 8001376:	f000 80a6 	beq.w	80014c6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800137a:	2300      	movs	r3, #0
 800137c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800137e:	4b97      	ldr	r3, [pc, #604]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 8001380:	69db      	ldr	r3, [r3, #28]
 8001382:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001386:	2b00      	cmp	r3, #0
 8001388:	d10d      	bne.n	80013a6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800138a:	4a94      	ldr	r2, [pc, #592]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 800138c:	4b93      	ldr	r3, [pc, #588]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 800138e:	69db      	ldr	r3, [r3, #28]
 8001390:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001394:	61d3      	str	r3, [r2, #28]
 8001396:	4b91      	ldr	r3, [pc, #580]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 8001398:	69db      	ldr	r3, [r3, #28]
 800139a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800139e:	60bb      	str	r3, [r7, #8]
 80013a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80013a2:	2301      	movs	r3, #1
 80013a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013a6:	4b8e      	ldr	r3, [pc, #568]	; (80015e0 <HAL_RCC_OscConfig+0x4f8>)
 80013a8:	681b      	ldr	r3, [r3, #0]
 80013aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013ae:	2b00      	cmp	r3, #0
 80013b0:	d118      	bne.n	80013e4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80013b2:	4a8b      	ldr	r2, [pc, #556]	; (80015e0 <HAL_RCC_OscConfig+0x4f8>)
 80013b4:	4b8a      	ldr	r3, [pc, #552]	; (80015e0 <HAL_RCC_OscConfig+0x4f8>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013be:	f7fe ff1d 	bl	80001fc <HAL_GetTick>
 80013c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013c4:	e008      	b.n	80013d8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013c6:	f7fe ff19 	bl	80001fc <HAL_GetTick>
 80013ca:	4602      	mov	r2, r0
 80013cc:	693b      	ldr	r3, [r7, #16]
 80013ce:	1ad3      	subs	r3, r2, r3
 80013d0:	2b64      	cmp	r3, #100	; 0x64
 80013d2:	d901      	bls.n	80013d8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80013d4:	2303      	movs	r3, #3
 80013d6:	e0fd      	b.n	80015d4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013d8:	4b81      	ldr	r3, [pc, #516]	; (80015e0 <HAL_RCC_OscConfig+0x4f8>)
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d0f0      	beq.n	80013c6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013e4:	687b      	ldr	r3, [r7, #4]
 80013e6:	68db      	ldr	r3, [r3, #12]
 80013e8:	2b01      	cmp	r3, #1
 80013ea:	d106      	bne.n	80013fa <HAL_RCC_OscConfig+0x312>
 80013ec:	4a7b      	ldr	r2, [pc, #492]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 80013ee:	4b7b      	ldr	r3, [pc, #492]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 80013f0:	6a1b      	ldr	r3, [r3, #32]
 80013f2:	f043 0301 	orr.w	r3, r3, #1
 80013f6:	6213      	str	r3, [r2, #32]
 80013f8:	e02d      	b.n	8001456 <HAL_RCC_OscConfig+0x36e>
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	68db      	ldr	r3, [r3, #12]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d10c      	bne.n	800141c <HAL_RCC_OscConfig+0x334>
 8001402:	4a76      	ldr	r2, [pc, #472]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 8001404:	4b75      	ldr	r3, [pc, #468]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 8001406:	6a1b      	ldr	r3, [r3, #32]
 8001408:	f023 0301 	bic.w	r3, r3, #1
 800140c:	6213      	str	r3, [r2, #32]
 800140e:	4a73      	ldr	r2, [pc, #460]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 8001410:	4b72      	ldr	r3, [pc, #456]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 8001412:	6a1b      	ldr	r3, [r3, #32]
 8001414:	f023 0304 	bic.w	r3, r3, #4
 8001418:	6213      	str	r3, [r2, #32]
 800141a:	e01c      	b.n	8001456 <HAL_RCC_OscConfig+0x36e>
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	68db      	ldr	r3, [r3, #12]
 8001420:	2b05      	cmp	r3, #5
 8001422:	d10c      	bne.n	800143e <HAL_RCC_OscConfig+0x356>
 8001424:	4a6d      	ldr	r2, [pc, #436]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 8001426:	4b6d      	ldr	r3, [pc, #436]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 8001428:	6a1b      	ldr	r3, [r3, #32]
 800142a:	f043 0304 	orr.w	r3, r3, #4
 800142e:	6213      	str	r3, [r2, #32]
 8001430:	4a6a      	ldr	r2, [pc, #424]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 8001432:	4b6a      	ldr	r3, [pc, #424]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 8001434:	6a1b      	ldr	r3, [r3, #32]
 8001436:	f043 0301 	orr.w	r3, r3, #1
 800143a:	6213      	str	r3, [r2, #32]
 800143c:	e00b      	b.n	8001456 <HAL_RCC_OscConfig+0x36e>
 800143e:	4a67      	ldr	r2, [pc, #412]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 8001440:	4b66      	ldr	r3, [pc, #408]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 8001442:	6a1b      	ldr	r3, [r3, #32]
 8001444:	f023 0301 	bic.w	r3, r3, #1
 8001448:	6213      	str	r3, [r2, #32]
 800144a:	4a64      	ldr	r2, [pc, #400]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 800144c:	4b63      	ldr	r3, [pc, #396]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 800144e:	6a1b      	ldr	r3, [r3, #32]
 8001450:	f023 0304 	bic.w	r3, r3, #4
 8001454:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	68db      	ldr	r3, [r3, #12]
 800145a:	2b00      	cmp	r3, #0
 800145c:	d015      	beq.n	800148a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800145e:	f7fe fecd 	bl	80001fc <HAL_GetTick>
 8001462:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001464:	e00a      	b.n	800147c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001466:	f7fe fec9 	bl	80001fc <HAL_GetTick>
 800146a:	4602      	mov	r2, r0
 800146c:	693b      	ldr	r3, [r7, #16]
 800146e:	1ad3      	subs	r3, r2, r3
 8001470:	f241 3288 	movw	r2, #5000	; 0x1388
 8001474:	4293      	cmp	r3, r2
 8001476:	d901      	bls.n	800147c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001478:	2303      	movs	r3, #3
 800147a:	e0ab      	b.n	80015d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800147c:	4b57      	ldr	r3, [pc, #348]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 800147e:	6a1b      	ldr	r3, [r3, #32]
 8001480:	f003 0302 	and.w	r3, r3, #2
 8001484:	2b00      	cmp	r3, #0
 8001486:	d0ee      	beq.n	8001466 <HAL_RCC_OscConfig+0x37e>
 8001488:	e014      	b.n	80014b4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800148a:	f7fe feb7 	bl	80001fc <HAL_GetTick>
 800148e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001490:	e00a      	b.n	80014a8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001492:	f7fe feb3 	bl	80001fc <HAL_GetTick>
 8001496:	4602      	mov	r2, r0
 8001498:	693b      	ldr	r3, [r7, #16]
 800149a:	1ad3      	subs	r3, r2, r3
 800149c:	f241 3288 	movw	r2, #5000	; 0x1388
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d901      	bls.n	80014a8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80014a4:	2303      	movs	r3, #3
 80014a6:	e095      	b.n	80015d4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80014a8:	4b4c      	ldr	r3, [pc, #304]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 80014aa:	6a1b      	ldr	r3, [r3, #32]
 80014ac:	f003 0302 	and.w	r3, r3, #2
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	d1ee      	bne.n	8001492 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80014b4:	7dfb      	ldrb	r3, [r7, #23]
 80014b6:	2b01      	cmp	r3, #1
 80014b8:	d105      	bne.n	80014c6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014ba:	4a48      	ldr	r2, [pc, #288]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 80014bc:	4b47      	ldr	r3, [pc, #284]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 80014be:	69db      	ldr	r3, [r3, #28]
 80014c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014c4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	69db      	ldr	r3, [r3, #28]
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	f000 8081 	beq.w	80015d2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014d0:	4b42      	ldr	r3, [pc, #264]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 80014d2:	685b      	ldr	r3, [r3, #4]
 80014d4:	f003 030c 	and.w	r3, r3, #12
 80014d8:	2b08      	cmp	r3, #8
 80014da:	d061      	beq.n	80015a0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	69db      	ldr	r3, [r3, #28]
 80014e0:	2b02      	cmp	r3, #2
 80014e2:	d146      	bne.n	8001572 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014e4:	4b3f      	ldr	r3, [pc, #252]	; (80015e4 <HAL_RCC_OscConfig+0x4fc>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014ea:	f7fe fe87 	bl	80001fc <HAL_GetTick>
 80014ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014f0:	e008      	b.n	8001504 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014f2:	f7fe fe83 	bl	80001fc <HAL_GetTick>
 80014f6:	4602      	mov	r2, r0
 80014f8:	693b      	ldr	r3, [r7, #16]
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	2b02      	cmp	r3, #2
 80014fe:	d901      	bls.n	8001504 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8001500:	2303      	movs	r3, #3
 8001502:	e067      	b.n	80015d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001504:	4b35      	ldr	r3, [pc, #212]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800150c:	2b00      	cmp	r3, #0
 800150e:	d1f0      	bne.n	80014f2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6a1b      	ldr	r3, [r3, #32]
 8001514:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001518:	d108      	bne.n	800152c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800151a:	4930      	ldr	r1, [pc, #192]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 800151c:	4b2f      	ldr	r3, [pc, #188]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 800151e:	685b      	ldr	r3, [r3, #4]
 8001520:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	689b      	ldr	r3, [r3, #8]
 8001528:	4313      	orrs	r3, r2
 800152a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800152c:	482b      	ldr	r0, [pc, #172]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 800152e:	4b2b      	ldr	r3, [pc, #172]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 8001530:	685b      	ldr	r3, [r3, #4]
 8001532:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	6a19      	ldr	r1, [r3, #32]
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800153e:	430b      	orrs	r3, r1
 8001540:	4313      	orrs	r3, r2
 8001542:	6043      	str	r3, [r0, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001544:	4b27      	ldr	r3, [pc, #156]	; (80015e4 <HAL_RCC_OscConfig+0x4fc>)
 8001546:	2201      	movs	r2, #1
 8001548:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800154a:	f7fe fe57 	bl	80001fc <HAL_GetTick>
 800154e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001550:	e008      	b.n	8001564 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001552:	f7fe fe53 	bl	80001fc <HAL_GetTick>
 8001556:	4602      	mov	r2, r0
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	1ad3      	subs	r3, r2, r3
 800155c:	2b02      	cmp	r3, #2
 800155e:	d901      	bls.n	8001564 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001560:	2303      	movs	r3, #3
 8001562:	e037      	b.n	80015d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001564:	4b1d      	ldr	r3, [pc, #116]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800156c:	2b00      	cmp	r3, #0
 800156e:	d0f0      	beq.n	8001552 <HAL_RCC_OscConfig+0x46a>
 8001570:	e02f      	b.n	80015d2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001572:	4b1c      	ldr	r3, [pc, #112]	; (80015e4 <HAL_RCC_OscConfig+0x4fc>)
 8001574:	2200      	movs	r2, #0
 8001576:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001578:	f7fe fe40 	bl	80001fc <HAL_GetTick>
 800157c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800157e:	e008      	b.n	8001592 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001580:	f7fe fe3c 	bl	80001fc <HAL_GetTick>
 8001584:	4602      	mov	r2, r0
 8001586:	693b      	ldr	r3, [r7, #16]
 8001588:	1ad3      	subs	r3, r2, r3
 800158a:	2b02      	cmp	r3, #2
 800158c:	d901      	bls.n	8001592 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800158e:	2303      	movs	r3, #3
 8001590:	e020      	b.n	80015d4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001592:	4b12      	ldr	r3, [pc, #72]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800159a:	2b00      	cmp	r3, #0
 800159c:	d1f0      	bne.n	8001580 <HAL_RCC_OscConfig+0x498>
 800159e:	e018      	b.n	80015d2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	69db      	ldr	r3, [r3, #28]
 80015a4:	2b01      	cmp	r3, #1
 80015a6:	d101      	bne.n	80015ac <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80015a8:	2301      	movs	r3, #1
 80015aa:	e013      	b.n	80015d4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80015ac:	4b0b      	ldr	r3, [pc, #44]	; (80015dc <HAL_RCC_OscConfig+0x4f4>)
 80015ae:	685b      	ldr	r3, [r3, #4]
 80015b0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6a1b      	ldr	r3, [r3, #32]
 80015bc:	429a      	cmp	r2, r3
 80015be:	d106      	bne.n	80015ce <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015ca:	429a      	cmp	r2, r3
 80015cc:	d001      	beq.n	80015d2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80015ce:	2301      	movs	r3, #1
 80015d0:	e000      	b.n	80015d4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80015d2:	2300      	movs	r3, #0
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	3718      	adds	r7, #24
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	40021000 	.word	0x40021000
 80015e0:	40007000 	.word	0x40007000
 80015e4:	42420060 	.word	0x42420060

080015e8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b084      	sub	sp, #16
 80015ec:	af00      	add	r7, sp, #0
 80015ee:	6078      	str	r0, [r7, #4]
 80015f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d101      	bne.n	80015fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015f8:	2301      	movs	r3, #1
 80015fa:	e0d0      	b.n	800179e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80015fc:	4b6a      	ldr	r3, [pc, #424]	; (80017a8 <HAL_RCC_ClockConfig+0x1c0>)
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f003 0207 	and.w	r2, r3, #7
 8001604:	683b      	ldr	r3, [r7, #0]
 8001606:	429a      	cmp	r2, r3
 8001608:	d210      	bcs.n	800162c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800160a:	4967      	ldr	r1, [pc, #412]	; (80017a8 <HAL_RCC_ClockConfig+0x1c0>)
 800160c:	4b66      	ldr	r3, [pc, #408]	; (80017a8 <HAL_RCC_ClockConfig+0x1c0>)
 800160e:	681b      	ldr	r3, [r3, #0]
 8001610:	f023 0207 	bic.w	r2, r3, #7
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	4313      	orrs	r3, r2
 8001618:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800161a:	4b63      	ldr	r3, [pc, #396]	; (80017a8 <HAL_RCC_ClockConfig+0x1c0>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f003 0207 	and.w	r2, r3, #7
 8001622:	683b      	ldr	r3, [r7, #0]
 8001624:	429a      	cmp	r2, r3
 8001626:	d001      	beq.n	800162c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001628:	2301      	movs	r3, #1
 800162a:	e0b8      	b.n	800179e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f003 0302 	and.w	r3, r3, #2
 8001634:	2b00      	cmp	r3, #0
 8001636:	d020      	beq.n	800167a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f003 0304 	and.w	r3, r3, #4
 8001640:	2b00      	cmp	r3, #0
 8001642:	d005      	beq.n	8001650 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001644:	4a59      	ldr	r2, [pc, #356]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 8001646:	4b59      	ldr	r3, [pc, #356]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 8001648:	685b      	ldr	r3, [r3, #4]
 800164a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800164e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f003 0308 	and.w	r3, r3, #8
 8001658:	2b00      	cmp	r3, #0
 800165a:	d005      	beq.n	8001668 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800165c:	4a53      	ldr	r2, [pc, #332]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 800165e:	4b53      	ldr	r3, [pc, #332]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 8001660:	685b      	ldr	r3, [r3, #4]
 8001662:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001666:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001668:	4950      	ldr	r1, [pc, #320]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 800166a:	4b50      	ldr	r3, [pc, #320]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 800166c:	685b      	ldr	r3, [r3, #4]
 800166e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	689b      	ldr	r3, [r3, #8]
 8001676:	4313      	orrs	r3, r2
 8001678:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f003 0301 	and.w	r3, r3, #1
 8001682:	2b00      	cmp	r3, #0
 8001684:	d040      	beq.n	8001708 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	685b      	ldr	r3, [r3, #4]
 800168a:	2b01      	cmp	r3, #1
 800168c:	d107      	bne.n	800169e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800168e:	4b47      	ldr	r3, [pc, #284]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001696:	2b00      	cmp	r3, #0
 8001698:	d115      	bne.n	80016c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800169a:	2301      	movs	r3, #1
 800169c:	e07f      	b.n	800179e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	685b      	ldr	r3, [r3, #4]
 80016a2:	2b02      	cmp	r3, #2
 80016a4:	d107      	bne.n	80016b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016a6:	4b41      	ldr	r3, [pc, #260]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d109      	bne.n	80016c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016b2:	2301      	movs	r3, #1
 80016b4:	e073      	b.n	800179e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80016b6:	4b3d      	ldr	r3, [pc, #244]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f003 0302 	and.w	r3, r3, #2
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d101      	bne.n	80016c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80016c2:	2301      	movs	r3, #1
 80016c4:	e06b      	b.n	800179e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80016c6:	4939      	ldr	r1, [pc, #228]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 80016c8:	4b38      	ldr	r3, [pc, #224]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 80016ca:	685b      	ldr	r3, [r3, #4]
 80016cc:	f023 0203 	bic.w	r2, r3, #3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	685b      	ldr	r3, [r3, #4]
 80016d4:	4313      	orrs	r3, r2
 80016d6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016d8:	f7fe fd90 	bl	80001fc <HAL_GetTick>
 80016dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016de:	e00a      	b.n	80016f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016e0:	f7fe fd8c 	bl	80001fc <HAL_GetTick>
 80016e4:	4602      	mov	r2, r0
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	f241 3288 	movw	r2, #5000	; 0x1388
 80016ee:	4293      	cmp	r3, r2
 80016f0:	d901      	bls.n	80016f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80016f2:	2303      	movs	r3, #3
 80016f4:	e053      	b.n	800179e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016f6:	4b2d      	ldr	r3, [pc, #180]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 80016f8:	685b      	ldr	r3, [r3, #4]
 80016fa:	f003 020c 	and.w	r2, r3, #12
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	685b      	ldr	r3, [r3, #4]
 8001702:	009b      	lsls	r3, r3, #2
 8001704:	429a      	cmp	r2, r3
 8001706:	d1eb      	bne.n	80016e0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001708:	4b27      	ldr	r3, [pc, #156]	; (80017a8 <HAL_RCC_ClockConfig+0x1c0>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f003 0207 	and.w	r2, r3, #7
 8001710:	683b      	ldr	r3, [r7, #0]
 8001712:	429a      	cmp	r2, r3
 8001714:	d910      	bls.n	8001738 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001716:	4924      	ldr	r1, [pc, #144]	; (80017a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001718:	4b23      	ldr	r3, [pc, #140]	; (80017a8 <HAL_RCC_ClockConfig+0x1c0>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	f023 0207 	bic.w	r2, r3, #7
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	4313      	orrs	r3, r2
 8001724:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001726:	4b20      	ldr	r3, [pc, #128]	; (80017a8 <HAL_RCC_ClockConfig+0x1c0>)
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	f003 0207 	and.w	r2, r3, #7
 800172e:	683b      	ldr	r3, [r7, #0]
 8001730:	429a      	cmp	r2, r3
 8001732:	d001      	beq.n	8001738 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001734:	2301      	movs	r3, #1
 8001736:	e032      	b.n	800179e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f003 0304 	and.w	r3, r3, #4
 8001740:	2b00      	cmp	r3, #0
 8001742:	d008      	beq.n	8001756 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001744:	4919      	ldr	r1, [pc, #100]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 8001746:	4b19      	ldr	r3, [pc, #100]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 8001748:	685b      	ldr	r3, [r3, #4]
 800174a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	68db      	ldr	r3, [r3, #12]
 8001752:	4313      	orrs	r3, r2
 8001754:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f003 0308 	and.w	r3, r3, #8
 800175e:	2b00      	cmp	r3, #0
 8001760:	d009      	beq.n	8001776 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001762:	4912      	ldr	r1, [pc, #72]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 8001764:	4b11      	ldr	r3, [pc, #68]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 8001766:	685b      	ldr	r3, [r3, #4]
 8001768:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	691b      	ldr	r3, [r3, #16]
 8001770:	00db      	lsls	r3, r3, #3
 8001772:	4313      	orrs	r3, r2
 8001774:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001776:	f000 f821 	bl	80017bc <HAL_RCC_GetSysClockFreq>
 800177a:	4601      	mov	r1, r0
 800177c:	4b0b      	ldr	r3, [pc, #44]	; (80017ac <HAL_RCC_ClockConfig+0x1c4>)
 800177e:	685b      	ldr	r3, [r3, #4]
 8001780:	091b      	lsrs	r3, r3, #4
 8001782:	f003 030f 	and.w	r3, r3, #15
 8001786:	4a0a      	ldr	r2, [pc, #40]	; (80017b0 <HAL_RCC_ClockConfig+0x1c8>)
 8001788:	5cd3      	ldrb	r3, [r2, r3]
 800178a:	fa21 f303 	lsr.w	r3, r1, r3
 800178e:	4a09      	ldr	r2, [pc, #36]	; (80017b4 <HAL_RCC_ClockConfig+0x1cc>)
 8001790:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001792:	4b09      	ldr	r3, [pc, #36]	; (80017b8 <HAL_RCC_ClockConfig+0x1d0>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4618      	mov	r0, r3
 8001798:	f7fe fcee 	bl	8000178 <HAL_InitTick>

  return HAL_OK;
 800179c:	2300      	movs	r3, #0
}
 800179e:	4618      	mov	r0, r3
 80017a0:	3710      	adds	r7, #16
 80017a2:	46bd      	mov	sp, r7
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	40022000 	.word	0x40022000
 80017ac:	40021000 	.word	0x40021000
 80017b0:	080024d8 	.word	0x080024d8
 80017b4:	20000008 	.word	0x20000008
 80017b8:	20000000 	.word	0x20000000

080017bc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80017bc:	b490      	push	{r4, r7}
 80017be:	b08a      	sub	sp, #40	; 0x28
 80017c0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80017c2:	4b2a      	ldr	r3, [pc, #168]	; (800186c <HAL_RCC_GetSysClockFreq+0xb0>)
 80017c4:	1d3c      	adds	r4, r7, #4
 80017c6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80017c8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80017cc:	4b28      	ldr	r3, [pc, #160]	; (8001870 <HAL_RCC_GetSysClockFreq+0xb4>)
 80017ce:	881b      	ldrh	r3, [r3, #0]
 80017d0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80017d2:	2300      	movs	r3, #0
 80017d4:	61fb      	str	r3, [r7, #28]
 80017d6:	2300      	movs	r3, #0
 80017d8:	61bb      	str	r3, [r7, #24]
 80017da:	2300      	movs	r3, #0
 80017dc:	627b      	str	r3, [r7, #36]	; 0x24
 80017de:	2300      	movs	r3, #0
 80017e0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80017e2:	2300      	movs	r3, #0
 80017e4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80017e6:	4b23      	ldr	r3, [pc, #140]	; (8001874 <HAL_RCC_GetSysClockFreq+0xb8>)
 80017e8:	685b      	ldr	r3, [r3, #4]
 80017ea:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80017ec:	69fb      	ldr	r3, [r7, #28]
 80017ee:	f003 030c 	and.w	r3, r3, #12
 80017f2:	2b04      	cmp	r3, #4
 80017f4:	d002      	beq.n	80017fc <HAL_RCC_GetSysClockFreq+0x40>
 80017f6:	2b08      	cmp	r3, #8
 80017f8:	d003      	beq.n	8001802 <HAL_RCC_GetSysClockFreq+0x46>
 80017fa:	e02d      	b.n	8001858 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80017fc:	4b1e      	ldr	r3, [pc, #120]	; (8001878 <HAL_RCC_GetSysClockFreq+0xbc>)
 80017fe:	623b      	str	r3, [r7, #32]
      break;
 8001800:	e02d      	b.n	800185e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001802:	69fb      	ldr	r3, [r7, #28]
 8001804:	0c9b      	lsrs	r3, r3, #18
 8001806:	f003 030f 	and.w	r3, r3, #15
 800180a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800180e:	4413      	add	r3, r2
 8001810:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001814:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001816:	69fb      	ldr	r3, [r7, #28]
 8001818:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800181c:	2b00      	cmp	r3, #0
 800181e:	d013      	beq.n	8001848 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001820:	4b14      	ldr	r3, [pc, #80]	; (8001874 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001822:	685b      	ldr	r3, [r3, #4]
 8001824:	0c5b      	lsrs	r3, r3, #17
 8001826:	f003 0301 	and.w	r3, r3, #1
 800182a:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800182e:	4413      	add	r3, r2
 8001830:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001834:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001836:	697b      	ldr	r3, [r7, #20]
 8001838:	4a0f      	ldr	r2, [pc, #60]	; (8001878 <HAL_RCC_GetSysClockFreq+0xbc>)
 800183a:	fb02 f203 	mul.w	r2, r2, r3
 800183e:	69bb      	ldr	r3, [r7, #24]
 8001840:	fbb2 f3f3 	udiv	r3, r2, r3
 8001844:	627b      	str	r3, [r7, #36]	; 0x24
 8001846:	e004      	b.n	8001852 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001848:	697b      	ldr	r3, [r7, #20]
 800184a:	4a0c      	ldr	r2, [pc, #48]	; (800187c <HAL_RCC_GetSysClockFreq+0xc0>)
 800184c:	fb02 f303 	mul.w	r3, r2, r3
 8001850:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8001852:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001854:	623b      	str	r3, [r7, #32]
      break;
 8001856:	e002      	b.n	800185e <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001858:	4b07      	ldr	r3, [pc, #28]	; (8001878 <HAL_RCC_GetSysClockFreq+0xbc>)
 800185a:	623b      	str	r3, [r7, #32]
      break;
 800185c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800185e:	6a3b      	ldr	r3, [r7, #32]
}
 8001860:	4618      	mov	r0, r3
 8001862:	3728      	adds	r7, #40	; 0x28
 8001864:	46bd      	mov	sp, r7
 8001866:	bc90      	pop	{r4, r7}
 8001868:	4770      	bx	lr
 800186a:	bf00      	nop
 800186c:	08002488 	.word	0x08002488
 8001870:	08002498 	.word	0x08002498
 8001874:	40021000 	.word	0x40021000
 8001878:	007a1200 	.word	0x007a1200
 800187c:	003d0900 	.word	0x003d0900

08001880 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001880:	b480      	push	{r7}
 8001882:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001884:	4b02      	ldr	r3, [pc, #8]	; (8001890 <HAL_RCC_GetHCLKFreq+0x10>)
 8001886:	681b      	ldr	r3, [r3, #0]
}
 8001888:	4618      	mov	r0, r3
 800188a:	46bd      	mov	sp, r7
 800188c:	bc80      	pop	{r7}
 800188e:	4770      	bx	lr
 8001890:	20000008 	.word	0x20000008

08001894 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001894:	b580      	push	{r7, lr}
 8001896:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001898:	f7ff fff2 	bl	8001880 <HAL_RCC_GetHCLKFreq>
 800189c:	4601      	mov	r1, r0
 800189e:	4b05      	ldr	r3, [pc, #20]	; (80018b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	0a1b      	lsrs	r3, r3, #8
 80018a4:	f003 0307 	and.w	r3, r3, #7
 80018a8:	4a03      	ldr	r2, [pc, #12]	; (80018b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80018aa:	5cd3      	ldrb	r3, [r2, r3]
 80018ac:	fa21 f303 	lsr.w	r3, r1, r3
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	bd80      	pop	{r7, pc}
 80018b4:	40021000 	.word	0x40021000
 80018b8:	080024e8 	.word	0x080024e8

080018bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80018c0:	f7ff ffde 	bl	8001880 <HAL_RCC_GetHCLKFreq>
 80018c4:	4601      	mov	r1, r0
 80018c6:	4b05      	ldr	r3, [pc, #20]	; (80018dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	0adb      	lsrs	r3, r3, #11
 80018cc:	f003 0307 	and.w	r3, r3, #7
 80018d0:	4a03      	ldr	r2, [pc, #12]	; (80018e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80018d2:	5cd3      	ldrb	r3, [r2, r3]
 80018d4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80018d8:	4618      	mov	r0, r3
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	40021000 	.word	0x40021000
 80018e0:	080024e8 	.word	0x080024e8

080018e4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80018e4:	b480      	push	{r7}
 80018e6:	b085      	sub	sp, #20
 80018e8:	af00      	add	r7, sp, #0
 80018ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80018ec:	4b0a      	ldr	r3, [pc, #40]	; (8001918 <RCC_Delay+0x34>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a0a      	ldr	r2, [pc, #40]	; (800191c <RCC_Delay+0x38>)
 80018f2:	fba2 2303 	umull	r2, r3, r2, r3
 80018f6:	0a5b      	lsrs	r3, r3, #9
 80018f8:	687a      	ldr	r2, [r7, #4]
 80018fa:	fb02 f303 	mul.w	r3, r2, r3
 80018fe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001900:	bf00      	nop
  }
  while (Delay --);
 8001902:	68fb      	ldr	r3, [r7, #12]
 8001904:	1e5a      	subs	r2, r3, #1
 8001906:	60fa      	str	r2, [r7, #12]
 8001908:	2b00      	cmp	r3, #0
 800190a:	d1f9      	bne.n	8001900 <RCC_Delay+0x1c>
}
 800190c:	bf00      	nop
 800190e:	3714      	adds	r7, #20
 8001910:	46bd      	mov	sp, r7
 8001912:	bc80      	pop	{r7}
 8001914:	4770      	bx	lr
 8001916:	bf00      	nop
 8001918:	20000008 	.word	0x20000008
 800191c:	10624dd3 	.word	0x10624dd3

08001920 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001920:	b580      	push	{r7, lr}
 8001922:	b086      	sub	sp, #24
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8001928:	2300      	movs	r3, #0
 800192a:	613b      	str	r3, [r7, #16]
 800192c:	2300      	movs	r3, #0
 800192e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	f003 0301 	and.w	r3, r3, #1
 8001938:	2b00      	cmp	r3, #0
 800193a:	d07d      	beq.n	8001a38 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    FlagStatus       pwrclkchanged = RESET;
 800193c:	2300      	movs	r3, #0
 800193e:	75fb      	strb	r3, [r7, #23]

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001940:	4b4f      	ldr	r3, [pc, #316]	; (8001a80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001942:	69db      	ldr	r3, [r3, #28]
 8001944:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001948:	2b00      	cmp	r3, #0
 800194a:	d10d      	bne.n	8001968 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800194c:	4a4c      	ldr	r2, [pc, #304]	; (8001a80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800194e:	4b4c      	ldr	r3, [pc, #304]	; (8001a80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001950:	69db      	ldr	r3, [r3, #28]
 8001952:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001956:	61d3      	str	r3, [r2, #28]
 8001958:	4b49      	ldr	r3, [pc, #292]	; (8001a80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800195a:	69db      	ldr	r3, [r3, #28]
 800195c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001960:	60bb      	str	r3, [r7, #8]
 8001962:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001964:	2301      	movs	r3, #1
 8001966:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001968:	4b46      	ldr	r3, [pc, #280]	; (8001a84 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001970:	2b00      	cmp	r3, #0
 8001972:	d118      	bne.n	80019a6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001974:	4a43      	ldr	r2, [pc, #268]	; (8001a84 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001976:	4b43      	ldr	r3, [pc, #268]	; (8001a84 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800197e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001980:	f7fe fc3c 	bl	80001fc <HAL_GetTick>
 8001984:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001986:	e008      	b.n	800199a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001988:	f7fe fc38 	bl	80001fc <HAL_GetTick>
 800198c:	4602      	mov	r2, r0
 800198e:	693b      	ldr	r3, [r7, #16]
 8001990:	1ad3      	subs	r3, r2, r3
 8001992:	2b64      	cmp	r3, #100	; 0x64
 8001994:	d901      	bls.n	800199a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8001996:	2303      	movs	r3, #3
 8001998:	e06d      	b.n	8001a76 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800199a:	4b3a      	ldr	r3, [pc, #232]	; (8001a84 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80019a2:	2b00      	cmp	r3, #0
 80019a4:	d0f0      	beq.n	8001988 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80019a6:	4b36      	ldr	r3, [pc, #216]	; (8001a80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80019a8:	6a1b      	ldr	r3, [r3, #32]
 80019aa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80019ae:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80019b0:	68fb      	ldr	r3, [r7, #12]
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d02e      	beq.n	8001a14 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	f403 7240 	and.w	r2, r3, #768	; 0x300
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	429a      	cmp	r2, r3
 80019c2:	d027      	beq.n	8001a14 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80019c4:	4b2e      	ldr	r3, [pc, #184]	; (8001a80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80019c6:	6a1b      	ldr	r3, [r3, #32]
 80019c8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80019cc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80019ce:	4b2e      	ldr	r3, [pc, #184]	; (8001a88 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80019d0:	2201      	movs	r2, #1
 80019d2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80019d4:	4b2c      	ldr	r3, [pc, #176]	; (8001a88 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80019d6:	2200      	movs	r2, #0
 80019d8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80019da:	4a29      	ldr	r2, [pc, #164]	; (8001a80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80019dc:	68fb      	ldr	r3, [r7, #12]
 80019de:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	f003 0301 	and.w	r3, r3, #1
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d014      	beq.n	8001a14 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80019ea:	f7fe fc07 	bl	80001fc <HAL_GetTick>
 80019ee:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80019f0:	e00a      	b.n	8001a08 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019f2:	f7fe fc03 	bl	80001fc <HAL_GetTick>
 80019f6:	4602      	mov	r2, r0
 80019f8:	693b      	ldr	r3, [r7, #16]
 80019fa:	1ad3      	subs	r3, r2, r3
 80019fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a00:	4293      	cmp	r3, r2
 8001a02:	d901      	bls.n	8001a08 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8001a04:	2303      	movs	r3, #3
 8001a06:	e036      	b.n	8001a76 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a08:	4b1d      	ldr	r3, [pc, #116]	; (8001a80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a0a:	6a1b      	ldr	r3, [r3, #32]
 8001a0c:	f003 0302 	and.w	r3, r3, #2
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d0ee      	beq.n	80019f2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001a14:	491a      	ldr	r1, [pc, #104]	; (8001a80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a16:	4b1a      	ldr	r3, [pc, #104]	; (8001a80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a18:	6a1b      	ldr	r3, [r3, #32]
 8001a1a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	685b      	ldr	r3, [r3, #4]
 8001a22:	4313      	orrs	r3, r2
 8001a24:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001a26:	7dfb      	ldrb	r3, [r7, #23]
 8001a28:	2b01      	cmp	r3, #1
 8001a2a:	d105      	bne.n	8001a38 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a2c:	4a14      	ldr	r2, [pc, #80]	; (8001a80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a2e:	4b14      	ldr	r3, [pc, #80]	; (8001a80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a30:	69db      	ldr	r3, [r3, #28]
 8001a32:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001a36:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	f003 0302 	and.w	r3, r3, #2
 8001a40:	2b00      	cmp	r3, #0
 8001a42:	d008      	beq.n	8001a56 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8001a44:	490e      	ldr	r1, [pc, #56]	; (8001a80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a46:	4b0e      	ldr	r3, [pc, #56]	; (8001a80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	4313      	orrs	r3, r2
 8001a54:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	f003 0310 	and.w	r3, r3, #16
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d008      	beq.n	8001a74 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001a62:	4907      	ldr	r1, [pc, #28]	; (8001a80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a64:	4b06      	ldr	r3, [pc, #24]	; (8001a80 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	68db      	ldr	r3, [r3, #12]
 8001a70:	4313      	orrs	r3, r2
 8001a72:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8001a74:	2300      	movs	r3, #0
}
 8001a76:	4618      	mov	r0, r3
 8001a78:	3718      	adds	r7, #24
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	40021000 	.word	0x40021000
 8001a84:	40007000 	.word	0x40007000
 8001a88:	42420440 	.word	0x42420440

08001a8c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8001a8c:	b590      	push	{r4, r7, lr}
 8001a8e:	b08d      	sub	sp, #52	; 0x34
 8001a90:	af00      	add	r7, sp, #0
 8001a92:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8001a94:	4b55      	ldr	r3, [pc, #340]	; (8001bec <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 8001a96:	f107 040c 	add.w	r4, r7, #12
 8001a9a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a9c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8001aa0:	4b53      	ldr	r3, [pc, #332]	; (8001bf0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8001aa2:	881b      	ldrh	r3, [r3, #0]
 8001aa4:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	627b      	str	r3, [r7, #36]	; 0x24
 8001aaa:	2300      	movs	r3, #0
 8001aac:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001aae:	2300      	movs	r3, #0
 8001ab0:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	61fb      	str	r3, [r7, #28]
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8001aba:	687b      	ldr	r3, [r7, #4]
 8001abc:	2b02      	cmp	r3, #2
 8001abe:	d07f      	beq.n	8001bc0 <HAL_RCCEx_GetPeriphCLKFreq+0x134>
 8001ac0:	2b10      	cmp	r3, #16
 8001ac2:	d002      	beq.n	8001aca <HAL_RCCEx_GetPeriphCLKFreq+0x3e>
 8001ac4:	2b01      	cmp	r3, #1
 8001ac6:	d048      	beq.n	8001b5a <HAL_RCCEx_GetPeriphCLKFreq+0xce>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8001ac8:	e08b      	b.n	8001be2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      temp_reg = RCC->CFGR;
 8001aca:	4b4a      	ldr	r3, [pc, #296]	; (8001bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8001acc:	685b      	ldr	r3, [r3, #4]
 8001ace:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8001ad0:	4b48      	ldr	r3, [pc, #288]	; (8001bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d07f      	beq.n	8001bdc <HAL_RCCEx_GetPeriphCLKFreq+0x150>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001adc:	69fb      	ldr	r3, [r7, #28]
 8001ade:	0c9b      	lsrs	r3, r3, #18
 8001ae0:	f003 030f 	and.w	r3, r3, #15
 8001ae4:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001ae8:	4413      	add	r3, r2
 8001aea:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001aee:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001af0:	69fb      	ldr	r3, [r7, #28]
 8001af2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d018      	beq.n	8001b2c <HAL_RCCEx_GetPeriphCLKFreq+0xa0>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001afa:	4b3e      	ldr	r3, [pc, #248]	; (8001bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8001afc:	685b      	ldr	r3, [r3, #4]
 8001afe:	0c5b      	lsrs	r3, r3, #17
 8001b00:	f003 0301 	and.w	r3, r3, #1
 8001b04:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001b08:	4413      	add	r3, r2
 8001b0a:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001b0e:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001b10:	69fb      	ldr	r3, [r7, #28]
 8001b12:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b16:	2b00      	cmp	r3, #0
 8001b18:	d00d      	beq.n	8001b36 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8001b1a:	4a37      	ldr	r2, [pc, #220]	; (8001bf8 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8001b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b22:	6a3a      	ldr	r2, [r7, #32]
 8001b24:	fb02 f303 	mul.w	r3, r2, r3
 8001b28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001b2a:	e004      	b.n	8001b36 <HAL_RCCEx_GetPeriphCLKFreq+0xaa>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001b2c:	6a3b      	ldr	r3, [r7, #32]
 8001b2e:	4a33      	ldr	r2, [pc, #204]	; (8001bfc <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8001b30:	fb02 f303 	mul.w	r3, r2, r3
 8001b34:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8001b36:	4b2f      	ldr	r3, [pc, #188]	; (8001bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8001b38:	685b      	ldr	r3, [r3, #4]
 8001b3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001b3e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001b42:	d102      	bne.n	8001b4a <HAL_RCCEx_GetPeriphCLKFreq+0xbe>
          frequency = pllclk;
 8001b44:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b46:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001b48:	e048      	b.n	8001bdc <HAL_RCCEx_GetPeriphCLKFreq+0x150>
          frequency = (pllclk * 2) / 3;
 8001b4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001b4c:	005b      	lsls	r3, r3, #1
 8001b4e:	4a2c      	ldr	r2, [pc, #176]	; (8001c00 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8001b50:	fba2 2303 	umull	r2, r3, r2, r3
 8001b54:	085b      	lsrs	r3, r3, #1
 8001b56:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001b58:	e040      	b.n	8001bdc <HAL_RCCEx_GetPeriphCLKFreq+0x150>
      temp_reg = RCC->BDCR;
 8001b5a:	4b26      	ldr	r3, [pc, #152]	; (8001bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8001b5c:	6a1b      	ldr	r3, [r3, #32]
 8001b5e:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8001b60:	69fb      	ldr	r3, [r7, #28]
 8001b62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001b66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001b6a:	d108      	bne.n	8001b7e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
 8001b6c:	69fb      	ldr	r3, [r7, #28]
 8001b6e:	f003 0302 	and.w	r3, r3, #2
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d003      	beq.n	8001b7e <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
        frequency = LSE_VALUE;
 8001b76:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001b7a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b7c:	e01f      	b.n	8001bbe <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8001b7e:	69fb      	ldr	r3, [r7, #28]
 8001b80:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001b84:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001b88:	d109      	bne.n	8001b9e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
 8001b8a:	4b1a      	ldr	r3, [pc, #104]	; (8001bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8001b8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b8e:	f003 0302 	and.w	r3, r3, #2
 8001b92:	2b00      	cmp	r3, #0
 8001b94:	d003      	beq.n	8001b9e <HAL_RCCEx_GetPeriphCLKFreq+0x112>
        frequency = LSI_VALUE;
 8001b96:	f649 4340 	movw	r3, #40000	; 0x9c40
 8001b9a:	62bb      	str	r3, [r7, #40]	; 0x28
 8001b9c:	e00f      	b.n	8001bbe <HAL_RCCEx_GetPeriphCLKFreq+0x132>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8001b9e:	69fb      	ldr	r3, [r7, #28]
 8001ba0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ba4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001ba8:	d11a      	bne.n	8001be0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8001baa:	4b12      	ldr	r3, [pc, #72]	; (8001bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d014      	beq.n	8001be0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
        frequency = HSE_VALUE / 128U;
 8001bb6:	f24f 4324 	movw	r3, #62500	; 0xf424
 8001bba:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001bbc:	e010      	b.n	8001be0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
 8001bbe:	e00f      	b.n	8001be0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8001bc0:	f7ff fe7c 	bl	80018bc <HAL_RCC_GetPCLK2Freq>
 8001bc4:	4602      	mov	r2, r0
 8001bc6:	4b0b      	ldr	r3, [pc, #44]	; (8001bf4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 8001bc8:	685b      	ldr	r3, [r3, #4]
 8001bca:	0b9b      	lsrs	r3, r3, #14
 8001bcc:	f003 0303 	and.w	r3, r3, #3
 8001bd0:	3301      	adds	r3, #1
 8001bd2:	005b      	lsls	r3, r3, #1
 8001bd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001bd8:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8001bda:	e002      	b.n	8001be2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8001bdc:	bf00      	nop
 8001bde:	e000      	b.n	8001be2 <HAL_RCCEx_GetPeriphCLKFreq+0x156>
      break;
 8001be0:	bf00      	nop
    }
  }
  return (frequency);
 8001be2:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8001be4:	4618      	mov	r0, r3
 8001be6:	3734      	adds	r7, #52	; 0x34
 8001be8:	46bd      	mov	sp, r7
 8001bea:	bd90      	pop	{r4, r7, pc}
 8001bec:	0800249c 	.word	0x0800249c
 8001bf0:	080024ac 	.word	0x080024ac
 8001bf4:	40021000 	.word	0x40021000
 8001bf8:	007a1200 	.word	0x007a1200
 8001bfc:	003d0900 	.word	0x003d0900
 8001c00:	aaaaaaab 	.word	0xaaaaaaab

08001c04 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b082      	sub	sp, #8
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	2b00      	cmp	r3, #0
 8001c10:	d101      	bne.n	8001c16 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001c12:	2301      	movs	r3, #1
 8001c14:	e03f      	b.n	8001c96 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001c1c:	b2db      	uxtb	r3, r3
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d106      	bne.n	8001c30 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2200      	movs	r2, #0
 8001c26:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001c2a:	6878      	ldr	r0, [r7, #4]
 8001c2c:	f000 fb54 	bl	80022d8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	2224      	movs	r2, #36	; 0x24
 8001c34:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	687a      	ldr	r2, [r7, #4]
 8001c3e:	6812      	ldr	r2, [r2, #0]
 8001c40:	68d2      	ldr	r2, [r2, #12]
 8001c42:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001c46:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001c48:	6878      	ldr	r0, [r7, #4]
 8001c4a:	f000 f829 	bl	8001ca0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c4e:	687b      	ldr	r3, [r7, #4]
 8001c50:	681b      	ldr	r3, [r3, #0]
 8001c52:	687a      	ldr	r2, [r7, #4]
 8001c54:	6812      	ldr	r2, [r2, #0]
 8001c56:	6912      	ldr	r2, [r2, #16]
 8001c58:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8001c5c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c5e:	687b      	ldr	r3, [r7, #4]
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	687a      	ldr	r2, [r7, #4]
 8001c64:	6812      	ldr	r2, [r2, #0]
 8001c66:	6952      	ldr	r2, [r2, #20]
 8001c68:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8001c6c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	687a      	ldr	r2, [r7, #4]
 8001c74:	6812      	ldr	r2, [r2, #0]
 8001c76:	68d2      	ldr	r2, [r2, #12]
 8001c78:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8001c7c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	2200      	movs	r2, #0
 8001c82:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8001c84:	687b      	ldr	r3, [r7, #4]
 8001c86:	2220      	movs	r2, #32
 8001c88:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2220      	movs	r2, #32
 8001c90:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8001c94:	2300      	movs	r3, #0
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}
	...

08001ca0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001ca0:	b590      	push	{r4, r7, lr}
 8001ca2:	b085      	sub	sp, #20
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	687a      	ldr	r2, [r7, #4]
 8001cae:	6812      	ldr	r2, [r2, #0]
 8001cb0:	6912      	ldr	r2, [r2, #16]
 8001cb2:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8001cb6:	687a      	ldr	r2, [r7, #4]
 8001cb8:	68d2      	ldr	r2, [r2, #12]
 8001cba:	430a      	orrs	r2, r1
 8001cbc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	689a      	ldr	r2, [r3, #8]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	691b      	ldr	r3, [r3, #16]
 8001cc6:	431a      	orrs	r2, r3
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	695b      	ldr	r3, [r3, #20]
 8001ccc:	4313      	orrs	r3, r2
 8001cce:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8001cd0:	687b      	ldr	r3, [r7, #4]
 8001cd2:	681a      	ldr	r2, [r3, #0]
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	68db      	ldr	r3, [r3, #12]
 8001cda:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8001cde:	f023 030c 	bic.w	r3, r3, #12
 8001ce2:	68b9      	ldr	r1, [r7, #8]
 8001ce4:	430b      	orrs	r3, r1
 8001ce6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	681b      	ldr	r3, [r3, #0]
 8001cec:	687a      	ldr	r2, [r7, #4]
 8001cee:	6812      	ldr	r2, [r2, #0]
 8001cf0:	6952      	ldr	r2, [r2, #20]
 8001cf2:	f422 7140 	bic.w	r1, r2, #768	; 0x300
 8001cf6:	687a      	ldr	r2, [r7, #4]
 8001cf8:	6992      	ldr	r2, [r2, #24]
 8001cfa:	430a      	orrs	r2, r1
 8001cfc:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4a2c      	ldr	r2, [pc, #176]	; (8001db4 <UART_SetConfig+0x114>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d103      	bne.n	8001d10 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8001d08:	f7ff fdd8 	bl	80018bc <HAL_RCC_GetPCLK2Freq>
 8001d0c:	60f8      	str	r0, [r7, #12]
 8001d0e:	e002      	b.n	8001d16 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8001d10:	f7ff fdc0 	bl	8001894 <HAL_RCC_GetPCLK1Freq>
 8001d14:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6819      	ldr	r1, [r3, #0]
 8001d1a:	68fa      	ldr	r2, [r7, #12]
 8001d1c:	4613      	mov	r3, r2
 8001d1e:	009b      	lsls	r3, r3, #2
 8001d20:	4413      	add	r3, r2
 8001d22:	009a      	lsls	r2, r3, #2
 8001d24:	441a      	add	r2, r3
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	009b      	lsls	r3, r3, #2
 8001d2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d30:	4a21      	ldr	r2, [pc, #132]	; (8001db8 <UART_SetConfig+0x118>)
 8001d32:	fba2 2303 	umull	r2, r3, r2, r3
 8001d36:	095b      	lsrs	r3, r3, #5
 8001d38:	0118      	lsls	r0, r3, #4
 8001d3a:	68fa      	ldr	r2, [r7, #12]
 8001d3c:	4613      	mov	r3, r2
 8001d3e:	009b      	lsls	r3, r3, #2
 8001d40:	4413      	add	r3, r2
 8001d42:	009a      	lsls	r2, r3, #2
 8001d44:	441a      	add	r2, r3
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d50:	4b19      	ldr	r3, [pc, #100]	; (8001db8 <UART_SetConfig+0x118>)
 8001d52:	fba3 4302 	umull	r4, r3, r3, r2
 8001d56:	095b      	lsrs	r3, r3, #5
 8001d58:	2464      	movs	r4, #100	; 0x64
 8001d5a:	fb04 f303 	mul.w	r3, r4, r3
 8001d5e:	1ad3      	subs	r3, r2, r3
 8001d60:	011b      	lsls	r3, r3, #4
 8001d62:	3332      	adds	r3, #50	; 0x32
 8001d64:	4a14      	ldr	r2, [pc, #80]	; (8001db8 <UART_SetConfig+0x118>)
 8001d66:	fba2 2303 	umull	r2, r3, r2, r3
 8001d6a:	095b      	lsrs	r3, r3, #5
 8001d6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d70:	4418      	add	r0, r3
 8001d72:	68fa      	ldr	r2, [r7, #12]
 8001d74:	4613      	mov	r3, r2
 8001d76:	009b      	lsls	r3, r3, #2
 8001d78:	4413      	add	r3, r2
 8001d7a:	009a      	lsls	r2, r3, #2
 8001d7c:	441a      	add	r2, r3
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	685b      	ldr	r3, [r3, #4]
 8001d82:	009b      	lsls	r3, r3, #2
 8001d84:	fbb2 f2f3 	udiv	r2, r2, r3
 8001d88:	4b0b      	ldr	r3, [pc, #44]	; (8001db8 <UART_SetConfig+0x118>)
 8001d8a:	fba3 4302 	umull	r4, r3, r3, r2
 8001d8e:	095b      	lsrs	r3, r3, #5
 8001d90:	2464      	movs	r4, #100	; 0x64
 8001d92:	fb04 f303 	mul.w	r3, r4, r3
 8001d96:	1ad3      	subs	r3, r2, r3
 8001d98:	011b      	lsls	r3, r3, #4
 8001d9a:	3332      	adds	r3, #50	; 0x32
 8001d9c:	4a06      	ldr	r2, [pc, #24]	; (8001db8 <UART_SetConfig+0x118>)
 8001d9e:	fba2 2303 	umull	r2, r3, r2, r3
 8001da2:	095b      	lsrs	r3, r3, #5
 8001da4:	f003 030f 	and.w	r3, r3, #15
 8001da8:	4403      	add	r3, r0
 8001daa:	608b      	str	r3, [r1, #8]
#endif /* USART_CR1_OVER8 */
}
 8001dac:	bf00      	nop
 8001dae:	3714      	adds	r7, #20
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd90      	pop	{r4, r7, pc}
 8001db4:	40013800 	.word	0x40013800
 8001db8:	51eb851f 	.word	0x51eb851f

08001dbc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001dbc:	b5b0      	push	{r4, r5, r7, lr}
 8001dbe:	b094      	sub	sp, #80	; 0x50
 8001dc0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001dc2:	f7fe f9c3 	bl	800014c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001dc6:	f000 f847 	bl	8001e58 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001dca:	f000 f927 	bl	800201c <MX_GPIO_Init>
  MX_ADC1_Init();
 8001dce:	f000 f89f 	bl	8001f10 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 8001dd2:	f000 f8f9 	bl	8001fc8 <MX_USART2_UART_Init>
  MX_CAN_Init();
 8001dd6:	f000 f8c1 	bl	8001f5c <MX_CAN_Init>
  /* USER CODE BEGIN 2 */
	HAL_ADCEx_Calibration_Start(&hadc1);
 8001dda:	481b      	ldr	r0, [pc, #108]	; (8001e48 <main+0x8c>)
 8001ddc:	f7fe fb7c 	bl	80004d8 <HAL_ADCEx_Calibration_Start>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	HAL_CAN_Start(&hcan);
 8001de0:	481a      	ldr	r0, [pc, #104]	; (8001e4c <main+0x90>)
 8001de2:	f7fe fdd8 	bl	8000996 <HAL_CAN_Start>
	CAN_RxHeaderTypeDef header = { 0 };
 8001de6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001dea:	2200      	movs	r2, #0
 8001dec:	601a      	str	r2, [r3, #0]
 8001dee:	605a      	str	r2, [r3, #4]
 8001df0:	609a      	str	r2, [r3, #8]
 8001df2:	60da      	str	r2, [r3, #12]
 8001df4:	611a      	str	r2, [r3, #16]
 8001df6:	615a      	str	r2, [r3, #20]
 8001df8:	619a      	str	r2, [r3, #24]
	unsigned char rx_data[8] = { 0 };
 8001dfa:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001dfe:	2200      	movs	r2, #0
 8001e00:	601a      	str	r2, [r3, #0]
 8001e02:	605a      	str	r2, [r3, #4]
	CAN_FilterTypeDef config_filter = {0, 0, 0, 0, CAN_RX_FIFO0, 0, CAN_FILTERMODE_IDMASK, CAN_FILTERSCALE_32BIT, ENABLE, 14};
 8001e04:	4b12      	ldr	r3, [pc, #72]	; (8001e50 <main+0x94>)
 8001e06:	1d3c      	adds	r4, r7, #4
 8001e08:	461d      	mov	r5, r3
 8001e0a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e0c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e0e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e10:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e12:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001e16:	e884 0003 	stmia.w	r4, {r0, r1}
	HAL_CAN_ConfigFilter(&hcan, &config_filter);
 8001e1a:	1d3b      	adds	r3, r7, #4
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	480b      	ldr	r0, [pc, #44]	; (8001e4c <main+0x90>)
 8001e20:	f7fe fcf0 	bl	8000804 <HAL_CAN_ConfigFilter>
	while (1) {
		//HAL_GPIO_WritePin(GPIOC,USER_LED_Pin,GPIO_PIN_RESET);
		if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &header, rx_data)
 8001e24:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001e28:	f107 0234 	add.w	r2, r7, #52	; 0x34
 8001e2c:	2100      	movs	r1, #0
 8001e2e:	4807      	ldr	r0, [pc, #28]	; (8001e4c <main+0x90>)
 8001e30:	f7fe fdf5 	bl	8000a1e <HAL_CAN_GetRxMessage>
 8001e34:	4603      	mov	r3, r0
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d1f4      	bne.n	8001e24 <main+0x68>
				== HAL_OK) {
//			int x = 23;
//			int y = 45;
			HAL_GPIO_WritePin(GPIOC,USER_LED_Pin,GPIO_PIN_RESET);
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e40:	4804      	ldr	r0, [pc, #16]	; (8001e54 <main+0x98>)
 8001e42:	f7ff f939 	bl	80010b8 <HAL_GPIO_WritePin>
		if (HAL_CAN_GetRxMessage(&hcan, CAN_RX_FIFO0, &header, rx_data)
 8001e46:	e7ed      	b.n	8001e24 <main+0x68>
 8001e48:	20000030 	.word	0x20000030
 8001e4c:	200000e4 	.word	0x200000e4
 8001e50:	080024b0 	.word	0x080024b0
 8001e54:	40011000 	.word	0x40011000

08001e58 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b094      	sub	sp, #80	; 0x50
 8001e5c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001e5e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e62:	2228      	movs	r2, #40	; 0x28
 8001e64:	2100      	movs	r1, #0
 8001e66:	4618      	mov	r0, r3
 8001e68:	f000 fafa 	bl	8002460 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001e6c:	f107 0314 	add.w	r3, r7, #20
 8001e70:	2200      	movs	r2, #0
 8001e72:	601a      	str	r2, [r3, #0]
 8001e74:	605a      	str	r2, [r3, #4]
 8001e76:	609a      	str	r2, [r3, #8]
 8001e78:	60da      	str	r2, [r3, #12]
 8001e7a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001e7c:	1d3b      	adds	r3, r7, #4
 8001e7e:	2200      	movs	r2, #0
 8001e80:	601a      	str	r2, [r3, #0]
 8001e82:	605a      	str	r2, [r3, #4]
 8001e84:	609a      	str	r2, [r3, #8]
 8001e86:	60da      	str	r2, [r3, #12]

  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e8c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001e90:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001e92:	2300      	movs	r3, #0
 8001e94:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001e96:	2301      	movs	r3, #1
 8001e98:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e9a:	2302      	movs	r3, #2
 8001e9c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e9e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001ea2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001ea4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001ea8:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001eaa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f7ff f91a 	bl	80010e8 <HAL_RCC_OscConfig>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001eba:	f000 f939 	bl	8002130 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001ebe:	230f      	movs	r3, #15
 8001ec0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ec2:	2302      	movs	r3, #2
 8001ec4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001ec6:	2300      	movs	r3, #0
 8001ec8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001eca:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ece:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8001ed0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8001ed4:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001ed6:	f107 0314 	add.w	r3, r7, #20
 8001eda:	2102      	movs	r1, #2
 8001edc:	4618      	mov	r0, r3
 8001ede:	f7ff fb83 	bl	80015e8 <HAL_RCC_ClockConfig>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d001      	beq.n	8001eec <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001ee8:	f000 f922 	bl	8002130 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001eec:	2302      	movs	r3, #2
 8001eee:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV8;
 8001ef0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8001ef4:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001ef6:	1d3b      	adds	r3, r7, #4
 8001ef8:	4618      	mov	r0, r3
 8001efa:	f7ff fd11 	bl	8001920 <HAL_RCCEx_PeriphCLKConfig>
 8001efe:	4603      	mov	r3, r0
 8001f00:	2b00      	cmp	r3, #0
 8001f02:	d001      	beq.n	8001f08 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8001f04:	f000 f914 	bl	8002130 <Error_Handler>
  }
}
 8001f08:	bf00      	nop
 8001f0a:	3750      	adds	r7, #80	; 0x50
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}

08001f10 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001f14:	4b0f      	ldr	r3, [pc, #60]	; (8001f54 <MX_ADC1_Init+0x44>)
 8001f16:	4a10      	ldr	r2, [pc, #64]	; (8001f58 <MX_ADC1_Init+0x48>)
 8001f18:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001f1a:	4b0e      	ldr	r3, [pc, #56]	; (8001f54 <MX_ADC1_Init+0x44>)
 8001f1c:	2200      	movs	r2, #0
 8001f1e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001f20:	4b0c      	ldr	r3, [pc, #48]	; (8001f54 <MX_ADC1_Init+0x44>)
 8001f22:	2200      	movs	r2, #0
 8001f24:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001f26:	4b0b      	ldr	r3, [pc, #44]	; (8001f54 <MX_ADC1_Init+0x44>)
 8001f28:	2200      	movs	r2, #0
 8001f2a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001f2c:	4b09      	ldr	r3, [pc, #36]	; (8001f54 <MX_ADC1_Init+0x44>)
 8001f2e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001f32:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001f34:	4b07      	ldr	r3, [pc, #28]	; (8001f54 <MX_ADC1_Init+0x44>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001f3a:	4b06      	ldr	r3, [pc, #24]	; (8001f54 <MX_ADC1_Init+0x44>)
 8001f3c:	2201      	movs	r2, #1
 8001f3e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001f40:	4804      	ldr	r0, [pc, #16]	; (8001f54 <MX_ADC1_Init+0x44>)
 8001f42:	f7fe f965 	bl	8000210 <HAL_ADC_Init>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d001      	beq.n	8001f50 <MX_ADC1_Init+0x40>
  {
    Error_Handler();
 8001f4c:	f000 f8f0 	bl	8002130 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001f50:	bf00      	nop
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	20000030 	.word	0x20000030
 8001f58:	40012400 	.word	0x40012400

08001f5c <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8001f60:	4b17      	ldr	r3, [pc, #92]	; (8001fc0 <MX_CAN_Init+0x64>)
 8001f62:	4a18      	ldr	r2, [pc, #96]	; (8001fc4 <MX_CAN_Init+0x68>)
 8001f64:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 8001f66:	4b16      	ldr	r3, [pc, #88]	; (8001fc0 <MX_CAN_Init+0x64>)
 8001f68:	2210      	movs	r2, #16
 8001f6a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001f6c:	4b14      	ldr	r3, [pc, #80]	; (8001fc0 <MX_CAN_Init+0x64>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001f72:	4b13      	ldr	r3, [pc, #76]	; (8001fc0 <MX_CAN_Init+0x64>)
 8001f74:	2200      	movs	r2, #0
 8001f76:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_12TQ;
 8001f78:	4b11      	ldr	r3, [pc, #68]	; (8001fc0 <MX_CAN_Init+0x64>)
 8001f7a:	f44f 2230 	mov.w	r2, #720896	; 0xb0000
 8001f7e:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_5TQ;
 8001f80:	4b0f      	ldr	r3, [pc, #60]	; (8001fc0 <MX_CAN_Init+0x64>)
 8001f82:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8001f86:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001f88:	4b0d      	ldr	r3, [pc, #52]	; (8001fc0 <MX_CAN_Init+0x64>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8001f8e:	4b0c      	ldr	r3, [pc, #48]	; (8001fc0 <MX_CAN_Init+0x64>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8001f94:	4b0a      	ldr	r3, [pc, #40]	; (8001fc0 <MX_CAN_Init+0x64>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8001f9a:	4b09      	ldr	r3, [pc, #36]	; (8001fc0 <MX_CAN_Init+0x64>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001fa0:	4b07      	ldr	r3, [pc, #28]	; (8001fc0 <MX_CAN_Init+0x64>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8001fa6:	4b06      	ldr	r3, [pc, #24]	; (8001fc0 <MX_CAN_Init+0x64>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001fac:	4804      	ldr	r0, [pc, #16]	; (8001fc0 <MX_CAN_Init+0x64>)
 8001fae:	f7fe fb2f 	bl	8000610 <HAL_CAN_Init>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d001      	beq.n	8001fbc <MX_CAN_Init+0x60>
  {
    Error_Handler();
 8001fb8:	f000 f8ba 	bl	8002130 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8001fbc:	bf00      	nop
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	200000e4 	.word	0x200000e4
 8001fc4:	40006400 	.word	0x40006400

08001fc8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001fcc:	4b11      	ldr	r3, [pc, #68]	; (8002014 <MX_USART2_UART_Init+0x4c>)
 8001fce:	4a12      	ldr	r2, [pc, #72]	; (8002018 <MX_USART2_UART_Init+0x50>)
 8001fd0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8001fd2:	4b10      	ldr	r3, [pc, #64]	; (8002014 <MX_USART2_UART_Init+0x4c>)
 8001fd4:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001fd8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001fda:	4b0e      	ldr	r3, [pc, #56]	; (8002014 <MX_USART2_UART_Init+0x4c>)
 8001fdc:	2200      	movs	r2, #0
 8001fde:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001fe0:	4b0c      	ldr	r3, [pc, #48]	; (8002014 <MX_USART2_UART_Init+0x4c>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001fe6:	4b0b      	ldr	r3, [pc, #44]	; (8002014 <MX_USART2_UART_Init+0x4c>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001fec:	4b09      	ldr	r3, [pc, #36]	; (8002014 <MX_USART2_UART_Init+0x4c>)
 8001fee:	220c      	movs	r2, #12
 8001ff0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ff2:	4b08      	ldr	r3, [pc, #32]	; (8002014 <MX_USART2_UART_Init+0x4c>)
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ff8:	4b06      	ldr	r3, [pc, #24]	; (8002014 <MX_USART2_UART_Init+0x4c>)
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ffe:	4805      	ldr	r0, [pc, #20]	; (8002014 <MX_USART2_UART_Init+0x4c>)
 8002000:	f7ff fe00 	bl	8001c04 <HAL_UART_Init>
 8002004:	4603      	mov	r3, r0
 8002006:	2b00      	cmp	r3, #0
 8002008:	d001      	beq.n	800200e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800200a:	f000 f891 	bl	8002130 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800200e:	bf00      	nop
 8002010:	bd80      	pop	{r7, pc}
 8002012:	bf00      	nop
 8002014:	200000a4 	.word	0x200000a4
 8002018:	40004400 	.word	0x40004400

0800201c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800201c:	b580      	push	{r7, lr}
 800201e:	b088      	sub	sp, #32
 8002020:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002022:	f107 0310 	add.w	r3, r7, #16
 8002026:	2200      	movs	r2, #0
 8002028:	601a      	str	r2, [r3, #0]
 800202a:	605a      	str	r2, [r3, #4]
 800202c:	609a      	str	r2, [r3, #8]
 800202e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002030:	4a3b      	ldr	r2, [pc, #236]	; (8002120 <MX_GPIO_Init+0x104>)
 8002032:	4b3b      	ldr	r3, [pc, #236]	; (8002120 <MX_GPIO_Init+0x104>)
 8002034:	699b      	ldr	r3, [r3, #24]
 8002036:	f043 0310 	orr.w	r3, r3, #16
 800203a:	6193      	str	r3, [r2, #24]
 800203c:	4b38      	ldr	r3, [pc, #224]	; (8002120 <MX_GPIO_Init+0x104>)
 800203e:	699b      	ldr	r3, [r3, #24]
 8002040:	f003 0310 	and.w	r3, r3, #16
 8002044:	60fb      	str	r3, [r7, #12]
 8002046:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002048:	4a35      	ldr	r2, [pc, #212]	; (8002120 <MX_GPIO_Init+0x104>)
 800204a:	4b35      	ldr	r3, [pc, #212]	; (8002120 <MX_GPIO_Init+0x104>)
 800204c:	699b      	ldr	r3, [r3, #24]
 800204e:	f043 0320 	orr.w	r3, r3, #32
 8002052:	6193      	str	r3, [r2, #24]
 8002054:	4b32      	ldr	r3, [pc, #200]	; (8002120 <MX_GPIO_Init+0x104>)
 8002056:	699b      	ldr	r3, [r3, #24]
 8002058:	f003 0320 	and.w	r3, r3, #32
 800205c:	60bb      	str	r3, [r7, #8]
 800205e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002060:	4a2f      	ldr	r2, [pc, #188]	; (8002120 <MX_GPIO_Init+0x104>)
 8002062:	4b2f      	ldr	r3, [pc, #188]	; (8002120 <MX_GPIO_Init+0x104>)
 8002064:	699b      	ldr	r3, [r3, #24]
 8002066:	f043 0304 	orr.w	r3, r3, #4
 800206a:	6193      	str	r3, [r2, #24]
 800206c:	4b2c      	ldr	r3, [pc, #176]	; (8002120 <MX_GPIO_Init+0x104>)
 800206e:	699b      	ldr	r3, [r3, #24]
 8002070:	f003 0304 	and.w	r3, r3, #4
 8002074:	607b      	str	r3, [r7, #4]
 8002076:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002078:	4a29      	ldr	r2, [pc, #164]	; (8002120 <MX_GPIO_Init+0x104>)
 800207a:	4b29      	ldr	r3, [pc, #164]	; (8002120 <MX_GPIO_Init+0x104>)
 800207c:	699b      	ldr	r3, [r3, #24]
 800207e:	f043 0308 	orr.w	r3, r3, #8
 8002082:	6193      	str	r3, [r2, #24]
 8002084:	4b26      	ldr	r3, [pc, #152]	; (8002120 <MX_GPIO_Init+0x104>)
 8002086:	699b      	ldr	r3, [r3, #24]
 8002088:	f003 0308 	and.w	r3, r3, #8
 800208c:	603b      	str	r3, [r7, #0]
 800208e:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USER_LED_GPIO_Port, USER_LED_Pin, GPIO_PIN_SET);
 8002090:	2201      	movs	r2, #1
 8002092:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002096:	4823      	ldr	r0, [pc, #140]	; (8002124 <MX_GPIO_Init+0x108>)
 8002098:	f7ff f80e 	bl	80010b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, BRAKE_LIGHT_RELAY_Pin|FAN_RELAY_Pin|PUMP_RELAY_Pin|EVMS_RELAY_Pin, GPIO_PIN_RESET);
 800209c:	2200      	movs	r2, #0
 800209e:	f44f 51f0 	mov.w	r1, #7680	; 0x1e00
 80020a2:	4821      	ldr	r0, [pc, #132]	; (8002128 <MX_GPIO_Init+0x10c>)
 80020a4:	f7ff f808 	bl	80010b8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_LED_Pin */
  GPIO_InitStruct.Pin = USER_LED_Pin;
 80020a8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020ac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ae:	2301      	movs	r3, #1
 80020b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b2:	2300      	movs	r3, #0
 80020b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b6:	2302      	movs	r3, #2
 80020b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_LED_GPIO_Port, &GPIO_InitStruct);
 80020ba:	f107 0310 	add.w	r3, r7, #16
 80020be:	4619      	mov	r1, r3
 80020c0:	4818      	ldr	r0, [pc, #96]	; (8002124 <MX_GPIO_Init+0x108>)
 80020c2:	f7fe fe9f 	bl	8000e04 <HAL_GPIO_Init>

  /*Configure GPIO pins : BSPD_FB_Pin BSPD_RELAY_FB_Pin IMD_FB_Pin IMD_RELAY_FB_Pin */
  GPIO_InitStruct.Pin = BSPD_FB_Pin|BSPD_RELAY_FB_Pin|IMD_FB_Pin|IMD_RELAY_FB_Pin;
 80020c6:	f44f 4370 	mov.w	r3, #61440	; 0xf000
 80020ca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020cc:	2300      	movs	r3, #0
 80020ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d0:	2300      	movs	r3, #0
 80020d2:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020d4:	f107 0310 	add.w	r3, r7, #16
 80020d8:	4619      	mov	r1, r3
 80020da:	4814      	ldr	r0, [pc, #80]	; (800212c <MX_GPIO_Init+0x110>)
 80020dc:	f7fe fe92 	bl	8000e04 <HAL_GPIO_Init>

  /*Configure GPIO pin : BMS_FB_Pin */
  GPIO_InitStruct.Pin = BMS_FB_Pin;
 80020e0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80020e4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80020e6:	2300      	movs	r3, #0
 80020e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ea:	2300      	movs	r3, #0
 80020ec:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BMS_FB_GPIO_Port, &GPIO_InitStruct);
 80020ee:	f107 0310 	add.w	r3, r7, #16
 80020f2:	4619      	mov	r1, r3
 80020f4:	480c      	ldr	r0, [pc, #48]	; (8002128 <MX_GPIO_Init+0x10c>)
 80020f6:	f7fe fe85 	bl	8000e04 <HAL_GPIO_Init>

  /*Configure GPIO pins : BRAKE_LIGHT_RELAY_Pin FAN_RELAY_Pin PUMP_RELAY_Pin EVMS_RELAY_Pin */
  GPIO_InitStruct.Pin = BRAKE_LIGHT_RELAY_Pin|FAN_RELAY_Pin|PUMP_RELAY_Pin|EVMS_RELAY_Pin;
 80020fa:	f44f 53f0 	mov.w	r3, #7680	; 0x1e00
 80020fe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002100:	2301      	movs	r3, #1
 8002102:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002104:	2300      	movs	r3, #0
 8002106:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002108:	2302      	movs	r3, #2
 800210a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800210c:	f107 0310 	add.w	r3, r7, #16
 8002110:	4619      	mov	r1, r3
 8002112:	4805      	ldr	r0, [pc, #20]	; (8002128 <MX_GPIO_Init+0x10c>)
 8002114:	f7fe fe76 	bl	8000e04 <HAL_GPIO_Init>

}
 8002118:	bf00      	nop
 800211a:	3720      	adds	r7, #32
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	40021000 	.word	0x40021000
 8002124:	40011000 	.word	0x40011000
 8002128:	40010800 	.word	0x40010800
 800212c:	40010c00 	.word	0x40010c00

08002130 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002130:	b480      	push	{r7}
 8002132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002134:	bf00      	nop
 8002136:	46bd      	mov	sp, r7
 8002138:	bc80      	pop	{r7}
 800213a:	4770      	bx	lr

0800213c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800213c:	b480      	push	{r7}
 800213e:	b085      	sub	sp, #20
 8002140:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002142:	4a15      	ldr	r2, [pc, #84]	; (8002198 <HAL_MspInit+0x5c>)
 8002144:	4b14      	ldr	r3, [pc, #80]	; (8002198 <HAL_MspInit+0x5c>)
 8002146:	699b      	ldr	r3, [r3, #24]
 8002148:	f043 0301 	orr.w	r3, r3, #1
 800214c:	6193      	str	r3, [r2, #24]
 800214e:	4b12      	ldr	r3, [pc, #72]	; (8002198 <HAL_MspInit+0x5c>)
 8002150:	699b      	ldr	r3, [r3, #24]
 8002152:	f003 0301 	and.w	r3, r3, #1
 8002156:	60bb      	str	r3, [r7, #8]
 8002158:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800215a:	4a0f      	ldr	r2, [pc, #60]	; (8002198 <HAL_MspInit+0x5c>)
 800215c:	4b0e      	ldr	r3, [pc, #56]	; (8002198 <HAL_MspInit+0x5c>)
 800215e:	69db      	ldr	r3, [r3, #28]
 8002160:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002164:	61d3      	str	r3, [r2, #28]
 8002166:	4b0c      	ldr	r3, [pc, #48]	; (8002198 <HAL_MspInit+0x5c>)
 8002168:	69db      	ldr	r3, [r3, #28]
 800216a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800216e:	607b      	str	r3, [r7, #4]
 8002170:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8002172:	4b0a      	ldr	r3, [pc, #40]	; (800219c <HAL_MspInit+0x60>)
 8002174:	685b      	ldr	r3, [r3, #4]
 8002176:	60fb      	str	r3, [r7, #12]
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800217e:	60fb      	str	r3, [r7, #12]
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8002186:	60fb      	str	r3, [r7, #12]
 8002188:	4a04      	ldr	r2, [pc, #16]	; (800219c <HAL_MspInit+0x60>)
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800218e:	bf00      	nop
 8002190:	3714      	adds	r7, #20
 8002192:	46bd      	mov	sp, r7
 8002194:	bc80      	pop	{r7}
 8002196:	4770      	bx	lr
 8002198:	40021000 	.word	0x40021000
 800219c:	40010000 	.word	0x40010000

080021a0 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b088      	sub	sp, #32
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a8:	f107 0310 	add.w	r3, r7, #16
 80021ac:	2200      	movs	r2, #0
 80021ae:	601a      	str	r2, [r3, #0]
 80021b0:	605a      	str	r2, [r3, #4]
 80021b2:	609a      	str	r2, [r3, #8]
 80021b4:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	4a14      	ldr	r2, [pc, #80]	; (800220c <HAL_ADC_MspInit+0x6c>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d121      	bne.n	8002204 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80021c0:	4a13      	ldr	r2, [pc, #76]	; (8002210 <HAL_ADC_MspInit+0x70>)
 80021c2:	4b13      	ldr	r3, [pc, #76]	; (8002210 <HAL_ADC_MspInit+0x70>)
 80021c4:	699b      	ldr	r3, [r3, #24]
 80021c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80021ca:	6193      	str	r3, [r2, #24]
 80021cc:	4b10      	ldr	r3, [pc, #64]	; (8002210 <HAL_ADC_MspInit+0x70>)
 80021ce:	699b      	ldr	r3, [r3, #24]
 80021d0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80021d4:	60fb      	str	r3, [r7, #12]
 80021d6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021d8:	4a0d      	ldr	r2, [pc, #52]	; (8002210 <HAL_ADC_MspInit+0x70>)
 80021da:	4b0d      	ldr	r3, [pc, #52]	; (8002210 <HAL_ADC_MspInit+0x70>)
 80021dc:	699b      	ldr	r3, [r3, #24]
 80021de:	f043 0304 	orr.w	r3, r3, #4
 80021e2:	6193      	str	r3, [r2, #24]
 80021e4:	4b0a      	ldr	r3, [pc, #40]	; (8002210 <HAL_ADC_MspInit+0x70>)
 80021e6:	699b      	ldr	r3, [r3, #24]
 80021e8:	f003 0304 	and.w	r3, r3, #4
 80021ec:	60bb      	str	r3, [r7, #8]
 80021ee:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|BRAKES_PRESSURE_Pin;
 80021f0:	2303      	movs	r3, #3
 80021f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80021f4:	2303      	movs	r3, #3
 80021f6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021f8:	f107 0310 	add.w	r3, r7, #16
 80021fc:	4619      	mov	r1, r3
 80021fe:	4805      	ldr	r0, [pc, #20]	; (8002214 <HAL_ADC_MspInit+0x74>)
 8002200:	f7fe fe00 	bl	8000e04 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002204:	bf00      	nop
 8002206:	3720      	adds	r7, #32
 8002208:	46bd      	mov	sp, r7
 800220a:	bd80      	pop	{r7, pc}
 800220c:	40012400 	.word	0x40012400
 8002210:	40021000 	.word	0x40021000
 8002214:	40010800 	.word	0x40010800

08002218 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b08a      	sub	sp, #40	; 0x28
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002220:	f107 0314 	add.w	r3, r7, #20
 8002224:	2200      	movs	r2, #0
 8002226:	601a      	str	r2, [r3, #0]
 8002228:	605a      	str	r2, [r3, #4]
 800222a:	609a      	str	r2, [r3, #8]
 800222c:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4a25      	ldr	r2, [pc, #148]	; (80022c8 <HAL_CAN_MspInit+0xb0>)
 8002234:	4293      	cmp	r3, r2
 8002236:	d143      	bne.n	80022c0 <HAL_CAN_MspInit+0xa8>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002238:	4a24      	ldr	r2, [pc, #144]	; (80022cc <HAL_CAN_MspInit+0xb4>)
 800223a:	4b24      	ldr	r3, [pc, #144]	; (80022cc <HAL_CAN_MspInit+0xb4>)
 800223c:	69db      	ldr	r3, [r3, #28]
 800223e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002242:	61d3      	str	r3, [r2, #28]
 8002244:	4b21      	ldr	r3, [pc, #132]	; (80022cc <HAL_CAN_MspInit+0xb4>)
 8002246:	69db      	ldr	r3, [r3, #28]
 8002248:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800224c:	613b      	str	r3, [r7, #16]
 800224e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002250:	4a1e      	ldr	r2, [pc, #120]	; (80022cc <HAL_CAN_MspInit+0xb4>)
 8002252:	4b1e      	ldr	r3, [pc, #120]	; (80022cc <HAL_CAN_MspInit+0xb4>)
 8002254:	699b      	ldr	r3, [r3, #24]
 8002256:	f043 0308 	orr.w	r3, r3, #8
 800225a:	6193      	str	r3, [r2, #24]
 800225c:	4b1b      	ldr	r3, [pc, #108]	; (80022cc <HAL_CAN_MspInit+0xb4>)
 800225e:	699b      	ldr	r3, [r3, #24]
 8002260:	f003 0308 	and.w	r3, r3, #8
 8002264:	60fb      	str	r3, [r7, #12]
 8002266:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002268:	f44f 7380 	mov.w	r3, #256	; 0x100
 800226c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800226e:	2300      	movs	r3, #0
 8002270:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002272:	2300      	movs	r3, #0
 8002274:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002276:	f107 0314 	add.w	r3, r7, #20
 800227a:	4619      	mov	r1, r3
 800227c:	4814      	ldr	r0, [pc, #80]	; (80022d0 <HAL_CAN_MspInit+0xb8>)
 800227e:	f7fe fdc1 	bl	8000e04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002282:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002286:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002288:	2302      	movs	r3, #2
 800228a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800228c:	2303      	movs	r3, #3
 800228e:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002290:	f107 0314 	add.w	r3, r7, #20
 8002294:	4619      	mov	r1, r3
 8002296:	480e      	ldr	r0, [pc, #56]	; (80022d0 <HAL_CAN_MspInit+0xb8>)
 8002298:	f7fe fdb4 	bl	8000e04 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_CAN1_2();
 800229c:	4b0d      	ldr	r3, [pc, #52]	; (80022d4 <HAL_CAN_MspInit+0xbc>)
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	627b      	str	r3, [r7, #36]	; 0x24
 80022a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022a4:	f423 43c0 	bic.w	r3, r3, #24576	; 0x6000
 80022a8:	627b      	str	r3, [r7, #36]	; 0x24
 80022aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022ac:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 80022b0:	627b      	str	r3, [r7, #36]	; 0x24
 80022b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80022b8:	627b      	str	r3, [r7, #36]	; 0x24
 80022ba:	4a06      	ldr	r2, [pc, #24]	; (80022d4 <HAL_CAN_MspInit+0xbc>)
 80022bc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80022be:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 80022c0:	bf00      	nop
 80022c2:	3728      	adds	r7, #40	; 0x28
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}
 80022c8:	40006400 	.word	0x40006400
 80022cc:	40021000 	.word	0x40021000
 80022d0:	40010c00 	.word	0x40010c00
 80022d4:	40010000 	.word	0x40010000

080022d8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b088      	sub	sp, #32
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022e0:	f107 0310 	add.w	r3, r7, #16
 80022e4:	2200      	movs	r2, #0
 80022e6:	601a      	str	r2, [r3, #0]
 80022e8:	605a      	str	r2, [r3, #4]
 80022ea:	609a      	str	r2, [r3, #8]
 80022ec:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	4a1b      	ldr	r2, [pc, #108]	; (8002360 <HAL_UART_MspInit+0x88>)
 80022f4:	4293      	cmp	r3, r2
 80022f6:	d12f      	bne.n	8002358 <HAL_UART_MspInit+0x80>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80022f8:	4a1a      	ldr	r2, [pc, #104]	; (8002364 <HAL_UART_MspInit+0x8c>)
 80022fa:	4b1a      	ldr	r3, [pc, #104]	; (8002364 <HAL_UART_MspInit+0x8c>)
 80022fc:	69db      	ldr	r3, [r3, #28]
 80022fe:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002302:	61d3      	str	r3, [r2, #28]
 8002304:	4b17      	ldr	r3, [pc, #92]	; (8002364 <HAL_UART_MspInit+0x8c>)
 8002306:	69db      	ldr	r3, [r3, #28]
 8002308:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800230c:	60fb      	str	r3, [r7, #12]
 800230e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002310:	4a14      	ldr	r2, [pc, #80]	; (8002364 <HAL_UART_MspInit+0x8c>)
 8002312:	4b14      	ldr	r3, [pc, #80]	; (8002364 <HAL_UART_MspInit+0x8c>)
 8002314:	699b      	ldr	r3, [r3, #24]
 8002316:	f043 0304 	orr.w	r3, r3, #4
 800231a:	6193      	str	r3, [r2, #24]
 800231c:	4b11      	ldr	r3, [pc, #68]	; (8002364 <HAL_UART_MspInit+0x8c>)
 800231e:	699b      	ldr	r3, [r3, #24]
 8002320:	f003 0304 	and.w	r3, r3, #4
 8002324:	60bb      	str	r3, [r7, #8]
 8002326:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002328:	2304      	movs	r3, #4
 800232a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800232c:	2302      	movs	r3, #2
 800232e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002330:	2303      	movs	r3, #3
 8002332:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002334:	f107 0310 	add.w	r3, r7, #16
 8002338:	4619      	mov	r1, r3
 800233a:	480b      	ldr	r0, [pc, #44]	; (8002368 <HAL_UART_MspInit+0x90>)
 800233c:	f7fe fd62 	bl	8000e04 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002340:	2308      	movs	r3, #8
 8002342:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002344:	2300      	movs	r3, #0
 8002346:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002348:	2300      	movs	r3, #0
 800234a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800234c:	f107 0310 	add.w	r3, r7, #16
 8002350:	4619      	mov	r1, r3
 8002352:	4805      	ldr	r0, [pc, #20]	; (8002368 <HAL_UART_MspInit+0x90>)
 8002354:	f7fe fd56 	bl	8000e04 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002358:	bf00      	nop
 800235a:	3720      	adds	r7, #32
 800235c:	46bd      	mov	sp, r7
 800235e:	bd80      	pop	{r7, pc}
 8002360:	40004400 	.word	0x40004400
 8002364:	40021000 	.word	0x40021000
 8002368:	40010800 	.word	0x40010800

0800236c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800236c:	b480      	push	{r7}
 800236e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002370:	bf00      	nop
 8002372:	46bd      	mov	sp, r7
 8002374:	bc80      	pop	{r7}
 8002376:	4770      	bx	lr

08002378 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002378:	b480      	push	{r7}
 800237a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800237c:	e7fe      	b.n	800237c <HardFault_Handler+0x4>

0800237e <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800237e:	b480      	push	{r7}
 8002380:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002382:	e7fe      	b.n	8002382 <MemManage_Handler+0x4>

08002384 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002384:	b480      	push	{r7}
 8002386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002388:	e7fe      	b.n	8002388 <BusFault_Handler+0x4>

0800238a <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800238a:	b480      	push	{r7}
 800238c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800238e:	e7fe      	b.n	800238e <UsageFault_Handler+0x4>

08002390 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002390:	b480      	push	{r7}
 8002392:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002394:	bf00      	nop
 8002396:	46bd      	mov	sp, r7
 8002398:	bc80      	pop	{r7}
 800239a:	4770      	bx	lr

0800239c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800239c:	b480      	push	{r7}
 800239e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023a0:	bf00      	nop
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bc80      	pop	{r7}
 80023a6:	4770      	bx	lr

080023a8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80023ac:	bf00      	nop
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bc80      	pop	{r7}
 80023b2:	4770      	bx	lr

080023b4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80023b4:	b580      	push	{r7, lr}
 80023b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80023b8:	f7fd ff0e 	bl	80001d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80023bc:	bf00      	nop
 80023be:	bd80      	pop	{r7, pc}

080023c0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80023c4:	bf00      	nop
 80023c6:	46bd      	mov	sp, r7
 80023c8:	bc80      	pop	{r7}
 80023ca:	4770      	bx	lr

080023cc <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80023cc:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80023ce:	e003      	b.n	80023d8 <LoopCopyDataInit>

080023d0 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80023d0:	4b0b      	ldr	r3, [pc, #44]	; (8002400 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 80023d2:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80023d4:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80023d6:	3104      	adds	r1, #4

080023d8 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80023d8:	480a      	ldr	r0, [pc, #40]	; (8002404 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 80023da:	4b0b      	ldr	r3, [pc, #44]	; (8002408 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 80023dc:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80023de:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80023e0:	d3f6      	bcc.n	80023d0 <CopyDataInit>
  ldr r2, =_sbss
 80023e2:	4a0a      	ldr	r2, [pc, #40]	; (800240c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 80023e4:	e002      	b.n	80023ec <LoopFillZerobss>

080023e6 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80023e6:	2300      	movs	r3, #0
  str r3, [r2], #4
 80023e8:	f842 3b04 	str.w	r3, [r2], #4

080023ec <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 80023ec:	4b08      	ldr	r3, [pc, #32]	; (8002410 <LoopFillZerobss+0x24>)
  cmp r2, r3
 80023ee:	429a      	cmp	r2, r3
  bcc FillZerobss
 80023f0:	d3f9      	bcc.n	80023e6 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80023f2:	f7ff ffe5 	bl	80023c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80023f6:	f000 f80f 	bl	8002418 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80023fa:	f7ff fcdf 	bl	8001dbc <main>
  bx lr
 80023fe:	4770      	bx	lr
  ldr r3, =_sidata
 8002400:	080024f8 	.word	0x080024f8
  ldr r0, =_sdata
 8002404:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002408:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 800240c:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8002410:	2000010c 	.word	0x2000010c

08002414 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002414:	e7fe      	b.n	8002414 <ADC1_2_IRQHandler>
	...

08002418 <__libc_init_array>:
 8002418:	b570      	push	{r4, r5, r6, lr}
 800241a:	2500      	movs	r5, #0
 800241c:	4e0c      	ldr	r6, [pc, #48]	; (8002450 <__libc_init_array+0x38>)
 800241e:	4c0d      	ldr	r4, [pc, #52]	; (8002454 <__libc_init_array+0x3c>)
 8002420:	1ba4      	subs	r4, r4, r6
 8002422:	10a4      	asrs	r4, r4, #2
 8002424:	42a5      	cmp	r5, r4
 8002426:	d109      	bne.n	800243c <__libc_init_array+0x24>
 8002428:	f000 f822 	bl	8002470 <_init>
 800242c:	2500      	movs	r5, #0
 800242e:	4e0a      	ldr	r6, [pc, #40]	; (8002458 <__libc_init_array+0x40>)
 8002430:	4c0a      	ldr	r4, [pc, #40]	; (800245c <__libc_init_array+0x44>)
 8002432:	1ba4      	subs	r4, r4, r6
 8002434:	10a4      	asrs	r4, r4, #2
 8002436:	42a5      	cmp	r5, r4
 8002438:	d105      	bne.n	8002446 <__libc_init_array+0x2e>
 800243a:	bd70      	pop	{r4, r5, r6, pc}
 800243c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002440:	4798      	blx	r3
 8002442:	3501      	adds	r5, #1
 8002444:	e7ee      	b.n	8002424 <__libc_init_array+0xc>
 8002446:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800244a:	4798      	blx	r3
 800244c:	3501      	adds	r5, #1
 800244e:	e7f2      	b.n	8002436 <__libc_init_array+0x1e>
 8002450:	080024f0 	.word	0x080024f0
 8002454:	080024f0 	.word	0x080024f0
 8002458:	080024f0 	.word	0x080024f0
 800245c:	080024f4 	.word	0x080024f4

08002460 <memset>:
 8002460:	4603      	mov	r3, r0
 8002462:	4402      	add	r2, r0
 8002464:	4293      	cmp	r3, r2
 8002466:	d100      	bne.n	800246a <memset+0xa>
 8002468:	4770      	bx	lr
 800246a:	f803 1b01 	strb.w	r1, [r3], #1
 800246e:	e7f9      	b.n	8002464 <memset+0x4>

08002470 <_init>:
 8002470:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002472:	bf00      	nop
 8002474:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002476:	bc08      	pop	{r3}
 8002478:	469e      	mov	lr, r3
 800247a:	4770      	bx	lr

0800247c <_fini>:
 800247c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800247e:	bf00      	nop
 8002480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002482:	bc08      	pop	{r3}
 8002484:	469e      	mov	lr, r3
 8002486:	4770      	bx	lr
