Analysis & Synthesis report for gato
Fri Mar 18 07:43:53 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. State Machine - |top_entity|logic:U1|ADXL345_controller:U0|gsensor:U0|spi:u0|state
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Parameter Settings for User Entity Instance: gato:U0|vga_pll_25_175:U0|altpll:altpll_component
 16. Parameter Settings for User Entity Instance: gato:U0|vga_controller:U1
 17. Parameter Settings for User Entity Instance: logic:U1|ADXL345_controller:U0|gsensor:U0
 18. Parameter Settings for User Entity Instance: logic:U1|ADXL345_controller:U0|gsensor:U0|spi:u0
 19. Parameter Settings for Inferred Entity Instance: gato:U0|lpm_mult:Mult0
 20. Parameter Settings for Inferred Entity Instance: gato:U0|lpm_mult:Mult1
 21. altpll Parameter Settings by Entity Instance
 22. lpm_mult Parameter Settings by Entity Instance
 23. Port Connectivity Checks: "logic:U1|ADXL345_controller:U0"
 24. Port Connectivity Checks: "gato:U0|vga_controller:U1"
 25. Post-Synthesis Netlist Statistics for Top Partition
 26. Elapsed Time Per Partition
 27. Analysis & Synthesis Messages
 28. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Mar 18 07:43:53 2022       ;
; Quartus Prime Version              ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                      ; gato                                        ;
; Top-level Entity Name              ; top_entity                                  ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 1,367                                       ;
;     Total combinational functions  ; 1,291                                       ;
;     Dedicated logic registers      ; 306                                         ;
; Total registers                    ; 306                                         ;
; Total pins                         ; 21                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 4                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; top_entity         ; gato               ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; VHDL Version                                                     ; VHDL_2008          ; VHDL_1993          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+
; logic.vhd                        ; yes             ; User VHDL File               ; C:/Users/josem/Documents/Quartus/VGA/logic.vhd                            ;         ;
; spi.sv                           ; yes             ; User SystemVerilog HDL File  ; C:/Users/josem/Documents/Quartus/VGA/spi.sv                               ;         ;
; gsensor.sv                       ; yes             ; User SystemVerilog HDL File  ; C:/Users/josem/Documents/Quartus/VGA/gsensor.sv                           ;         ;
; ADXL345_controller.vhd           ; yes             ; User VHDL File               ; C:/Users/josem/Documents/Quartus/VGA/ADXL345_controller.vhd               ;         ;
; vga_pll_25_175.vhd               ; yes             ; User Wizard-Generated File   ; C:/Users/josem/Documents/Quartus/VGA/vga_pll_25_175.vhd                   ;         ;
; vga_controller.vhd               ; yes             ; User VHDL File               ; C:/Users/josem/Documents/Quartus/VGA/vga_controller.vhd                   ;         ;
; gato.vhd                         ; yes             ; User VHDL File               ; C:/Users/josem/Documents/Quartus/VGA/gato.vhd                             ;         ;
; top_entity.vhd                   ; yes             ; User VHDL File               ; C:/Users/josem/Documents/Quartus/VGA/top_entity.vhd                       ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf         ;         ;
; aglobal211.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/aglobal211.inc     ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratix_pll.inc    ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/stratixii_pll.inc  ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/cycloneii_pll.inc  ;         ;
; db/vga_pll_25_175_altpll.v       ; yes             ; Auto-Generated Megafunction  ; C:/Users/josem/Documents/Quartus/VGA/db/vga_pll_25_175_altpll.v           ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf       ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_add_sub.inc    ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.inc       ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/bypassff.inc       ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.inc       ;         ;
; db/mult_tis.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/josem/Documents/Quartus/VGA/db/mult_tis.tdf                      ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf       ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/csa_add.inc        ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.inc       ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/muleabz.inc        ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mul_lfrg.inc       ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mul_boothc.inc     ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_ded_mult.inc   ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/dffpipe.inc        ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/mpar_add.tdf       ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift.tdf       ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 1,367       ;
;                                             ;             ;
; Total combinational functions               ; 1291        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 377         ;
;     -- 3 input functions                    ; 469         ;
;     -- <=2 input functions                  ; 445         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 698         ;
;     -- arithmetic mode                      ; 593         ;
;                                             ;             ;
; Total registers                             ; 306         ;
;     -- Dedicated logic registers            ; 306         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 21          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 4           ;
;                                             ;             ;
; Total PLLs                                  ; 1           ;
;     -- PLLs                                 ; 1           ;
;                                             ;             ;
; Maximum fan-out node                        ; clk_f~input ;
; Maximum fan-out                             ; 265         ;
; Total fan-out                               ; 4660        ;
; Average fan-out                             ; 2.83        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                         ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                ; Entity Name           ; Library Name ;
+----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------+-----------------------+--------------+
; |top_entity                                        ; 1291 (0)            ; 306 (0)                   ; 0           ; 0          ; 4            ; 0       ; 2         ; 21   ; 0            ; 0          ; |top_entity                                                                                        ; top_entity            ; work         ;
;    |gato:U0|                                       ; 820 (743)           ; 42 (0)                    ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |top_entity|gato:U0                                                                                ; gato                  ; work         ;
;       |lpm_mult:Mult0|                             ; 20 (0)              ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |top_entity|gato:U0|lpm_mult:Mult0                                                                 ; lpm_mult              ; work         ;
;          |mult_tis:auto_generated|                 ; 20 (20)             ; 0 (0)                     ; 0           ; 0          ; 4            ; 0       ; 2         ; 0    ; 0            ; 0          ; |top_entity|gato:U0|lpm_mult:Mult0|mult_tis:auto_generated                                         ; mult_tis              ; work         ;
;       |lpm_mult:Mult1|                             ; 3 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|gato:U0|lpm_mult:Mult1                                                                 ; lpm_mult              ; work         ;
;          |multcore:mult_core|                      ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|gato:U0|lpm_mult:Mult1|multcore:mult_core                                              ; multcore              ; work         ;
;       |vga_controller:U1|                          ; 54 (54)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|gato:U0|vga_controller:U1                                                              ; vga_controller        ; work         ;
;       |vga_pll_25_175:U0|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|gato:U0|vga_pll_25_175:U0                                                              ; vga_pll_25_175        ; work         ;
;          |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|gato:U0|vga_pll_25_175:U0|altpll:altpll_component                                      ; altpll                ; work         ;
;             |vga_pll_25_175_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|gato:U0|vga_pll_25_175:U0|altpll:altpll_component|vga_pll_25_175_altpll:auto_generated ; vga_pll_25_175_altpll ; work         ;
;    |logic:U1|                                      ; 471 (326)           ; 264 (147)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|logic:U1                                                                               ; logic                 ; work         ;
;       |ADXL345_controller:U0|                      ; 145 (0)             ; 117 (0)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|logic:U1|ADXL345_controller:U0                                                         ; ADXL345_controller    ; work         ;
;          |gsensor:U0|                              ; 145 (101)           ; 117 (79)                  ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|logic:U1|ADXL345_controller:U0|gsensor:U0                                              ; gsensor               ; work         ;
;             |spi:u0|                               ; 44 (44)             ; 38 (38)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |top_entity|logic:U1|ADXL345_controller:U0|gsensor:U0|spi:u0                                       ; spi                   ; work         ;
+----------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 2           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 4           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 0           ;
; Mixed Sign Embedded Multipliers       ; 1           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------+
; State Machine - |top_entity|logic:U1|ADXL345_controller:U0|gsensor:U0|spi:u0|state ;
+-----------------+---------------+--------------+-----------------+-----------------+
; Name            ; state.TO_IDLE ; state.ACTIVE ; state.TO_ACTIVE ; state.IDLE      ;
+-----------------+---------------+--------------+-----------------+-----------------+
; state.IDLE      ; 0             ; 0            ; 0               ; 0               ;
; state.TO_ACTIVE ; 0             ; 0            ; 1               ; 1               ;
; state.ACTIVE    ; 0             ; 1            ; 0               ; 1               ;
; state.TO_IDLE   ; 1             ; 0            ; 0               ; 1               ;
+-----------------+---------------+--------------+-----------------+-----------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+------------------------------------------------------+---------------------+------------------------+
; Latch Name                                           ; Latch Enable Signal ; Free of Timing Hazards ;
+------------------------------------------------------+---------------------+------------------------+
; gato:U0|f2y1[9]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2x1[10]                                     ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2x1[9]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2x1[8]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2x1[7]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2x1[6]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2x1[5]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2x1[4]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2x1[3]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2x1[2]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2x1[1]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2x2[10]                                     ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2x2[11]                                     ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2x2[9]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2x2[8]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2x2[7]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2x2[6]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2x2[5]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2x2[4]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2x2[3]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2x2[2]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2x2[1]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2y2[9]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2y2[10]                                     ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2y2[8]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2y2[7]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2y2[6]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2y2[5]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2y1[8]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2y1[7]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2y1[6]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|f2y1[5]                                      ; gato:U0|f2y2[4]     ; yes                    ;
; gato:U0|x1[31]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[9]                                        ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[10]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[11]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[12]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[13]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[14]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[15]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[16]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[17]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[18]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[19]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[20]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[21]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[22]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[23]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[24]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[25]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[26]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[27]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[28]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[29]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[30]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[8]                                        ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[7]                                        ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[6]                                        ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[5]                                        ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[4]                                        ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[3]                                        ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[2]                                        ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[1]                                        ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x1[0]                                        ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[31]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[9]                                        ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[10]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[11]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[12]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[13]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[14]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[15]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[16]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[17]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[18]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[19]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[20]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[21]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[22]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[23]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[24]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[25]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[26]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[27]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[28]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[29]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[30]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[8]                                        ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[7]                                        ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[6]                                        ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[5]                                        ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[4]                                        ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[3]                                        ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[2]                                        ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[1]                                        ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|x2[0]                                        ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|y1[31]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|y1[9]                                        ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|y1[10]                                       ; gato:U0|y2[0]       ; yes                    ;
; gato:U0|y1[11]                                       ; gato:U0|y2[0]       ; yes                    ;
; Number of user-specified and inferred latches = 232  ;                     ;                        ;
+------------------------------------------------------+---------------------+------------------------+
Table restricted to first 100 entries. Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                            ;
+----------------------------------------------------------+--------------------+
; Register name                                            ; Reason for Removal ;
+----------------------------------------------------------+--------------------+
; logic:U1|ADXL345_controller:U0|gsensor:U0|spi:u0|state~2 ; Lost fanout        ;
; logic:U1|ADXL345_controller:U0|gsensor:U0|spi:u0|state~3 ; Lost fanout        ;
; Total Number of Removed Registers = 2                    ;                    ;
+----------------------------------------------------------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 306   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 173   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; logic:U1|count[0]                      ; 2       ;
; logic:U1|p                             ; 11      ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_entity|logic:U1|select_yShift[22]                                      ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top_entity|logic:U1|ADXL345_controller:U0|gsensor:U0|spi:u0|clk_counter[3] ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_entity|logic:U1|ADXL345_controller:U0|gsensor:U0|spi:u0|count[2]       ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_entity|logic:U1|ADXL345_controller:U0|gsensor:U0|spi:u0|idlecount[0]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |top_entity|logic:U1|select_xShift[28]                                      ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |top_entity|gato:U0|vga_controller:U1|v_count                               ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |top_entity|gato:U0|fig_yShift[0]                                           ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top_entity|logic:U1|ADXL345_controller:U0|gsensor:U0|spi:u0|Selector3      ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |top_entity|gato:U0|fig_xShift[0]                                           ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; No         ; |top_entity|gato:U0|y2[0]                                                   ;
; 8:1                ; 6 bits    ; 30 LEs        ; 12 LEs               ; 18 LEs                 ; No         ; |top_entity|logic:U1|ADXL345_controller:U0|gsensor:U0|Selector1             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gato:U0|vga_pll_25_175:U0|altpll:altpll_component ;
+-------------------------------+----------------------------------+-----------------------------+
; Parameter Name                ; Value                            ; Type                        ;
+-------------------------------+----------------------------------+-----------------------------+
; OPERATION_MODE                ; NORMAL                           ; Untyped                     ;
; PLL_TYPE                      ; AUTO                             ; Untyped                     ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_pll_25_175 ; Untyped                     ;
; QUALIFY_CONF_DONE             ; OFF                              ; Untyped                     ;
; COMPENSATE_CLOCK              ; CLK0                             ; Untyped                     ;
; SCAN_CHAIN                    ; LONG                             ; Untyped                     ;
; PRIMARY_CLOCK                 ; INCLK0                           ; Untyped                     ;
; INCLK0_INPUT_FREQUENCY        ; 20000                            ; Signed Integer              ;
; INCLK1_INPUT_FREQUENCY        ; 0                                ; Untyped                     ;
; GATE_LOCK_SIGNAL              ; NO                               ; Untyped                     ;
; GATE_LOCK_COUNTER             ; 0                                ; Untyped                     ;
; LOCK_HIGH                     ; 1                                ; Untyped                     ;
; LOCK_LOW                      ; 1                                ; Untyped                     ;
; VALID_LOCK_MULTIPLIER         ; 1                                ; Untyped                     ;
; INVALID_LOCK_MULTIPLIER       ; 5                                ; Untyped                     ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                              ; Untyped                     ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                              ; Untyped                     ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                              ; Untyped                     ;
; SKIP_VCO                      ; OFF                              ; Untyped                     ;
; SWITCH_OVER_COUNTER           ; 0                                ; Untyped                     ;
; SWITCH_OVER_TYPE              ; AUTO                             ; Untyped                     ;
; FEEDBACK_SOURCE               ; EXTCLK0                          ; Untyped                     ;
; BANDWIDTH                     ; 0                                ; Untyped                     ;
; BANDWIDTH_TYPE                ; AUTO                             ; Untyped                     ;
; SPREAD_FREQUENCY              ; 0                                ; Untyped                     ;
; DOWN_SPREAD                   ; 0                                ; Untyped                     ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                              ; Untyped                     ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                              ; Untyped                     ;
; CLK9_MULTIPLY_BY              ; 0                                ; Untyped                     ;
; CLK8_MULTIPLY_BY              ; 0                                ; Untyped                     ;
; CLK7_MULTIPLY_BY              ; 0                                ; Untyped                     ;
; CLK6_MULTIPLY_BY              ; 0                                ; Untyped                     ;
; CLK5_MULTIPLY_BY              ; 1                                ; Untyped                     ;
; CLK4_MULTIPLY_BY              ; 1                                ; Untyped                     ;
; CLK3_MULTIPLY_BY              ; 1                                ; Untyped                     ;
; CLK2_MULTIPLY_BY              ; 1                                ; Untyped                     ;
; CLK1_MULTIPLY_BY              ; 1                                ; Untyped                     ;
; CLK0_MULTIPLY_BY              ; 74                               ; Signed Integer              ;
; CLK9_DIVIDE_BY                ; 0                                ; Untyped                     ;
; CLK8_DIVIDE_BY                ; 0                                ; Untyped                     ;
; CLK7_DIVIDE_BY                ; 0                                ; Untyped                     ;
; CLK6_DIVIDE_BY                ; 0                                ; Untyped                     ;
; CLK5_DIVIDE_BY                ; 1                                ; Untyped                     ;
; CLK4_DIVIDE_BY                ; 1                                ; Untyped                     ;
; CLK3_DIVIDE_BY                ; 1                                ; Untyped                     ;
; CLK2_DIVIDE_BY                ; 1                                ; Untyped                     ;
; CLK1_DIVIDE_BY                ; 1                                ; Untyped                     ;
; CLK0_DIVIDE_BY                ; 147                              ; Signed Integer              ;
; CLK9_PHASE_SHIFT              ; 0                                ; Untyped                     ;
; CLK8_PHASE_SHIFT              ; 0                                ; Untyped                     ;
; CLK7_PHASE_SHIFT              ; 0                                ; Untyped                     ;
; CLK6_PHASE_SHIFT              ; 0                                ; Untyped                     ;
; CLK5_PHASE_SHIFT              ; 0                                ; Untyped                     ;
; CLK4_PHASE_SHIFT              ; 0                                ; Untyped                     ;
; CLK3_PHASE_SHIFT              ; 0                                ; Untyped                     ;
; CLK2_PHASE_SHIFT              ; 0                                ; Untyped                     ;
; CLK1_PHASE_SHIFT              ; 0                                ; Untyped                     ;
; CLK0_PHASE_SHIFT              ; 0                                ; Untyped                     ;
; CLK5_TIME_DELAY               ; 0                                ; Untyped                     ;
; CLK4_TIME_DELAY               ; 0                                ; Untyped                     ;
; CLK3_TIME_DELAY               ; 0                                ; Untyped                     ;
; CLK2_TIME_DELAY               ; 0                                ; Untyped                     ;
; CLK1_TIME_DELAY               ; 0                                ; Untyped                     ;
; CLK0_TIME_DELAY               ; 0                                ; Untyped                     ;
; CLK9_DUTY_CYCLE               ; 50                               ; Untyped                     ;
; CLK8_DUTY_CYCLE               ; 50                               ; Untyped                     ;
; CLK7_DUTY_CYCLE               ; 50                               ; Untyped                     ;
; CLK6_DUTY_CYCLE               ; 50                               ; Untyped                     ;
; CLK5_DUTY_CYCLE               ; 50                               ; Untyped                     ;
; CLK4_DUTY_CYCLE               ; 50                               ; Untyped                     ;
; CLK3_DUTY_CYCLE               ; 50                               ; Untyped                     ;
; CLK2_DUTY_CYCLE               ; 50                               ; Untyped                     ;
; CLK1_DUTY_CYCLE               ; 50                               ; Untyped                     ;
; CLK0_DUTY_CYCLE               ; 50                               ; Signed Integer              ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped                     ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                     ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                     ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                     ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                     ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                     ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                     ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                     ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                     ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                     ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped                     ;
; LOCK_WINDOW_UI                ;  0.05                            ; Untyped                     ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                           ; Untyped                     ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                           ; Untyped                     ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                           ; Untyped                     ;
; DPA_MULTIPLY_BY               ; 0                                ; Untyped                     ;
; DPA_DIVIDE_BY                 ; 1                                ; Untyped                     ;
; DPA_DIVIDER                   ; 0                                ; Untyped                     ;
; EXTCLK3_MULTIPLY_BY           ; 1                                ; Untyped                     ;
; EXTCLK2_MULTIPLY_BY           ; 1                                ; Untyped                     ;
; EXTCLK1_MULTIPLY_BY           ; 1                                ; Untyped                     ;
; EXTCLK0_MULTIPLY_BY           ; 1                                ; Untyped                     ;
; EXTCLK3_DIVIDE_BY             ; 1                                ; Untyped                     ;
; EXTCLK2_DIVIDE_BY             ; 1                                ; Untyped                     ;
; EXTCLK1_DIVIDE_BY             ; 1                                ; Untyped                     ;
; EXTCLK0_DIVIDE_BY             ; 1                                ; Untyped                     ;
; EXTCLK3_PHASE_SHIFT           ; 0                                ; Untyped                     ;
; EXTCLK2_PHASE_SHIFT           ; 0                                ; Untyped                     ;
; EXTCLK1_PHASE_SHIFT           ; 0                                ; Untyped                     ;
; EXTCLK0_PHASE_SHIFT           ; 0                                ; Untyped                     ;
; EXTCLK3_TIME_DELAY            ; 0                                ; Untyped                     ;
; EXTCLK2_TIME_DELAY            ; 0                                ; Untyped                     ;
; EXTCLK1_TIME_DELAY            ; 0                                ; Untyped                     ;
; EXTCLK0_TIME_DELAY            ; 0                                ; Untyped                     ;
; EXTCLK3_DUTY_CYCLE            ; 50                               ; Untyped                     ;
; EXTCLK2_DUTY_CYCLE            ; 50                               ; Untyped                     ;
; EXTCLK1_DUTY_CYCLE            ; 50                               ; Untyped                     ;
; EXTCLK0_DUTY_CYCLE            ; 50                               ; Untyped                     ;
; VCO_MULTIPLY_BY               ; 0                                ; Untyped                     ;
; VCO_DIVIDE_BY                 ; 0                                ; Untyped                     ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                ; Untyped                     ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                ; Untyped                     ;
; VCO_MIN                       ; 0                                ; Untyped                     ;
; VCO_MAX                       ; 0                                ; Untyped                     ;
; VCO_CENTER                    ; 0                                ; Untyped                     ;
; PFD_MIN                       ; 0                                ; Untyped                     ;
; PFD_MAX                       ; 0                                ; Untyped                     ;
; M_INITIAL                     ; 0                                ; Untyped                     ;
; M                             ; 0                                ; Untyped                     ;
; N                             ; 1                                ; Untyped                     ;
; M2                            ; 1                                ; Untyped                     ;
; N2                            ; 1                                ; Untyped                     ;
; SS                            ; 1                                ; Untyped                     ;
; C0_HIGH                       ; 0                                ; Untyped                     ;
; C1_HIGH                       ; 0                                ; Untyped                     ;
; C2_HIGH                       ; 0                                ; Untyped                     ;
; C3_HIGH                       ; 0                                ; Untyped                     ;
; C4_HIGH                       ; 0                                ; Untyped                     ;
; C5_HIGH                       ; 0                                ; Untyped                     ;
; C6_HIGH                       ; 0                                ; Untyped                     ;
; C7_HIGH                       ; 0                                ; Untyped                     ;
; C8_HIGH                       ; 0                                ; Untyped                     ;
; C9_HIGH                       ; 0                                ; Untyped                     ;
; C0_LOW                        ; 0                                ; Untyped                     ;
; C1_LOW                        ; 0                                ; Untyped                     ;
; C2_LOW                        ; 0                                ; Untyped                     ;
; C3_LOW                        ; 0                                ; Untyped                     ;
; C4_LOW                        ; 0                                ; Untyped                     ;
; C5_LOW                        ; 0                                ; Untyped                     ;
; C6_LOW                        ; 0                                ; Untyped                     ;
; C7_LOW                        ; 0                                ; Untyped                     ;
; C8_LOW                        ; 0                                ; Untyped                     ;
; C9_LOW                        ; 0                                ; Untyped                     ;
; C0_INITIAL                    ; 0                                ; Untyped                     ;
; C1_INITIAL                    ; 0                                ; Untyped                     ;
; C2_INITIAL                    ; 0                                ; Untyped                     ;
; C3_INITIAL                    ; 0                                ; Untyped                     ;
; C4_INITIAL                    ; 0                                ; Untyped                     ;
; C5_INITIAL                    ; 0                                ; Untyped                     ;
; C6_INITIAL                    ; 0                                ; Untyped                     ;
; C7_INITIAL                    ; 0                                ; Untyped                     ;
; C8_INITIAL                    ; 0                                ; Untyped                     ;
; C9_INITIAL                    ; 0                                ; Untyped                     ;
; C0_MODE                       ; BYPASS                           ; Untyped                     ;
; C1_MODE                       ; BYPASS                           ; Untyped                     ;
; C2_MODE                       ; BYPASS                           ; Untyped                     ;
; C3_MODE                       ; BYPASS                           ; Untyped                     ;
; C4_MODE                       ; BYPASS                           ; Untyped                     ;
; C5_MODE                       ; BYPASS                           ; Untyped                     ;
; C6_MODE                       ; BYPASS                           ; Untyped                     ;
; C7_MODE                       ; BYPASS                           ; Untyped                     ;
; C8_MODE                       ; BYPASS                           ; Untyped                     ;
; C9_MODE                       ; BYPASS                           ; Untyped                     ;
; C0_PH                         ; 0                                ; Untyped                     ;
; C1_PH                         ; 0                                ; Untyped                     ;
; C2_PH                         ; 0                                ; Untyped                     ;
; C3_PH                         ; 0                                ; Untyped                     ;
; C4_PH                         ; 0                                ; Untyped                     ;
; C5_PH                         ; 0                                ; Untyped                     ;
; C6_PH                         ; 0                                ; Untyped                     ;
; C7_PH                         ; 0                                ; Untyped                     ;
; C8_PH                         ; 0                                ; Untyped                     ;
; C9_PH                         ; 0                                ; Untyped                     ;
; L0_HIGH                       ; 1                                ; Untyped                     ;
; L1_HIGH                       ; 1                                ; Untyped                     ;
; G0_HIGH                       ; 1                                ; Untyped                     ;
; G1_HIGH                       ; 1                                ; Untyped                     ;
; G2_HIGH                       ; 1                                ; Untyped                     ;
; G3_HIGH                       ; 1                                ; Untyped                     ;
; E0_HIGH                       ; 1                                ; Untyped                     ;
; E1_HIGH                       ; 1                                ; Untyped                     ;
; E2_HIGH                       ; 1                                ; Untyped                     ;
; E3_HIGH                       ; 1                                ; Untyped                     ;
; L0_LOW                        ; 1                                ; Untyped                     ;
; L1_LOW                        ; 1                                ; Untyped                     ;
; G0_LOW                        ; 1                                ; Untyped                     ;
; G1_LOW                        ; 1                                ; Untyped                     ;
; G2_LOW                        ; 1                                ; Untyped                     ;
; G3_LOW                        ; 1                                ; Untyped                     ;
; E0_LOW                        ; 1                                ; Untyped                     ;
; E1_LOW                        ; 1                                ; Untyped                     ;
; E2_LOW                        ; 1                                ; Untyped                     ;
; E3_LOW                        ; 1                                ; Untyped                     ;
; L0_INITIAL                    ; 1                                ; Untyped                     ;
; L1_INITIAL                    ; 1                                ; Untyped                     ;
; G0_INITIAL                    ; 1                                ; Untyped                     ;
; G1_INITIAL                    ; 1                                ; Untyped                     ;
; G2_INITIAL                    ; 1                                ; Untyped                     ;
; G3_INITIAL                    ; 1                                ; Untyped                     ;
; E0_INITIAL                    ; 1                                ; Untyped                     ;
; E1_INITIAL                    ; 1                                ; Untyped                     ;
; E2_INITIAL                    ; 1                                ; Untyped                     ;
; E3_INITIAL                    ; 1                                ; Untyped                     ;
; L0_MODE                       ; BYPASS                           ; Untyped                     ;
; L1_MODE                       ; BYPASS                           ; Untyped                     ;
; G0_MODE                       ; BYPASS                           ; Untyped                     ;
; G1_MODE                       ; BYPASS                           ; Untyped                     ;
; G2_MODE                       ; BYPASS                           ; Untyped                     ;
; G3_MODE                       ; BYPASS                           ; Untyped                     ;
; E0_MODE                       ; BYPASS                           ; Untyped                     ;
; E1_MODE                       ; BYPASS                           ; Untyped                     ;
; E2_MODE                       ; BYPASS                           ; Untyped                     ;
; E3_MODE                       ; BYPASS                           ; Untyped                     ;
; L0_PH                         ; 0                                ; Untyped                     ;
; L1_PH                         ; 0                                ; Untyped                     ;
; G0_PH                         ; 0                                ; Untyped                     ;
; G1_PH                         ; 0                                ; Untyped                     ;
; G2_PH                         ; 0                                ; Untyped                     ;
; G3_PH                         ; 0                                ; Untyped                     ;
; E0_PH                         ; 0                                ; Untyped                     ;
; E1_PH                         ; 0                                ; Untyped                     ;
; E2_PH                         ; 0                                ; Untyped                     ;
; E3_PH                         ; 0                                ; Untyped                     ;
; M_PH                          ; 0                                ; Untyped                     ;
; C1_USE_CASC_IN                ; OFF                              ; Untyped                     ;
; C2_USE_CASC_IN                ; OFF                              ; Untyped                     ;
; C3_USE_CASC_IN                ; OFF                              ; Untyped                     ;
; C4_USE_CASC_IN                ; OFF                              ; Untyped                     ;
; C5_USE_CASC_IN                ; OFF                              ; Untyped                     ;
; C6_USE_CASC_IN                ; OFF                              ; Untyped                     ;
; C7_USE_CASC_IN                ; OFF                              ; Untyped                     ;
; C8_USE_CASC_IN                ; OFF                              ; Untyped                     ;
; C9_USE_CASC_IN                ; OFF                              ; Untyped                     ;
; CLK0_COUNTER                  ; G0                               ; Untyped                     ;
; CLK1_COUNTER                  ; G0                               ; Untyped                     ;
; CLK2_COUNTER                  ; G0                               ; Untyped                     ;
; CLK3_COUNTER                  ; G0                               ; Untyped                     ;
; CLK4_COUNTER                  ; G0                               ; Untyped                     ;
; CLK5_COUNTER                  ; G0                               ; Untyped                     ;
; CLK6_COUNTER                  ; E0                               ; Untyped                     ;
; CLK7_COUNTER                  ; E1                               ; Untyped                     ;
; CLK8_COUNTER                  ; E2                               ; Untyped                     ;
; CLK9_COUNTER                  ; E3                               ; Untyped                     ;
; L0_TIME_DELAY                 ; 0                                ; Untyped                     ;
; L1_TIME_DELAY                 ; 0                                ; Untyped                     ;
; G0_TIME_DELAY                 ; 0                                ; Untyped                     ;
; G1_TIME_DELAY                 ; 0                                ; Untyped                     ;
; G2_TIME_DELAY                 ; 0                                ; Untyped                     ;
; G3_TIME_DELAY                 ; 0                                ; Untyped                     ;
; E0_TIME_DELAY                 ; 0                                ; Untyped                     ;
; E1_TIME_DELAY                 ; 0                                ; Untyped                     ;
; E2_TIME_DELAY                 ; 0                                ; Untyped                     ;
; E3_TIME_DELAY                 ; 0                                ; Untyped                     ;
; M_TIME_DELAY                  ; 0                                ; Untyped                     ;
; N_TIME_DELAY                  ; 0                                ; Untyped                     ;
; EXTCLK3_COUNTER               ; E3                               ; Untyped                     ;
; EXTCLK2_COUNTER               ; E2                               ; Untyped                     ;
; EXTCLK1_COUNTER               ; E1                               ; Untyped                     ;
; EXTCLK0_COUNTER               ; E0                               ; Untyped                     ;
; ENABLE0_COUNTER               ; L0                               ; Untyped                     ;
; ENABLE1_COUNTER               ; L0                               ; Untyped                     ;
; CHARGE_PUMP_CURRENT           ; 2                                ; Untyped                     ;
; LOOP_FILTER_R                 ;  1.000000                        ; Untyped                     ;
; LOOP_FILTER_C                 ; 5                                ; Untyped                     ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                             ; Untyped                     ;
; LOOP_FILTER_R_BITS            ; 9999                             ; Untyped                     ;
; LOOP_FILTER_C_BITS            ; 9999                             ; Untyped                     ;
; VCO_POST_SCALE                ; 0                                ; Untyped                     ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                ; Untyped                     ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                ; Untyped                     ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                ; Untyped                     ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                           ; Untyped                     ;
; PORT_CLKENA0                  ; PORT_UNUSED                      ; Untyped                     ;
; PORT_CLKENA1                  ; PORT_UNUSED                      ; Untyped                     ;
; PORT_CLKENA2                  ; PORT_UNUSED                      ; Untyped                     ;
; PORT_CLKENA3                  ; PORT_UNUSED                      ; Untyped                     ;
; PORT_CLKENA4                  ; PORT_UNUSED                      ; Untyped                     ;
; PORT_CLKENA5                  ; PORT_UNUSED                      ; Untyped                     ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                ; Untyped                     ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                ; Untyped                     ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                ; Untyped                     ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                ; Untyped                     ;
; PORT_EXTCLK0                  ; PORT_UNUSED                      ; Untyped                     ;
; PORT_EXTCLK1                  ; PORT_UNUSED                      ; Untyped                     ;
; PORT_EXTCLK2                  ; PORT_UNUSED                      ; Untyped                     ;
; PORT_EXTCLK3                  ; PORT_UNUSED                      ; Untyped                     ;
; PORT_CLKBAD0                  ; PORT_UNUSED                      ; Untyped                     ;
; PORT_CLKBAD1                  ; PORT_UNUSED                      ; Untyped                     ;
; PORT_CLK0                     ; PORT_USED                        ; Untyped                     ;
; PORT_CLK1                     ; PORT_UNUSED                      ; Untyped                     ;
; PORT_CLK2                     ; PORT_UNUSED                      ; Untyped                     ;
; PORT_CLK3                     ; PORT_UNUSED                      ; Untyped                     ;
; PORT_CLK4                     ; PORT_UNUSED                      ; Untyped                     ;
; PORT_CLK5                     ; PORT_UNUSED                      ; Untyped                     ;
; PORT_CLK6                     ; PORT_UNUSED                      ; Untyped                     ;
; PORT_CLK7                     ; PORT_UNUSED                      ; Untyped                     ;
; PORT_CLK8                     ; PORT_UNUSED                      ; Untyped                     ;
; PORT_CLK9                     ; PORT_UNUSED                      ; Untyped                     ;
; PORT_SCANDATA                 ; PORT_UNUSED                      ; Untyped                     ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                      ; Untyped                     ;
; PORT_SCANDONE                 ; PORT_UNUSED                      ; Untyped                     ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                ; Untyped                     ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                ; Untyped                     ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                      ; Untyped                     ;
; PORT_CLKLOSS                  ; PORT_UNUSED                      ; Untyped                     ;
; PORT_INCLK1                   ; PORT_UNUSED                      ; Untyped                     ;
; PORT_INCLK0                   ; PORT_USED                        ; Untyped                     ;
; PORT_FBIN                     ; PORT_UNUSED                      ; Untyped                     ;
; PORT_PLLENA                   ; PORT_UNUSED                      ; Untyped                     ;
; PORT_CLKSWITCH                ; PORT_UNUSED                      ; Untyped                     ;
; PORT_ARESET                   ; PORT_UNUSED                      ; Untyped                     ;
; PORT_PFDENA                   ; PORT_UNUSED                      ; Untyped                     ;
; PORT_SCANCLK                  ; PORT_UNUSED                      ; Untyped                     ;
; PORT_SCANACLR                 ; PORT_UNUSED                      ; Untyped                     ;
; PORT_SCANREAD                 ; PORT_UNUSED                      ; Untyped                     ;
; PORT_SCANWRITE                ; PORT_UNUSED                      ; Untyped                     ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                ; Untyped                     ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                ; Untyped                     ;
; PORT_LOCKED                   ; PORT_UNUSED                      ; Untyped                     ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                      ; Untyped                     ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                ; Untyped                     ;
; PORT_PHASEDONE                ; PORT_UNUSED                      ; Untyped                     ;
; PORT_PHASESTEP                ; PORT_UNUSED                      ; Untyped                     ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                      ; Untyped                     ;
; PORT_SCANCLKENA               ; PORT_UNUSED                      ; Untyped                     ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                      ; Untyped                     ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                ; Untyped                     ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                ; Untyped                     ;
; M_TEST_SOURCE                 ; 5                                ; Untyped                     ;
; C0_TEST_SOURCE                ; 5                                ; Untyped                     ;
; C1_TEST_SOURCE                ; 5                                ; Untyped                     ;
; C2_TEST_SOURCE                ; 5                                ; Untyped                     ;
; C3_TEST_SOURCE                ; 5                                ; Untyped                     ;
; C4_TEST_SOURCE                ; 5                                ; Untyped                     ;
; C5_TEST_SOURCE                ; 5                                ; Untyped                     ;
; C6_TEST_SOURCE                ; 5                                ; Untyped                     ;
; C7_TEST_SOURCE                ; 5                                ; Untyped                     ;
; C8_TEST_SOURCE                ; 5                                ; Untyped                     ;
; C9_TEST_SOURCE                ; 5                                ; Untyped                     ;
; CBXI_PARAMETER                ; vga_pll_25_175_altpll            ; Untyped                     ;
; VCO_FREQUENCY_CONTROL         ; AUTO                             ; Untyped                     ;
; VCO_PHASE_SHIFT_STEP          ; 0                                ; Untyped                     ;
; WIDTH_CLOCK                   ; 5                                ; Signed Integer              ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                ; Untyped                     ;
; USING_FBMIMICBIDIR_PORT       ; OFF                              ; Untyped                     ;
; DEVICE_FAMILY                 ; MAX 10                           ; Untyped                     ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                           ; Untyped                     ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                              ; Untyped                     ;
; AUTO_CARRY_CHAINS             ; ON                               ; AUTO_CARRY                  ;
; IGNORE_CARRY_BUFFERS          ; OFF                              ; IGNORE_CARRY                ;
; AUTO_CASCADE_CHAINS           ; ON                               ; AUTO_CASCADE                ;
; IGNORE_CASCADE_BUFFERS        ; OFF                              ; IGNORE_CASCADE              ;
+-------------------------------+----------------------------------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: gato:U0|vga_controller:U1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; h_pulse        ; 96    ; Signed Integer                                ;
; h_bp           ; 48    ; Signed Integer                                ;
; h_pixels       ; 640   ; Signed Integer                                ;
; h_fp           ; 16    ; Signed Integer                                ;
; h_pol          ; '0'   ; Enumerated                                    ;
; v_pulse        ; 2     ; Signed Integer                                ;
; v_bp           ; 33    ; Signed Integer                                ;
; v_pixels       ; 480   ; Signed Integer                                ;
; v_fp           ; 10    ; Signed Integer                                ;
; v_pol          ; '0'   ; Enumerated                                    ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logic:U1|ADXL345_controller:U0|gsensor:U0 ;
+------------------+----------+----------------------------------------------------------+
; Parameter Name   ; Value    ; Type                                                     ;
+------------------+----------+----------------------------------------------------------+
; CLK_FREQUENCY    ; 50000000 ; Signed Integer                                           ;
; SPI_FREQUENCY    ; 2000000  ; Signed Integer                                           ;
; IDLE_NS          ; 200      ; Signed Integer                                           ;
; UPDATE_FREQUENCY ; 50       ; Signed Integer                                           ;
+------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: logic:U1|ADXL345_controller:U0|gsensor:U0|spi:u0 ;
+----------------+----------+-------------------------------------------------------------------+
; Parameter Name ; Value    ; Type                                                              ;
+----------------+----------+-------------------------------------------------------------------+
; DATASIZE       ; 8        ; Signed Integer                                                    ;
; CLK_FREQUENCY  ; 50000000 ; Signed Integer                                                    ;
; SPI_FREQUENCY  ; 2000000  ; Signed Integer                                                    ;
; IDLE_NS        ; 200      ; Signed Integer                                                    ;
+----------------+----------+-------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gato:U0|lpm_mult:Mult0         ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9        ; Untyped             ;
; LPM_WIDTHB                                     ; 32       ; Untyped             ;
; LPM_WIDTHP                                     ; 41       ; Untyped             ;
; LPM_WIDTHR                                     ; 41       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES      ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_tis ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: gato:U0|lpm_mult:Mult1        ;
+------------------------------------------------+---------+---------------------+
; Parameter Name                                 ; Value   ; Type                ;
+------------------------------------------------+---------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 9       ; Untyped             ;
; LPM_WIDTHB                                     ; 3       ; Untyped             ;
; LPM_WIDTHP                                     ; 12      ; Untyped             ;
; LPM_WIDTHR                                     ; 12      ; Untyped             ;
; LPM_WIDTHS                                     ; 1       ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped             ;
; LPM_PIPELINE                                   ; 0       ; Untyped             ;
; LATENCY                                        ; 0       ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; YES     ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO      ; Untyped             ;
; USE_EAB                                        ; OFF     ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5       ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped             ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped             ;
+------------------------------------------------+---------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                      ;
+-------------------------------+---------------------------------------------------+
; Name                          ; Value                                             ;
+-------------------------------+---------------------------------------------------+
; Number of entity instances    ; 1                                                 ;
; Entity Instance               ; gato:U0|vga_pll_25_175:U0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                            ;
;     -- PLL_TYPE               ; AUTO                                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                                 ;
+-------------------------------+---------------------------------------------------+


+----------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                 ;
+---------------------------------------+------------------------+
; Name                                  ; Value                  ;
+---------------------------------------+------------------------+
; Number of entity instances            ; 2                      ;
; Entity Instance                       ; gato:U0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 9                      ;
;     -- LPM_WIDTHB                     ; 32                     ;
;     -- LPM_WIDTHP                     ; 41                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                 ;
;     -- INPUT_A_IS_CONSTANT            ; YES                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                     ;
;     -- USE_EAB                        ; OFF                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                     ;
; Entity Instance                       ; gato:U0|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 9                      ;
;     -- LPM_WIDTHB                     ; 3                      ;
;     -- LPM_WIDTHP                     ; 12                     ;
;     -- LPM_REPRESENTATION             ; SIGNED                 ;
;     -- INPUT_A_IS_CONSTANT            ; YES                    ;
;     -- INPUT_B_IS_CONSTANT            ; NO                     ;
;     -- USE_EAB                        ; OFF                    ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                   ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                     ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                     ;
+---------------------------------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "logic:U1|ADXL345_controller:U0"                                                        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; data_z  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "gato:U0|vga_controller:U1"                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n ; Input  ; Info     ; Stuck at VCC                                                                        ;
; n_blank ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_sync  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 21                          ;
; cycloneiii_ff         ; 306                         ;
;     ENA               ; 141                         ;
;     ENA SCLR          ; 32                          ;
;     plain             ; 133                         ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 1291                        ;
;     arith             ; 593                         ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 322                         ;
;         3 data inputs ; 267                         ;
;     normal            ; 698                         ;
;         0 data inputs ; 6                           ;
;         1 data inputs ; 22                          ;
;         2 data inputs ; 91                          ;
;         3 data inputs ; 202                         ;
;         4 data inputs ; 377                         ;
; cycloneiii_mac_mult   ; 2                           ;
; cycloneiii_mac_out    ; 2                           ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 14.00                       ;
; Average LUT depth     ; 7.15                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Fri Mar 18 07:43:16 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off gato -c gato
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file logic.vhd
    Info (12022): Found design unit 1: logic-A1 File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 27
    Info (12023): Found entity 1: logic File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file spi.sv
    Info (12023): Found entity 1: spi File: C:/Users/josem/Documents/Quartus/VGA/spi.sv Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file gsensor.sv
    Info (12023): Found entity 1: gsensor File: C:/Users/josem/Documents/Quartus/VGA/gsensor.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file sq.vhd
    Info (12022): Found design unit 1: sq-RTL File: C:/Users/josem/Documents/Quartus/VGA/sq.vhd Line: 19
    Info (12023): Found entity 1: sq File: C:/Users/josem/Documents/Quartus/VGA/sq.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file adxl345_controller.vhd
    Info (12022): Found design unit 1: ADXL345_controller-ADXL345_controller_structural File: C:/Users/josem/Documents/Quartus/VGA/ADXL345_controller.vhd Line: 25
    Info (12023): Found entity 1: ADXL345_controller File: C:/Users/josem/Documents/Quartus/VGA/ADXL345_controller.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vga_pll_25_175.vhd
    Info (12022): Found design unit 1: vga_pll_25_175-SYN File: C:/Users/josem/Documents/Quartus/VGA/vga_pll_25_175.vhd Line: 51
    Info (12023): Found entity 1: vga_pll_25_175 File: C:/Users/josem/Documents/Quartus/VGA/vga_pll_25_175.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-behavior File: C:/Users/josem/Documents/Quartus/VGA/vga_controller.vhd Line: 55
    Info (12023): Found entity 1: vga_controller File: C:/Users/josem/Documents/Quartus/VGA/vga_controller.vhd Line: 31
Info (12021): Found 2 design units, including 1 entities, in source file gato.vhd
    Info (12022): Found design unit 1: gato-A1 File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 21
    Info (12023): Found entity 1: gato File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file top_entity.vhd
    Info (12022): Found design unit 1: top_entity-behavior File: C:/Users/josem/Documents/Quartus/VGA/top_entity.vhd Line: 23
    Info (12023): Found entity 1: top_entity File: C:/Users/josem/Documents/Quartus/VGA/top_entity.vhd Line: 5
Info (12127): Elaborating entity "top_entity" for the top level hierarchy
Info (12128): Elaborating entity "gato" for hierarchy "gato:U0" File: C:/Users/josem/Documents/Quartus/VGA/top_entity.vhd Line: 67
Warning (10492): VHDL Process Statement warning at gato.vhd(102): signal "sx1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 102
Warning (10492): VHDL Process Statement warning at gato.vhd(104): signal "sy1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 104
Warning (10492): VHDL Process Statement warning at gato.vhd(106): signal "disp_en" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 106
Warning (10492): VHDL Process Statement warning at gato.vhd(108): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 108
Warning (10492): VHDL Process Statement warning at gato.vhd(109): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 109
Warning (10492): VHDL Process Statement warning at gato.vhd(110): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 110
Warning (10492): VHDL Process Statement warning at gato.vhd(111): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 111
Warning (10492): VHDL Process Statement warning at gato.vhd(115): signal "sx1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 115
Warning (10492): VHDL Process Statement warning at gato.vhd(115): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 115
Warning (10492): VHDL Process Statement warning at gato.vhd(115): signal "sy1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 115
Warning (10492): VHDL Process Statement warning at gato.vhd(115): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 115
Warning (10492): VHDL Process Statement warning at gato.vhd(115): signal "sy2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 115
Warning (10492): VHDL Process Statement warning at gato.vhd(116): signal "sx1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 116
Warning (10492): VHDL Process Statement warning at gato.vhd(116): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 116
Warning (10492): VHDL Process Statement warning at gato.vhd(116): signal "sx2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 116
Warning (10492): VHDL Process Statement warning at gato.vhd(116): signal "sy1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 116
Warning (10492): VHDL Process Statement warning at gato.vhd(116): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 116
Warning (10492): VHDL Process Statement warning at gato.vhd(117): signal "sx2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 117
Warning (10492): VHDL Process Statement warning at gato.vhd(117): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 117
Warning (10492): VHDL Process Statement warning at gato.vhd(117): signal "sy1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 117
Warning (10492): VHDL Process Statement warning at gato.vhd(117): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 117
Warning (10492): VHDL Process Statement warning at gato.vhd(117): signal "sy2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 117
Warning (10492): VHDL Process Statement warning at gato.vhd(118): signal "sx1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 118
Warning (10492): VHDL Process Statement warning at gato.vhd(118): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 118
Warning (10492): VHDL Process Statement warning at gato.vhd(118): signal "sx2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 118
Warning (10492): VHDL Process Statement warning at gato.vhd(118): signal "sy2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 118
Warning (10492): VHDL Process Statement warning at gato.vhd(118): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 118
Warning (10492): VHDL Process Statement warning at gato.vhd(123): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 123
Warning (10492): VHDL Process Statement warning at gato.vhd(123): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 123
Warning (10492): VHDL Process Statement warning at gato.vhd(129): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 129
Warning (10492): VHDL Process Statement warning at gato.vhd(129): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 129
Warning (10492): VHDL Process Statement warning at gato.vhd(129): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 129
Warning (10492): VHDL Process Statement warning at gato.vhd(130): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 130
Warning (10492): VHDL Process Statement warning at gato.vhd(130): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 130
Warning (10492): VHDL Process Statement warning at gato.vhd(130): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 130
Warning (10492): VHDL Process Statement warning at gato.vhd(131): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 131
Warning (10492): VHDL Process Statement warning at gato.vhd(131): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 131
Warning (10492): VHDL Process Statement warning at gato.vhd(131): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 131
Warning (10492): VHDL Process Statement warning at gato.vhd(132): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 132
Warning (10492): VHDL Process Statement warning at gato.vhd(132): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 132
Warning (10492): VHDL Process Statement warning at gato.vhd(132): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 132
Warning (10492): VHDL Process Statement warning at gato.vhd(133): signal "x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 133
Warning (10492): VHDL Process Statement warning at gato.vhd(133): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 133
Warning (10492): VHDL Process Statement warning at gato.vhd(133): signal "x2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 133
Warning (10492): VHDL Process Statement warning at gato.vhd(133): signal "y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 133
Warning (10492): VHDL Process Statement warning at gato.vhd(133): signal "y2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 133
Warning (10492): VHDL Process Statement warning at gato.vhd(133): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 133
Warning (10492): VHDL Process Statement warning at gato.vhd(139): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 139
Warning (10492): VHDL Process Statement warning at gato.vhd(140): signal "f2x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 140
Warning (10492): VHDL Process Statement warning at gato.vhd(141): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 141
Warning (10492): VHDL Process Statement warning at gato.vhd(142): signal "f2y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 142
Warning (10492): VHDL Process Statement warning at gato.vhd(143): signal "f2x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 143
Warning (10492): VHDL Process Statement warning at gato.vhd(143): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 143
Warning (10492): VHDL Process Statement warning at gato.vhd(143): signal "f2x2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 143
Warning (10492): VHDL Process Statement warning at gato.vhd(143): signal "f2y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 143
Warning (10492): VHDL Process Statement warning at gato.vhd(143): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 143
Warning (10492): VHDL Process Statement warning at gato.vhd(143): signal "f2y2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 143
Warning (10492): VHDL Process Statement warning at gato.vhd(150): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 150
Warning (10492): VHDL Process Statement warning at gato.vhd(150): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 150
Warning (10492): VHDL Process Statement warning at gato.vhd(156): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 156
Warning (10492): VHDL Process Statement warning at gato.vhd(156): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 156
Warning (10492): VHDL Process Statement warning at gato.vhd(156): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 156
Warning (10492): VHDL Process Statement warning at gato.vhd(157): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 157
Warning (10492): VHDL Process Statement warning at gato.vhd(157): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 157
Warning (10492): VHDL Process Statement warning at gato.vhd(157): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 157
Warning (10492): VHDL Process Statement warning at gato.vhd(158): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 158
Warning (10492): VHDL Process Statement warning at gato.vhd(158): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 158
Warning (10492): VHDL Process Statement warning at gato.vhd(158): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 158
Warning (10492): VHDL Process Statement warning at gato.vhd(159): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 159
Warning (10492): VHDL Process Statement warning at gato.vhd(159): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 159
Warning (10492): VHDL Process Statement warning at gato.vhd(159): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 159
Warning (10492): VHDL Process Statement warning at gato.vhd(160): signal "x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 160
Warning (10492): VHDL Process Statement warning at gato.vhd(160): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 160
Warning (10492): VHDL Process Statement warning at gato.vhd(160): signal "x2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 160
Warning (10492): VHDL Process Statement warning at gato.vhd(160): signal "y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 160
Warning (10492): VHDL Process Statement warning at gato.vhd(160): signal "y2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 160
Warning (10492): VHDL Process Statement warning at gato.vhd(160): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 160
Warning (10492): VHDL Process Statement warning at gato.vhd(166): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 166
Warning (10492): VHDL Process Statement warning at gato.vhd(167): signal "f2x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 167
Warning (10492): VHDL Process Statement warning at gato.vhd(168): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 168
Warning (10492): VHDL Process Statement warning at gato.vhd(169): signal "f2y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 169
Warning (10492): VHDL Process Statement warning at gato.vhd(170): signal "f2x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 170
Warning (10492): VHDL Process Statement warning at gato.vhd(170): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 170
Warning (10492): VHDL Process Statement warning at gato.vhd(170): signal "f2x2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 170
Warning (10492): VHDL Process Statement warning at gato.vhd(170): signal "f2y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 170
Warning (10492): VHDL Process Statement warning at gato.vhd(170): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 170
Warning (10492): VHDL Process Statement warning at gato.vhd(170): signal "f2y2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 170
Warning (10492): VHDL Process Statement warning at gato.vhd(177): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 177
Warning (10492): VHDL Process Statement warning at gato.vhd(177): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 177
Warning (10492): VHDL Process Statement warning at gato.vhd(183): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 183
Warning (10492): VHDL Process Statement warning at gato.vhd(183): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 183
Warning (10492): VHDL Process Statement warning at gato.vhd(183): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 183
Warning (10492): VHDL Process Statement warning at gato.vhd(184): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 184
Warning (10492): VHDL Process Statement warning at gato.vhd(184): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 184
Warning (10492): VHDL Process Statement warning at gato.vhd(184): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 184
Warning (10492): VHDL Process Statement warning at gato.vhd(185): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 185
Warning (10492): VHDL Process Statement warning at gato.vhd(185): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 185
Warning (10492): VHDL Process Statement warning at gato.vhd(185): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 185
Warning (10492): VHDL Process Statement warning at gato.vhd(186): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 186
Warning (10492): VHDL Process Statement warning at gato.vhd(186): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 186
Warning (10492): VHDL Process Statement warning at gato.vhd(186): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 186
Warning (10492): VHDL Process Statement warning at gato.vhd(187): signal "x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 187
Warning (10492): VHDL Process Statement warning at gato.vhd(187): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 187
Warning (10492): VHDL Process Statement warning at gato.vhd(187): signal "x2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 187
Warning (10492): VHDL Process Statement warning at gato.vhd(187): signal "y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 187
Warning (10492): VHDL Process Statement warning at gato.vhd(187): signal "y2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 187
Warning (10492): VHDL Process Statement warning at gato.vhd(187): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 187
Warning (10492): VHDL Process Statement warning at gato.vhd(193): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 193
Warning (10492): VHDL Process Statement warning at gato.vhd(194): signal "f2x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 194
Warning (10492): VHDL Process Statement warning at gato.vhd(195): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 195
Warning (10492): VHDL Process Statement warning at gato.vhd(196): signal "f2y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 196
Warning (10492): VHDL Process Statement warning at gato.vhd(197): signal "f2x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 197
Warning (10492): VHDL Process Statement warning at gato.vhd(197): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 197
Warning (10492): VHDL Process Statement warning at gato.vhd(197): signal "f2x2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 197
Warning (10492): VHDL Process Statement warning at gato.vhd(197): signal "f2y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 197
Warning (10492): VHDL Process Statement warning at gato.vhd(197): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 197
Warning (10492): VHDL Process Statement warning at gato.vhd(197): signal "f2y2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 197
Warning (10492): VHDL Process Statement warning at gato.vhd(204): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 204
Warning (10492): VHDL Process Statement warning at gato.vhd(204): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 204
Warning (10492): VHDL Process Statement warning at gato.vhd(210): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 210
Warning (10492): VHDL Process Statement warning at gato.vhd(210): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 210
Warning (10492): VHDL Process Statement warning at gato.vhd(210): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 210
Warning (10492): VHDL Process Statement warning at gato.vhd(211): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 211
Warning (10492): VHDL Process Statement warning at gato.vhd(211): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 211
Warning (10492): VHDL Process Statement warning at gato.vhd(211): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 211
Warning (10492): VHDL Process Statement warning at gato.vhd(212): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 212
Warning (10492): VHDL Process Statement warning at gato.vhd(212): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 212
Warning (10492): VHDL Process Statement warning at gato.vhd(212): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 212
Warning (10492): VHDL Process Statement warning at gato.vhd(213): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 213
Warning (10492): VHDL Process Statement warning at gato.vhd(213): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 213
Warning (10492): VHDL Process Statement warning at gato.vhd(213): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 213
Warning (10492): VHDL Process Statement warning at gato.vhd(214): signal "x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 214
Warning (10492): VHDL Process Statement warning at gato.vhd(214): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 214
Warning (10492): VHDL Process Statement warning at gato.vhd(214): signal "x2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 214
Warning (10492): VHDL Process Statement warning at gato.vhd(214): signal "y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 214
Warning (10492): VHDL Process Statement warning at gato.vhd(214): signal "y2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 214
Warning (10492): VHDL Process Statement warning at gato.vhd(214): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 214
Warning (10492): VHDL Process Statement warning at gato.vhd(220): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 220
Warning (10492): VHDL Process Statement warning at gato.vhd(221): signal "f2x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 221
Warning (10492): VHDL Process Statement warning at gato.vhd(222): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 222
Warning (10492): VHDL Process Statement warning at gato.vhd(223): signal "f2y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 223
Warning (10492): VHDL Process Statement warning at gato.vhd(224): signal "f2x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 224
Warning (10492): VHDL Process Statement warning at gato.vhd(224): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 224
Warning (10492): VHDL Process Statement warning at gato.vhd(224): signal "f2x2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 224
Warning (10492): VHDL Process Statement warning at gato.vhd(224): signal "f2y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 224
Warning (10492): VHDL Process Statement warning at gato.vhd(224): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 224
Warning (10492): VHDL Process Statement warning at gato.vhd(224): signal "f2y2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 224
Warning (10492): VHDL Process Statement warning at gato.vhd(231): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 231
Warning (10492): VHDL Process Statement warning at gato.vhd(231): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 231
Warning (10492): VHDL Process Statement warning at gato.vhd(237): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 237
Warning (10492): VHDL Process Statement warning at gato.vhd(237): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 237
Warning (10492): VHDL Process Statement warning at gato.vhd(237): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 237
Warning (10492): VHDL Process Statement warning at gato.vhd(238): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 238
Warning (10492): VHDL Process Statement warning at gato.vhd(238): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 238
Warning (10492): VHDL Process Statement warning at gato.vhd(238): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 238
Warning (10492): VHDL Process Statement warning at gato.vhd(239): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 239
Warning (10492): VHDL Process Statement warning at gato.vhd(239): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 239
Warning (10492): VHDL Process Statement warning at gato.vhd(239): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 239
Warning (10492): VHDL Process Statement warning at gato.vhd(240): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 240
Warning (10492): VHDL Process Statement warning at gato.vhd(240): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 240
Warning (10492): VHDL Process Statement warning at gato.vhd(240): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 240
Warning (10492): VHDL Process Statement warning at gato.vhd(241): signal "x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 241
Warning (10492): VHDL Process Statement warning at gato.vhd(241): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 241
Warning (10492): VHDL Process Statement warning at gato.vhd(241): signal "x2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 241
Warning (10492): VHDL Process Statement warning at gato.vhd(241): signal "y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 241
Warning (10492): VHDL Process Statement warning at gato.vhd(241): signal "y2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 241
Warning (10492): VHDL Process Statement warning at gato.vhd(241): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 241
Warning (10492): VHDL Process Statement warning at gato.vhd(247): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 247
Warning (10492): VHDL Process Statement warning at gato.vhd(248): signal "f2x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 248
Warning (10492): VHDL Process Statement warning at gato.vhd(249): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 249
Warning (10492): VHDL Process Statement warning at gato.vhd(250): signal "f2y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 250
Warning (10492): VHDL Process Statement warning at gato.vhd(251): signal "f2x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 251
Warning (10492): VHDL Process Statement warning at gato.vhd(251): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 251
Warning (10492): VHDL Process Statement warning at gato.vhd(251): signal "f2x2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 251
Warning (10492): VHDL Process Statement warning at gato.vhd(251): signal "f2y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 251
Warning (10492): VHDL Process Statement warning at gato.vhd(251): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 251
Warning (10492): VHDL Process Statement warning at gato.vhd(251): signal "f2y2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 251
Warning (10492): VHDL Process Statement warning at gato.vhd(258): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 258
Warning (10492): VHDL Process Statement warning at gato.vhd(258): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 258
Warning (10492): VHDL Process Statement warning at gato.vhd(264): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 264
Warning (10492): VHDL Process Statement warning at gato.vhd(264): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 264
Warning (10492): VHDL Process Statement warning at gato.vhd(264): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 264
Warning (10492): VHDL Process Statement warning at gato.vhd(265): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 265
Warning (10492): VHDL Process Statement warning at gato.vhd(265): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 265
Warning (10492): VHDL Process Statement warning at gato.vhd(265): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 265
Warning (10492): VHDL Process Statement warning at gato.vhd(266): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 266
Warning (10492): VHDL Process Statement warning at gato.vhd(266): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 266
Warning (10492): VHDL Process Statement warning at gato.vhd(266): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 266
Warning (10492): VHDL Process Statement warning at gato.vhd(267): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 267
Warning (10492): VHDL Process Statement warning at gato.vhd(267): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 267
Warning (10492): VHDL Process Statement warning at gato.vhd(267): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 267
Warning (10492): VHDL Process Statement warning at gato.vhd(268): signal "x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 268
Warning (10492): VHDL Process Statement warning at gato.vhd(268): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 268
Warning (10492): VHDL Process Statement warning at gato.vhd(268): signal "x2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 268
Warning (10492): VHDL Process Statement warning at gato.vhd(268): signal "y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 268
Warning (10492): VHDL Process Statement warning at gato.vhd(268): signal "y2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 268
Warning (10492): VHDL Process Statement warning at gato.vhd(268): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 268
Warning (10492): VHDL Process Statement warning at gato.vhd(274): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 274
Warning (10492): VHDL Process Statement warning at gato.vhd(275): signal "f2x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 275
Warning (10492): VHDL Process Statement warning at gato.vhd(276): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 276
Warning (10492): VHDL Process Statement warning at gato.vhd(277): signal "f2y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 277
Warning (10492): VHDL Process Statement warning at gato.vhd(278): signal "f2x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 278
Warning (10492): VHDL Process Statement warning at gato.vhd(278): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 278
Warning (10492): VHDL Process Statement warning at gato.vhd(278): signal "f2x2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 278
Warning (10492): VHDL Process Statement warning at gato.vhd(278): signal "f2y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 278
Warning (10492): VHDL Process Statement warning at gato.vhd(278): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 278
Warning (10492): VHDL Process Statement warning at gato.vhd(278): signal "f2y2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 278
Warning (10492): VHDL Process Statement warning at gato.vhd(285): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 285
Warning (10492): VHDL Process Statement warning at gato.vhd(285): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 285
Warning (10492): VHDL Process Statement warning at gato.vhd(291): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 291
Warning (10492): VHDL Process Statement warning at gato.vhd(291): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 291
Warning (10492): VHDL Process Statement warning at gato.vhd(291): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 291
Warning (10492): VHDL Process Statement warning at gato.vhd(292): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 292
Warning (10492): VHDL Process Statement warning at gato.vhd(292): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 292
Warning (10492): VHDL Process Statement warning at gato.vhd(292): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 292
Warning (10492): VHDL Process Statement warning at gato.vhd(293): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 293
Warning (10492): VHDL Process Statement warning at gato.vhd(293): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 293
Warning (10492): VHDL Process Statement warning at gato.vhd(293): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 293
Warning (10492): VHDL Process Statement warning at gato.vhd(294): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 294
Warning (10492): VHDL Process Statement warning at gato.vhd(294): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 294
Warning (10492): VHDL Process Statement warning at gato.vhd(294): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 294
Warning (10492): VHDL Process Statement warning at gato.vhd(295): signal "x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 295
Warning (10492): VHDL Process Statement warning at gato.vhd(295): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 295
Warning (10492): VHDL Process Statement warning at gato.vhd(295): signal "x2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 295
Warning (10492): VHDL Process Statement warning at gato.vhd(295): signal "y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 295
Warning (10492): VHDL Process Statement warning at gato.vhd(295): signal "y2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 295
Warning (10492): VHDL Process Statement warning at gato.vhd(295): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 295
Warning (10492): VHDL Process Statement warning at gato.vhd(301): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 301
Warning (10492): VHDL Process Statement warning at gato.vhd(302): signal "f2x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 302
Warning (10492): VHDL Process Statement warning at gato.vhd(303): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 303
Warning (10492): VHDL Process Statement warning at gato.vhd(304): signal "f2y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 304
Warning (10492): VHDL Process Statement warning at gato.vhd(305): signal "f2x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 305
Warning (10492): VHDL Process Statement warning at gato.vhd(305): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 305
Warning (10492): VHDL Process Statement warning at gato.vhd(305): signal "f2x2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 305
Warning (10492): VHDL Process Statement warning at gato.vhd(305): signal "f2y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 305
Warning (10492): VHDL Process Statement warning at gato.vhd(305): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 305
Warning (10492): VHDL Process Statement warning at gato.vhd(305): signal "f2y2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 305
Warning (10492): VHDL Process Statement warning at gato.vhd(312): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 312
Warning (10492): VHDL Process Statement warning at gato.vhd(312): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 312
Warning (10492): VHDL Process Statement warning at gato.vhd(318): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 318
Warning (10492): VHDL Process Statement warning at gato.vhd(318): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 318
Warning (10492): VHDL Process Statement warning at gato.vhd(318): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 318
Warning (10492): VHDL Process Statement warning at gato.vhd(319): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 319
Warning (10492): VHDL Process Statement warning at gato.vhd(319): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 319
Warning (10492): VHDL Process Statement warning at gato.vhd(319): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 319
Warning (10492): VHDL Process Statement warning at gato.vhd(320): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 320
Warning (10492): VHDL Process Statement warning at gato.vhd(320): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 320
Warning (10492): VHDL Process Statement warning at gato.vhd(320): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 320
Warning (10492): VHDL Process Statement warning at gato.vhd(321): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 321
Warning (10492): VHDL Process Statement warning at gato.vhd(321): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 321
Warning (10492): VHDL Process Statement warning at gato.vhd(321): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 321
Warning (10492): VHDL Process Statement warning at gato.vhd(322): signal "x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 322
Warning (10492): VHDL Process Statement warning at gato.vhd(322): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 322
Warning (10492): VHDL Process Statement warning at gato.vhd(322): signal "x2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 322
Warning (10492): VHDL Process Statement warning at gato.vhd(322): signal "y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 322
Warning (10492): VHDL Process Statement warning at gato.vhd(322): signal "y2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 322
Warning (10492): VHDL Process Statement warning at gato.vhd(322): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 322
Warning (10492): VHDL Process Statement warning at gato.vhd(328): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 328
Warning (10492): VHDL Process Statement warning at gato.vhd(329): signal "f2x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 329
Warning (10492): VHDL Process Statement warning at gato.vhd(330): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 330
Warning (10492): VHDL Process Statement warning at gato.vhd(331): signal "f2y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 331
Warning (10492): VHDL Process Statement warning at gato.vhd(332): signal "f2x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 332
Warning (10492): VHDL Process Statement warning at gato.vhd(332): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 332
Warning (10492): VHDL Process Statement warning at gato.vhd(332): signal "f2x2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 332
Warning (10492): VHDL Process Statement warning at gato.vhd(332): signal "f2y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 332
Warning (10492): VHDL Process Statement warning at gato.vhd(332): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 332
Warning (10492): VHDL Process Statement warning at gato.vhd(332): signal "f2y2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 332
Warning (10492): VHDL Process Statement warning at gato.vhd(339): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 339
Warning (10492): VHDL Process Statement warning at gato.vhd(339): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 339
Warning (10492): VHDL Process Statement warning at gato.vhd(345): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 345
Warning (10492): VHDL Process Statement warning at gato.vhd(345): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 345
Warning (10492): VHDL Process Statement warning at gato.vhd(345): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 345
Warning (10492): VHDL Process Statement warning at gato.vhd(346): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 346
Warning (10492): VHDL Process Statement warning at gato.vhd(346): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 346
Warning (10492): VHDL Process Statement warning at gato.vhd(346): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 346
Warning (10492): VHDL Process Statement warning at gato.vhd(347): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 347
Warning (10492): VHDL Process Statement warning at gato.vhd(347): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 347
Warning (10492): VHDL Process Statement warning at gato.vhd(347): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 347
Warning (10492): VHDL Process Statement warning at gato.vhd(348): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 348
Warning (10492): VHDL Process Statement warning at gato.vhd(348): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 348
Warning (10492): VHDL Process Statement warning at gato.vhd(348): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 348
Warning (10492): VHDL Process Statement warning at gato.vhd(349): signal "x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 349
Warning (10492): VHDL Process Statement warning at gato.vhd(349): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 349
Warning (10492): VHDL Process Statement warning at gato.vhd(349): signal "x2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 349
Warning (10492): VHDL Process Statement warning at gato.vhd(349): signal "y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 349
Warning (10492): VHDL Process Statement warning at gato.vhd(349): signal "y2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 349
Warning (10492): VHDL Process Statement warning at gato.vhd(349): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 349
Warning (10492): VHDL Process Statement warning at gato.vhd(355): signal "fig_xShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 355
Warning (10492): VHDL Process Statement warning at gato.vhd(356): signal "f2x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 356
Warning (10492): VHDL Process Statement warning at gato.vhd(357): signal "fig_yShift" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 357
Warning (10492): VHDL Process Statement warning at gato.vhd(358): signal "f2y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 358
Warning (10492): VHDL Process Statement warning at gato.vhd(359): signal "f2x1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 359
Warning (10492): VHDL Process Statement warning at gato.vhd(359): signal "column" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 359
Warning (10492): VHDL Process Statement warning at gato.vhd(359): signal "f2x2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 359
Warning (10492): VHDL Process Statement warning at gato.vhd(359): signal "f2y1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 359
Warning (10492): VHDL Process Statement warning at gato.vhd(359): signal "row" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 359
Warning (10492): VHDL Process Statement warning at gato.vhd(359): signal "f2y2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 359
Warning (10631): VHDL Process Statement warning at gato.vhd(93): inferring latch(es) for signal or variable "fig_yShift", which holds its previous value in one or more paths through the process File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Warning (10631): VHDL Process Statement warning at gato.vhd(93): inferring latch(es) for signal or variable "fig_xShift", which holds its previous value in one or more paths through the process File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Warning (10631): VHDL Process Statement warning at gato.vhd(93): inferring latch(es) for signal or variable "x1", which holds its previous value in one or more paths through the process File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Warning (10631): VHDL Process Statement warning at gato.vhd(93): inferring latch(es) for signal or variable "x2", which holds its previous value in one or more paths through the process File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Warning (10631): VHDL Process Statement warning at gato.vhd(93): inferring latch(es) for signal or variable "y1", which holds its previous value in one or more paths through the process File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Warning (10631): VHDL Process Statement warning at gato.vhd(93): inferring latch(es) for signal or variable "y2", which holds its previous value in one or more paths through the process File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Warning (10631): VHDL Process Statement warning at gato.vhd(93): inferring latch(es) for signal or variable "f2x1", which holds its previous value in one or more paths through the process File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Warning (10631): VHDL Process Statement warning at gato.vhd(93): inferring latch(es) for signal or variable "f2x2", which holds its previous value in one or more paths through the process File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Warning (10631): VHDL Process Statement warning at gato.vhd(93): inferring latch(es) for signal or variable "f2y1", which holds its previous value in one or more paths through the process File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Warning (10631): VHDL Process Statement warning at gato.vhd(93): inferring latch(es) for signal or variable "f2y2", which holds its previous value in one or more paths through the process File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[0]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[1]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[2]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[3]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[4]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[5]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[6]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[7]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[8]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[9]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[10]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[11]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[12]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[13]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[14]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[15]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[16]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[17]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[18]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[19]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[20]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[21]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[22]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[23]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[24]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[25]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[26]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[27]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[28]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[29]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[30]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y2[31]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[0]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[1]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[2]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[3]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[4]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[5]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[6]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[7]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[8]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[9]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[10]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[11]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[12]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[13]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[14]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[15]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[16]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[17]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[18]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[19]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[20]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[21]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[22]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[23]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[24]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[25]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[26]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[27]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[28]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[29]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[30]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2y1[31]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[0]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[1]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[2]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[3]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[4]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[5]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[6]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[7]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[8]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[9]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[10]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[11]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[12]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[13]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[14]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[15]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[16]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[17]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[18]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[19]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[20]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[21]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[22]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[23]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[24]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[25]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[26]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[27]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[28]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[29]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[30]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x2[31]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[0]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[1]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[2]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[3]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[4]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[5]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[6]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[7]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[8]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[9]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[10]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[11]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[12]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[13]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[14]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[15]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[16]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[17]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[18]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[19]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[20]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[21]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[22]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[23]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[24]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[25]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[26]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[27]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[28]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[29]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[30]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "f2x1[31]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[0]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[1]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[2]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[3]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[4]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[5]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[6]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[7]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[8]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[9]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[10]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[11]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[12]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[13]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[14]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[15]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[16]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[17]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[18]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[19]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[20]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[21]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[22]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[23]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[24]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[25]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[26]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[27]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[28]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[29]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[30]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y2[31]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[0]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[1]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[2]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[3]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[4]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[5]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[6]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[7]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[8]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[9]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[10]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[11]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[12]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[13]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[14]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[15]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[16]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[17]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[18]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[19]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[20]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[21]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[22]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[23]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[24]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[25]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[26]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[27]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[28]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[29]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[30]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "y1[31]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[0]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[1]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[2]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[3]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[4]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[5]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[6]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[7]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[8]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[9]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[10]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[11]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[12]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[13]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[14]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[15]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[16]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[17]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[18]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[19]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[20]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[21]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[22]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[23]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[24]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[25]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[26]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[27]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[28]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[29]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[30]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x2[31]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[0]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[1]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[2]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[3]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[4]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[5]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[6]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[7]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[8]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[9]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[10]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[11]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[12]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[13]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[14]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[15]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[16]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[17]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[18]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[19]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[20]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[21]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[22]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[23]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[24]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[25]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[26]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[27]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[28]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[29]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[30]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "x1[31]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[0]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[1]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[2]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[3]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[4]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[5]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[6]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[7]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[8]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[9]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[10]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[11]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[12]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[13]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[14]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[15]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[16]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[17]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[18]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[19]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[20]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[21]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[22]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[23]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[24]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[25]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[26]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[27]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[28]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[29]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[30]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_xShift[31]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[0]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[1]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[2]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[3]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[4]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[5]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[6]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[7]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[8]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[9]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[10]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[11]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[12]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[13]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[14]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[15]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[16]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[17]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[18]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[19]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[20]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[21]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[22]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[23]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[24]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[25]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[26]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[27]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[28]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[29]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[30]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (10041): Inferred latch for "fig_yShift[31]" at gato.vhd(93) File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
Info (12128): Elaborating entity "vga_pll_25_175" for hierarchy "gato:U0|vga_pll_25_175:U0" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 86
Info (12128): Elaborating entity "altpll" for hierarchy "gato:U0|vga_pll_25_175:U0|altpll:altpll_component" File: C:/Users/josem/Documents/Quartus/VGA/vga_pll_25_175.vhd Line: 133
Info (12130): Elaborated megafunction instantiation "gato:U0|vga_pll_25_175:U0|altpll:altpll_component" File: C:/Users/josem/Documents/Quartus/VGA/vga_pll_25_175.vhd Line: 133
Info (12133): Instantiated megafunction "gato:U0|vga_pll_25_175:U0|altpll:altpll_component" with the following parameter: File: C:/Users/josem/Documents/Quartus/VGA/vga_pll_25_175.vhd Line: 133
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "147"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "74"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_pll_25_175"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_pll_25_175_altpll.v
    Info (12023): Found entity 1: vga_pll_25_175_altpll File: C:/Users/josem/Documents/Quartus/VGA/db/vga_pll_25_175_altpll.v Line: 30
Info (12128): Elaborating entity "vga_pll_25_175_altpll" for hierarchy "gato:U0|vga_pll_25_175:U0|altpll:altpll_component|vga_pll_25_175_altpll:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "gato:U0|vga_controller:U1" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 87
Info (12128): Elaborating entity "logic" for hierarchy "logic:U1" File: C:/Users/josem/Documents/Quartus/VGA/top_entity.vhd Line: 68
Warning (10036): Verilog HDL or VHDL warning at logic.vhd(56): object "data_zac" assigned a value but never read File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 56
Warning (10492): VHDL Process Statement warning at logic.vhd(69): signal "data_validac" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 69
Warning (10492): VHDL Process Statement warning at logic.vhd(73): signal "x_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 73
Warning (10492): VHDL Process Statement warning at logic.vhd(76): signal "x_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 76
Warning (10492): VHDL Process Statement warning at logic.vhd(84): signal "y_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 84
Warning (10492): VHDL Process Statement warning at logic.vhd(87): signal "y_value" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 87
Warning (10631): VHDL Process Statement warning at logic.vhd(67): inferring latch(es) for signal or variable "x_value", which holds its previous value in one or more paths through the process File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Warning (10631): VHDL Process Statement warning at logic.vhd(67): inferring latch(es) for signal or variable "y_value", which holds its previous value in one or more paths through the process File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Warning (10631): VHDL Process Statement warning at logic.vhd(67): inferring latch(es) for signal or variable "izquierda", which holds its previous value in one or more paths through the process File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Warning (10631): VHDL Process Statement warning at logic.vhd(67): inferring latch(es) for signal or variable "derecha", which holds its previous value in one or more paths through the process File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Warning (10631): VHDL Process Statement warning at logic.vhd(67): inferring latch(es) for signal or variable "arriba", which holds its previous value in one or more paths through the process File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Warning (10631): VHDL Process Statement warning at logic.vhd(67): inferring latch(es) for signal or variable "abajo", which holds its previous value in one or more paths through the process File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "abajo" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "arriba" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "derecha" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "izquierda" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[0]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[1]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[2]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[3]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[4]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[5]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[6]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[7]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[8]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[9]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[10]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[11]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[12]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[13]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[14]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[15]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[16]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[17]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[18]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[19]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[20]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[21]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[22]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[23]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[24]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[25]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[26]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[27]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[28]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[29]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[30]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "y_value[31]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[0]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[1]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[2]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[3]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[4]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[5]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[6]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[7]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[8]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[9]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[10]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[11]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[12]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[13]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[14]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[15]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[16]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[17]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[18]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[19]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[20]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[21]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[22]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[23]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[24]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[25]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[26]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[27]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[28]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[29]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[30]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (10041): Inferred latch for "x_value[31]" at logic.vhd(67) File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Info (12128): Elaborating entity "ADXL345_controller" for hierarchy "logic:U1|ADXL345_controller:U0" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 65
Info (12128): Elaborating entity "gsensor" for hierarchy "logic:U1|ADXL345_controller:U0|gsensor:U0" File: C:/Users/josem/Documents/Quartus/VGA/ADXL345_controller.vhd Line: 46
Warning (10230): Verilog HDL assignment warning at gsensor.sv(30): truncated value with size 32 to match size of target (20) File: C:/Users/josem/Documents/Quartus/VGA/gsensor.sv Line: 30
Warning (10230): Verilog HDL assignment warning at gsensor.sv(268): truncated value with size 8 to match size of target (6) File: C:/Users/josem/Documents/Quartus/VGA/gsensor.sv Line: 268
Warning (10030): Net "spi_program.data_a.opcode" at gsensor.sv(86) has no driver or initial value, using a default initial value '0' File: C:/Users/josem/Documents/Quartus/VGA/gsensor.sv Line: 86
Warning (10030): Net "spi_program.data_a.immediate" at gsensor.sv(86) has no driver or initial value, using a default initial value '0' File: C:/Users/josem/Documents/Quartus/VGA/gsensor.sv Line: 86
Warning (10030): Net "spi_program.waddr_a" at gsensor.sv(86) has no driver or initial value, using a default initial value '0' File: C:/Users/josem/Documents/Quartus/VGA/gsensor.sv Line: 86
Warning (10030): Net "spi_program.we_a" at gsensor.sv(86) has no driver or initial value, using a default initial value '0' File: C:/Users/josem/Documents/Quartus/VGA/gsensor.sv Line: 86
Info (12128): Elaborating entity "spi" for hierarchy "logic:U1|ADXL345_controller:U0|gsensor:U0|spi:u0" File: C:/Users/josem/Documents/Quartus/VGA/gsensor.sv Line: 182
Warning (10230): Verilog HDL assignment warning at spi.sv(49): truncated value with size 32 to match size of target (4) File: C:/Users/josem/Documents/Quartus/VGA/spi.sv Line: 49
Warning (10230): Verilog HDL assignment warning at spi.sv(158): truncated value with size 32 to match size of target (3) File: C:/Users/josem/Documents/Quartus/VGA/spi.sv Line: 158
Warning (10230): Verilog HDL assignment warning at spi.sv(206): truncated value with size 64 to match size of target (4) File: C:/Users/josem/Documents/Quartus/VGA/spi.sv Line: 206
Critical Warning (127005): Memory depth (64) in the design file differs from memory depth (44) in the Memory Initialization File "C:/Users/josem/Documents/Quartus/VGA/db/gato.ram0_gsensor_889e66e.hdl.mif" -- setting initial value for remaining addresses to 0
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276013): RAM logic "logic:U1|ADXL345_controller:U0|gsensor:U0|spi_program" is uninferred because MIF is not supported for the selected family File: C:/Users/josem/Documents/Quartus/VGA/gsensor.sv Line: 86
Info (278001): Inferred 2 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "gato:U0|Mult0" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 101
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "gato:U0|Mult1" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 355
Info (12130): Elaborated megafunction instantiation "gato:U0|lpm_mult:Mult0" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 101
Info (12133): Instantiated megafunction "gato:U0|lpm_mult:Mult0" with the following parameter: File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 101
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "41"
    Info (12134): Parameter "LPM_WIDTHR" = "41"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_tis.tdf
    Info (12023): Found entity 1: mult_tis File: C:/Users/josem/Documents/Quartus/VGA/db/mult_tis.tdf Line: 31
Info (12130): Elaborated megafunction instantiation "gato:U0|lpm_mult:Mult1" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 355
Info (12133): Instantiated megafunction "gato:U0|lpm_mult:Mult1" with the following parameter: File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 355
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "3"
    Info (12134): Parameter "LPM_WIDTHP" = "12"
    Info (12134): Parameter "LPM_WIDTHR" = "12"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "gato:U0|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "gato:U0|lpm_mult:Mult1" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "gato:U0|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "gato:U0|lpm_mult:Mult1" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "gato:U0|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "gato:U0|lpm_mult:Mult1" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (13014): Ignored 49 buffer(s)
    Info (13019): Ignored 49 SOFT buffer(s)
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GSENSOR_SDI_f" and its non-tri-state driver. File: C:/Users/josem/Documents/Quartus/VGA/top_entity.vhd Line: 16
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "GSENSOR_SDO_f" has no driver File: C:/Users/josem/Documents/Quartus/VGA/top_entity.vhd Line: 17
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "gato:U0|x1[14]" merged with LATCH primitive "gato:U0|x1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x1[15]" merged with LATCH primitive "gato:U0|x1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x1[16]" merged with LATCH primitive "gato:U0|x1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x1[17]" merged with LATCH primitive "gato:U0|x1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x1[18]" merged with LATCH primitive "gato:U0|x1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x1[19]" merged with LATCH primitive "gato:U0|x1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x1[20]" merged with LATCH primitive "gato:U0|x1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x1[21]" merged with LATCH primitive "gato:U0|x1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x1[22]" merged with LATCH primitive "gato:U0|x1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x1[23]" merged with LATCH primitive "gato:U0|x1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x1[24]" merged with LATCH primitive "gato:U0|x1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x1[25]" merged with LATCH primitive "gato:U0|x1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x1[26]" merged with LATCH primitive "gato:U0|x1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x1[27]" merged with LATCH primitive "gato:U0|x1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x1[28]" merged with LATCH primitive "gato:U0|x1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x1[29]" merged with LATCH primitive "gato:U0|x1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x1[30]" merged with LATCH primitive "gato:U0|x1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x2[0]" merged with LATCH primitive "gato:U0|x1[0]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y1[0]" merged with LATCH primitive "gato:U0|x1[0]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y2[0]" merged with LATCH primitive "gato:U0|x1[0]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x2[14]" merged with LATCH primitive "gato:U0|x2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x2[15]" merged with LATCH primitive "gato:U0|x2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x2[16]" merged with LATCH primitive "gato:U0|x2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x2[17]" merged with LATCH primitive "gato:U0|x2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x2[18]" merged with LATCH primitive "gato:U0|x2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x2[19]" merged with LATCH primitive "gato:U0|x2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x2[20]" merged with LATCH primitive "gato:U0|x2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x2[21]" merged with LATCH primitive "gato:U0|x2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x2[22]" merged with LATCH primitive "gato:U0|x2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x2[23]" merged with LATCH primitive "gato:U0|x2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x2[24]" merged with LATCH primitive "gato:U0|x2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x2[25]" merged with LATCH primitive "gato:U0|x2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x2[26]" merged with LATCH primitive "gato:U0|x2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x2[27]" merged with LATCH primitive "gato:U0|x2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x2[28]" merged with LATCH primitive "gato:U0|x2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x2[29]" merged with LATCH primitive "gato:U0|x2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|x2[30]" merged with LATCH primitive "gato:U0|x2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y1[14]" merged with LATCH primitive "gato:U0|y1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y1[15]" merged with LATCH primitive "gato:U0|y1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y1[16]" merged with LATCH primitive "gato:U0|y1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y1[17]" merged with LATCH primitive "gato:U0|y1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y1[18]" merged with LATCH primitive "gato:U0|y1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y1[19]" merged with LATCH primitive "gato:U0|y1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y1[20]" merged with LATCH primitive "gato:U0|y1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y1[21]" merged with LATCH primitive "gato:U0|y1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y1[22]" merged with LATCH primitive "gato:U0|y1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y1[23]" merged with LATCH primitive "gato:U0|y1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y1[24]" merged with LATCH primitive "gato:U0|y1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y1[25]" merged with LATCH primitive "gato:U0|y1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y1[26]" merged with LATCH primitive "gato:U0|y1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y1[27]" merged with LATCH primitive "gato:U0|y1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y1[28]" merged with LATCH primitive "gato:U0|y1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y1[29]" merged with LATCH primitive "gato:U0|y1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y1[30]" merged with LATCH primitive "gato:U0|y1[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y2[14]" merged with LATCH primitive "gato:U0|y2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y2[15]" merged with LATCH primitive "gato:U0|y2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y2[16]" merged with LATCH primitive "gato:U0|y2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y2[17]" merged with LATCH primitive "gato:U0|y2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y2[18]" merged with LATCH primitive "gato:U0|y2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y2[19]" merged with LATCH primitive "gato:U0|y2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y2[20]" merged with LATCH primitive "gato:U0|y2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y2[21]" merged with LATCH primitive "gato:U0|y2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y2[22]" merged with LATCH primitive "gato:U0|y2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y2[23]" merged with LATCH primitive "gato:U0|y2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y2[24]" merged with LATCH primitive "gato:U0|y2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y2[25]" merged with LATCH primitive "gato:U0|y2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y2[26]" merged with LATCH primitive "gato:U0|y2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y2[27]" merged with LATCH primitive "gato:U0|y2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y2[28]" merged with LATCH primitive "gato:U0|y2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y2[29]" merged with LATCH primitive "gato:U0|y2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "gato:U0|y2[30]" merged with LATCH primitive "gato:U0|y2[31]" File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Info (13026): Duplicate LATCH primitive "logic:U1|x_value[15]" merged with LATCH primitive "logic:U1|x_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|x_value[16]" merged with LATCH primitive "logic:U1|x_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|x_value[17]" merged with LATCH primitive "logic:U1|x_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|x_value[18]" merged with LATCH primitive "logic:U1|x_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|x_value[19]" merged with LATCH primitive "logic:U1|x_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|x_value[20]" merged with LATCH primitive "logic:U1|x_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|x_value[21]" merged with LATCH primitive "logic:U1|x_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|x_value[22]" merged with LATCH primitive "logic:U1|x_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|x_value[23]" merged with LATCH primitive "logic:U1|x_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|x_value[24]" merged with LATCH primitive "logic:U1|x_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|x_value[25]" merged with LATCH primitive "logic:U1|x_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|x_value[26]" merged with LATCH primitive "logic:U1|x_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|x_value[27]" merged with LATCH primitive "logic:U1|x_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|x_value[28]" merged with LATCH primitive "logic:U1|x_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|x_value[29]" merged with LATCH primitive "logic:U1|x_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|x_value[30]" merged with LATCH primitive "logic:U1|x_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|y_value[15]" merged with LATCH primitive "logic:U1|y_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|y_value[16]" merged with LATCH primitive "logic:U1|y_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|y_value[17]" merged with LATCH primitive "logic:U1|y_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|y_value[18]" merged with LATCH primitive "logic:U1|y_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|y_value[19]" merged with LATCH primitive "logic:U1|y_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|y_value[20]" merged with LATCH primitive "logic:U1|y_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|y_value[21]" merged with LATCH primitive "logic:U1|y_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|y_value[22]" merged with LATCH primitive "logic:U1|y_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|y_value[23]" merged with LATCH primitive "logic:U1|y_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|y_value[24]" merged with LATCH primitive "logic:U1|y_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|y_value[25]" merged with LATCH primitive "logic:U1|y_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|y_value[26]" merged with LATCH primitive "logic:U1|y_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|y_value[27]" merged with LATCH primitive "logic:U1|y_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|y_value[28]" merged with LATCH primitive "logic:U1|y_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|y_value[29]" merged with LATCH primitive "logic:U1|y_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
    Info (13026): Duplicate LATCH primitive "logic:U1|y_value[30]" merged with LATCH primitive "logic:U1|y_value[31]" File: C:/Users/josem/Documents/Quartus/VGA/logic.vhd Line: 67
Warning (13012): Latch gato:U0|x1[0] has unsafe behavior File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gato:U0|vga_controller:U1|column[0] File: C:/Users/josem/Documents/Quartus/VGA/vga_controller.vhd Line: 68
Warning (13012): Latch gato:U0|fig_yShift[0] has unsafe behavior File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gato:U0|vga_controller:U1|column[9] File: C:/Users/josem/Documents/Quartus/VGA/vga_controller.vhd Line: 68
Warning (13012): Latch gato:U0|fig_yShift[1] has unsafe behavior File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gato:U0|vga_controller:U1|column[9] File: C:/Users/josem/Documents/Quartus/VGA/vga_controller.vhd Line: 68
Warning (13012): Latch gato:U0|fig_xShift[0] has unsafe behavior File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gato:U0|vga_controller:U1|column[9] File: C:/Users/josem/Documents/Quartus/VGA/vga_controller.vhd Line: 68
Warning (13012): Latch gato:U0|fig_xShift[1] has unsafe behavior File: C:/Users/josem/Documents/Quartus/VGA/gato.vhd Line: 93
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gato:U0|vga_controller:U1|column[9] File: C:/Users/josem/Documents/Quartus/VGA/vga_controller.vhd Line: 68
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GSENSOR_SDI_f~synth" File: C:/Users/josem/Documents/Quartus/VGA/top_entity.vhd Line: 16
Info (286030): Timing-Driven Synthesis is running
Info (17049): 2 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Users/josem/Documents/Quartus/VGA/output_files/gato.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "BUT2" File: C:/Users/josem/Documents/Quartus/VGA/top_entity.vhd Line: 19
Info (21057): Implemented 1421 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 16 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 1395 logic cells
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 4 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 348 warnings
    Info: Peak virtual memory: 4828 megabytes
    Info: Processing ended: Fri Mar 18 07:43:53 2022
    Info: Elapsed time: 00:00:37
    Info: Total CPU time (on all processors): 00:01:14


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/josem/Documents/Quartus/VGA/output_files/gato.map.smsg.


