#-----------------------------------------------------------
# Vivado v2020.1.1 (64-bit)
# SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
# IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
# Start of session at: Wed Feb 10 10:30:55 2021
# Process ID: 31580
# Current directory: /home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl
# Command line: vivado -log system_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source system_top.tcl -notrace
# Log file: /home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/system_top.vdi
# Journal file: /home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/vivado.jou
#-----------------------------------------------------------
source system_top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/edev/tools/Xilinx/Vivado/2020.1/data/ip'.
Command: link_design -top system_top -part xczu6eg-ffvc900-1-i
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu6eg-ffvc900-1-i
INFO: [Project 1-454] Reading design checkpoint '/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_1_b64_b66_pll/clk_wiz_1_b64_b66_pll.dcp' for cell 'serdes_clock_b64'
INFO: [Project 1-454] Reading design checkpoint '/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_0_b65_mmcm/clk_wiz_0_b65_mmcm.dcp' for cell 'serdes_clock_b65'
INFO: [Project 1-454] Reading design checkpoint '/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_dma_0_0/MercuryXU1_axi_dma_0_0.dcp' for cell 'MercuryXU1_i/MercuryXU1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_gpio_0_0/MercuryXU1_axi_gpio_0_0.dcp' for cell 'MercuryXU1_i/MercuryXU1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint '/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_smc_0/MercuryXU1_axi_smc_0.dcp' for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axis_data_fifo_0_0/MercuryXU1_axis_data_fifo_0_0.dcp' for cell 'MercuryXU1_i/MercuryXU1_i/axis_data_fifo_0'
INFO: [Project 1-454] Reading design checkpoint '/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_proc_sys_reset_0_0/MercuryXU1_proc_sys_reset_0_0.dcp' for cell 'MercuryXU1_i/MercuryXU1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_system_ila_0_0/MercuryXU1_system_ila_0_0.dcp' for cell 'MercuryXU1_i/MercuryXU1_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_system_management_wiz_0_0_1/MercuryXU1_system_management_wiz_0_0.dcp' for cell 'MercuryXU1_i/MercuryXU1_i/system_management_wiz_0'
INFO: [Project 1-454] Reading design checkpoint '/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_zynq_ultra_ps_e_0_0/MercuryXU1_zynq_ultra_ps_e_0_0.dcp' for cell 'MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_xbar_1/MercuryXU1_xbar_1.dcp' for cell 'MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_auto_pc_0/MercuryXU1_auto_pc_0.dcp' for cell 'MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_auto_pc_1/MercuryXU1_auto_pc_1.dcp' for cell 'MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_auto_pc_2/MercuryXU1_auto_pc_2.dcp' for cell 'MercuryXU1_i/MercuryXU1_i/ps8_0_axi_periph/s02_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2593.742 ; gain = 0.000 ; free physical = 6399 ; free virtual = 19395
INFO: [Netlist 29-17] Analyzing 402 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: MercuryXU1_i/MercuryXU1_i/system_ila_0/U0/ila_lib UUID: 3f62b4b6-0fff-5f19-a974-174b02898ae7 
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'ADC_SCLK'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'ADC_SDATA'; it is not accessible from the fabric routing.
CRITICAL WARNING: [Chipscope 16-3] Cannot debug net 'ADC_SDOUT'; it is not accessible from the fabric routing.
Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_gpio_0_0/MercuryXU1_axi_gpio_0_0_board.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_gpio_0_0/MercuryXU1_axi_gpio_0_0_board.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/axi_gpio_0/U0'
Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_gpio_0_0/MercuryXU1_axi_gpio_0_0.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/axi_gpio_0/U0'
Finished Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_gpio_0_0/MercuryXU1_axi_gpio_0_0.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/axi_gpio_0/U0'
Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_proc_sys_reset_0_0/MercuryXU1_proc_sys_reset_0_0_board.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_proc_sys_reset_0_0/MercuryXU1_proc_sys_reset_0_0_board.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_proc_sys_reset_0_0/MercuryXU1_proc_sys_reset_0_0.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_proc_sys_reset_0_0/MercuryXU1_proc_sys_reset_0_0.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/proc_sys_reset_0/U0'
Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_zynq_ultra_ps_e_0_0/MercuryXU1_zynq_ultra_ps_e_0_0.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_zynq_ultra_ps_e_0_0/MercuryXU1_zynq_ultra_ps_e_0_0.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/zynq_ultra_ps_e_0/U0'
Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_system_management_wiz_0_0_1/MercuryXU1_system_management_wiz_0_0_board.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/U0'
Finished Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_system_management_wiz_0_0_1/MercuryXU1_system_management_wiz_0_0_board.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/U0'
Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_system_management_wiz_0_0_1/MercuryXU1_system_management_wiz_0_0.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/U0'
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_system_management_wiz_0_0_1/MercuryXU1_system_management_wiz_0_0.xdc:53]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
CRITICAL WARNING: [Netlist 29-160] Cannot set property 'IOSTANDARD', because the property does not exist for objects of type 'pin'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_system_management_wiz_0_0_1/MercuryXU1_system_management_wiz_0_0.xdc:54]
Resolution: Modify the set_property command to apply the property on the correct object type. Since the property is being applied as a scoped constraint, ensure the proper connectivity of the object port objects can be translated into pin objects. This could be due to the insertion of IO Buffers between the top level terminal and cell pin. If the goal is to apply constraints that will migrate to top level ports it is required that IO Buffers manually be instanced.
Finished Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_system_management_wiz_0_0_1/MercuryXU1_system_management_wiz_0_0.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/system_management_wiz_0/U0'
Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_dma_0_0/MercuryXU1_axi_dma_0_0.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_dma_0_0/MercuryXU1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_dma_0_0/MercuryXU1_axi_dma_0_0.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0'
Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_smc_0/bd_0/ip/ip_1/bd_cc23_psr_aclk_0_board.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_smc_0/bd_0/ip/ip_1/bd_cc23_psr_aclk_0_board.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_smc_0/bd_0/ip/ip_1/bd_cc23_psr_aclk_0.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_smc_0/bd_0/ip/ip_1/bd_cc23_psr_aclk_0.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/system_ila_0/U0/ila_lib/U0'
Finished Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/system_ila_0/U0/ila_lib/U0'
Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_1_b64_b66_pll/clk_wiz_1_b64_b66_pll_board.xdc] for cell 'serdes_clock_b64/inst'
Finished Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_1_b64_b66_pll/clk_wiz_1_b64_b66_pll_board.xdc] for cell 'serdes_clock_b64/inst'
Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_1_b64_b66_pll/clk_wiz_1_b64_b66_pll.xdc] for cell 'serdes_clock_b64/inst'
Finished Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_1_b64_b66_pll/clk_wiz_1_b64_b66_pll.xdc] for cell 'serdes_clock_b64/inst'
Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_0_b65_mmcm/clk_wiz_0_b65_mmcm_board.xdc] for cell 'serdes_clock_b65/inst'
Finished Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_0_b65_mmcm/clk_wiz_0_b65_mmcm_board.xdc] for cell 'serdes_clock_b65/inst'
Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_0_b65_mmcm/clk_wiz_0_b65_mmcm.xdc] for cell 'serdes_clock_b65/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_0_b65_mmcm/clk_wiz_0_b65_mmcm.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_0_b65_mmcm/clk_wiz_0_b65_mmcm.xdc:57]
get_clocks: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3051.441 ; gain = 337.062 ; free physical = 6007 ; free virtual = 19010
WARNING: [Vivado 12-2489] -input_jitter contains time 0.026660 which will be rounded to 0.027 to ensure it is an integer multiple of 1 picosecond [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_0_b65_mmcm/clk_wiz_0_b65_mmcm.xdc:57]
Finished Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_wiz_0_b65_mmcm/clk_wiz_0_b65_mmcm.xdc] for cell 'serdes_clock_b65/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_divider_pll'. The XDC file /home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_divider_pll/clk_divider_pll_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'clk_divider_pll'. The XDC file /home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/ip/clk_divider_pll/clk_divider_pll.xdc will not be read for any cell of this module.
Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc]
WARNING: [Vivado 12-507] No nets matched 'debug_adc_spi_ss'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:551]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:551]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/adc_ss_en'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:558]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:558]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_0'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:561]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:561]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_2'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:562]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:562]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_4'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:563]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:563]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_7'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:564]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:564]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_9'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:565]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:565]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_10'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:566]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:566]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_13'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:567]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:567]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/p_0_in1_in'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:568]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:568]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_5'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:569]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:569]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_6'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:570]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:570]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_11'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:571]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:571]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_1'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:572]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:572]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_14'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:573]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:573]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/p_0_in0_in'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:574]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:574]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/p_0_in'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:575]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:575]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/p_0_in3_in'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:576]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:576]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_3'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:577]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:577]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_8'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:578]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:578]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_12'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:579]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:579]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/p_0_in2_in'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:580]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:580]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:584]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:585]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:586]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:587]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:588]
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/adc_ss_en'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:589]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:589]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:590]
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_13'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:592]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:592]
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/MercuryXU1_i_n_14'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:593]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:593]
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/p_0_in'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:594]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:594]
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/p_0_in0_in'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:595]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:595]
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/p_0_in1_in'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:596]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:596]
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/p_0_in2_in'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:597]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:597]
WARNING: [Vivado 12-507] No nets matched 'MercuryXU1_i/p_0_in3_in'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:598]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:598]
WARNING: [Vivado 12-507] No nets matched 'debug_adc_sen[0]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:600]
WARNING: [Vivado 12-507] No nets matched 'debug_adc_sen[1]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:600]
WARNING: [Vivado 12-507] No nets matched 'debug_adc_sen[2]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:600]
WARNING: [Vivado 12-507] No nets matched 'debug_adc_sen[3]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:600]
WARNING: [Vivado 12-507] No nets matched 'debug_adc_sen[4]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:600]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:600]
WARNING: [Vivado 12-507] No nets matched 'debug_adc_spi_ss'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:601]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:601]
WARNING: [Vivado 12-507] No nets matched 'par_data_0[0]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:603]
WARNING: [Vivado 12-507] No nets matched 'par_data_0[1]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:603]
WARNING: [Vivado 12-507] No nets matched 'par_data_0[2]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:603]
WARNING: [Vivado 12-507] No nets matched 'par_data_0[3]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:603]
WARNING: [Vivado 12-507] No nets matched 'par_data_0[4]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:603]
WARNING: [Vivado 12-507] No nets matched 'par_data_0[5]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:603]
WARNING: [Vivado 12-507] No nets matched 'par_data_0[6]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:603]
WARNING: [Vivado 12-507] No nets matched 'par_data_0[7]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:603]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:603]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[2][0]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:606]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[2][1]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:606]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[2][2]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:606]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[2][3]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:606]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[2][4]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:606]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[2][5]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:606]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[2][6]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:606]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[2][7]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:606]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:606]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[3][0]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:607]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[3][1]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:607]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[3][2]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:607]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[3][3]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:607]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[3][4]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:607]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[3][5]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:607]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[3][6]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:607]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[3][7]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:607]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:607]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[6][0]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:608]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[6][1]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:608]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[6][2]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:608]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[6][3]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:608]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[6][4]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:608]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[6][5]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:608]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[6][6]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:608]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[6][7]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:608]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:608]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[4][0]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:609]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[4][1]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:609]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[4][2]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:609]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[4][3]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:609]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[4][4]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:609]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[4][5]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:609]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[4][6]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:609]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[4][7]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:609]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:609]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[5][0]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:610]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[5][1]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:610]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[5][2]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:610]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[5][3]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:610]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[5][4]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:610]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[5][5]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:610]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[5][6]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:610]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[5][7]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:610]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:610]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[0][0]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:611]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[0][1]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:611]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[0][2]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:611]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[0][3]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:611]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[0][4]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:611]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[0][5]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:611]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[0][6]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:611]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[0][7]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:611]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:611]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[1][0]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:612]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[1][1]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:612]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[1][2]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:612]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[1][3]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:612]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[1][4]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:612]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[1][5]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:612]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[1][6]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:612]
WARNING: [Vivado 12-507] No nets matched 'par_adc_data[1][7]'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:612]
INFO: [Common 17-14] Message 'Vivado 12-507' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:612]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:612]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:613]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:614]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:616]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:617]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:618]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:619]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:620]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:621]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:622]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:623]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:624]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:625]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:628]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:629]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:630]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:631]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:632]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:633]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:634]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:635]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:636]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:637]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:638]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:639]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:640]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:641]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:642]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:643]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:644]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:645]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:646]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:647]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:648]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:649]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:650]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:651]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:652]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:653]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:654]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:657]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:658]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:659]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:660]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:661]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:662]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:663]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:664]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:665]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:666]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:667]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:668]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_0' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:669]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:670]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:671]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:672]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:673]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:674]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:677]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:678]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:679]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:680]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:681]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:682]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:683]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:684]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:685]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:686]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:687]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:688]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:689]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:690]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:691]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:692]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:693]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:694]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:696]
CRITICAL WARNING: [Vivado 12-1419] Debug core 'u_ila_1' was not found. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:697]
INFO: [Common 17-14] Message 'Vivado 12-1419' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:697]
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:717]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:723]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:724]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:725]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:726]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:727]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:728]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:729]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:730]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:731]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:732]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:733]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:734]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:735]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:736]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:737]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:738]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:739]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:740]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:741]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:742]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:743]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:744]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:745]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:746]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:747]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:748]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:749]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:750]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:751]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:752]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:753]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:754]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:755]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:756]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:757]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:758]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:759]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:760]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:761]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:762]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:763]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:764]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:765]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:766]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:767]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:768]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:769]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:770]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:771]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:772]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:773]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:774]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:775]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:776]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:777]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:778]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:779]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:780]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:781]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:782]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:783]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:784]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:785]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:786]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:787]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:788]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:789]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:790]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:791]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:792]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:793]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:794]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:796]
connect_debug_port: Time (s): cpu = 00:00:16 ; elapsed = 00:00:27 . Memory (MB): peak = 3488.926 ; gain = 437.484 ; free physical = 5637 ; free virtual = 18633
CRITICAL WARNING: [Common 17-162] Invalid option value specified for '-nets'. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc:965]
Finished Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/MercuryNuPRISM/imports/src/MercuryXU1_NuPRISM.xdc]
Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_dma_0_0/MercuryXU1_axi_dma_0_0_clocks.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.srcs/sources_1/bd/MercuryXU1/ip/MercuryXU1_axi_dma_0_0/MercuryXU1_axi_dma_0_0_clocks.xdc] for cell 'MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/home/edev/tools/Xilinx/Vivado/2020.1/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'MercuryXU1_i/MercuryXU1_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3713.035 ; gain = 0.000 ; free physical = 5664 ; free virtual = 18660
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 302 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 88 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 32 instances
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 9 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 3 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 164 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 6 instances

29 Infos, 102 Warnings, 205 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:41 ; elapsed = 00:01:00 . Memory (MB): peak = 3713.035 ; gain = 1559.793 ; free physical = 5664 ; free virtual = 18660
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu6eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu6eg'
INFO: [Common 17-1540] The version limit for your license is '2021.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DA0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DA0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DA1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DA1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DB0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DB0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DB1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DB1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DC0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DC0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DC1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DC1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DD0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DD0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DD1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DD1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_FCLK_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_FCLK_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_SEN expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DA0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DA0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DA1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DA1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DB0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DB0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DB1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DB1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DC0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DC0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DC1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DC1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DCLK_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DCLK_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_SEN expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC2_SEN expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DA0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DA0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DA1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DA1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DB0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DB0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DB1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DB1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DC0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DC0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DC1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DC1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_SEN expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DA0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DA0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DA1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DA1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DB0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DB0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DB1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DB1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DC0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DC0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DC1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DC1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DD0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DD0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DD1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DD1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_FCLK_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_FCLK_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_SEN expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC_PDN expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC_RST expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port RJ45_LVDS_TRIG_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port RJ45_LVDS_TRIG_p expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 71 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3713.035 ; gain = 0.000 ; free physical = 5641 ; free virtual = 18639

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
Ending Cache Timing Information Task | Checksum: e40f9a23

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3713.035 ; gain = 0.000 ; free physical = 5623 ; free virtual = 18621

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-329] Generating Script for core instance : u_ila_0 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase. [/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/.Xil/Vivado-31580-edev/dbg_hub_CV.0/out/xsdbm_cc_late_late.xdc:5]
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3739.938 ; gain = 0.000 ; free physical = 5365 ; free virtual = 18391
Phase 1 Generate And Synthesize Debug Cores | Checksum: d86c6f95

Time (s): cpu = 00:03:33 ; elapsed = 00:03:09 . Memory (MB): peak = 3739.938 ; gain = 26.902 ; free physical = 5365 ; free virtual = 18391

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 39 inverter(s) to 1310 load pin(s).
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell MercuryXU1_i/MercuryXU1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-422] The CLOCK_DOMAINS attribute on the BRAM cell u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_8SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has been changed from INDEPENDENT to COMMON to match the clocking topology used for the BRAM.
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 15eadad9e

Time (s): cpu = 00:03:36 ; elapsed = 00:03:10 . Memory (MB): peak = 3739.938 ; gain = 26.902 ; free physical = 5391 ; free virtual = 18417
INFO: [Opt 31-389] Phase Retarget created 187 cells and removed 582 cells
INFO: [Opt 31-1021] In phase Retarget, 623 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1524d2985

Time (s): cpu = 00:03:37 ; elapsed = 00:03:11 . Memory (MB): peak = 3739.938 ; gain = 26.902 ; free physical = 5391 ; free virtual = 18417
INFO: [Opt 31-389] Phase Constant propagation created 51 cells and removed 858 cells
INFO: [Opt 31-1021] In phase Constant propagation, 928 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 1004f2f5f

Time (s): cpu = 00:03:39 ; elapsed = 00:03:13 . Memory (MB): peak = 3739.938 ; gain = 26.902 ; free physical = 5391 ; free virtual = 18417
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1508 cells
INFO: [Opt 31-1021] In phase Sweep, 2172 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
WARNING: [Opt 31-278] Could not optimize cascaded clock buffer cell: Ad9229Core_b64/U_serClk
Resolution: Make sure the cell is not constrained to prevent optimization (DONT_TOUCH, MARK_DEBUG) or the cell has timing constraints attached. If possible, remove the constraints to allow the optimization.
WARNING: [Opt 31-278] Could not optimize cascaded clock buffer cell: Ad9229Core_b65/U_serClk
Resolution: Make sure the cell is not constrained to prevent optimization (DONT_TOUCH, MARK_DEBUG) or the cell has timing constraints attached. If possible, remove the constraints to allow the optimization.
WARNING: [Opt 31-278] Could not optimize cascaded clock buffer cell: Ad9229Core_b64/U_serClk
Resolution: Make sure the cell is not constrained to prevent optimization (DONT_TOUCH, MARK_DEBUG) or the cell has timing constraints attached. If possible, remove the constraints to allow the optimization.
WARNING: [Opt 31-278] Could not optimize cascaded clock buffer cell: Ad9229Core_b65/U_serClk
Resolution: Make sure the cell is not constrained to prevent optimization (DONT_TOUCH, MARK_DEBUG) or the cell has timing constraints attached. If possible, remove the constraints to allow the optimization.
WARNING: [Opt 31-278] Could not optimize cascaded clock buffer cell: Ad9229Core_b64/U_serClk
Resolution: Make sure the cell is not constrained to prevent optimization (DONT_TOUCH, MARK_DEBUG) or the cell has timing constraints attached. If possible, remove the constraints to allow the optimization.
WARNING: [Opt 31-278] Could not optimize cascaded clock buffer cell: Ad9229Core_b65/U_serClk
Resolution: Make sure the cell is not constrained to prevent optimization (DONT_TOUCH, MARK_DEBUG) or the cell has timing constraints attached. If possible, remove the constraints to allow the optimization.
WARNING: [Opt 31-278] Could not optimize cascaded clock buffer cell: Ad9229Core_b64/U_serClk
Resolution: Make sure the cell is not constrained to prevent optimization (DONT_TOUCH, MARK_DEBUG) or the cell has timing constraints attached. If possible, remove the constraints to allow the optimization.
WARNING: [Opt 31-278] Could not optimize cascaded clock buffer cell: Ad9229Core_b65/U_serClk
Resolution: Make sure the cell is not constrained to prevent optimization (DONT_TOUCH, MARK_DEBUG) or the cell has timing constraints attached. If possible, remove the constraints to allow the optimization.
INFO: [Opt 31-274] Optimized connectivity to 5 cascaded buffer cells
Phase 5 BUFG optimization | Checksum: edb80c83

Time (s): cpu = 00:03:39 ; elapsed = 00:03:13 . Memory (MB): peak = 3739.938 ; gain = 26.902 ; free physical = 5391 ; free virtual = 18417
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 1 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 2 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: edb80c83

Time (s): cpu = 00:03:40 ; elapsed = 00:03:14 . Memory (MB): peak = 3739.938 ; gain = 26.902 ; free physical = 5392 ; free virtual = 18418
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1ae9fab01

Time (s): cpu = 00:03:40 ; elapsed = 00:03:14 . Memory (MB): peak = 3739.938 ; gain = 26.902 ; free physical = 5391 ; free virtual = 18417
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 924 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             187  |             582  |                                            623  |
|  Constant propagation         |              51  |             858  |                                            928  |
|  Sweep                        |               0  |            1508  |                                           2172  |
|  BUFG optimization            |               0  |               1  |                                              2  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            924  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3739.938 ; gain = 0.000 ; free physical = 5393 ; free virtual = 18419
Ending Logic Optimization Task | Checksum: 7fe9ac35

Time (s): cpu = 00:03:41 ; elapsed = 00:03:15 . Memory (MB): peak = 3739.938 ; gain = 26.902 ; free physical = 5393 ; free virtual = 18419

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 1 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 1631fc1ae

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4083.133 ; gain = 0.000 ; free physical = 5325 ; free virtual = 18353
Ending Power Optimization Task | Checksum: 1631fc1ae

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 4083.133 ; gain = 343.195 ; free physical = 5364 ; free virtual = 18392

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1631fc1ae

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4083.133 ; gain = 0.000 ; free physical = 5364 ; free virtual = 18392

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4083.133 ; gain = 0.000 ; free physical = 5364 ; free virtual = 18392
Ending Netlist Obfuscation Task | Checksum: e1ffcadd

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4083.133 ; gain = 0.000 ; free physical = 5364 ; free virtual = 18392
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 181 Warnings, 265 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:04:02 ; elapsed = 00:03:25 . Memory (MB): peak = 4083.133 ; gain = 370.098 ; free physical = 5364 ; free virtual = 18392
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4083.133 ; gain = 0.000 ; free physical = 5337 ; free virtual = 18370
INFO: [Common 17-1381] The checkpoint '/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/system_top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4083.133 ; gain = 0.000 ; free physical = 5322 ; free virtual = 18364
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
Command: report_drc -file system_top_drc_opted.rpt -pb system_top_drc_opted.pb -rpx system_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/system_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu6eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu6eg'
INFO: [Common 17-1540] The version limit for your license is '2021.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC REQP-1852] BUFGCE_cascade_from_clock_buf: Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCE Ad9229Core_b64/U_serClk I pin is driven by another clock buffer serdes_clock_b64/inst/clkout1_buf.
WARNING: [DRC REQP-1852] BUFGCE_cascade_from_clock_buf: Cascaded clock buffers exist in the design with constant CE pin. This may result in large clock skew and timing violations. Cell BUFGCE Ad9229Core_b65/U_serClk I pin is driven by another clock buffer serdes_clock_b65/inst/clkout2_buf.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DA0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DA0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DA1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DA1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DB0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DB0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DB1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DB1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DC0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DC0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DC1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DC1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DD0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DD0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DD1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_DD1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_FCLK_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_FCLK_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC0_SEN expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DA0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DA0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DA1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DA1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DB0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DB0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DB1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DB1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DC0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DC0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DC1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DC1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DCLK_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_DCLK_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC1_SEN expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC2_SEN expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DA0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DA0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DA1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DA1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DB0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DB0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DB1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DB1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DC0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DC0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DC1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_DC1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC3_SEN expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DA0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DA0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DA1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DA1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DB0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DB0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DB1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DB1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DC0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DC0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DC1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DC1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DD0_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DD0_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DD1_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_DD1_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_FCLK_n expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_FCLK_p expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC4_SEN expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC_PDN expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port ADC_RST expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 71 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4098.164 ; gain = 0.000 ; free physical = 5297 ; free virtual = 18339
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 7723fa72

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4098.164 ; gain = 0.000 ; free physical = 5297 ; free virtual = 18339
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4098.164 ; gain = 0.000 ; free physical = 5297 ; free virtual = 18339

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cab594c1

Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 4561.285 ; gain = 463.121 ; free physical = 4715 ; free virtual = 17888

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 18f07436b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 4593.301 ; gain = 495.137 ; free physical = 4609 ; free virtual = 17783

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 18f07436b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:21 . Memory (MB): peak = 4593.301 ; gain = 495.137 ; free physical = 4609 ; free virtual = 17783
Phase 1 Placer Initialization | Checksum: 18f07436b

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 4593.301 ; gain = 495.137 ; free physical = 4606 ; free virtual = 17780

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1900e1dd4

Time (s): cpu = 00:00:40 ; elapsed = 00:00:25 . Memory (MB): peak = 4593.301 ; gain = 495.137 ; free physical = 4549 ; free virtual = 17724

Phase 2.1.1.2 PBP: Clock Region Placement
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1cf029c2d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:26 . Memory (MB): peak = 4593.301 ; gain = 495.137 ; free physical = 4546 ; free virtual = 17720

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1cf029c2d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:27 . Memory (MB): peak = 4593.301 ; gain = 495.137 ; free physical = 4529 ; free virtual = 17703

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 2310cf48d

Time (s): cpu = 00:00:43 ; elapsed = 00:00:27 . Memory (MB): peak = 4593.301 ; gain = 495.137 ; free physical = 4524 ; free virtual = 17698

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 2310cf48d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 4593.301 ; gain = 495.137 ; free physical = 4521 ; free virtual = 17695
Phase 2.1.1 Partition Driven Placement | Checksum: 2310cf48d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 4593.301 ; gain = 495.137 ; free physical = 4526 ; free virtual = 17700
Phase 2.1 Floorplanning | Checksum: 1b27a15b0

Time (s): cpu = 00:00:44 ; elapsed = 00:00:27 . Memory (MB): peak = 4593.301 ; gain = 495.137 ; free physical = 4550 ; free virtual = 17725

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 1049 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 440 nets or cells. Created 0 new cell, deleted 440 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4600.328 ; gain = 0.000 ; free physical = 4539 ; free virtual = 17715

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            440  |                   440  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            440  |                   440  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 18ae67d28

Time (s): cpu = 00:01:32 ; elapsed = 00:00:48 . Memory (MB): peak = 4600.328 ; gain = 502.164 ; free physical = 4538 ; free virtual = 17715
Phase 2.2 Global Placement Core | Checksum: 1f4d5bf57

Time (s): cpu = 00:01:39 ; elapsed = 00:00:50 . Memory (MB): peak = 4600.328 ; gain = 502.164 ; free physical = 4526 ; free virtual = 17703
Phase 2 Global Placement | Checksum: 1f4d5bf57

Time (s): cpu = 00:01:39 ; elapsed = 00:00:50 . Memory (MB): peak = 4600.328 ; gain = 502.164 ; free physical = 4543 ; free virtual = 17720

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11a2b3fd0

Time (s): cpu = 00:01:41 ; elapsed = 00:00:51 . Memory (MB): peak = 4600.328 ; gain = 502.164 ; free physical = 4542 ; free virtual = 17718

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f4c11c3c

Time (s): cpu = 00:01:45 ; elapsed = 00:00:53 . Memory (MB): peak = 4600.328 ; gain = 502.164 ; free physical = 4536 ; free virtual = 17713

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a14a8e30

Time (s): cpu = 00:01:46 ; elapsed = 00:00:54 . Memory (MB): peak = 4600.328 ; gain = 502.164 ; free physical = 4537 ; free virtual = 17713

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: 1720d0bb4

Time (s): cpu = 00:01:48 ; elapsed = 00:00:56 . Memory (MB): peak = 4600.328 ; gain = 502.164 ; free physical = 4512 ; free virtual = 17690

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 138ced9d7

Time (s): cpu = 00:01:49 ; elapsed = 00:00:56 . Memory (MB): peak = 4600.328 ; gain = 502.164 ; free physical = 4512 ; free virtual = 17689

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 20e804d61

Time (s): cpu = 00:01:52 ; elapsed = 00:00:58 . Memory (MB): peak = 4600.328 ; gain = 502.164 ; free physical = 4484 ; free virtual = 17661
Phase 3.4 Small Shape DP | Checksum: 1cbd76305

Time (s): cpu = 00:01:59 ; elapsed = 00:01:01 . Memory (MB): peak = 4600.328 ; gain = 502.164 ; free physical = 4509 ; free virtual = 17686

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 18ffcc32c

Time (s): cpu = 00:02:00 ; elapsed = 00:01:02 . Memory (MB): peak = 4600.328 ; gain = 502.164 ; free physical = 4508 ; free virtual = 17686

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 1510ca9dc

Time (s): cpu = 00:02:00 ; elapsed = 00:01:03 . Memory (MB): peak = 4600.328 ; gain = 502.164 ; free physical = 4508 ; free virtual = 17686
Phase 3 Detail Placement | Checksum: 1510ca9dc

Time (s): cpu = 00:02:00 ; elapsed = 00:01:03 . Memory (MB): peak = 4600.328 ; gain = 502.164 ; free physical = 4508 ; free virtual = 17686

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 14f8a6ce1

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.037 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 17bca1c0a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4600.328 ; gain = 0.000 ; free physical = 4491 ; free virtual = 17668
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: e4caf662

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4600.328 ; gain = 0.000 ; free physical = 4489 ; free virtual = 17667
Phase 4.1.1.1 BUFG Insertion | Checksum: 14f8a6ce1

Time (s): cpu = 00:02:22 ; elapsed = 00:01:11 . Memory (MB): peak = 4600.328 ; gain = 502.164 ; free physical = 4491 ; free virtual = 17669
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.037. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 10e5c921d

Time (s): cpu = 00:02:23 ; elapsed = 00:01:11 . Memory (MB): peak = 4600.328 ; gain = 502.164 ; free physical = 4491 ; free virtual = 17669
Phase 4.1 Post Commit Optimization | Checksum: 10e5c921d

Time (s): cpu = 00:02:23 ; elapsed = 00:01:11 . Memory (MB): peak = 4600.328 ; gain = 502.164 ; free physical = 4491 ; free virtual = 17669

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 10e5c921d

Time (s): cpu = 00:02:24 ; elapsed = 00:01:12 . Memory (MB): peak = 4630.328 ; gain = 532.164 ; free physical = 4503 ; free virtual = 17681
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4630.328 ; gain = 0.000 ; free physical = 4476 ; free virtual = 17654

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1619bb0d4

Time (s): cpu = 00:02:29 ; elapsed = 00:01:17 . Memory (MB): peak = 4630.328 ; gain = 532.164 ; free physical = 4477 ; free virtual = 17655

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4630.328 ; gain = 0.000 ; free physical = 4479 ; free virtual = 17657
Phase 4.4 Final Placement Cleanup | Checksum: 195e988dd

Time (s): cpu = 00:02:29 ; elapsed = 00:01:17 . Memory (MB): peak = 4630.328 ; gain = 532.164 ; free physical = 4479 ; free virtual = 17657
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 195e988dd

Time (s): cpu = 00:02:29 ; elapsed = 00:01:17 . Memory (MB): peak = 4630.328 ; gain = 532.164 ; free physical = 4479 ; free virtual = 17657
Ending Placer Task | Checksum: 1017c1cb7

Time (s): cpu = 00:02:29 ; elapsed = 00:01:17 . Memory (MB): peak = 4630.328 ; gain = 532.164 ; free physical = 4479 ; free virtual = 17657
INFO: [Common 17-83] Releasing license: Implementation
108 Infos, 252 Warnings, 325 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:34 ; elapsed = 00:01:20 . Memory (MB): peak = 4630.328 ; gain = 532.164 ; free physical = 4582 ; free virtual = 17759
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 4630.328 ; gain = 0.000 ; free physical = 4512 ; free virtual = 17740
INFO: [Common 17-1381] The checkpoint '/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/system_top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4630.328 ; gain = 0.000 ; free physical = 4562 ; free virtual = 17757
INFO: [runtcl-4] Executing : report_io -file system_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.25 . Memory (MB): peak = 4630.328 ; gain = 0.000 ; free physical = 4537 ; free virtual = 17733
INFO: [runtcl-4] Executing : report_utilization -file system_top_utilization_placed.rpt -pb system_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file system_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.22 . Memory (MB): peak = 4630.328 ; gain = 0.000 ; free physical = 4557 ; free virtual = 17752
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu6eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu6eg'
INFO: [Common 17-1540] The version limit for your license is '2021.01' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 3e9c2142 ConstDB: 0 ShapeSum: 6fa0dcbe RouteDB: 533f1eb7

Phase 1 Build RT Design
Nodegraph reading from file.  Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 4646.336 ; gain = 16.008 ; free physical = 4372 ; free virtual = 17571
Phase 1 Build RT Design | Checksum: 444bf563

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4646.336 ; gain = 16.008 ; free physical = 4361 ; free virtual = 17561
Post Restoration Checksum: NetGraph: efe7b4bf NumContArr: 6aae4781 Constraints: 31b07b0e Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 18c46774e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4646.336 ; gain = 16.008 ; free physical = 4367 ; free virtual = 17567

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 18c46774e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4646.336 ; gain = 16.008 ; free physical = 4303 ; free virtual = 17503

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 18c46774e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 4646.336 ; gain = 16.008 ; free physical = 4303 ; free virtual = 17503

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 17ffc9611

Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4741.641 ; gain = 111.312 ; free physical = 4282 ; free virtual = 17483

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 2400c16a1

Time (s): cpu = 00:00:31 ; elapsed = 00:00:12 . Memory (MB): peak = 4741.641 ; gain = 111.312 ; free physical = 4270 ; free virtual = 17471
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.848  | TNS=0.000  | WHS=-0.941 | THS=-173.516|


Phase 2.6 Update Timing for Bus Skew

Phase 2.6.1 Update Timing
Phase 2.6.1 Update Timing | Checksum: 1e4745cf8

Time (s): cpu = 00:00:56 ; elapsed = 00:00:19 . Memory (MB): peak = 4741.641 ; gain = 111.312 ; free physical = 4872 ; free virtual = 18079
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.848  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.6 Update Timing for Bus Skew | Checksum: 26fdf4290

Time (s): cpu = 00:00:56 ; elapsed = 00:00:19 . Memory (MB): peak = 4741.641 ; gain = 111.312 ; free physical = 4871 ; free virtual = 18079
Phase 2 Router Initialization | Checksum: 22ee36f9e

Time (s): cpu = 00:00:56 ; elapsed = 00:00:19 . Memory (MB): peak = 4741.641 ; gain = 111.312 ; free physical = 4874 ; free virtual = 18078

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00246011 %
  Global Horizontal Routing Utilization  = 0.00186456 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 30428
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 25797
  Number of Partially Routed Nets     = 4631
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 21832d6de

Time (s): cpu = 00:01:10 ; elapsed = 00:00:24 . Memory (MB): peak = 4788.312 ; gain = 157.984 ; free physical = 4849 ; free virtual = 18054

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5799
 Number of Nodes with overlaps = 404
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.583  | TNS=0.000  | WHS=-0.168 | THS=-1.371 |

Phase 4.1 Global Iteration 0 | Checksum: 1abbf9bf1

Time (s): cpu = 00:01:55 ; elapsed = 00:00:39 . Memory (MB): peak = 4788.312 ; gain = 157.984 ; free physical = 4843 ; free virtual = 18048

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.583  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1370ee650

Time (s): cpu = 00:02:00 ; elapsed = 00:00:41 . Memory (MB): peak = 4788.312 ; gain = 157.984 ; free physical = 4846 ; free virtual = 18050
Phase 4 Rip-up And Reroute | Checksum: 1370ee650

Time (s): cpu = 00:02:00 ; elapsed = 00:00:41 . Memory (MB): peak = 4788.312 ; gain = 157.984 ; free physical = 4846 ; free virtual = 18050

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 22e751879

Time (s): cpu = 00:02:09 ; elapsed = 00:00:44 . Memory (MB): peak = 4788.312 ; gain = 157.984 ; free physical = 4855 ; free virtual = 18059
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.583  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1a977794a

Time (s): cpu = 00:02:09 ; elapsed = 00:00:44 . Memory (MB): peak = 4788.312 ; gain = 157.984 ; free physical = 4855 ; free virtual = 18060

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a977794a

Time (s): cpu = 00:02:09 ; elapsed = 00:00:44 . Memory (MB): peak = 4788.312 ; gain = 157.984 ; free physical = 4855 ; free virtual = 18060
Phase 5 Delay and Skew Optimization | Checksum: 1a977794a

Time (s): cpu = 00:02:09 ; elapsed = 00:00:44 . Memory (MB): peak = 4788.312 ; gain = 157.984 ; free physical = 4855 ; free virtual = 18060

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1d786aaea

Time (s): cpu = 00:02:16 ; elapsed = 00:00:47 . Memory (MB): peak = 4788.312 ; gain = 157.984 ; free physical = 4852 ; free virtual = 18056
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.583  | TNS=0.000  | WHS=0.012  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1fb6df2ef

Time (s): cpu = 00:02:16 ; elapsed = 00:00:47 . Memory (MB): peak = 4788.312 ; gain = 157.984 ; free physical = 4851 ; free virtual = 18056
Phase 6 Post Hold Fix | Checksum: 1fb6df2ef

Time (s): cpu = 00:02:17 ; elapsed = 00:00:47 . Memory (MB): peak = 4788.312 ; gain = 157.984 ; free physical = 4851 ; free virtual = 18056

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.2042 %
  Global Horizontal Routing Utilization  = 1.55854 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 24cac8f29

Time (s): cpu = 00:02:17 ; elapsed = 00:00:48 . Memory (MB): peak = 4788.312 ; gain = 157.984 ; free physical = 4848 ; free virtual = 18053

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 24cac8f29

Time (s): cpu = 00:02:17 ; elapsed = 00:00:48 . Memory (MB): peak = 4788.312 ; gain = 157.984 ; free physical = 4846 ; free virtual = 18051

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 24cac8f29

Time (s): cpu = 00:02:19 ; elapsed = 00:00:49 . Memory (MB): peak = 4788.312 ; gain = 157.984 ; free physical = 4846 ; free virtual = 18051

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.583  | TNS=0.000  | WHS=0.012  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 24cac8f29

Time (s): cpu = 00:02:19 ; elapsed = 00:00:49 . Memory (MB): peak = 4788.312 ; gain = 157.984 ; free physical = 4854 ; free virtual = 18059
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:19 ; elapsed = 00:00:49 . Memory (MB): peak = 4788.312 ; gain = 157.984 ; free physical = 4950 ; free virtual = 18155

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
129 Infos, 252 Warnings, 325 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:26 ; elapsed = 00:00:52 . Memory (MB): peak = 4788.312 ; gain = 157.984 ; free physical = 4950 ; free virtual = 18155
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4796.316 ; gain = 0.000 ; free physical = 4864 ; free virtual = 18132
INFO: [Common 17-1381] The checkpoint '/home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/system_top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4796.316 ; gain = 8.004 ; free physical = 4925 ; free virtual = 18150
INFO: [runtcl-4] Executing : report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
Command: report_drc -file system_top_drc_routed.rpt -pb system_top_drc_routed.pb -rpx system_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/system_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
Command: report_methodology -file system_top_methodology_drc_routed.rpt -pb system_top_methodology_drc_routed.pb -rpx system_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/edev/Source/iwcd-xu1-petalinux-rev0-2020-01/Vivado_NuPRISM/NuPRISM/NuPRISM.runs/MercuryNuPRISM_impl/system_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:40 ; elapsed = 00:00:09 . Memory (MB): peak = 4930.953 ; gain = 54.598 ; free physical = 4885 ; free virtual = 18110
INFO: [runtcl-4] Executing : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
Command: report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb -rpx system_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[10].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[11].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[12].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[13].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[14].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[15].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[16].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[17].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b65/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[0].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[1].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[2].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[3].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[4].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[5].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[6].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[7].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[8].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
CRITICAL WARNING: [Timing 38-321] Multiple clocks arrive at pins Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV. A single clock must arrive at pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLK and it must have the same master clock as a single clock arriving at pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/CLKDIV, with the latter only being phase shifted by 0/90/180/270 degrees. Any auto-derived clock on pin Ad9229Core_b64/GEN_DATA[9].Ad9229Deserializer_INST/U_ISERDESE3/RX_DIV2_CLK_Q will be created with 0 phase.
Resolution: Check the design and constraints to ensure that a single clock arrives at each of the two named pins, the two clocks have the same master clock, and the 0/90/180/270 degree phase shift requirement is met.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
141 Infos, 253 Warnings, 385 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:21 ; elapsed = 00:00:11 . Memory (MB): peak = 4962.973 ; gain = 32.020 ; free physical = 4806 ; free virtual = 18046
INFO: [runtcl-4] Executing : report_route_status -file system_top_route_status.rpt -pb system_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file system_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file system_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file system_top_bus_skew_routed.rpt -pb system_top_bus_skew_routed.pb -rpx system_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: I, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Feb 10 10:38:33 2021...
