$date
	Thu Jul 24 16:40:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_ram4k $end
$var wire 16 ! out [15:0] $end
$var reg 12 " address [11:0] $end
$var reg 1 # clk $end
$var reg 16 $ in [15:0] $end
$var reg 1 % load $end
$scope module uut $end
$var wire 12 & address [11:0] $end
$var wire 1 # clk $end
$var wire 16 ' in [15:0] $end
$var wire 1 % load $end
$var reg 16 ( out [15:0] $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b1000000000000 )
bx (
b0 '
b0 &
0%
b0 $
0#
b0 "
bx !
$end
#5
b0 !
b0 (
1#
#10
0#
b1010101111001101 $
b1010101111001101 '
b10 "
b10 &
1%
#15
1#
#20
0#
0%
#25
b1010101111001101 !
b1010101111001101 (
1#
#30
0#
#35
1#
#40
0#
b1001000110100 $
b1001000110100 '
b111111111111 "
b111111111111 &
1%
#45
b0 !
b0 (
1#
#50
0#
0%
#55
b1001000110100 !
b1001000110100 (
1#
#60
0#
#65
1#
#70
0#
b0 "
b0 &
#75
b0 !
b0 (
1#
#80
0#
