Release 13.4 - xst O.87xd (nt)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.31 secs
 
--> Reading design: Controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Controller"
Output Format                      : NGC
Target Device                      : xc3s100e-5-cp132

---- Source Options
Top Module Name                    : Controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//samba.engr.uvic.ca/home/kloftis/CENG 441/CORDICController/Controller.vhd" in Library work.
Architecture behavioral of Entity controller is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Controller> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Controller> in library <work> (Architecture <behavioral>).
Entity <Controller> analyzed. Unit <Controller> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Controller>.
    Related source file is "//samba.engr.uvic.ca/home/kloftis/CENG 441/CORDICController/Controller.vhd".
WARNING:Xst:647 - Input <code<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Using one-hot encoding for signal <state>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <state> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <state> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 1-bit tristate buffer for signal <t>.
    Found 2-bit tristate buffer for signal <m>.
    Found 4-bit tristate buffer for signal <i>.
    Found 1-bit tristate buffer for signal <op>.
    Found 1-bit tristate buffer for signal <load>.
    Found 4-bit register for signal <counter>.
    Found 4-bit adder for signal <counter$addsub0000> created at line 92.
    Found 4-bit register for signal <Mtridata_i> created at line 61.
    Found 1-bit register for signal <Mtridata_load> created at line 64.
    Found 2-bit register for signal <Mtridata_m> created at line 65.
    Found 1-bit register for signal <Mtridata_op> created at line 63.
    Found 3-bit register for signal <Mtridata_state> created at line 66.
    Found 1-bit register for signal <Mtridata_t> created at line 62.
    Found 1-bit register for signal <Mtrien_i> created at line 61.
    Found 1-bit register for signal <Mtrien_load> created at line 64.
    Found 1-bit register for signal <Mtrien_m> created at line 65.
    Found 1-bit register for signal <Mtrien_op> created at line 63.
    Found 1-bit register for signal <Mtrien_state> created at line 66.
    Found 1-bit register for signal <Mtrien_t> created at line 62.
    Found 3-bit tristate buffer for signal <state>.
    Summary:
	inferred  22 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  12 Tristate(s).
Unit <Controller> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Registers                                            : 13
 1-bit register                                        : 9
 2-bit register                                        : 1
 3-bit register                                        : 1
 4-bit register                                        : 2
# Tristates                                            : 6
 1-bit tristate buffer                                 : 3
 2-bit tristate buffer                                 : 1
 3-bit tristate buffer                                 : 1
 4-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 4-bit adder                                           : 1
# Registers                                            : 22
 Flip-Flops                                            : 22

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Mtridata_m_0> in Unit <Controller> is equivalent to the following FF/Latch, which will be removed : <Mtridata_t> 
WARNING:Xst:638 - in unit Controller Conflict on KEEP property on signal Mtridata_m<0> and Mtridata_t Mtridata_t signal will be lost.
WARNING:Xst:2042 - Unit Controller: 3 internal tristates are replaced by logic (pull-up yes): state<0>, state<1>, state<2>.

Optimizing unit <Controller> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Controller, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 21
 Flip-Flops                                            : 21

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Controller.ngr
Top Level Output File Name         : Controller
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 36
#      LUT2                        : 4
#      LUT2_D                      : 2
#      LUT3                        : 10
#      LUT3_L                      : 1
#      LUT4                        : 16
#      LUT4_D                      : 2
#      MUXF5                       : 1
# FlipFlops/Latches                : 21
#      FD                          : 4
#      FDE                         : 13
#      FDRE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 6
#      OBUFT                       : 9
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s100ecp132-5 

 Number of Slices:                       19  out of    960     1%  
 Number of Slice Flip Flops:             21  out of   1920     1%  
 Number of 4 input LUTs:                 35  out of   1920     1%  
 Number of IOs:                          17
 Number of bonded IOBs:                  16  out of     83    19%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 21    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 5.066ns (Maximum Frequency: 197.389MHz)
   Minimum input arrival time before clock: 4.624ns
   Maximum output required time after clock: 4.182ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.066ns (frequency: 197.389MHz)
  Total number of paths / destination ports: 184 / 35
-------------------------------------------------------------------------
Delay:               5.066ns (Levels of Logic = 3)
  Source:            Mtrien_state (FF)
  Destination:       Mtrien_load (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: Mtrien_state to Mtrien_load
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              19   0.514   0.991  Mtrien_state (Mtrien_state)
     LUT2_D:I1->O          4   0.612   0.502  state<1>LogicTrst1 (state<1>)
     LUT4_D:I3->O          2   0.612   0.383  Mtridata_load_or000211 (N5)
     LUT4:I3->O            1   0.612   0.357  Mtridata_load_not00011 (Mtridata_load_not0001)
     FDE:CE                    0.483          Mtridata_load
    ----------------------------------------
    Total                      5.066ns (2.833ns logic, 2.233ns route)
                                       (55.9% logic, 44.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 51 / 37
-------------------------------------------------------------------------
Offset:              4.624ns (Levels of Logic = 3)
  Source:            done (PAD)
  Destination:       Mtridata_op (FF)
  Destination Clock: clk rising

  Data Path: done to Mtridata_op
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            15   1.106   0.933  done_IBUF (done_IBUF)
     LUT3:I1->O            1   0.612   0.426  Mtridata_op_not00011_SW0 (N25)
     LUT4:I1->O            3   0.612   0.451  Mtridata_op_not00011 (Mtridata_op_not0001)
     FDE:CE                    0.483          Mtridata_op
    ----------------------------------------
    Total                      4.624ns (2.813ns logic, 1.811ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 18 / 9
-------------------------------------------------------------------------
Offset:              4.182ns (Levels of Logic = 1)
  Source:            Mtrien_i (FF)
  Destination:       i<3> (PAD)
  Source Clock:      clk rising

  Data Path: Mtrien_i to i<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              4   0.514   0.499  Mtrien_i (Mtrien_i)
     OBUFT:T->O                3.169          i_3_OBUFT (i<3>)
    ----------------------------------------
    Total                      4.182ns (3.683ns logic, 0.499ns route)
                                       (88.1% logic, 11.9% route)

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 6.75 secs
 
--> 

Total memory usage is 206828 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    3 (   0 filtered)
Number of infos    :    3 (   0 filtered)

