[12/06 10:46:27      0s] 
[12/06 10:46:27      0s] Cadence Innovus(TM) Implementation System.
[12/06 10:46:27      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[12/06 10:46:27      0s] 
[12/06 10:46:27      0s] Version:	v21.17-s075_1, built Wed Mar 15 11:17:40 PDT 2023
[12/06 10:46:27      0s] Options:	-no_gui -execute set asictop torus; set datawidth 32 -files asic-par.tcl 
[12/06 10:46:27      0s] Date:		Fri Dec  6 10:46:27 2024
[12/06 10:46:27      0s] Host:		ECEUBUNTU2 (x86_64 w/Linux 4.18.0-553.27.1.el8_10.x86_64) (18cores*72cpus*Intel(R) Xeon(R) Gold 6154 CPU @ 3.00GHz 25344KB)
[12/06 10:46:27      0s] OS:		Red Hat Enterprise Linux 8.10 (Ootpa)
[12/06 10:46:27      0s] 
[12/06 10:46:27      0s] License:
[12/06 10:46:27      0s] 		[10:46:27.232356] Configured Lic search path (21.01-s002): 6055@cadpass2.eng.uwaterloo.ca:6055@cadpass1.eng.uwaterloo.ca:7055@cadpass1.eng.uwaterloo.ca:7055@cadpass2.eng.uwaterloo.ca

[12/06 10:46:27      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[12/06 10:46:27      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[12/06 10:46:39     11s] Reset Parastics called with the command setExtractRCMode -reset**WARN: (IMPOPT-801):	Genus executable not found in PATH. Install Genus, add the path to the genus executable in the PATH variable and rerun Innovus.
[12/06 10:46:42     13s] @(#)CDS: Innovus v21.17-s075_1 (64bit) 03/15/2023 11:17 (Linux 3.10.0-693.el7.x86_64)
[12/06 10:46:42     13s] @(#)CDS: NanoRoute 21.17-s075_1 NR230308-2354/21_17-UB (database version 18.20.604) {superthreading v2.17}
[12/06 10:46:42     13s] @(#)CDS: AAE 21.17-s026 (64bit) 03/15/2023 (Linux 3.10.0-693.el7.x86_64)
[12/06 10:46:42     13s] @(#)CDS: CTE 21.17-s025_1 () Mar 14 2023 11:00:06 ( )
[12/06 10:46:42     13s] @(#)CDS: SYNTECH 21.17-s007_1 () Feb 20 2023 06:56:35 ( )
[12/06 10:46:42     13s] @(#)CDS: CPE v21.17-s068
[12/06 10:46:42     13s] @(#)CDS: IQuantus/TQuantus 21.1.1-s939 (64bit) Wed Nov 9 09:34:24 PST 2022 (Linux 3.10.0-693.el7.x86_64)
[12/06 10:46:42     13s] @(#)CDS: OA 22.60-p087 Thu Feb  9 09:35:26 2023
[12/06 10:46:42     13s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[12/06 10:46:42     13s] @(#)CDS: RCDB 11.15.0
[12/06 10:46:42     13s] @(#)CDS: STYLUS 21.12-s019_1 (12/20/2022 05:13 PST)
[12/06 10:46:42     13s] @(#)CDS: SystemPlanner-21.17Rel-10251 (21.17) (2023-02-02 17:22:51+0800)
[12/06 10:46:42     13s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_1090620_ECEUBUNTU2_t3rampal_FzT7hz.

[12/06 10:46:42     13s] Change the soft stacksize limit to 0.2%RAM (770 mbytes). Set global soft_stack_size_limit to change the value.
[12/06 10:46:43     15s] 
[12/06 10:46:43     15s] **INFO:  MMMC transition support version v31-84 
[12/06 10:46:43     15s] 
[12/06 10:46:43     15s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[12/06 10:46:43     15s] <CMD> suppressMessage ENCEXT-2799
[12/06 10:46:43     15s] <CMD> getVersion
[12/06 10:46:44     15s] [INFO] Loading PVS  fill procedures
[12/06 10:46:44     15s] **WARN: Tk package not loaded. The PVS fill DRC monitor is disabled.
[12/06 10:46:44     15s] Executing cmd 'set asictop torus; set datawidth 32' ...
[12/06 10:46:44     15s] Sourcing file "asic-par.tcl" ...
[12/06 10:46:44     15s] <CMD> set init_mmmc_file setup-timing.tcl
[12/06 10:46:44     15s] <CMD> set init_verilog asic-post-synth.torus.32.v
[12/06 10:46:44     15s] <CMD> set init_top_cell torus_D_W32
[12/06 10:46:44     15s] <CMD> set init_lef_file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef
[12/06 10:46:44     15s] <CMD> set init_gnd_net VSS
[12/06 10:46:44     15s] <CMD> set init_pwr_net VDD
[12/06 10:46:44     15s] <CMD> init_design
[12/06 10:46:44     15s] #% Begin Load MMMC data ... (date=12/06 10:46:44, mem=923.7M)
[12/06 10:46:44     15s] #% End Load MMMC data ... (date=12/06 10:46:44, total cpu=0:00:00.0, real=0:00:00.0, peak res=924.7M, current mem=924.7M)
[12/06 10:46:44     15s] 
[12/06 10:46:44     15s] Loading LEF file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/lef/tcbn65gplus_9lmT2.lef ...
[12/06 10:46:44     15s] Set DBUPerIGU to M2 pitch 400.
[12/06 10:46:44     15s] **WARN: (IMPLF-200):	Pin 'I' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[12/06 10:46:44     15s] Type 'man IMPLF-200' for more detail.
[12/06 10:46:44     15s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[12/06 10:46:44     15s] Loading view definition file from setup-timing.tcl
[12/06 10:46:44     15s] Reading wcl_slow timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib' ...
[12/06 10:46:47     17s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 10:46:47     17s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 10:46:47     17s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 10:46:47     17s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 10:46:47     17s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 10:46:47     17s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 10:46:47     17s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 10:46:47     17s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 10:46:47     17s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 10:46:47     17s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gpluswc.lib)
[12/06 10:46:47     18s] Read 816 cells in library 'tcbn65gpluswc' 
[12/06 10:46:47     18s] Ending "PreSetAnalysisView" (total cpu=0:00:02.6, real=0:00:03.0, peak res=1119.5M, current mem=962.4M)
[12/06 10:46:47     18s] *** End library_loading (cpu=0.04min, real=0.05min, mem=100.5M, fe_cpu=0.30min, fe_real=0.33min, fe_mem=1068.6M) ***
[12/06 10:46:47     18s] #% Begin Load netlist data ... (date=12/06 10:46:47, mem=962.4M)
[12/06 10:46:47     18s] *** Begin netlist parsing (mem=1068.6M) ***
[12/06 10:46:47     18s] Created 816 new cells from 1 timing libraries.
[12/06 10:46:47     18s] Reading netlist ...
[12/06 10:46:47     18s] Backslashed names will retain backslash and a trailing blank character.
[12/06 10:46:47     18s] Reading verilog netlist 'asic-post-synth.torus.32.v'
[12/06 10:46:47     18s] 
[12/06 10:46:47     18s] *** Memory Usage v#1 (Current mem = 1068.625M, initial mem = 486.906M) ***
[12/06 10:46:47     18s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=1068.6M) ***
[12/06 10:46:47     18s] #% End Load netlist data ... (date=12/06 10:46:47, total cpu=0:00:00.1, real=0:00:00.0, peak res=1010.2M, current mem=1010.2M)
[12/06 10:46:47     18s] Set top cell to torus_D_W32.
[12/06 10:46:47     18s] Hooked 816 DB cells to tlib cells.
[12/06 10:46:47     18s] Ending "BindLib:" (total cpu=0:00:00.2, real=0:00:00.0, peak res=1036.2M, current mem=1036.2M)
[12/06 10:46:47     18s] Starting recursive module instantiation check.
[12/06 10:46:47     18s] No recursion found.
[12/06 10:46:47     18s] Building hierarchical netlist for Cell torus_D_W32 ...
[12/06 10:46:47     18s] *** Netlist is unique.
[12/06 10:46:47     18s] Setting Std. cell height to 3600 DBU (smallest netlist inst).
[12/06 10:46:47     18s] ** info: there are 3864 modules.
[12/06 10:46:47     18s] ** info: there are 7506 stdCell insts.
[12/06 10:46:47     18s] 
[12/06 10:46:47     18s] *** Memory Usage v#1 (Current mem = 1148.039M, initial mem = 486.906M) ***
[12/06 10:46:47     18s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/06 10:46:47     18s] Type 'man IMPFP-3961' for more detail.
[12/06 10:46:47     18s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/06 10:46:47     18s] Type 'man IMPFP-3961' for more detail.
[12/06 10:46:47     18s] Start create_tracks
[12/06 10:46:48     19s] Extraction setup Started 
[12/06 10:46:48     19s] 
[12/06 10:46:48     19s] Trim Metal Layers:
[12/06 10:46:48     19s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[12/06 10:46:48     19s] Reading Capacitance Table File /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable ...
[12/06 10:46:48     19s] Importing multi-corner RC tables ... 
[12/06 10:46:48     19s] Summary of Active RC-Corners : 
[12/06 10:46:48     19s]  
[12/06 10:46:48     19s]  Analysis View: view_functional_wcl_slow
[12/06 10:46:48     19s]     RC-Corner Name        : rc_corner
[12/06 10:46:48     19s]     RC-Corner Index       : 0
[12/06 10:46:48     19s]     RC-Corner Temperature : 25 Celsius
[12/06 10:46:48     19s]     RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
[12/06 10:46:48     19s]     RC-Corner PreRoute Res Factor         : 1
[12/06 10:46:48     19s]     RC-Corner PreRoute Cap Factor         : 1
[12/06 10:46:48     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/06 10:46:48     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/06 10:46:48     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/06 10:46:48     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/06 10:46:48     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/06 10:46:48     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/06 10:46:48     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/06 10:46:48     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/06 10:46:48     19s]  
[12/06 10:46:48     19s]  Analysis View: view_functional_wcl_fast
[12/06 10:46:48     19s]     RC-Corner Name        : rc_corner
[12/06 10:46:48     19s]     RC-Corner Index       : 0
[12/06 10:46:48     19s]     RC-Corner Temperature : 25 Celsius
[12/06 10:46:48     19s]     RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
[12/06 10:46:48     19s]     RC-Corner PreRoute Res Factor         : 1
[12/06 10:46:48     19s]     RC-Corner PreRoute Cap Factor         : 1
[12/06 10:46:48     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/06 10:46:48     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/06 10:46:48     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/06 10:46:48     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/06 10:46:48     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/06 10:46:48     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/06 10:46:48     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/06 10:46:48     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/06 10:46:48     19s]  
[12/06 10:46:48     19s]  Analysis View: view_functional_wcl_typical
[12/06 10:46:48     19s]     RC-Corner Name        : rc_corner
[12/06 10:46:48     19s]     RC-Corner Index       : 0
[12/06 10:46:48     19s]     RC-Corner Temperature : 25 Celsius
[12/06 10:46:48     19s]     RC-Corner Cap Table   : '/CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/lef/tcbn65gplus_200a/techfiles/captable/cln65g+_1p09m+alrdl_typical_top2.captable'
[12/06 10:46:48     19s]     RC-Corner PreRoute Res Factor         : 1
[12/06 10:46:48     19s]     RC-Corner PreRoute Cap Factor         : 1
[12/06 10:46:48     19s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[12/06 10:46:48     19s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[12/06 10:46:48     19s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[12/06 10:46:48     19s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[12/06 10:46:48     19s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[12/06 10:46:48     19s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[12/06 10:46:48     19s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[12/06 10:46:48     19s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[12/06 10:46:48     19s] 
[12/06 10:46:48     19s] Trim Metal Layers:
[12/06 10:46:48     19s] LayerId::1 widthSet size::4
[12/06 10:46:48     19s] LayerId::2 widthSet size::4
[12/06 10:46:48     19s] LayerId::3 widthSet size::4
[12/06 10:46:48     19s] LayerId::4 widthSet size::4
[12/06 10:46:48     19s] LayerId::5 widthSet size::4
[12/06 10:46:48     19s] LayerId::6 widthSet size::4
[12/06 10:46:48     19s] LayerId::7 widthSet size::4
[12/06 10:46:48     19s] LayerId::8 widthSet size::4
[12/06 10:46:48     19s] LayerId::9 widthSet size::4
[12/06 10:46:48     19s] LayerId::10 widthSet size::2
[12/06 10:46:48     19s] Updating RC grid for preRoute extraction ...
[12/06 10:46:48     19s] eee: pegSigSF::1.070000
[12/06 10:46:48     19s] Initializing multi-corner capacitance tables ... 
[12/06 10:46:48     19s] Initializing multi-corner resistance tables ...
[12/06 10:46:48     19s] eee: l::1 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:46:48     19s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:46:48     19s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:46:48     19s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:46:48     19s] eee: l::5 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:46:48     19s] eee: l::6 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:46:48     19s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:46:48     19s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:46:48     19s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:46:48     19s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:46:48     19s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 10:46:48     19s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.693800 newSi=0.000000 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/06 10:46:48     19s] *Info: initialize multi-corner CTS.
[12/06 10:46:48     19s] Reading wcl_fast timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib' ...
[12/06 10:46:50     21s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 10:46:50     21s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 10:46:50     21s] **WARN: (TECHLIB-302):	No function defined for cell 'OD18DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 10:46:50     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP8'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 10:46:50     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP64'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 10:46:50     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP4'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 10:46:50     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP32'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 10:46:50     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP16'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 10:46:50     21s] **WARN: (TECHLIB-302):	No function defined for cell 'DCAP'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 10:46:50     21s] **WARN: (TECHLIB-302):	No function defined for cell 'ANTENNA'. The cell will only be used for analysis. (File /CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplusbc.lib)
[12/06 10:46:51     21s] Read 816 cells in library 'tcbn65gplusbc' 
[12/06 10:46:51     21s] Reading wcl_typical timing library '/CMC/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcbn65gplus_140b/tcbn65gplustc.lib' ...
[12/06 10:46:53     24s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[12/06 10:46:53     24s] Read 816 cells in library 'tcbn65gplustc' 
[12/06 10:46:54     24s] Ending "SetAnalysisView" (total cpu=0:00:05.8, real=0:00:06.0, peak res=1345.0M, current mem=1115.3M)
[12/06 10:46:54     25s] Reading timing constraints file 'constraints.sdc' ...
[12/06 10:46:54     25s] Current (total cpu=0:00:25.1, real=0:00:27.0, peak res=1488.3M, current mem=1488.3M)
[12/06 10:46:54     25s] INFO (CTE): Constraints read successfully.
[12/06 10:46:54     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1495.8M, current mem=1495.8M)
[12/06 10:46:54     25s] Current (total cpu=0:00:25.2, real=0:00:27.0, peak res=1495.8M, current mem=1495.8M)
[12/06 10:46:54     25s] Reading timing constraints file 'constraints.sdc' ...
[12/06 10:46:54     25s] Current (total cpu=0:00:25.2, real=0:00:27.0, peak res=1495.8M, current mem=1495.8M)
[12/06 10:46:54     25s] INFO (CTE): Constraints read successfully.
[12/06 10:46:54     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1496.1M, current mem=1496.1M)
[12/06 10:46:54     25s] Current (total cpu=0:00:25.3, real=0:00:27.0, peak res=1496.1M, current mem=1496.1M)
[12/06 10:46:54     25s] Reading timing constraints file 'constraints.sdc' ...
[12/06 10:46:54     25s] Current (total cpu=0:00:25.3, real=0:00:27.0, peak res=1496.1M, current mem=1496.1M)
[12/06 10:46:54     25s] INFO (CTE): Constraints read successfully.
[12/06 10:46:54     25s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1496.4M, current mem=1496.4M)
[12/06 10:46:54     25s] Current (total cpu=0:00:25.3, real=0:00:27.0, peak res=1496.4M, current mem=1496.4M)
[12/06 10:46:54     25s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[12/06 10:46:54     25s] 
[12/06 10:46:54     25s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[12/06 10:46:54     25s] Summary for sequential cells identification: 
[12/06 10:46:54     25s]   Identified SBFF number: 199
[12/06 10:46:54     25s]   Identified MBFF number: 0
[12/06 10:46:54     25s]   Identified SB Latch number: 0
[12/06 10:46:54     25s]   Identified MB Latch number: 0
[12/06 10:46:54     25s]   Not identified SBFF number: 0
[12/06 10:46:54     25s]   Not identified MBFF number: 0
[12/06 10:46:54     25s]   Not identified SB Latch number: 0
[12/06 10:46:54     25s]   Not identified MB Latch number: 0
[12/06 10:46:54     25s]   Number of sequential cells which are not FFs: 104
[12/06 10:46:54     25s] Total number of combinational cells: 483
[12/06 10:46:54     25s] Total number of sequential cells: 303
[12/06 10:46:54     25s] Total number of tristate cells: 11
[12/06 10:46:54     25s] Total number of level shifter cells: 0
[12/06 10:46:54     25s] Total number of power gating cells: 0
[12/06 10:46:54     25s] Total number of isolation cells: 0
[12/06 10:46:54     25s] Total number of power switch cells: 0
[12/06 10:46:54     25s] Total number of pulse generator cells: 0
[12/06 10:46:54     25s] Total number of always on buffers: 0
[12/06 10:46:54     25s] Total number of retention cells: 0
[12/06 10:46:54     25s] Total number of physical cells: 19
[12/06 10:46:54     25s] List of usable buffers: BUFFD1 BUFFD0 BUFFD2 BUFFD12 BUFFD16 BUFFD3 BUFFD4 BUFFD6 BUFFD8 CKBD1 CKBD0 CKBD2 CKBD12 CKBD16 CKBD3 CKBD4 CKBD6 CKBD8
[12/06 10:46:54     25s] Total number of usable buffers: 18
[12/06 10:46:54     25s] List of unusable buffers: BUFFD20 BUFFD24 CKBD20 CKBD24 GBUFFD1 GBUFFD3 GBUFFD2 GBUFFD4 GBUFFD8
[12/06 10:46:54     25s] Total number of unusable buffers: 9
[12/06 10:46:54     25s] List of usable inverters: CKND1 CKND0 CKND2 CKND12 CKND16 CKND3 CKND4 CKND6 CKND8 INVD1 INVD0 INVD2 INVD12 INVD16 INVD3 INVD4 INVD6 INVD8
[12/06 10:46:54     25s] Total number of usable inverters: 18
[12/06 10:46:54     25s] List of unusable inverters: CKND20 CKND24 GINVD2 GINVD1 GINVD4 GINVD3 GINVD8 INVD20 INVD24
[12/06 10:46:54     25s] Total number of unusable inverters: 9
[12/06 10:46:54     25s] List of identified usable delay cells: DEL0 DEL005 DEL01 DEL015 DEL02 DEL1 DEL2 DEL3 DEL4
[12/06 10:46:54     25s] Total number of identified usable delay cells: 9
[12/06 10:46:54     25s] List of identified unusable delay cells:
[12/06 10:46:54     25s] Total number of identified unusable delay cells: 0
[12/06 10:46:54     25s] 
[12/06 10:46:54     25s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[12/06 10:46:54     25s] 
[12/06 10:46:54     25s] TimeStamp Deleting Cell Server Begin ...
[12/06 10:46:54     25s] 
[12/06 10:46:54     25s] TimeStamp Deleting Cell Server End ...
[12/06 10:46:54     25s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1526.8M, current mem=1526.7M)
[12/06 10:46:54     25s] 
[12/06 10:46:54     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/06 10:46:54     25s] Summary for sequential cells identification: 
[12/06 10:46:54     25s]   Identified SBFF number: 199
[12/06 10:46:54     25s]   Identified MBFF number: 0
[12/06 10:46:54     25s]   Identified SB Latch number: 0
[12/06 10:46:54     25s]   Identified MB Latch number: 0
[12/06 10:46:54     25s]   Not identified SBFF number: 0
[12/06 10:46:54     25s]   Not identified MBFF number: 0
[12/06 10:46:54     25s]   Not identified SB Latch number: 0
[12/06 10:46:54     25s]   Not identified MB Latch number: 0
[12/06 10:46:54     25s]   Number of sequential cells which are not FFs: 104
[12/06 10:46:54     25s]  Visiting view : view_functional_wcl_slow
[12/06 10:46:54     25s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 10:46:54     25s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 10:46:54     25s]  Visiting view : view_functional_wcl_fast
[12/06 10:46:54     25s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/06 10:46:54     25s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/06 10:46:54     25s]  Visiting view : view_functional_wcl_typical
[12/06 10:46:54     25s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/06 10:46:54     25s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/06 10:46:54     25s]  Visiting view : view_functional_wcl_slow
[12/06 10:46:54     25s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 10:46:54     25s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 10:46:54     25s]  Visiting view : view_functional_wcl_fast
[12/06 10:46:54     25s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/06 10:46:54     25s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/06 10:46:54     25s]  Visiting view : view_functional_wcl_typical
[12/06 10:46:54     25s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/06 10:46:54     25s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/06 10:46:54     25s] TLC MultiMap info (StdDelay):
[12/06 10:46:54     25s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 9.2ps
[12/06 10:46:54     25s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 5.3ps
[12/06 10:46:54     25s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 6.9ps
[12/06 10:46:54     25s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 7.2ps
[12/06 10:46:54     25s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/06 10:46:54     25s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/06 10:46:54     25s]  Setting StdDelay to: 13.6ps
[12/06 10:46:54     25s] 
[12/06 10:46:54     25s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/06 10:46:54     25s] 
[12/06 10:46:54     25s] TimeStamp Deleting Cell Server Begin ...
[12/06 10:46:54     25s] 
[12/06 10:46:54     25s] TimeStamp Deleting Cell Server End ...
[12/06 10:46:54     25s] 
[12/06 10:46:54     25s] *** Summary of all messages that are not suppressed in this session:
[12/06 10:46:54     25s] Severity  ID               Count  Summary                                  
[12/06 10:46:54     25s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/06 10:46:54     25s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[12/06 10:46:54     25s] WARNING   TECHLIB-302         30  No function defined for cell '%s'. The c...
[12/06 10:46:54     25s] *** Message Summary: 33 warning(s), 0 error(s)
[12/06 10:46:54     25s] 
[12/06 10:46:54     25s] <CMD> floorPlan -d 1500 1500 2 2 2 2
[12/06 10:46:54     25s] **WARN: (IMPFP-3961):	The techSite 'dcore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/06 10:46:54     25s] Type 'man IMPFP-3961' for more detail.
[12/06 10:46:54     25s] **WARN: (IMPFP-3961):	The techSite 'ccore' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[12/06 10:46:54     25s] Type 'man IMPFP-3961' for more detail.
[12/06 10:46:54     25s] Start create_tracks
[12/06 10:46:54     25s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[12/06 10:46:54     25s] <CMD> globalNetConnect VDD -type pgpin -pin VDD -inst * -verbose
[12/06 10:46:54     25s] 7506 new pwr-pin connections were made to global net 'VDD'.
[12/06 10:46:54     25s] <CMD> globalNetConnect VSS -type pgpin -pin VSS -inst * -verbose
[12/06 10:46:54     25s] 7506 new gnd-pin connections were made to global net 'VSS'.
[12/06 10:46:54     25s] <CMD> sroute -nets {VDD VSS}
[12/06 10:46:54     25s] #% Begin sroute (date=12/06 10:46:54, mem=1531.3M)
[12/06 10:46:54     25s] 
[12/06 10:46:54     25s] viaInitial starts at Fri Dec  6 10:46:54 2024
viaInitial ends at Fri Dec  6 10:46:54 2024
*** Begin SPECIAL ROUTE on Fri Dec  6 10:46:54 2024 ***
[12/06 10:46:54     25s] SPECIAL ROUTE ran on directory: /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/asic
[12/06 10:46:54     25s] SPECIAL ROUTE ran on machine: ECEUBUNTU2 (Linux 4.18.0-553.27.1.el8_10.x86_64 Xeon 3.00Ghz)
[12/06 10:46:54     25s] 
[12/06 10:46:54     25s] Begin option processing ...
[12/06 10:46:54     25s] srouteConnectPowerBump set to false
[12/06 10:46:54     25s] routeSelectNet set to "VDD VSS"
[12/06 10:46:54     25s] routeSpecial set to true
[12/06 10:46:54     25s] srouteConnectConverterPin set to false
[12/06 10:46:54     25s] srouteFollowCorePinEnd set to 3
[12/06 10:46:54     25s] srouteJogControl set to "preferWithChanges differentLayer"
[12/06 10:46:54     25s] sroutePadPinAllPorts set to true
[12/06 10:46:54     25s] sroutePreserveExistingRoutes set to true
[12/06 10:46:54     25s] srouteRoutePowerBarPortOnBothDir set to true
[12/06 10:46:54     25s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 2951.00 megs.
[12/06 10:46:54     25s] 
[12/06 10:46:54     25s] Reading DB technology information...
[12/06 10:46:54     25s] Finished reading DB technology information.
[12/06 10:46:54     25s] Reading floorplan and netlist information...
[12/06 10:46:54     25s] Finished reading floorplan and netlist information.
[12/06 10:46:54     25s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[12/06 10:46:54     25s] Read in 21 layers, 10 routing layers, 1 overlap layer
[12/06 10:46:54     25s] Read in 855 macros, 38 used
[12/06 10:46:54     25s] Read in 38 components
[12/06 10:46:54     25s]   38 core components: 38 unplaced, 0 placed, 0 fixed
[12/06 10:46:54     25s] Read in 36 logical pins
[12/06 10:46:54     25s] Read in 36 nets
[12/06 10:46:54     25s] Read in 2 special nets
[12/06 10:46:54     25s] Read in 76 terminals
[12/06 10:46:54     25s] 2 nets selected.
[12/06 10:46:54     25s] 
[12/06 10:46:54     25s] Begin power routing ...
[12/06 10:46:54     25s] #create default rule from bind_ndr_rule rule=0x7f513b7a85e0 0x7f513719a018
[12/06 10:46:54     25s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/06 10:46:54     25s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VDD net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/06 10:46:54     25s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VDD net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/06 10:46:54     25s] Type 'man IMPSR-1256' for more detail.
[12/06 10:46:54     25s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/06 10:46:54     25s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the VSS net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[12/06 10:46:54     25s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the VSS net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[12/06 10:46:54     25s] Type 'man IMPSR-1256' for more detail.
[12/06 10:46:54     25s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[12/06 10:46:54     25s] CPU time for VDD FollowPin 0 seconds
[12/06 10:46:54     25s] CPU time for VSS FollowPin 0 seconds
[12/06 10:46:54     25s]   Number of IO ports routed: 0
[12/06 10:46:54     25s]   Number of Block ports routed: 0
[12/06 10:46:54     25s]   Number of Stripe ports routed: 0
[12/06 10:46:54     25s]   Number of Core ports routed: 0  open: 1664
[12/06 10:46:54     25s]   Number of Pad ports routed: 0
[12/06 10:46:54     25s]   Number of Power Bump ports routed: 0
[12/06 10:46:54     25s]   Number of Followpin connections: 832
[12/06 10:46:54     25s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2972.00 megs.
[12/06 10:46:54     25s] 
[12/06 10:46:54     25s] 
[12/06 10:46:54     25s] 
[12/06 10:46:54     25s]  Begin updating DB with routing results ...
[12/06 10:46:54     25s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[12/06 10:46:55     25s] Pin and blockage extraction finished
[12/06 10:46:55     25s] 
[12/06 10:46:55     25s] sroute created 832 wires.
[12/06 10:46:55     25s] ViaGen created 0 via, deleted 0 via to avoid violation.
[12/06 10:46:55     25s] +--------+----------------+----------------+
[12/06 10:46:55     25s] |  Layer |     Created    |     Deleted    |
[12/06 10:46:55     25s] +--------+----------------+----------------+
[12/06 10:46:55     25s] |   M1   |       832      |       NA       |
[12/06 10:46:55     25s] +--------+----------------+----------------+
[12/06 10:46:55     25s] #% End sroute (date=12/06 10:46:55, total cpu=0:00:00.3, real=0:00:01.0, peak res=1569.4M, current mem=1552.6M)
[12/06 10:46:55     25s] <CMD> addRing -nets {VDD VSS} -width 0.6 -spacing 0.5 -layer {top 6 bottom 6 left 5 right 5}
[12/06 10:46:55     25s] #% Begin addRing (date=12/06 10:46:55, mem=1552.6M)
[12/06 10:46:55     25s] 
[12/06 10:46:55     25s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.2M)
[12/06 10:46:55     25s] **WARN: (IMPPP-220):	The power planner does not create core rings outside the design boundary. Check the design boundary, or specify valid offsets.
[12/06 10:46:55     25s] **WARN: (IMPPP-4051):	Failed to add rings, because the IO cells might contain gaps. Run the 'addIoFiller' command to fill gaps between the cells and try again.
[12/06 10:46:55     25s] Type 'man IMPPP-4051' for more detail.
[12/06 10:46:55     25s] #% End addRing (date=12/06 10:46:55, total cpu=0:00:00.0, real=0:00:00.0, peak res=1553.3M, current mem=1553.3M)
[12/06 10:46:55     25s] <CMD> addStripe -nets {VSS VDD} -layer 5 -direction vertical -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
[12/06 10:46:55     25s] #% Begin addStripe (date=12/06 10:46:55, mem=1553.3M)
[12/06 10:46:55     25s] 
[12/06 10:46:55     25s] Initialize fgc environment(mem: 1616.2M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.2M)
[12/06 10:46:55     25s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.2M)
[12/06 10:46:55     25s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.2M)
[12/06 10:46:55     25s] Loading via instances (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.2M)
[12/06 10:46:55     25s] Starting stripe generation ...
[12/06 10:46:55     25s] Non-Default Mode Option Settings :
[12/06 10:46:55     25s]   NONE
[12/06 10:46:55     25s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/06 10:46:55     25s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/06 10:46:55     25s] Completing 10% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.2M)
[12/06 10:46:55     25s] Completing 20% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.2M)
[12/06 10:46:55     25s] Completing 30% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.2M)
[12/06 10:46:55     25s] Completing 40% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.2M)
[12/06 10:46:55     25s] Completing 50% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.2M)
[12/06 10:46:55     26s] Completing 60% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.2M)
[12/06 10:46:55     26s] Completing 70% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.2M)
[12/06 10:46:55     26s] Completing 80% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.2M)
[12/06 10:46:55     26s] Completing 90% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.2M)
[12/06 10:46:55     26s] Completing 100% stripe generation(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1616.2M)
[12/06 10:46:55     26s] Stripe generation is complete.
[12/06 10:46:55     26s] vias are now being generated.
[12/06 10:47:25     55s] addStripe created 600 wires.
[12/06 10:47:25     55s] ViaGen created 995072 vias, deleted 0 via to avoid violation.
[12/06 10:47:25     55s] +--------+----------------+----------------+
[12/06 10:47:25     55s] |  Layer |     Created    |     Deleted    |
[12/06 10:47:25     55s] +--------+----------------+----------------+
[12/06 10:47:25     55s] |  VIA1  |     248768     |        0       |
[12/06 10:47:25     55s] |  VIA2  |     248768     |        0       |
[12/06 10:47:25     55s] |  VIA3  |     248768     |        0       |
[12/06 10:47:25     55s] |  VIA4  |     248768     |        0       |
[12/06 10:47:25     55s] |   M5   |       600      |       NA       |
[12/06 10:47:25     55s] +--------+----------------+----------------+
[12/06 10:47:25     56s] #% End addStripe (date=12/06 10:47:25, total cpu=0:00:30.2, real=0:00:30.0, peak res=1745.0M, current mem=1731.9M)
[12/06 10:47:25     56s] <CMD> addStripe -nets {VSS VDD} -layer 6 -direction horizontal -width 0.4 -spacing 0.5 -set_to_set_distance 5 -start 0.5
[12/06 10:47:25     56s] #% Begin addStripe (date=12/06 10:47:25, mem=1731.9M)
[12/06 10:47:25     56s] 
[12/06 10:47:25     56s] Initialize fgc environment(mem: 1795.0M) ...  fail and won't use fgc to check drc(cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1795.0M)
[12/06 10:47:25     56s] Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1795.0M)
[12/06 10:47:25     56s] Loading wires (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 1795.0M)
[12/06 10:47:26     57s] Loading via instances (cpu: 0:00:01.4, real: 0:00:01.0, peak mem: 2107.0M)
[12/06 10:47:26     57s] Starting stripe generation ...
[12/06 10:47:26     57s] Non-Default Mode Option Settings :
[12/06 10:47:26     57s]   NONE
[12/06 10:47:26     57s] The core ring for VSS is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/06 10:47:26     57s] The core ring for VDD is incomplete. The core ring will not be used as a boundary for stripes. In this situation, the power planner will generate stripes only within the core area.
[12/06 10:47:26     57s] Completing 10% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2107.0M)
[12/06 10:47:26     57s] Completing 20% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2107.0M)
[12/06 10:47:27     57s] Completing 30% stripe generation(cpu: 0:00:00.1, real: 0:00:01.0, peak mem: 2107.0M)
[12/06 10:47:27     57s] Completing 40% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2107.0M)
[12/06 10:47:27     57s] Completing 50% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2107.0M)
[12/06 10:47:27     58s] Completing 60% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2107.0M)
[12/06 10:47:27     58s] Completing 70% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2107.0M)
[12/06 10:47:27     58s] Completing 80% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2107.0M)
[12/06 10:47:27     58s] Completing 90% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2107.0M)
[12/06 10:47:27     58s] Completing 100% stripe generation(cpu: 0:00:00.1, real: 0:00:00.0, peak mem: 2107.0M)
[12/06 10:47:27     58s] Stripe generation is complete.
[12/06 10:47:27     58s] vias are now being generated.
[12/06 10:47:27     58s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 10.84) (1498.00, 10.90).
[12/06 10:47:27     58s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 25.50) (1498.00, 25.57).
[12/06 10:47:27     58s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 50.50) (1498.00, 50.76).
[12/06 10:47:27     58s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 75.64) (1498.00, 75.90).
[12/06 10:47:27     58s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 100.83) (1498.00, 100.90).
[12/06 10:47:28     58s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 115.50) (1498.00, 115.57).
[12/06 10:47:28     58s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 140.50) (1498.00, 140.76).
[12/06 10:47:28     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 165.63) (1498.00, 165.90).
[12/06 10:47:28     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 190.84) (1498.00, 190.90).
[12/06 10:47:28     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 205.50) (1498.00, 205.57).
[12/06 10:47:28     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 230.50) (1498.00, 230.76).
[12/06 10:47:28     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 255.63) (1498.00, 255.90).
[12/06 10:47:28     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 280.83) (1498.00, 280.90).
[12/06 10:47:28     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 295.50) (1498.00, 295.57).
[12/06 10:47:29     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 320.50) (1498.00, 320.77).
[12/06 10:47:29     59s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 345.64) (1498.00, 345.90).
[12/06 10:47:29     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 370.83) (1498.00, 370.90).
[12/06 10:47:29     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 385.50) (1498.00, 385.57).
[12/06 10:47:29     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 410.50) (1498.00, 410.77).
[12/06 10:47:29     60s] **WARN: (IMPPP-532):	ViaGen Warning: The top layer and bottom layer have same direction but only orthogonal via is allowed between layer M6 & M1 at (2.00, 435.64) (1498.00, 435.90).
[12/06 10:47:29     60s] **WARN: (EMS-27):	Message (IMPPP-532) has exceeded the current message display limit of 20.
[12/06 10:47:29     60s] To increase the message display limit, refer to the product command reference manual.
[12/06 10:47:43     73s] addStripe created 600 wires.
[12/06 10:47:43     73s] ViaGen created 178802 vias, deleted 0 via to avoid violation.
[12/06 10:47:43     73s] +--------+----------------+----------------+
[12/06 10:47:43     73s] |  Layer |     Created    |     Deleted    |
[12/06 10:47:43     73s] +--------+----------------+----------------+
[12/06 10:47:43     73s] |  VIA5  |     178802     |        0       |
[12/06 10:47:43     73s] |   M6   |       600      |       NA       |
[12/06 10:47:43     73s] +--------+----------------+----------------+
[12/06 10:47:43     73s] #% End addStripe (date=12/06 10:47:43, total cpu=0:00:17.7, real=0:00:18.0, peak res=2078.5M, current mem=1899.7M)
[12/06 10:47:43     73s] <CMD> createInstGroup poly0_0_sw
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly0_0_sw {ys[0].xs[0].torus_switch_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly0_0_cli
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly0_0_cli {ys[0].xs[0].client_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly0_0_rx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly0_0_tx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly0_0_rx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly0_0_tx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly0_1_sw
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly0_1_sw {ys[1].xs[0].torus_switch_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly0_1_cli
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly0_1_cli {ys[1].xs[0].client_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly0_1_rx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly0_1_tx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly0_1_rx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly0_1_tx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly0_2_sw
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly0_2_sw {ys[2].xs[0].torus_switch_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly0_2_cli
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly0_2_cli {ys[2].xs[0].client_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly0_2_rx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly0_2_tx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly0_2_rx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly0_2_tx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly0_3_sw
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly0_3_sw {ys[3].xs[0].torus_switch_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly0_3_cli
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly0_3_cli {ys[3].xs[0].client_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly0_3_rx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly0_3_tx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly0_3_rx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly0_3_tx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly1_0_sw
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly1_0_sw {ys[0].xs[1].torus_switch_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly1_0_cli
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly1_0_cli {ys[0].xs[1].client_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly1_0_rx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly1_0_tx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly1_0_rx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly1_0_tx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly1_1_sw
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly1_1_sw {ys[1].xs[1].torus_switch_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly1_1_cli
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly1_1_cli {ys[1].xs[1].client_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly1_1_rx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly1_1_tx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly1_1_rx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly1_1_tx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly1_2_sw
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly1_2_sw {ys[2].xs[1].torus_switch_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly1_2_cli
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly1_2_cli {ys[2].xs[1].client_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly1_2_rx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly1_2_tx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly1_2_rx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly1_2_tx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly1_3_sw
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly1_3_sw {ys[3].xs[1].torus_switch_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly1_3_cli
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly1_3_cli {ys[3].xs[1].client_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly1_3_rx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly1_3_tx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly1_3_rx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly1_3_tx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly2_0_sw
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly2_0_sw {ys[0].xs[2].torus_switch_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly2_0_cli
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly2_0_cli {ys[0].xs[2].client_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly2_0_rx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly2_0_tx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly2_0_rx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly2_0_tx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly2_1_sw
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly2_1_sw {ys[1].xs[2].torus_switch_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly2_1_cli
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly2_1_cli {ys[1].xs[2].client_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly2_1_rx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly2_1_tx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly2_1_rx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly2_1_tx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly2_2_sw
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly2_2_sw {ys[2].xs[2].torus_switch_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly2_2_cli
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly2_2_cli {ys[2].xs[2].client_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly2_2_rx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly2_2_tx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly2_2_rx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly2_2_tx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly2_3_sw
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly2_3_sw {ys[3].xs[2].torus_switch_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly2_3_cli
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly2_3_cli {ys[3].xs[2].client_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly2_3_rx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly2_3_tx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly2_3_rx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly2_3_tx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly3_0_sw
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly3_0_sw {ys[0].xs[3].torus_switch_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly3_0_cli
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly3_0_cli {ys[0].xs[3].client_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly3_0_rx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly3_0_tx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly3_0_rx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly3_0_tx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly3_1_sw
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly3_1_sw {ys[1].xs[3].torus_switch_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly3_1_cli
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly3_1_cli {ys[1].xs[3].client_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly3_1_rx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly3_1_tx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly3_1_rx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly3_1_tx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly3_2_sw
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly3_2_sw {ys[2].xs[3].torus_switch_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly3_2_cli
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly3_2_cli {ys[2].xs[3].client_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly3_2_rx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly3_2_tx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly3_2_rx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly3_2_tx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly3_3_sw
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly3_3_sw {ys[3].xs[3].torus_switch_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly3_3_cli
[12/06 10:47:43     73s] <CMD> addInstToInstGroup poly3_3_cli {ys[3].xs[3].client_xy}
[12/06 10:47:43     73s] <CMD> createInstGroup poly3_3_rx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly3_3_tx_ew
[12/06 10:47:43     73s] <CMD> createInstGroup poly3_3_rx_ns
[12/06 10:47:43     73s] <CMD> createInstGroup poly3_3_tx_ns
[12/06 10:47:43     73s] <CMD> setAttribute -net s_tx* -top_preferred_routing_layer M8 -bottom_preferred_routing_layer M8
[12/06 10:47:43     73s] <CMD> setAttribute -net e_tx* -top_preferred_routing_layer M7 -bottom_preferred_routing_layer M7
[12/06 10:47:43     73s] <CMD> place_design
[12/06 10:47:43     73s] *** placeDesign #1 [begin] : totSession cpu/real = 0:01:13.9/0:01:15.0 (1.0), mem = 2039.0M
[12/06 10:47:43     73s] [check_scan_connected]: number of scan connected with missing definition = 0, number of scan = 0, number of sequential = 3136, percentage of missing scan cell = 0.00% (0 / 3136)
[12/06 10:47:43     74s] #Start colorize_geometry on Fri Dec  6 10:47:43 2024
[12/06 10:47:43     74s] #
[12/06 10:47:43     74s] ### Time Record (colorize_geometry) is installed.
[12/06 10:47:43     74s] ### Time Record (Pre Callback) is installed.
[12/06 10:47:43     74s] ### Time Record (Pre Callback) is uninstalled.
[12/06 10:47:43     74s] ### Time Record (DB Import) is installed.
[12/06 10:47:43     74s] ### info: trigger incremental cell import ( 855 new cells ).
[12/06 10:47:43     74s] ### info: trigger incremental reloading library data ( #cell = 855 ).
[12/06 10:47:43     74s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1649276144 placement=984943660 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/06 10:47:43     74s] ### Time Record (DB Import) is uninstalled.
[12/06 10:47:43     74s] ### Time Record (DB Export) is installed.
[12/06 10:47:43     74s] Extracting standard cell pins and blockage ...... 
[12/06 10:47:43     74s] Pin and blockage extraction finished
[12/06 10:47:43     74s] ### export design design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=1649276144 placement=984943660 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/06 10:47:43     74s] ### Time Record (DB Export) is uninstalled.
[12/06 10:47:43     74s] ### Time Record (Post Callback) is installed.
[12/06 10:47:43     74s] ### Time Record (Post Callback) is uninstalled.
[12/06 10:47:43     74s] #
[12/06 10:47:43     74s] #colorize_geometry statistics:
[12/06 10:47:43     74s] #Cpu time = 00:00:00
[12/06 10:47:43     74s] #Elapsed time = 00:00:00
[12/06 10:47:43     74s] #Increased memory = 1.05 (MB)
[12/06 10:47:43     74s] #Total memory = 1902.85 (MB)
[12/06 10:47:43     74s] #Peak memory = 2078.55 (MB)
[12/06 10:47:43     74s] #Number of warnings = 0
[12/06 10:47:43     74s] #Total number of warnings = 0
[12/06 10:47:43     74s] #Number of fails = 0
[12/06 10:47:43     74s] #Total number of fails = 0
[12/06 10:47:43     74s] #Complete colorize_geometry on Fri Dec  6 10:47:43 2024
[12/06 10:47:43     74s] #
[12/06 10:47:43     74s] ### import design signature (4): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/06 10:47:43     74s] ### Time Record (colorize_geometry) is uninstalled.
[12/06 10:47:43     74s] ### 
[12/06 10:47:43     74s] ###   Scalability Statistics
[12/06 10:47:43     74s] ### 
[12/06 10:47:43     74s] ### ------------------------+----------------+----------------+----------------+
[12/06 10:47:43     74s] ###   colorize_geometry     |        cpu time|    elapsed time|     scalability|
[12/06 10:47:43     74s] ### ------------------------+----------------+----------------+----------------+
[12/06 10:47:43     74s] ###   Pre Callback          |        00:00:00|        00:00:00|             1.0|
[12/06 10:47:43     74s] ###   Post Callback         |        00:00:00|        00:00:00|             1.0|
[12/06 10:47:43     74s] ###   DB Import             |        00:00:00|        00:00:00|             1.0|
[12/06 10:47:43     74s] ###   DB Export             |        00:00:00|        00:00:00|             1.0|
[12/06 10:47:43     74s] ###   Entire Command        |        00:00:00|        00:00:00|             1.0|
[12/06 10:47:43     74s] ### ------------------------+----------------+----------------+----------------+
[12/06 10:47:43     74s] ### 
[12/06 10:47:43     74s] *** Starting placeDesign default flow ***
[12/06 10:47:43     74s] ### Creating LA Mngr. totSessionCpu=0:01:14 mem=2039.0M
[12/06 10:47:43     74s] ### Creating LA Mngr, finished. totSessionCpu=0:01:14 mem=2039.0M
[12/06 10:47:43     74s] *** Start deleteBufferTree ***
[12/06 10:47:44     74s] Info: Detect buffers to remove automatically.
[12/06 10:47:44     74s] Analyzing netlist ...
[12/06 10:47:44     75s] Updating netlist
[12/06 10:47:44     75s] 
[12/06 10:47:44     75s] *summary: 480 instances (buffers/inverters) removed
[12/06 10:47:44     75s] *** Finish deleteBufferTree (0:00:00.7) ***
[12/06 10:47:44     75s] **INFO: Enable pre-place timing setting for timing analysis
[12/06 10:47:44     75s] Set Using Default Delay Limit as 101.
[12/06 10:47:44     75s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/06 10:47:44     75s] Set Default Net Delay as 0 ps.
[12/06 10:47:44     75s] Set Default Net Load as 0 pF. 
[12/06 10:47:44     75s] Set Default Input Pin Transition as 1 ps.
[12/06 10:47:44     75s] **INFO: Analyzing IO path groups for slack adjustment
[12/06 10:47:44     75s] Effort level <high> specified for reg2reg_tmp.1090620 path_group
[12/06 10:47:45     75s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 10:47:45     76s] AAE DB initialization (MEM=2068.62 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/06 10:47:45     76s] #################################################################################
[12/06 10:47:45     76s] # Design Stage: PreRoute
[12/06 10:47:45     76s] # Design Name: torus_D_W32
[12/06 10:47:45     76s] # Design Mode: 90nm
[12/06 10:47:45     76s] # Analysis Mode: MMMC Non-OCV 
[12/06 10:47:45     76s] # Parasitics Mode: No SPEF/RCDB 
[12/06 10:47:45     76s] # Signoff Settings: SI Off 
[12/06 10:47:45     76s] #################################################################################
[12/06 10:47:45     76s] Calculate delays in Single mode...
[12/06 10:47:45     76s] Calculate delays in Single mode...
[12/06 10:47:45     76s] Calculate delays in Single mode...
[12/06 10:47:45     76s] Topological Sorting (REAL = 0:00:00.0, MEM = 2071.6M, InitMEM = 2070.6M)
[12/06 10:47:45     76s] Start delay calculation (fullDC) (1 T). (MEM=2071.62)
[12/06 10:47:45     76s] siFlow : Timing analysis mode is single, using late cdB files
[12/06 10:47:45     76s] Start AAE Lib Loading. (MEM=2081.42)
[12/06 10:47:45     76s] End AAE Lib Loading. (MEM=2129.12 CPU=0:00:00.0 Real=0:00:00.0)
[12/06 10:47:45     76s] End AAE Lib Interpolated Model. (MEM=2129.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 10:47:46     77s] Total number of fetched objects 7123
[12/06 10:47:47     78s] Total number of fetched objects 7123
[12/06 10:47:47     78s] Total number of fetched objects 7123
[12/06 10:47:48     78s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[12/06 10:47:48     78s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/06 10:47:48     78s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/06 10:47:48     78s] End delay calculation. (MEM=2234.06 CPU=0:00:02.1 REAL=0:00:02.0)
[12/06 10:47:48     79s] End delay calculation (fullDC). (MEM=2234.06 CPU=0:00:02.7 REAL=0:00:03.0)
[12/06 10:47:48     79s] *** CDM Built up (cpu=0:00:02.7  real=0:00:03.0  mem= 2234.1M) ***
[12/06 10:47:48     79s] **INFO: Disable pre-place timing setting for timing analysis
[12/06 10:47:48     79s] Set Using Default Delay Limit as 1000.
[12/06 10:47:48     79s] Set Default Net Delay as 1000 ps.
[12/06 10:47:48     79s] Set Default Input Pin Transition as 0.1 ps.
[12/06 10:47:48     79s] Set Default Net Load as 0.5 pF. 
[12/06 10:47:48     79s] **INFO: Pre-place timing setting for timing analysis already disabled
[12/06 10:47:48     79s] OPERPROF: Starting PlacementDelFiller
 at level 1, MEM:2218.3M, EPOCH TIME: 1733500068.803007
[12/06 10:47:48     79s] Deleted 0 physical inst  (cell - / prefix -).
[12/06 10:47:48     79s] OPERPROF: Finished PlacementDelFiller
 at level 1, CPU:0.000, REAL:0.000, MEM:2218.3M, EPOCH TIME: 1733500068.803269
[12/06 10:47:48     79s] Inst-group poly0_0_rx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly0_0_tx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly0_0_rx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly0_0_tx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly0_1_rx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly0_1_tx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly0_1_rx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly0_1_tx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly0_2_rx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly0_2_tx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly0_2_rx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly0_2_tx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly0_3_rx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly0_3_tx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly0_3_rx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly0_3_tx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly1_0_rx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly1_0_tx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly1_0_rx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly1_0_tx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly1_1_rx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly1_1_tx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly1_1_rx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly1_1_tx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly1_2_rx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly1_2_tx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly1_2_rx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly1_2_tx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly1_3_rx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly1_3_tx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly1_3_rx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly1_3_tx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly2_0_rx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly2_0_tx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly2_0_rx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly2_0_tx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly2_1_rx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly2_1_tx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly2_1_rx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly2_1_tx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly2_2_rx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly2_2_tx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly2_2_rx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly2_2_tx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly2_3_rx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly2_3_tx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly2_3_rx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly2_3_tx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly3_0_rx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly3_0_tx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly3_0_rx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly3_0_tx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly3_1_rx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly3_1_tx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly3_1_rx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly3_1_tx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly3_2_rx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly3_2_tx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly3_2_rx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly3_2_tx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly3_3_rx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly3_3_tx_ew has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly3_3_rx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] Inst-group poly3_3_tx_ns has no instances; so deleting it.
[12/06 10:47:48     79s] INFO: #ExclusiveGroups=0
[12/06 10:47:48     79s] INFO: There are no Exclusive Groups.
[12/06 10:47:48     79s] *** Starting "NanoPlace(TM) placement v#7 (mem=2218.3M)" ...
[12/06 10:47:48     79s] Wait...
[12/06 10:48:03     94s] *** Build Buffered Sizing Timing Model
[12/06 10:48:03     94s] (cpu=0:00:14.7 mem=2234.3M) ***
[12/06 10:48:04     94s] *** Build Virtual Sizing Timing Model
[12/06 10:48:04     94s] (cpu=0:00:15.4 mem=2234.3M) ***
[12/06 10:48:04     94s] No user-set net weight.
[12/06 10:48:04     94s] Net fanout histogram:
[12/06 10:48:04     94s] 2		: 3892 (55.3%) nets
[12/06 10:48:04     94s] 3		: 2586 (36.7%) nets
[12/06 10:48:04     94s] 4     -	14	: 467 (6.6%) nets
[12/06 10:48:04     94s] 15    -	39	: 32 (0.5%) nets
[12/06 10:48:04     94s] 40    -	79	: 48 (0.7%) nets
[12/06 10:48:04     94s] 80    -	159	: 17 (0.2%) nets
[12/06 10:48:04     94s] 160   -	319	: 0 (0.0%) nets
[12/06 10:48:04     94s] 320   -	639	: 0 (0.0%) nets
[12/06 10:48:04     94s] 640   -	1279	: 0 (0.0%) nets
[12/06 10:48:04     94s] 1280  -	2559	: 0 (0.0%) nets
[12/06 10:48:04     94s] 2560  -	5119	: 1 (0.0%) nets
[12/06 10:48:04     94s] 5120+		: 0 (0.0%) nets
[12/06 10:48:04     94s] no activity file in design. spp won't run.
[12/06 10:48:04     94s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=auto gpeffort=medium 
[12/06 10:48:04     94s] Scan chains were not defined.
[12/06 10:48:04     94s] Processing tracks to init pin-track alignment.
[12/06 10:48:04     94s] z: 2, totalTracks: 1
[12/06 10:48:04     94s] z: 4, totalTracks: 1
[12/06 10:48:04     94s] z: 6, totalTracks: 1
[12/06 10:48:04     94s] z: 8, totalTracks: 1
[12/06 10:48:04     95s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:48:04     95s] All LLGs are deleted
[12/06 10:48:04     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:48:04     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:48:04     95s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2234.3M, EPOCH TIME: 1733500084.312369
[12/06 10:48:04     95s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2234.3M, EPOCH TIME: 1733500084.312756
[12/06 10:48:04     95s] # Building torus_D_W32 llgBox search-tree.
[12/06 10:48:04     95s] #std cell=7026 (0 fixed + 7026 movable) #buf cell=0 #inv cell=769 #block=0 (0 floating + 0 preplaced)
[12/06 10:48:04     95s] #ioInst=0 #net=7043 #term=28022 #term/net=3.98, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=36
[12/06 10:48:04     95s] stdCell: 7026 single + 0 double + 0 multi
[12/06 10:48:04     95s] Total standard cell length = 17.8770 (mm), area = 0.0322 (mm^2)
[12/06 10:48:04     95s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2234.3M, EPOCH TIME: 1733500084.314940
[12/06 10:48:04     95s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:48:04     95s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:48:04     95s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2234.3M, EPOCH TIME: 1733500084.315261
[12/06 10:48:04     95s] Max number of tech site patterns supported in site array is 256.
[12/06 10:48:04     95s] Core basic site is core
[12/06 10:48:04     95s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2234.3M, EPOCH TIME: 1733500084.329969
[12/06 10:48:04     95s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Create thread pool 0x7f50f0096e08.
[12/06 10:48:04     95s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:48:04     95s] After signature check, allow fast init is false, keep pre-filter is false.
[12/06 10:48:04     95s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 10:48:04     95s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.169, REAL:0.168, MEM:2362.3M, EPOCH TIME: 1733500084.498453
[12/06 10:48:04     95s] Use non-trimmed site array because memory saving is not enough.
[12/06 10:48:04     95s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 10:48:04     95s] SiteArray: use 31,911,936 bytes
[12/06 10:48:04     95s] SiteArray: current memory after site array memory allocation 2392.7M
[12/06 10:48:04     95s] SiteArray: FP blocked sites are writable
[12/06 10:48:04     95s] Estimated cell power/ground rail width = 0.365 um
[12/06 10:48:04     95s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 10:48:04     95s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2392.7M, EPOCH TIME: 1733500084.569953
[12/06 10:48:06     96s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:1.582, REAL:1.585, MEM:2392.7M, EPOCH TIME: 1733500086.154941
[12/06 10:48:06     97s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 10:48:06     97s] Atter site array init, number of instance map data is 0.
[12/06 10:48:06     97s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:2.021, REAL:2.025, MEM:2392.7M, EPOCH TIME: 1733500086.340075
[12/06 10:48:06     97s] 
[12/06 10:48:06     97s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:48:06     97s] OPERPROF: Finished spInitSiteArr at level 1, CPU:2.064, REAL:2.067, MEM:2392.7M, EPOCH TIME: 1733500086.382241
[12/06 10:48:06     97s] 
[12/06 10:48:06     97s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:48:06     97s] 
[12/06 10:48:06     97s] Average module density = 0.040.
[12/06 10:48:06     97s] Density for module 'poly3_3_cli' = 0.005.
[12/06 10:48:06     97s]        = stdcell_area 1476 sites (531 um^2) / alloc_area 272110 sites (97960 um^2).
[12/06 10:48:06     97s] Density for module 'poly3_3_sw' = 0.053.
[12/06 10:48:06     97s]        = stdcell_area 4107 sites (1479 um^2) / alloc_area 78120 sites (28123 um^2).
[12/06 10:48:06     97s] Density for module 'poly3_2_cli' = 0.005.
[12/06 10:48:06     97s]        = stdcell_area 1476 sites (531 um^2) / alloc_area 271265 sites (97655 um^2).
[12/06 10:48:06     97s] Density for module 'poly3_2_sw' = 0.052.
[12/06 10:48:06     97s]        = stdcell_area 4112 sites (1480 um^2) / alloc_area 78960 sites (28426 um^2).
[12/06 10:48:06     97s] Density for module 'poly3_1_cli' = 0.005.
[12/06 10:48:06     97s]        = stdcell_area 1476 sites (531 um^2) / alloc_area 270240 sites (97286 um^2).
[12/06 10:48:06     97s] Density for module 'poly3_1_sw' = 0.053.
[12/06 10:48:06     97s]        = stdcell_area 4112 sites (1480 um^2) / alloc_area 78120 sites (28123 um^2).
[12/06 10:48:06     97s] Density for module 'poly3_0_cli' = 0.005.
[12/06 10:48:06     97s]        = stdcell_area 1476 sites (531 um^2) / alloc_area 270240 sites (97286 um^2).
[12/06 10:48:06     97s] Density for module 'poly3_0_sw' = 0.052.
[12/06 10:48:06     97s]        = stdcell_area 4108 sites (1479 um^2) / alloc_area 78960 sites (28426 um^2).
[12/06 10:48:06     97s] Density for module 'poly2_3_cli' = 0.005.
[12/06 10:48:06     97s]        = stdcell_area 1476 sites (531 um^2) / alloc_area 271640 sites (97790 um^2).
[12/06 10:48:06     97s] Density for module 'poly2_3_sw' = 0.053.
[12/06 10:48:06     97s]        = stdcell_area 4109 sites (1479 um^2) / alloc_area 78120 sites (28123 um^2).
[12/06 10:48:06     97s] Density for module 'poly2_2_cli' = 0.005.
[12/06 10:48:06     97s]        = stdcell_area 1476 sites (531 um^2) / alloc_area 270795 sites (97486 um^2).
[12/06 10:48:06     97s] Density for module 'poly2_2_sw' = 0.052.
[12/06 10:48:06     97s]        = stdcell_area 4114 sites (1481 um^2) / alloc_area 78960 sites (28426 um^2).
[12/06 10:48:06     97s] Density for module 'poly2_1_cli' = 0.005.
[12/06 10:48:06     97s]        = stdcell_area 1476 sites (531 um^2) / alloc_area 269775 sites (97119 um^2).
[12/06 10:48:06     97s] Density for module 'poly2_1_sw' = 0.053.
[12/06 10:48:06     97s]        = stdcell_area 4114 sites (1481 um^2) / alloc_area 78120 sites (28123 um^2).
[12/06 10:48:06     97s] Density for module 'poly2_0_cli' = 0.005.
[12/06 10:48:06     97s]        = stdcell_area 1476 sites (531 um^2) / alloc_area 269775 sites (97119 um^2).
[12/06 10:48:06     97s] Density for module 'poly2_0_sw' = 0.052.
[12/06 10:48:06     97s]        = stdcell_area 4110 sites (1480 um^2) / alloc_area 78960 sites (28426 um^2).
[12/06 10:48:06     97s] Density for module 'poly1_3_cli' = 0.005.
[12/06 10:48:06     97s]        = stdcell_area 1476 sites (531 um^2) / alloc_area 272110 sites (97960 um^2).
[12/06 10:48:06     97s] Density for module 'poly1_3_sw' = 0.053.
[12/06 10:48:06     97s]        = stdcell_area 4109 sites (1479 um^2) / alloc_area 78120 sites (28123 um^2).
[12/06 10:48:06     97s] Density for module 'poly1_2_cli' = 0.005.
[12/06 10:48:06     97s]        = stdcell_area 1476 sites (531 um^2) / alloc_area 271265 sites (97655 um^2).
[12/06 10:48:06     97s] Density for module 'poly1_2_sw' = 0.052.
[12/06 10:48:06     97s]        = stdcell_area 4114 sites (1481 um^2) / alloc_area 78960 sites (28426 um^2).
[12/06 10:48:06     97s] Density for module 'poly1_1_cli' = 0.005.
[12/06 10:48:06     97s]        = stdcell_area 1476 sites (531 um^2) / alloc_area 270240 sites (97286 um^2).
[12/06 10:48:06     97s] Density for module 'poly1_1_sw' = 0.053.
[12/06 10:48:06     97s]        = stdcell_area 4114 sites (1481 um^2) / alloc_area 78120 sites (28123 um^2).
[12/06 10:48:06     97s] Density for module 'poly1_0_cli' = 0.005.
[12/06 10:48:06     97s]        = stdcell_area 1476 sites (531 um^2) / alloc_area 270240 sites (97286 um^2).
[12/06 10:48:06     97s] Density for module 'poly1_0_sw' = 0.052.
[12/06 10:48:06     97s]        = stdcell_area 4110 sites (1480 um^2) / alloc_area 78960 sites (28426 um^2).
[12/06 10:48:06     97s] Density for module 'poly0_3_cli' = 0.005.
[12/06 10:48:06     97s]        = stdcell_area 1476 sites (531 um^2) / alloc_area 270030 sites (97211 um^2).
[12/06 10:48:06     97s] Density for module 'poly0_3_sw' = 0.053.
[12/06 10:48:06     97s]        = stdcell_area 4105 sites (1478 um^2) / alloc_area 78120 sites (28123 um^2).
[12/06 10:48:06     97s] Density for module 'poly0_2_cli' = 0.005.
[12/06 10:48:06     97s]        = stdcell_area 1476 sites (531 um^2) / alloc_area 269195 sites (96910 um^2).
[12/06 10:48:06     97s] Density for module 'poly0_2_sw' = 0.052.
[12/06 10:48:06     97s]        = stdcell_area 4110 sites (1480 um^2) / alloc_area 78960 sites (28426 um^2).
[12/06 10:48:06     97s] Density for module 'poly0_1_cli' = 0.006.
[12/06 10:48:06     97s]        = stdcell_area 1476 sites (531 um^2) / alloc_area 268170 sites (96541 um^2).
[12/06 10:48:06     97s] Density for module 'poly0_1_sw' = 0.053.
[12/06 10:48:06     97s]        = stdcell_area 4110 sites (1480 um^2) / alloc_area 78120 sites (28123 um^2).
[12/06 10:48:06     97s] Density for module 'poly0_0_cli' = 0.006.
[12/06 10:48:06     97s]        = stdcell_area 1478 sites (532 um^2) / alloc_area 268170 sites (96541 um^2).
[12/06 10:48:06     97s] Density for module 'poly0_0_sw' = 0.052.
[12/06 10:48:06     97s]        = stdcell_area 4106 sites (1478 um^2) / alloc_area 78960 sites (28426 um^2).
[12/06 10:48:06     97s] Density for the rest of the design = 0.000.
[12/06 10:48:06     97s]        = stdcell_area 3 sites (1 um^2) / alloc_area 633980 sites (228233 um^2).
[12/06 10:48:06     97s] Density for the design = 0.014.
[12/06 10:48:06     97s]        = stdcell_area 89385 sites (32179 um^2) / alloc_area 6215880 sites (2237717 um^2).
[12/06 10:48:06     97s] Pin Density = 0.004508.
[12/06 10:48:06     97s]             = total # of pins 28022 / total area 6215880.
[12/06 10:48:06     97s] OPERPROF: Starting spSetupSpareRegionBox at level 1, MEM:2392.7M, EPOCH TIME: 1733500086.473372
[12/06 10:48:06     97s] Identified 32 spare or floating instances, with no clusters.
[12/06 10:48:06     97s] OPERPROF: Finished spSetupSpareRegionBox at level 1, CPU:0.074, REAL:0.074, MEM:2392.7M, EPOCH TIME: 1733500086.547218
[12/06 10:48:06     97s] OPERPROF: Starting pre-place ADS at level 1, MEM:2392.7M, EPOCH TIME: 1733500086.563849
[12/06 10:48:06     97s] 
[12/06 10:48:06     97s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:2392.7M, EPOCH TIME: 1733500086.677296
[12/06 10:48:06     97s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:2392.7M, EPOCH TIME: 1733500086.677407
[12/06 10:48:06     97s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:2392.7M, EPOCH TIME: 1733500086.677886
[12/06 10:48:06     97s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:2392.7M, EPOCH TIME: 1733500086.677930
[12/06 10:48:06     97s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:2392.7M, EPOCH TIME: 1733500086.677958
[12/06 10:48:06     97s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.238, REAL:0.238, MEM:2403.7M, EPOCH TIME: 1733500086.916297
[12/06 10:48:06     97s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:2403.7M, EPOCH TIME: 1733500086.916409
[12/06 10:48:06     97s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.040, REAL:0.040, MEM:2403.7M, EPOCH TIME: 1733500086.956472
[12/06 10:48:06     97s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.278, REAL:0.279, MEM:2403.7M, EPOCH TIME: 1733500086.956954
[12/06 10:48:06     97s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.281, REAL:0.282, MEM:2403.7M, EPOCH TIME: 1733500086.959344
[12/06 10:48:07     97s] ADSU 0.014 -> 0.014. site 6215880.000 -> 6215880.000. GS 14.400
[12/06 10:48:07     97s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.494, REAL:0.495, MEM:2403.7M, EPOCH TIME: 1733500087.058849
[12/06 10:48:07     97s] OPERPROF: Starting spMPad at level 1, MEM:2398.7M, EPOCH TIME: 1733500087.060281
[12/06 10:48:07     97s] OPERPROF:   Starting spContextMPad at level 2, MEM:2398.7M, EPOCH TIME: 1733500087.060746
[12/06 10:48:07     97s] OPERPROF:   Finished spContextMPad at level 2, CPU:0.000, REAL:0.000, MEM:2398.7M, EPOCH TIME: 1733500087.060797
[12/06 10:48:07     97s] OPERPROF: Finished spMPad at level 1, CPU:0.001, REAL:0.001, MEM:2398.7M, EPOCH TIME: 1733500087.060837
[12/06 10:48:07     97s] 
[12/06 10:48:07     97s] 
[12/06 10:48:07     97s] Initial padding reaches pin density 0.423 for poly3_3_cli
[12/06 10:48:07     97s] InitPadU 0.005 -> 0.007 for poly3_3_cli
[12/06 10:48:07     97s] Initial padding reaches pin density 0.388 for poly3_3_sw
[12/06 10:48:07     97s] InitPadU 0.053 -> 0.071 for poly3_3_sw
[12/06 10:48:07     97s] Initial padding reaches pin density 0.423 for poly3_2_cli
[12/06 10:48:07     97s] InitPadU 0.005 -> 0.007 for poly3_2_cli
[12/06 10:48:07     97s] Initial padding reaches pin density 0.388 for poly3_2_sw
[12/06 10:48:07     97s] InitPadU 0.052 -> 0.070 for poly3_2_sw
[12/06 10:48:07     97s] Initial padding reaches pin density 0.423 for poly3_1_cli
[12/06 10:48:07     97s] InitPadU 0.005 -> 0.007 for poly3_1_cli
[12/06 10:48:07     97s] Initial padding reaches pin density 0.388 for poly3_1_sw
[12/06 10:48:07     97s] InitPadU 0.053 -> 0.071 for poly3_1_sw
[12/06 10:48:07     97s] Initial padding reaches pin density 0.423 for poly3_0_cli
[12/06 10:48:07     97s] InitPadU 0.005 -> 0.007 for poly3_0_cli
[12/06 10:48:07     97s] Initial padding reaches pin density 0.388 for poly3_0_sw
[12/06 10:48:07     97s] InitPadU 0.052 -> 0.070 for poly3_0_sw
[12/06 10:48:07     97s] Initial padding reaches pin density 0.423 for poly2_3_cli
[12/06 10:48:07     97s] InitPadU 0.005 -> 0.007 for poly2_3_cli
[12/06 10:48:07     97s] Initial padding reaches pin density 0.388 for poly2_3_sw
[12/06 10:48:07     97s] InitPadU 0.053 -> 0.071 for poly2_3_sw
[12/06 10:48:07     97s] Initial padding reaches pin density 0.423 for poly2_2_cli
[12/06 10:48:07     97s] InitPadU 0.005 -> 0.007 for poly2_2_cli
[12/06 10:48:07     97s] Initial padding reaches pin density 0.388 for poly2_2_sw
[12/06 10:48:07     97s] InitPadU 0.052 -> 0.070 for poly2_2_sw
[12/06 10:48:07     97s] Initial padding reaches pin density 0.423 for poly2_1_cli
[12/06 10:48:07     97s] InitPadU 0.005 -> 0.007 for poly2_1_cli
[12/06 10:48:07     97s] Initial padding reaches pin density 0.388 for poly2_1_sw
[12/06 10:48:07     97s] InitPadU 0.053 -> 0.071 for poly2_1_sw
[12/06 10:48:07     97s] Initial padding reaches pin density 0.423 for poly2_0_cli
[12/06 10:48:07     97s] InitPadU 0.005 -> 0.007 for poly2_0_cli
[12/06 10:48:07     97s] Initial padding reaches pin density 0.388 for poly2_0_sw
[12/06 10:48:07     97s] InitPadU 0.052 -> 0.070 for poly2_0_sw
[12/06 10:48:07     97s] Initial padding reaches pin density 0.423 for poly1_3_cli
[12/06 10:48:07     97s] InitPadU 0.005 -> 0.007 for poly1_3_cli
[12/06 10:48:07     97s] Initial padding reaches pin density 0.388 for poly1_3_sw
[12/06 10:48:07     97s] InitPadU 0.053 -> 0.071 for poly1_3_sw
[12/06 10:48:07     97s] Initial padding reaches pin density 0.423 for poly1_2_cli
[12/06 10:48:07     97s] InitPadU 0.005 -> 0.007 for poly1_2_cli
[12/06 10:48:07     97s] Initial padding reaches pin density 0.388 for poly1_2_sw
[12/06 10:48:07     97s] InitPadU 0.052 -> 0.070 for poly1_2_sw
[12/06 10:48:07     97s] Initial padding reaches pin density 0.423 for poly1_1_cli
[12/06 10:48:07     97s] InitPadU 0.005 -> 0.007 for poly1_1_cli
[12/06 10:48:07     97s] Initial padding reaches pin density 0.388 for poly1_1_sw
[12/06 10:48:07     97s] InitPadU 0.053 -> 0.071 for poly1_1_sw
[12/06 10:48:07     97s] Initial padding reaches pin density 0.423 for poly1_0_cli
[12/06 10:48:07     97s] InitPadU 0.005 -> 0.007 for poly1_0_cli
[12/06 10:48:07     97s] Initial padding reaches pin density 0.388 for poly1_0_sw
[12/06 10:48:07     97s] InitPadU 0.052 -> 0.070 for poly1_0_sw
[12/06 10:48:07     97s] Initial padding reaches pin density 0.423 for poly0_3_cli
[12/06 10:48:07     97s] InitPadU 0.005 -> 0.007 for poly0_3_cli
[12/06 10:48:07     97s] Initial padding reaches pin density 0.388 for poly0_3_sw
[12/06 10:48:07     97s] InitPadU 0.053 -> 0.071 for poly0_3_sw
[12/06 10:48:07     97s] Initial padding reaches pin density 0.423 for poly0_2_cli
[12/06 10:48:07     97s] InitPadU 0.005 -> 0.007 for poly0_2_cli
[12/06 10:48:07     97s] Initial padding reaches pin density 0.388 for poly0_2_sw
[12/06 10:48:07     97s] InitPadU 0.052 -> 0.070 for poly0_2_sw
[12/06 10:48:07     97s] Initial padding reaches pin density 0.423 for poly0_1_cli
[12/06 10:48:07     97s] InitPadU 0.006 -> 0.007 for poly0_1_cli
[12/06 10:48:07     97s] Initial padding reaches pin density 0.388 for poly0_1_sw
[12/06 10:48:07     97s] InitPadU 0.053 -> 0.071 for poly0_1_sw
[12/06 10:48:07     97s] Initial padding reaches pin density 0.424 for poly0_0_cli
[12/06 10:48:07     97s] InitPadU 0.006 -> 0.007 for poly0_0_cli
[12/06 10:48:07     97s] Initial padding reaches pin density 0.389 for poly0_0_sw
[12/06 10:48:07     97s] InitPadU 0.052 -> 0.070 for poly0_0_sw
[12/06 10:48:07     98s] InitPadU 0.000 -> 0.000 for top
[12/06 10:48:07     98s] 
[12/06 10:48:07     98s] OPERPROF: Starting spSectionHeadInit at level 1, MEM:2398.7M, EPOCH TIME: 1733500087.331436
[12/06 10:48:07     98s] OPERPROF: Finished spSectionHeadInit at level 1, CPU:0.069, REAL:0.069, MEM:2404.7M, EPOCH TIME: 1733500087.400404
[12/06 10:48:07     98s] === lastAutoLevel = 11 
[12/06 10:48:07     98s] OPERPROF: Starting spInitNetWt at level 1, MEM:2404.7M, EPOCH TIME: 1733500087.418007
[12/06 10:48:07     98s] no activity file in design. spp won't run.
[12/06 10:48:07     98s] [spp] 0
[12/06 10:48:07     98s] [adp] 0:1:1:3
[12/06 10:48:09    100s] OPERPROF: Finished spInitNetWt at level 1, CPU:2.174, REAL:2.180, MEM:2442.4M, EPOCH TIME: 1733500089.598490
[12/06 10:48:09    100s] Clock gating cells determined by native netlist tracing.
[12/06 10:48:09    100s] no activity file in design. spp won't run.
[12/06 10:48:09    100s] no activity file in design. spp won't run.
[12/06 10:48:09    100s] Effort level <high> specified for reg2reg path_group
[12/06 10:48:10    101s] OPERPROF: Starting npMain at level 1, MEM:2445.4M, EPOCH TIME: 1733500090.278695
[12/06 10:48:11    101s] OPERPROF:   Starting npPlace at level 2, MEM:2476.4M, EPOCH TIME: 1733500091.319780
[12/06 10:48:11    101s] Iteration  1: Total net bbox = 7.202e-08 (6.64e-08 5.61e-09)
[12/06 10:48:11    101s]               Est.  stn bbox = 7.421e-08 (6.84e-08 5.85e-09)
[12/06 10:48:11    101s]               cpu = 0:00:00.5 real = 0:00:00.0 mem = 2681.4M
[12/06 10:48:11    101s] Iteration  2: Total net bbox = 7.202e-08 (6.64e-08 5.61e-09)
[12/06 10:48:11    101s]               Est.  stn bbox = 7.421e-08 (6.84e-08 5.85e-09)
[12/06 10:48:11    101s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2681.4M
[12/06 10:48:12    102s] exp_mt_sequential is set from setPlaceMode option to 1
[12/06 10:48:12    102s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[12/06 10:48:12    102s] place_exp_mt_interval set to default 32
[12/06 10:48:12    102s] place_exp_mt_interval_bias (first half) set to default 0.750000
[12/06 10:48:12    102s] Iteration  3: Total net bbox = 3.124e+03 (2.04e+03 1.08e+03)
[12/06 10:48:12    102s]               Est.  stn bbox = 3.347e+03 (2.18e+03 1.17e+03)
[12/06 10:48:12    102s]               cpu = 0:00:00.9 real = 0:00:01.0 mem = 2713.5M
[12/06 10:48:12    102s] Total number of setup views is 3.
[12/06 10:48:13    103s] Total number of active setup views is 1.
[12/06 10:48:13    103s] Active setup views:
[12/06 10:48:13    103s]     view_functional_wcl_slow
[12/06 10:48:13    103s] Iteration  4: Total net bbox = 5.279e+05 (2.52e+05 2.76e+05)
[12/06 10:48:13    103s]               Est.  stn bbox = 5.489e+05 (2.62e+05 2.87e+05)
[12/06 10:48:13    103s]               cpu = 0:00:01.1 real = 0:00:01.0 mem = 2735.7M
[12/06 10:48:13    103s] Total number of setup views is 1.
[12/06 10:48:13    103s] Total number of active setup views is 1.
[12/06 10:48:13    103s] Active setup views:
[12/06 10:48:13    103s]     view_functional_wcl_slow
[12/06 10:48:14    103s] Iteration  5: Total net bbox = 6.316e+05 (3.04e+05 3.28e+05)
[12/06 10:48:14    103s]               Est.  stn bbox = 6.518e+05 (3.13e+05 3.39e+05)
[12/06 10:48:14    103s]               cpu = 0:00:00.3 real = 0:00:01.0 mem = 2744.4M
[12/06 10:48:14    103s] OPERPROF:   Finished npPlace at level 2, CPU:2.709, REAL:2.735, MEM:2744.4M, EPOCH TIME: 1733500094.054374
[12/06 10:48:14    103s] OPERPROF: Finished npMain at level 1, CPU:2.763, REAL:3.789, MEM:2744.4M, EPOCH TIME: 1733500094.067993
[12/06 10:48:14    103s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2744.4M, EPOCH TIME: 1733500094.130594
[12/06 10:48:14    103s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 10:48:14    103s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.002, REAL:0.002, MEM:2744.4M, EPOCH TIME: 1733500094.132947
[12/06 10:48:14    103s] OPERPROF: Starting npMain at level 1, MEM:2744.4M, EPOCH TIME: 1733500094.134076
[12/06 10:48:14    103s] OPERPROF:   Starting npPlace at level 2, MEM:2744.4M, EPOCH TIME: 1733500094.193876
[12/06 10:48:15    104s] Total number of setup views is 1.
[12/06 10:48:15    104s] Total number of active setup views is 1.
[12/06 10:48:15    104s] Active setup views:
[12/06 10:48:15    104s]     view_functional_wcl_slow
[12/06 10:48:16    106s] Iteration  6: Total net bbox = 6.429e+05 (3.24e+05 3.19e+05)
[12/06 10:48:16    106s]               Est.  stn bbox = 6.630e+05 (3.34e+05 3.29e+05)
[12/06 10:48:16    106s]               cpu = 0:00:01.9 real = 0:00:02.0 mem = 2733.6M
[12/06 10:48:16    106s] OPERPROF:   Finished npPlace at level 2, CPU:2.334, REAL:2.405, MEM:2733.6M, EPOCH TIME: 1733500096.598970
[12/06 10:48:16    106s] OPERPROF: Finished npMain at level 1, CPU:2.403, REAL:2.474, MEM:2733.6M, EPOCH TIME: 1733500096.608328
[12/06 10:48:16    106s] Iteration  7: Total net bbox = 6.655e+05 (3.35e+05 3.30e+05)
[12/06 10:48:16    106s]               Est.  stn bbox = 6.898e+05 (3.47e+05 3.43e+05)
[12/06 10:48:16    106s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2733.6M
[12/06 10:48:17    107s] 
[12/06 10:48:17    107s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/06 10:48:17    107s] TLC MultiMap info (StdDelay):
[12/06 10:48:17    107s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/06 10:48:17    107s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/06 10:48:17    107s]  Setting StdDelay to: 13.6ps
[12/06 10:48:17    107s] 
[12/06 10:48:17    107s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/06 10:48:17    107s] nrCritNet: 0.00% ( 0 / 7043 ) cutoffSlk: 214748364.7ps stdDelay: 13.6ps
[12/06 10:48:17    107s] nrCritNet: 0.00% ( 0 / 7043 ) cutoffSlk: 214748364.7ps stdDelay: 13.6ps
[12/06 10:48:17    107s] Iteration  8: Total net bbox = 6.655e+05 (3.35e+05 3.30e+05)
[12/06 10:48:17    107s]               Est.  stn bbox = 6.898e+05 (3.47e+05 3.43e+05)
[12/06 10:48:17    107s]               cpu = 0:00:01.4 real = 0:00:01.0 mem = 2733.6M
[12/06 10:48:18    107s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2733.6M, EPOCH TIME: 1733500098.021725
[12/06 10:48:18    107s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 10:48:18    107s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2733.6M, EPOCH TIME: 1733500098.022575
[12/06 10:48:18    107s] OPERPROF: Starting npMain at level 1, MEM:2733.6M, EPOCH TIME: 1733500098.023516
[12/06 10:48:18    107s] OPERPROF:   Starting npPlace at level 2, MEM:2733.6M, EPOCH TIME: 1733500098.081827
[12/06 10:48:19    108s] Total number of setup views is 1.
[12/06 10:48:19    108s] Total number of active setup views is 1.
[12/06 10:48:19    108s] Active setup views:
[12/06 10:48:19    108s]     view_functional_wcl_slow
[12/06 10:48:20    109s] OPERPROF:   Finished npPlace at level 2, CPU:2.167, REAL:2.212, MEM:2733.6M, EPOCH TIME: 1733500100.293713
[12/06 10:48:20    109s] OPERPROF: Finished npMain at level 1, CPU:2.236, REAL:2.281, MEM:2733.6M, EPOCH TIME: 1733500100.304071
[12/06 10:48:20    109s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2733.6M, EPOCH TIME: 1733500100.304670
[12/06 10:48:20    109s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 10:48:20    109s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2733.6M, EPOCH TIME: 1733500100.305285
[12/06 10:48:20    109s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2733.6M, EPOCH TIME: 1733500100.305434
[12/06 10:48:20    109s] Starting Early Global Route rough congestion estimation: mem = 2733.6M
[12/06 10:48:20    109s] (I)      ==================== Layers =====================
[12/06 10:48:20    109s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:48:20    109s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 10:48:20    109s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:48:20    109s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 10:48:20    109s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 10:48:20    109s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 10:48:20    109s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 10:48:20    109s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 10:48:20    109s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 10:48:20    109s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 10:48:20    109s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 10:48:20    109s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 10:48:20    109s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 10:48:20    109s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 10:48:20    109s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 10:48:20    109s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 10:48:20    109s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 10:48:20    109s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 10:48:20    109s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 10:48:20    109s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 10:48:20    109s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 10:48:20    109s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 10:48:20    109s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 10:48:20    109s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:48:20    109s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 10:48:20    109s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 10:48:20    109s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:48:20    109s] (I)      Started Import and model ( Curr Mem: 2733.63 MB )
[12/06 10:48:20    109s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:48:20    109s] (I)      == Non-default Options ==
[12/06 10:48:20    109s] (I)      Print mode                                         : 2
[12/06 10:48:20    109s] (I)      Stop if highly congested                           : false
[12/06 10:48:20    109s] (I)      Maximum routing layer                              : 10
[12/06 10:48:20    109s] (I)      Assign partition pins                              : false
[12/06 10:48:20    109s] (I)      Support large GCell                                : true
[12/06 10:48:20    109s] (I)      Number of threads                                  : 1
[12/06 10:48:20    109s] (I)      Number of rows per GCell                           : 26
[12/06 10:48:20    109s] (I)      Max num rows per GCell                             : 32
[12/06 10:48:20    109s] (I)      Method to set GCell size                           : row
[12/06 10:48:20    109s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 10:48:20    109s] (I)      Use row-based GCell size
[12/06 10:48:20    109s] (I)      Use row-based GCell align
[12/06 10:48:20    109s] (I)      layer 0 area = 168000
[12/06 10:48:20    109s] (I)      layer 1 area = 208000
[12/06 10:48:20    109s] (I)      layer 2 area = 208000
[12/06 10:48:20    109s] (I)      layer 3 area = 208000
[12/06 10:48:20    109s] (I)      layer 4 area = 208000
[12/06 10:48:20    109s] (I)      layer 5 area = 208000
[12/06 10:48:20    109s] (I)      layer 6 area = 208000
[12/06 10:48:20    109s] (I)      layer 7 area = 2259999
[12/06 10:48:20    109s] (I)      layer 8 area = 2259999
[12/06 10:48:20    109s] (I)      layer 9 area = 0
[12/06 10:48:20    109s] (I)      GCell unit size   : 3600
[12/06 10:48:20    109s] (I)      GCell multiplier  : 26
[12/06 10:48:20    109s] (I)      GCell row height  : 3600
[12/06 10:48:20    109s] (I)      Actual row height : 3600
[12/06 10:48:20    109s] (I)      GCell align ref   : 4000 4000
[12/06 10:48:20    109s] [NR-eGR] Track table information for default rule: 
[12/06 10:48:20    109s] [NR-eGR] M1 has single uniform track structure
[12/06 10:48:20    109s] [NR-eGR] M2 has single uniform track structure
[12/06 10:48:20    109s] [NR-eGR] M3 has single uniform track structure
[12/06 10:48:20    109s] [NR-eGR] M4 has single uniform track structure
[12/06 10:48:20    109s] [NR-eGR] M5 has single uniform track structure
[12/06 10:48:20    109s] [NR-eGR] M6 has single uniform track structure
[12/06 10:48:20    109s] [NR-eGR] M7 has single uniform track structure
[12/06 10:48:20    109s] [NR-eGR] M8 has single uniform track structure
[12/06 10:48:20    109s] [NR-eGR] M9 has single uniform track structure
[12/06 10:48:20    109s] [NR-eGR] AP has single uniform track structure
[12/06 10:48:20    109s] (I)      ================== Default via ==================
[12/06 10:48:20    109s] (I)      +---+--------------------+----------------------+
[12/06 10:48:20    109s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 10:48:20    109s] (I)      +---+--------------------+----------------------+
[12/06 10:48:20    109s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 10:48:20    109s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 10:48:20    109s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 10:48:20    109s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 10:48:20    109s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 10:48:20    109s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 10:48:20    109s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 10:48:20    109s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 10:48:20    109s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 10:48:20    109s] (I)      +---+--------------------+----------------------+
[12/06 10:48:20    110s] [NR-eGR] Read 2100180 PG shapes
[12/06 10:48:20    110s] [NR-eGR] Read 0 clock shapes
[12/06 10:48:20    110s] [NR-eGR] Read 0 other shapes
[12/06 10:48:20    110s] [NR-eGR] #Routing Blockages  : 0
[12/06 10:48:20    110s] [NR-eGR] #Instance Blockages : 0
[12/06 10:48:20    110s] [NR-eGR] #PG Blockages       : 2100180
[12/06 10:48:20    110s] [NR-eGR] #Halo Blockages     : 0
[12/06 10:48:20    110s] [NR-eGR] #Boundary Blockages : 0
[12/06 10:48:20    110s] [NR-eGR] #Clock Blockages    : 0
[12/06 10:48:20    110s] [NR-eGR] #Other Blockages    : 0
[12/06 10:48:20    110s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 10:48:20    110s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 10:48:20    110s] [NR-eGR] Read 7042 nets ( ignored 0 )
[12/06 10:48:20    110s] (I)      early_global_route_priority property id does not exist.
[12/06 10:48:20    110s] (I)      Read Num Blocks=2100180  Num Prerouted Wires=0  Num CS=0
[12/06 10:48:20    110s] (I)      Layer 1 (V) : #blockages 497536 : #preroutes 0
[12/06 10:48:20    110s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 10:48:20    110s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 10:48:20    110s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 10:48:20    110s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 10:48:20    110s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 10:48:20    110s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 10:48:20    110s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 10:48:20    110s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 10:48:20    110s] (I)      Number of ignored nets                =      0
[12/06 10:48:20    110s] (I)      Number of connected nets              =      0
[12/06 10:48:20    110s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 10:48:20    110s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 10:48:20    110s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 10:48:20    110s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 10:48:20    110s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 10:48:20    110s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 10:48:20    110s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 10:48:20    110s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 10:48:20    110s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 10:48:20    110s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 10:48:20    110s] (I)      Ndr track 0 does not exist
[12/06 10:48:20    110s] (I)      ---------------------Grid Graph Info--------------------
[12/06 10:48:20    110s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 10:48:20    110s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 10:48:20    110s] (I)      Site width          :   400  (dbu)
[12/06 10:48:20    110s] (I)      Row height          :  3600  (dbu)
[12/06 10:48:20    110s] (I)      GCell row height    :  3600  (dbu)
[12/06 10:48:20    110s] (I)      GCell width         : 93600  (dbu)
[12/06 10:48:20    110s] (I)      GCell height        : 93600  (dbu)
[12/06 10:48:20    110s] (I)      Grid                :    33    33    10
[12/06 10:48:20    110s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 10:48:20    110s] (I)      Vertical capacity   :     0 93600     0 93600     0 93600     0 93600     0 93600
[12/06 10:48:20    110s] (I)      Horizontal capacity :     0     0 93600     0 93600     0 93600     0 93600     0
[12/06 10:48:20    110s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 10:48:20    110s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 10:48:20    110s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 10:48:20    110s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 10:48:20    110s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 10:48:20    110s] (I)      Num tracks per GCell: 260.00 234.00 234.00 234.00 234.00 234.00 234.00 58.50 58.50  7.20
[12/06 10:48:20    110s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 10:48:20    110s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 10:48:20    110s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 10:48:20    110s] (I)      --------------------------------------------------------
[12/06 10:48:20    110s] 
[12/06 10:48:20    110s] [NR-eGR] ============ Routing rule table ============
[12/06 10:48:20    110s] [NR-eGR] Rule id: 0  Nets: 7042
[12/06 10:48:20    110s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 10:48:20    110s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 10:48:20    110s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 10:48:20    110s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 10:48:20    110s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 10:48:20    110s] [NR-eGR] ========================================
[12/06 10:48:20    110s] [NR-eGR] 
[12/06 10:48:20    110s] (I)      =============== Blocked Tracks ===============
[12/06 10:48:20    110s] (I)      +-------+---------+----------+---------------+
[12/06 10:48:20    110s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 10:48:20    110s] (I)      +-------+---------+----------+---------------+
[12/06 10:48:20    110s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 10:48:20    110s] (I)      |     2 |  247500 |    67873 |        27.42% |
[12/06 10:48:20    110s] (I)      |     3 |  247467 |    79840 |        32.26% |
[12/06 10:48:20    110s] (I)      |     4 |  247500 |    67873 |        27.42% |
[12/06 10:48:20    110s] (I)      |     5 |  247467 |   239392 |        96.74% |
[12/06 10:48:20    110s] (I)      |     6 |  247500 |   239424 |        96.74% |
[12/06 10:48:20    110s] (I)      |     7 |  247467 |        0 |         0.00% |
[12/06 10:48:20    110s] (I)      |     8 |   61875 |        0 |         0.00% |
[12/06 10:48:20    110s] (I)      |     9 |   61875 |        0 |         0.00% |
[12/06 10:48:20    110s] (I)      |    10 |    7590 |        0 |         0.00% |
[12/06 10:48:20    110s] (I)      +-------+---------+----------+---------------+
[12/06 10:48:20    110s] (I)      Finished Import and model ( CPU: 0.31 sec, Real: 0.31 sec, Curr Mem: 2733.63 MB )
[12/06 10:48:20    110s] (I)      Reset routing kernel
[12/06 10:48:20    110s] (I)      numLocalWires=32503  numGlobalNetBranches=7366  numLocalNetBranches=10056
[12/06 10:48:20    110s] (I)      totalPins=27985  totalGlobalPin=6268 (22.40%)
[12/06 10:48:20    110s] (I)      total 2D Cap : 1414077 = (708975 H, 705102 V)
[12/06 10:48:20    110s] (I)      
[12/06 10:48:20    110s] (I)      ============  Phase 1a Route ============
[12/06 10:48:20    110s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 10:48:20    110s] (I)      Usage: 14142 = (7325 H, 6817 V) = (1.03% H, 0.97% V) = (3.428e+05um H, 3.190e+05um V)
[12/06 10:48:20    110s] (I)      
[12/06 10:48:20    110s] (I)      ============  Phase 1b Route ============
[12/06 10:48:20    110s] (I)      Usage: 14142 = (7325 H, 6817 V) = (1.03% H, 0.97% V) = (3.428e+05um H, 3.190e+05um V)
[12/06 10:48:20    110s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/06 10:48:20    110s] 
[12/06 10:48:20    110s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 10:48:20    110s] Finished Early Global Route rough congestion estimation: mem = 2733.6M
[12/06 10:48:20    110s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.322, REAL:0.327, MEM:2733.6M, EPOCH TIME: 1733500100.632032
[12/06 10:48:20    110s] earlyGlobalRoute rough estimation gcell size 26 row height
[12/06 10:48:20    110s] OPERPROF: Starting CDPad at level 1, MEM:2733.6M, EPOCH TIME: 1733500100.632264
[12/06 10:48:20    110s] CDPadU 0.019 -> 0.017. R=0.014, N=7026, GS=46.800
[12/06 10:48:20    110s] OPERPROF: Finished CDPad at level 1, CPU:0.235, REAL:0.236, MEM:2733.6M, EPOCH TIME: 1733500100.868298
[12/06 10:48:20    110s] OPERPROF: Starting npMain at level 1, MEM:2733.6M, EPOCH TIME: 1733500100.869457
[12/06 10:48:20    110s] OPERPROF:   Starting npPlace at level 2, MEM:2733.6M, EPOCH TIME: 1733500100.912902
[12/06 10:48:21    111s] Total number of setup views is 1.
[12/06 10:48:21    111s] Total number of active setup views is 1.
[12/06 10:48:21    111s] Active setup views:
[12/06 10:48:21    111s]     view_functional_wcl_slow
[12/06 10:48:21    111s] OPERPROF:   Finished npPlace at level 2, CPU:0.518, REAL:0.519, MEM:2733.6M, EPOCH TIME: 1733500101.432084
[12/06 10:48:21    111s] OPERPROF: Finished npMain at level 1, CPU:0.573, REAL:0.574, MEM:2733.6M, EPOCH TIME: 1733500101.443623
[12/06 10:48:21    111s] Global placement CDP skipped at cutLevel 9.
[12/06 10:48:21    111s] Iteration  9: Total net bbox = 6.668e+05 (3.41e+05 3.26e+05)
[12/06 10:48:21    111s]               Est.  stn bbox = 6.888e+05 (3.51e+05 3.37e+05)
[12/06 10:48:21    111s]               cpu = 0:00:03.4 real = 0:00:04.0 mem = 2733.6M
[12/06 10:48:22    112s] nrCritNet: 0.00% ( 0 / 7043 ) cutoffSlk: 214748364.7ps stdDelay: 13.6ps
[12/06 10:48:22    112s] nrCritNet: 0.00% ( 0 / 7043 ) cutoffSlk: 214748364.7ps stdDelay: 13.6ps
[12/06 10:48:22    112s] Iteration 10: Total net bbox = 6.668e+05 (3.41e+05 3.26e+05)
[12/06 10:48:22    112s]               Est.  stn bbox = 6.888e+05 (3.51e+05 3.37e+05)
[12/06 10:48:22    112s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 2733.6M
[12/06 10:48:22    112s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2733.6M, EPOCH TIME: 1733500102.783913
[12/06 10:48:22    112s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 10:48:22    112s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2733.6M, EPOCH TIME: 1733500102.784717
[12/06 10:48:22    112s] OPERPROF: Starting npMain at level 1, MEM:2733.6M, EPOCH TIME: 1733500102.785717
[12/06 10:48:22    112s] OPERPROF:   Starting npPlace at level 2, MEM:2733.6M, EPOCH TIME: 1733500102.843296
[12/06 10:48:23    113s] Total number of setup views is 1.
[12/06 10:48:23    113s] Total number of active setup views is 1.
[12/06 10:48:23    113s] Active setup views:
[12/06 10:48:23    113s]     view_functional_wcl_slow
[12/06 10:48:28    117s] OPERPROF:   Finished npPlace at level 2, CPU:5.145, REAL:5.288, MEM:2733.6M, EPOCH TIME: 1733500108.131303
[12/06 10:48:28    117s] OPERPROF: Finished npMain at level 1, CPU:5.218, REAL:5.362, MEM:2733.6M, EPOCH TIME: 1733500108.147289
[12/06 10:48:28    117s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2733.6M, EPOCH TIME: 1733500108.147988
[12/06 10:48:28    117s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 10:48:28    117s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2733.6M, EPOCH TIME: 1733500108.148579
[12/06 10:48:28    117s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2733.6M, EPOCH TIME: 1733500108.148719
[12/06 10:48:28    117s] Starting Early Global Route rough congestion estimation: mem = 2733.6M
[12/06 10:48:28    117s] (I)      ==================== Layers =====================
[12/06 10:48:28    117s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:48:28    117s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 10:48:28    117s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:48:28    117s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 10:48:28    117s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 10:48:28    117s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 10:48:28    117s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 10:48:28    117s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 10:48:28    117s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 10:48:28    117s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 10:48:28    117s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 10:48:28    117s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 10:48:28    117s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 10:48:28    117s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 10:48:28    117s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 10:48:28    117s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 10:48:28    117s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 10:48:28    117s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 10:48:28    117s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 10:48:28    117s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 10:48:28    117s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 10:48:28    117s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 10:48:28    117s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 10:48:28    117s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:48:28    117s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 10:48:28    117s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 10:48:28    117s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:48:28    117s] (I)      Started Import and model ( Curr Mem: 2733.63 MB )
[12/06 10:48:28    117s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:48:28    117s] (I)      == Non-default Options ==
[12/06 10:48:28    117s] (I)      Print mode                                         : 2
[12/06 10:48:28    117s] (I)      Stop if highly congested                           : false
[12/06 10:48:28    117s] (I)      Maximum routing layer                              : 10
[12/06 10:48:28    117s] (I)      Assign partition pins                              : false
[12/06 10:48:28    117s] (I)      Support large GCell                                : true
[12/06 10:48:28    117s] (I)      Number of threads                                  : 1
[12/06 10:48:28    117s] (I)      Number of rows per GCell                           : 13
[12/06 10:48:28    117s] (I)      Max num rows per GCell                             : 32
[12/06 10:48:28    117s] (I)      Method to set GCell size                           : row
[12/06 10:48:28    117s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 10:48:28    117s] (I)      Use row-based GCell size
[12/06 10:48:28    117s] (I)      Use row-based GCell align
[12/06 10:48:28    117s] (I)      layer 0 area = 168000
[12/06 10:48:28    117s] (I)      layer 1 area = 208000
[12/06 10:48:28    117s] (I)      layer 2 area = 208000
[12/06 10:48:28    117s] (I)      layer 3 area = 208000
[12/06 10:48:28    117s] (I)      layer 4 area = 208000
[12/06 10:48:28    117s] (I)      layer 5 area = 208000
[12/06 10:48:28    117s] (I)      layer 6 area = 208000
[12/06 10:48:28    117s] (I)      layer 7 area = 2259999
[12/06 10:48:28    117s] (I)      layer 8 area = 2259999
[12/06 10:48:28    117s] (I)      layer 9 area = 0
[12/06 10:48:28    117s] (I)      GCell unit size   : 3600
[12/06 10:48:28    117s] (I)      GCell multiplier  : 13
[12/06 10:48:28    117s] (I)      GCell row height  : 3600
[12/06 10:48:28    117s] (I)      Actual row height : 3600
[12/06 10:48:28    117s] (I)      GCell align ref   : 4000 4000
[12/06 10:48:28    117s] [NR-eGR] Track table information for default rule: 
[12/06 10:48:28    117s] [NR-eGR] M1 has single uniform track structure
[12/06 10:48:28    117s] [NR-eGR] M2 has single uniform track structure
[12/06 10:48:28    117s] [NR-eGR] M3 has single uniform track structure
[12/06 10:48:28    117s] [NR-eGR] M4 has single uniform track structure
[12/06 10:48:28    117s] [NR-eGR] M5 has single uniform track structure
[12/06 10:48:28    117s] [NR-eGR] M6 has single uniform track structure
[12/06 10:48:28    117s] [NR-eGR] M7 has single uniform track structure
[12/06 10:48:28    117s] [NR-eGR] M8 has single uniform track structure
[12/06 10:48:28    117s] [NR-eGR] M9 has single uniform track structure
[12/06 10:48:28    117s] [NR-eGR] AP has single uniform track structure
[12/06 10:48:28    117s] (I)      ================== Default via ==================
[12/06 10:48:28    117s] (I)      +---+--------------------+----------------------+
[12/06 10:48:28    117s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 10:48:28    117s] (I)      +---+--------------------+----------------------+
[12/06 10:48:28    117s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 10:48:28    117s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 10:48:28    117s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 10:48:28    117s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 10:48:28    117s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 10:48:28    117s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 10:48:28    117s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 10:48:28    117s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 10:48:28    117s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 10:48:28    117s] (I)      +---+--------------------+----------------------+
[12/06 10:48:28    117s] [NR-eGR] Read 2100180 PG shapes
[12/06 10:48:28    117s] [NR-eGR] Read 0 clock shapes
[12/06 10:48:28    117s] [NR-eGR] Read 0 other shapes
[12/06 10:48:28    117s] [NR-eGR] #Routing Blockages  : 0
[12/06 10:48:28    117s] [NR-eGR] #Instance Blockages : 0
[12/06 10:48:28    117s] [NR-eGR] #PG Blockages       : 2100180
[12/06 10:48:28    117s] [NR-eGR] #Halo Blockages     : 0
[12/06 10:48:28    117s] [NR-eGR] #Boundary Blockages : 0
[12/06 10:48:28    117s] [NR-eGR] #Clock Blockages    : 0
[12/06 10:48:28    117s] [NR-eGR] #Other Blockages    : 0
[12/06 10:48:28    117s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 10:48:28    117s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 10:48:28    117s] [NR-eGR] Read 7042 nets ( ignored 0 )
[12/06 10:48:28    117s] (I)      early_global_route_priority property id does not exist.
[12/06 10:48:28    117s] (I)      Read Num Blocks=2100180  Num Prerouted Wires=0  Num CS=0
[12/06 10:48:28    117s] (I)      Layer 1 (V) : #blockages 497536 : #preroutes 0
[12/06 10:48:28    117s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 10:48:28    117s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 10:48:28    117s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 10:48:28    117s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 10:48:28    117s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 10:48:28    117s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 10:48:28    117s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 10:48:28    117s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 10:48:28    117s] (I)      Number of ignored nets                =      0
[12/06 10:48:28    117s] (I)      Number of connected nets              =      0
[12/06 10:48:28    117s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 10:48:28    117s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 10:48:28    117s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 10:48:28    117s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 10:48:28    117s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 10:48:28    117s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 10:48:28    117s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 10:48:28    117s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 10:48:28    117s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 10:48:28    117s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 10:48:28    117s] (I)      Ndr track 0 does not exist
[12/06 10:48:28    117s] (I)      ---------------------Grid Graph Info--------------------
[12/06 10:48:28    117s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 10:48:28    117s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 10:48:28    117s] (I)      Site width          :   400  (dbu)
[12/06 10:48:28    117s] (I)      Row height          :  3600  (dbu)
[12/06 10:48:28    117s] (I)      GCell row height    :  3600  (dbu)
[12/06 10:48:28    117s] (I)      GCell width         : 46800  (dbu)
[12/06 10:48:28    117s] (I)      GCell height        : 46800  (dbu)
[12/06 10:48:28    117s] (I)      Grid                :    65    65    10
[12/06 10:48:28    117s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 10:48:28    117s] (I)      Vertical capacity   :     0 46800     0 46800     0 46800     0 46800     0 46800
[12/06 10:48:28    117s] (I)      Horizontal capacity :     0     0 46800     0 46800     0 46800     0 46800     0
[12/06 10:48:28    117s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 10:48:28    117s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 10:48:28    117s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 10:48:28    117s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 10:48:28    117s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 10:48:28    117s] (I)      Num tracks per GCell: 130.00 117.00 117.00 117.00 117.00 117.00 117.00 29.25 29.25  3.60
[12/06 10:48:28    117s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 10:48:28    117s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 10:48:28    117s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 10:48:28    117s] (I)      --------------------------------------------------------
[12/06 10:48:28    117s] 
[12/06 10:48:28    117s] [NR-eGR] ============ Routing rule table ============
[12/06 10:48:28    117s] [NR-eGR] Rule id: 0  Nets: 7042
[12/06 10:48:28    117s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 10:48:28    117s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 10:48:28    117s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 10:48:28    117s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 10:48:28    117s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 10:48:28    117s] [NR-eGR] ========================================
[12/06 10:48:28    117s] [NR-eGR] 
[12/06 10:48:28    117s] (I)      =============== Blocked Tracks ===============
[12/06 10:48:28    117s] (I)      +-------+---------+----------+---------------+
[12/06 10:48:28    117s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 10:48:28    117s] (I)      +-------+---------+----------+---------------+
[12/06 10:48:28    117s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 10:48:28    117s] (I)      |     2 |  487500 |   134849 |        27.66% |
[12/06 10:48:28    117s] (I)      |     3 |  487435 |   159680 |        32.76% |
[12/06 10:48:28    117s] (I)      |     4 |  487500 |   134849 |        27.66% |
[12/06 10:48:28    117s] (I)      |     5 |  487435 |   478784 |        98.23% |
[12/06 10:48:28    117s] (I)      |     6 |  487500 |   478848 |        98.23% |
[12/06 10:48:28    117s] (I)      |     7 |  487435 |        0 |         0.00% |
[12/06 10:48:28    117s] (I)      |     8 |  121875 |        0 |         0.00% |
[12/06 10:48:28    117s] (I)      |     9 |  121875 |        0 |         0.00% |
[12/06 10:48:28    117s] (I)      |    10 |   14950 |        0 |         0.00% |
[12/06 10:48:28    117s] (I)      +-------+---------+----------+---------------+
[12/06 10:48:28    117s] (I)      Finished Import and model ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2733.63 MB )
[12/06 10:48:28    117s] (I)      Reset routing kernel
[12/06 10:48:28    117s] (I)      numLocalWires=30924  numGlobalNetBranches=11145  numLocalNetBranches=4611
[12/06 10:48:28    117s] (I)      totalPins=27985  totalGlobalPin=8989 (32.12%)
[12/06 10:48:28    117s] (I)      total 2D Cap : 2775507 = (1391248 H, 1384259 V)
[12/06 10:48:28    117s] (I)      
[12/06 10:48:28    117s] (I)      ============  Phase 1a Route ============
[12/06 10:48:28    117s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 10:48:28    117s] (I)      Usage: 29070 = (14655 H, 14415 V) = (1.05% H, 1.04% V) = (3.429e+05um H, 3.373e+05um V)
[12/06 10:48:28    117s] (I)      
[12/06 10:48:28    117s] (I)      ============  Phase 1b Route ============
[12/06 10:48:28    117s] (I)      Usage: 29070 = (14655 H, 14415 V) = (1.05% H, 1.04% V) = (3.429e+05um H, 3.373e+05um V)
[12/06 10:48:28    117s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/06 10:48:28    117s] 
[12/06 10:48:28    117s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 10:48:28    117s] Finished Early Global Route rough congestion estimation: mem = 2733.6M
[12/06 10:48:28    117s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.316, REAL:0.322, MEM:2733.6M, EPOCH TIME: 1733500108.471199
[12/06 10:48:28    117s] earlyGlobalRoute rough estimation gcell size 13 row height
[12/06 10:48:28    117s] OPERPROF: Starting CDPad at level 1, MEM:2733.6M, EPOCH TIME: 1733500108.471428
[12/06 10:48:28    118s] CDPadU 0.017 -> 0.017. R=0.014, N=7026, GS=23.400
[12/06 10:48:28    118s] OPERPROF: Finished CDPad at level 1, CPU:0.243, REAL:0.244, MEM:2733.6M, EPOCH TIME: 1733500108.715409
[12/06 10:48:28    118s] OPERPROF: Starting npMain at level 1, MEM:2733.6M, EPOCH TIME: 1733500108.716569
[12/06 10:48:28    118s] OPERPROF:   Starting npPlace at level 2, MEM:2733.6M, EPOCH TIME: 1733500108.775297
[12/06 10:48:29    118s] Total number of setup views is 1.
[12/06 10:48:29    118s] Total number of active setup views is 1.
[12/06 10:48:29    118s] Active setup views:
[12/06 10:48:29    118s]     view_functional_wcl_slow
[12/06 10:48:29    118s] OPERPROF:   Finished npPlace at level 2, CPU:0.524, REAL:0.525, MEM:2733.6M, EPOCH TIME: 1733500109.300587
[12/06 10:48:29    118s] OPERPROF: Finished npMain at level 1, CPU:0.593, REAL:0.595, MEM:2733.6M, EPOCH TIME: 1733500109.311614
[12/06 10:48:29    118s] Global placement CDP skipped at cutLevel 11.
[12/06 10:48:29    118s] Iteration 11: Total net bbox = 6.936e+05 (3.49e+05 3.44e+05)
[12/06 10:48:29    118s]               Est.  stn bbox = 7.219e+05 (3.63e+05 3.59e+05)
[12/06 10:48:29    118s]               cpu = 0:00:06.4 real = 0:00:07.0 mem = 2733.6M
[12/06 10:48:30    120s] nrCritNet: 0.00% ( 0 / 7043 ) cutoffSlk: 214748364.7ps stdDelay: 13.6ps
[12/06 10:48:30    120s] nrCritNet: 0.00% ( 0 / 7043 ) cutoffSlk: 214748364.7ps stdDelay: 13.6ps
[12/06 10:48:30    120s] Iteration 12: Total net bbox = 6.936e+05 (3.49e+05 3.44e+05)
[12/06 10:48:30    120s]               Est.  stn bbox = 7.219e+05 (3.63e+05 3.59e+05)
[12/06 10:48:30    120s]               cpu = 0:00:01.3 real = 0:00:01.0 mem = 2733.6M
[12/06 10:48:30    120s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2733.6M, EPOCH TIME: 1733500110.657851
[12/06 10:48:30    120s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 10:48:30    120s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2733.6M, EPOCH TIME: 1733500110.658737
[12/06 10:48:30    120s] OPERPROF: Starting npMain at level 1, MEM:2733.6M, EPOCH TIME: 1733500110.659741
[12/06 10:48:30    120s] OPERPROF:   Starting npPlace at level 2, MEM:2733.6M, EPOCH TIME: 1733500110.722378
[12/06 10:48:31    121s] Total number of setup views is 1.
[12/06 10:48:31    121s] Total number of active setup views is 1.
[12/06 10:48:31    121s] Active setup views:
[12/06 10:48:31    121s]     view_functional_wcl_slow
[12/06 10:48:33    122s] OPERPROF:   Finished npPlace at level 2, CPU:2.689, REAL:2.773, MEM:2733.6M, EPOCH TIME: 1733500113.495253
[12/06 10:48:33    122s] OPERPROF: Finished npMain at level 1, CPU:2.766, REAL:2.850, MEM:2733.6M, EPOCH TIME: 1733500113.510001
[12/06 10:48:33    122s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2733.6M, EPOCH TIME: 1733500113.510937
[12/06 10:48:33    122s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 10:48:33    122s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2733.6M, EPOCH TIME: 1733500113.511528
[12/06 10:48:33    122s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2733.6M, EPOCH TIME: 1733500113.511671
[12/06 10:48:33    122s] Starting Early Global Route rough congestion estimation: mem = 2733.6M
[12/06 10:48:33    122s] (I)      ==================== Layers =====================
[12/06 10:48:33    122s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:48:33    122s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 10:48:33    122s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:48:33    122s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 10:48:33    122s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 10:48:33    122s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 10:48:33    122s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 10:48:33    122s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 10:48:33    122s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 10:48:33    122s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 10:48:33    122s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 10:48:33    122s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 10:48:33    122s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 10:48:33    122s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 10:48:33    122s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 10:48:33    122s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 10:48:33    122s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 10:48:33    122s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 10:48:33    122s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 10:48:33    122s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 10:48:33    122s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 10:48:33    122s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 10:48:33    122s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 10:48:33    122s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:48:33    122s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 10:48:33    122s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 10:48:33    122s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:48:33    122s] (I)      Started Import and model ( Curr Mem: 2733.63 MB )
[12/06 10:48:33    122s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:48:33    122s] (I)      == Non-default Options ==
[12/06 10:48:33    122s] (I)      Print mode                                         : 2
[12/06 10:48:33    122s] (I)      Stop if highly congested                           : false
[12/06 10:48:33    122s] (I)      Maximum routing layer                              : 10
[12/06 10:48:33    122s] (I)      Assign partition pins                              : false
[12/06 10:48:33    122s] (I)      Support large GCell                                : true
[12/06 10:48:33    122s] (I)      Number of threads                                  : 1
[12/06 10:48:33    122s] (I)      Number of rows per GCell                           : 7
[12/06 10:48:33    122s] (I)      Max num rows per GCell                             : 32
[12/06 10:48:33    122s] (I)      Method to set GCell size                           : row
[12/06 10:48:33    122s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 10:48:33    122s] (I)      Use row-based GCell size
[12/06 10:48:33    122s] (I)      Use row-based GCell align
[12/06 10:48:33    122s] (I)      layer 0 area = 168000
[12/06 10:48:33    122s] (I)      layer 1 area = 208000
[12/06 10:48:33    122s] (I)      layer 2 area = 208000
[12/06 10:48:33    122s] (I)      layer 3 area = 208000
[12/06 10:48:33    122s] (I)      layer 4 area = 208000
[12/06 10:48:33    122s] (I)      layer 5 area = 208000
[12/06 10:48:33    122s] (I)      layer 6 area = 208000
[12/06 10:48:33    122s] (I)      layer 7 area = 2259999
[12/06 10:48:33    122s] (I)      layer 8 area = 2259999
[12/06 10:48:33    122s] (I)      layer 9 area = 0
[12/06 10:48:33    122s] (I)      GCell unit size   : 3600
[12/06 10:48:33    122s] (I)      GCell multiplier  : 7
[12/06 10:48:33    122s] (I)      GCell row height  : 3600
[12/06 10:48:33    122s] (I)      Actual row height : 3600
[12/06 10:48:33    122s] (I)      GCell align ref   : 4000 4000
[12/06 10:48:33    122s] [NR-eGR] Track table information for default rule: 
[12/06 10:48:33    122s] [NR-eGR] M1 has single uniform track structure
[12/06 10:48:33    122s] [NR-eGR] M2 has single uniform track structure
[12/06 10:48:33    122s] [NR-eGR] M3 has single uniform track structure
[12/06 10:48:33    122s] [NR-eGR] M4 has single uniform track structure
[12/06 10:48:33    122s] [NR-eGR] M5 has single uniform track structure
[12/06 10:48:33    122s] [NR-eGR] M6 has single uniform track structure
[12/06 10:48:33    122s] [NR-eGR] M7 has single uniform track structure
[12/06 10:48:33    122s] [NR-eGR] M8 has single uniform track structure
[12/06 10:48:33    122s] [NR-eGR] M9 has single uniform track structure
[12/06 10:48:33    122s] [NR-eGR] AP has single uniform track structure
[12/06 10:48:33    122s] (I)      ================== Default via ==================
[12/06 10:48:33    122s] (I)      +---+--------------------+----------------------+
[12/06 10:48:33    122s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 10:48:33    122s] (I)      +---+--------------------+----------------------+
[12/06 10:48:33    122s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 10:48:33    122s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 10:48:33    122s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 10:48:33    122s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 10:48:33    122s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 10:48:33    122s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 10:48:33    122s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 10:48:33    122s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 10:48:33    122s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 10:48:33    122s] (I)      +---+--------------------+----------------------+
[12/06 10:48:33    123s] [NR-eGR] Read 2100180 PG shapes
[12/06 10:48:33    123s] [NR-eGR] Read 0 clock shapes
[12/06 10:48:33    123s] [NR-eGR] Read 0 other shapes
[12/06 10:48:33    123s] [NR-eGR] #Routing Blockages  : 0
[12/06 10:48:33    123s] [NR-eGR] #Instance Blockages : 0
[12/06 10:48:33    123s] [NR-eGR] #PG Blockages       : 2100180
[12/06 10:48:33    123s] [NR-eGR] #Halo Blockages     : 0
[12/06 10:48:33    123s] [NR-eGR] #Boundary Blockages : 0
[12/06 10:48:33    123s] [NR-eGR] #Clock Blockages    : 0
[12/06 10:48:33    123s] [NR-eGR] #Other Blockages    : 0
[12/06 10:48:33    123s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 10:48:33    123s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 10:48:33    123s] [NR-eGR] Read 7042 nets ( ignored 0 )
[12/06 10:48:33    123s] (I)      early_global_route_priority property id does not exist.
[12/06 10:48:33    123s] (I)      Read Num Blocks=2100180  Num Prerouted Wires=0  Num CS=0
[12/06 10:48:33    123s] (I)      Layer 1 (V) : #blockages 497536 : #preroutes 0
[12/06 10:48:33    123s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 10:48:33    123s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 10:48:33    123s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 10:48:33    123s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 10:48:33    123s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 10:48:33    123s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 10:48:33    123s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 10:48:33    123s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 10:48:33    123s] (I)      Number of ignored nets                =      0
[12/06 10:48:33    123s] (I)      Number of connected nets              =      0
[12/06 10:48:33    123s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 10:48:33    123s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 10:48:33    123s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 10:48:33    123s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 10:48:33    123s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 10:48:33    123s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 10:48:33    123s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 10:48:33    123s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 10:48:33    123s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 10:48:33    123s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 10:48:33    123s] (I)      Ndr track 0 does not exist
[12/06 10:48:33    123s] (I)      ---------------------Grid Graph Info--------------------
[12/06 10:48:33    123s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 10:48:33    123s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 10:48:33    123s] (I)      Site width          :   400  (dbu)
[12/06 10:48:33    123s] (I)      Row height          :  3600  (dbu)
[12/06 10:48:33    123s] (I)      GCell row height    :  3600  (dbu)
[12/06 10:48:33    123s] (I)      GCell width         : 25200  (dbu)
[12/06 10:48:33    123s] (I)      GCell height        : 25200  (dbu)
[12/06 10:48:33    123s] (I)      Grid                :   120   120    10
[12/06 10:48:33    123s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 10:48:33    123s] (I)      Vertical capacity   :     0 25200     0 25200     0 25200     0 25200     0 25200
[12/06 10:48:33    123s] (I)      Horizontal capacity :     0     0 25200     0 25200     0 25200     0 25200     0
[12/06 10:48:33    123s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 10:48:33    123s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 10:48:33    123s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 10:48:33    123s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 10:48:33    123s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 10:48:33    123s] (I)      Num tracks per GCell: 70.00 63.00 63.00 63.00 63.00 63.00 63.00 15.75 15.75  1.94
[12/06 10:48:33    123s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 10:48:33    123s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 10:48:33    123s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 10:48:33    123s] (I)      --------------------------------------------------------
[12/06 10:48:33    123s] 
[12/06 10:48:33    123s] [NR-eGR] ============ Routing rule table ============
[12/06 10:48:33    123s] [NR-eGR] Rule id: 0  Nets: 7042
[12/06 10:48:33    123s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 10:48:33    123s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 10:48:33    123s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 10:48:33    123s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 10:48:33    123s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 10:48:33    123s] [NR-eGR] ========================================
[12/06 10:48:33    123s] [NR-eGR] 
[12/06 10:48:33    123s] (I)      =============== Blocked Tracks ===============
[12/06 10:48:33    123s] (I)      +-------+---------+----------+---------------+
[12/06 10:48:33    123s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 10:48:33    123s] (I)      +-------+---------+----------+---------------+
[12/06 10:48:33    123s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 10:48:33    123s] (I)      |     2 |  900000 |   249067 |        27.67% |
[12/06 10:48:33    123s] (I)      |     3 |  899880 |   296905 |        32.99% |
[12/06 10:48:33    123s] (I)      |     4 |  900000 |   249067 |        27.67% |
[12/06 10:48:33    123s] (I)      |     5 |  899880 |   890239 |        98.93% |
[12/06 10:48:33    123s] (I)      |     6 |  900000 |   890358 |        98.93% |
[12/06 10:48:33    123s] (I)      |     7 |  899880 |        0 |         0.00% |
[12/06 10:48:33    123s] (I)      |     8 |  225000 |        0 |         0.00% |
[12/06 10:48:33    123s] (I)      |     9 |  225000 |        0 |         0.00% |
[12/06 10:48:33    123s] (I)      |    10 |   27600 |        0 |         0.00% |
[12/06 10:48:33    123s] (I)      +-------+---------+----------+---------------+
[12/06 10:48:33    123s] (I)      Finished Import and model ( CPU: 0.32 sec, Real: 0.33 sec, Curr Mem: 2733.63 MB )
[12/06 10:48:33    123s] (I)      Reset routing kernel
[12/06 10:48:33    123s] (I)      numLocalWires=27515  numGlobalNetBranches=10537  numLocalNetBranches=3347
[12/06 10:48:33    123s] (I)      totalPins=27985  totalGlobalPin=11674 (41.72%)
[12/06 10:48:33    123s] (I)      total 2D Cap : 5114339 = (2563919 H, 2550420 V)
[12/06 10:48:33    123s] (I)      
[12/06 10:48:33    123s] (I)      ============  Phase 1a Route ============
[12/06 10:48:33    123s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 10:48:33    123s] (I)      Usage: 54475 = (27656 H, 26819 V) = (1.08% H, 1.05% V) = (3.485e+05um H, 3.379e+05um V)
[12/06 10:48:33    123s] (I)      
[12/06 10:48:33    123s] (I)      ============  Phase 1b Route ============
[12/06 10:48:33    123s] (I)      Usage: 54475 = (27656 H, 26819 V) = (1.08% H, 1.05% V) = (3.485e+05um H, 3.379e+05um V)
[12/06 10:48:33    123s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/06 10:48:33    123s] 
[12/06 10:48:33    123s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 10:48:33    123s] Finished Early Global Route rough congestion estimation: mem = 2733.6M
[12/06 10:48:33    123s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.346, REAL:0.352, MEM:2733.6M, EPOCH TIME: 1733500113.863590
[12/06 10:48:33    123s] earlyGlobalRoute rough estimation gcell size 7 row height
[12/06 10:48:33    123s] OPERPROF: Starting CDPad at level 1, MEM:2733.6M, EPOCH TIME: 1733500113.863819
[12/06 10:48:34    123s] CDPadU 0.017 -> 0.017. R=0.014, N=7026, GS=12.600
[12/06 10:48:34    123s] OPERPROF: Finished CDPad at level 1, CPU:0.271, REAL:0.272, MEM:2733.6M, EPOCH TIME: 1733500114.136217
[12/06 10:48:34    123s] OPERPROF: Starting npMain at level 1, MEM:2733.6M, EPOCH TIME: 1733500114.137383
[12/06 10:48:34    123s] OPERPROF:   Starting npPlace at level 2, MEM:2733.6M, EPOCH TIME: 1733500114.198936
[12/06 10:48:34    124s] Total number of setup views is 1.
[12/06 10:48:34    124s] Total number of active setup views is 1.
[12/06 10:48:34    124s] Active setup views:
[12/06 10:48:34    124s]     view_functional_wcl_slow
[12/06 10:48:34    124s] OPERPROF:   Finished npPlace at level 2, CPU:0.543, REAL:0.545, MEM:2733.6M, EPOCH TIME: 1733500114.744027
[12/06 10:48:34    124s] OPERPROF: Finished npMain at level 1, CPU:0.613, REAL:0.615, MEM:2733.6M, EPOCH TIME: 1733500114.752543
[12/06 10:48:34    124s] Global placement CDP skipped at cutLevel 13.
[12/06 10:48:34    124s] Iteration 13: Total net bbox = 6.910e+05 (3.49e+05 3.42e+05)
[12/06 10:48:34    124s]               Est.  stn bbox = 7.202e+05 (3.63e+05 3.57e+05)
[12/06 10:48:34    124s]               cpu = 0:00:04.0 real = 0:00:04.0 mem = 2733.6M
[12/06 10:48:34    124s] Iteration 14: Total net bbox = 6.910e+05 (3.49e+05 3.42e+05)
[12/06 10:48:34    124s]               Est.  stn bbox = 7.202e+05 (3.63e+05 3.57e+05)
[12/06 10:48:34    124s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2733.6M
[12/06 10:48:34    124s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2733.6M, EPOCH TIME: 1733500114.818696
[12/06 10:48:34    124s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 10:48:34    124s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2733.6M, EPOCH TIME: 1733500114.819424
[12/06 10:48:34    124s] OPERPROF: Starting npMain at level 1, MEM:2733.6M, EPOCH TIME: 1733500114.820335
[12/06 10:48:34    124s] OPERPROF:   Starting npPlace at level 2, MEM:2733.6M, EPOCH TIME: 1733500114.876201
[12/06 10:48:35    125s] Total number of setup views is 1.
[12/06 10:48:35    125s] Total number of active setup views is 1.
[12/06 10:48:35    125s] Active setup views:
[12/06 10:48:35    125s]     view_functional_wcl_slow
[12/06 10:48:37    126s] OPERPROF:   Finished npPlace at level 2, CPU:2.499, REAL:2.552, MEM:2733.6M, EPOCH TIME: 1733500117.428080
[12/06 10:48:37    126s] OPERPROF: Finished npMain at level 1, CPU:2.570, REAL:2.623, MEM:2733.6M, EPOCH TIME: 1733500117.443572
[12/06 10:48:37    126s] Legalizing MH Cells... 0 / 0 (level 8)
[12/06 10:48:37    126s] No instances found in the vector
[12/06 10:48:37    126s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2733.6M, DRC: 0)
[12/06 10:48:37    126s] 0 (out of 0) MH cells were successfully legalized.
[12/06 10:48:37    126s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2733.6M, EPOCH TIME: 1733500117.445648
[12/06 10:48:37    126s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 10:48:37    126s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2733.6M, EPOCH TIME: 1733500117.446406
[12/06 10:48:37    126s] OPERPROF: Starting npCallHUMEst at level 1, MEM:2733.6M, EPOCH TIME: 1733500117.446580
[12/06 10:48:37    126s] Starting Early Global Route rough congestion estimation: mem = 2733.6M
[12/06 10:48:37    126s] (I)      ==================== Layers =====================
[12/06 10:48:37    126s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:48:37    126s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 10:48:37    126s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:48:37    126s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 10:48:37    126s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 10:48:37    126s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 10:48:37    126s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 10:48:37    126s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 10:48:37    126s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 10:48:37    126s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 10:48:37    126s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 10:48:37    126s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 10:48:37    126s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 10:48:37    126s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 10:48:37    126s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 10:48:37    126s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 10:48:37    126s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 10:48:37    126s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 10:48:37    126s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 10:48:37    126s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 10:48:37    126s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 10:48:37    126s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 10:48:37    126s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 10:48:37    126s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:48:37    126s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 10:48:37    126s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 10:48:37    126s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:48:37    126s] (I)      Started Import and model ( Curr Mem: 2733.63 MB )
[12/06 10:48:37    126s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:48:37    126s] (I)      == Non-default Options ==
[12/06 10:48:37    126s] (I)      Print mode                                         : 2
[12/06 10:48:37    126s] (I)      Stop if highly congested                           : false
[12/06 10:48:37    126s] (I)      Maximum routing layer                              : 10
[12/06 10:48:37    126s] (I)      Assign partition pins                              : false
[12/06 10:48:37    126s] (I)      Support large GCell                                : true
[12/06 10:48:37    126s] (I)      Number of threads                                  : 1
[12/06 10:48:37    126s] (I)      Number of rows per GCell                           : 4
[12/06 10:48:37    126s] (I)      Max num rows per GCell                             : 32
[12/06 10:48:37    126s] (I)      Method to set GCell size                           : row
[12/06 10:48:37    126s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 10:48:37    126s] (I)      Use row-based GCell size
[12/06 10:48:37    126s] (I)      Use row-based GCell align
[12/06 10:48:37    126s] (I)      layer 0 area = 168000
[12/06 10:48:37    126s] (I)      layer 1 area = 208000
[12/06 10:48:37    126s] (I)      layer 2 area = 208000
[12/06 10:48:37    126s] (I)      layer 3 area = 208000
[12/06 10:48:37    126s] (I)      layer 4 area = 208000
[12/06 10:48:37    126s] (I)      layer 5 area = 208000
[12/06 10:48:37    126s] (I)      layer 6 area = 208000
[12/06 10:48:37    126s] (I)      layer 7 area = 2259999
[12/06 10:48:37    126s] (I)      layer 8 area = 2259999
[12/06 10:48:37    126s] (I)      layer 9 area = 0
[12/06 10:48:37    126s] (I)      GCell unit size   : 3600
[12/06 10:48:37    126s] (I)      GCell multiplier  : 4
[12/06 10:48:37    126s] (I)      GCell row height  : 3600
[12/06 10:48:37    126s] (I)      Actual row height : 3600
[12/06 10:48:37    126s] (I)      GCell align ref   : 4000 4000
[12/06 10:48:37    126s] [NR-eGR] Track table information for default rule: 
[12/06 10:48:37    126s] [NR-eGR] M1 has single uniform track structure
[12/06 10:48:37    126s] [NR-eGR] M2 has single uniform track structure
[12/06 10:48:37    126s] [NR-eGR] M3 has single uniform track structure
[12/06 10:48:37    126s] [NR-eGR] M4 has single uniform track structure
[12/06 10:48:37    126s] [NR-eGR] M5 has single uniform track structure
[12/06 10:48:37    126s] [NR-eGR] M6 has single uniform track structure
[12/06 10:48:37    126s] [NR-eGR] M7 has single uniform track structure
[12/06 10:48:37    126s] [NR-eGR] M8 has single uniform track structure
[12/06 10:48:37    126s] [NR-eGR] M9 has single uniform track structure
[12/06 10:48:37    126s] [NR-eGR] AP has single uniform track structure
[12/06 10:48:37    126s] (I)      ================== Default via ==================
[12/06 10:48:37    126s] (I)      +---+--------------------+----------------------+
[12/06 10:48:37    126s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 10:48:37    126s] (I)      +---+--------------------+----------------------+
[12/06 10:48:37    126s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 10:48:37    126s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 10:48:37    126s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 10:48:37    126s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 10:48:37    126s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 10:48:37    126s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 10:48:37    126s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 10:48:37    126s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 10:48:37    126s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 10:48:37    126s] (I)      +---+--------------------+----------------------+
[12/06 10:48:37    126s] [NR-eGR] Read 2100180 PG shapes
[12/06 10:48:37    126s] [NR-eGR] Read 0 clock shapes
[12/06 10:48:37    126s] [NR-eGR] Read 0 other shapes
[12/06 10:48:37    126s] [NR-eGR] #Routing Blockages  : 0
[12/06 10:48:37    126s] [NR-eGR] #Instance Blockages : 0
[12/06 10:48:37    126s] [NR-eGR] #PG Blockages       : 2100180
[12/06 10:48:37    126s] [NR-eGR] #Halo Blockages     : 0
[12/06 10:48:37    126s] [NR-eGR] #Boundary Blockages : 0
[12/06 10:48:37    126s] [NR-eGR] #Clock Blockages    : 0
[12/06 10:48:37    126s] [NR-eGR] #Other Blockages    : 0
[12/06 10:48:37    126s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 10:48:37    126s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 10:48:37    126s] [NR-eGR] Read 7042 nets ( ignored 0 )
[12/06 10:48:37    126s] (I)      early_global_route_priority property id does not exist.
[12/06 10:48:37    126s] (I)      Read Num Blocks=2100180  Num Prerouted Wires=0  Num CS=0
[12/06 10:48:37    126s] (I)      Layer 1 (V) : #blockages 497536 : #preroutes 0
[12/06 10:48:37    126s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 10:48:37    127s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 10:48:37    127s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 10:48:37    127s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 10:48:37    127s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 10:48:37    127s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 10:48:37    127s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 10:48:37    127s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 10:48:37    127s] (I)      Number of ignored nets                =      0
[12/06 10:48:37    127s] (I)      Number of connected nets              =      0
[12/06 10:48:37    127s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 10:48:37    127s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 10:48:37    127s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 10:48:37    127s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 10:48:37    127s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 10:48:37    127s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 10:48:37    127s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 10:48:37    127s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 10:48:37    127s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 10:48:37    127s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 10:48:37    127s] (I)      Ndr track 0 does not exist
[12/06 10:48:37    127s] (I)      ---------------------Grid Graph Info--------------------
[12/06 10:48:37    127s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 10:48:37    127s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 10:48:37    127s] (I)      Site width          :   400  (dbu)
[12/06 10:48:37    127s] (I)      Row height          :  3600  (dbu)
[12/06 10:48:37    127s] (I)      GCell row height    :  3600  (dbu)
[12/06 10:48:37    127s] (I)      GCell width         : 14400  (dbu)
[12/06 10:48:37    127s] (I)      GCell height        : 14400  (dbu)
[12/06 10:48:37    127s] (I)      Grid                :   209   209    10
[12/06 10:48:37    127s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 10:48:37    127s] (I)      Vertical capacity   :     0 14400     0 14400     0 14400     0 14400     0 14400
[12/06 10:48:37    127s] (I)      Horizontal capacity :     0     0 14400     0 14400     0 14400     0 14400     0
[12/06 10:48:37    127s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 10:48:37    127s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 10:48:37    127s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 10:48:37    127s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 10:48:37    127s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 10:48:37    127s] (I)      Num tracks per GCell: 40.00 36.00 36.00 36.00 36.00 36.00 36.00  9.00  9.00  1.11
[12/06 10:48:37    127s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 10:48:37    127s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 10:48:37    127s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 10:48:37    127s] (I)      --------------------------------------------------------
[12/06 10:48:37    127s] 
[12/06 10:48:37    127s] [NR-eGR] ============ Routing rule table ============
[12/06 10:48:37    127s] [NR-eGR] Rule id: 0  Nets: 7042
[12/06 10:48:37    127s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 10:48:37    127s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 10:48:37    127s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 10:48:37    127s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 10:48:37    127s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 10:48:37    127s] [NR-eGR] ========================================
[12/06 10:48:37    127s] [NR-eGR] 
[12/06 10:48:37    127s] (I)      =============== Blocked Tracks ===============
[12/06 10:48:37    127s] (I)      +-------+---------+----------+---------------+
[12/06 10:48:37    127s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 10:48:37    127s] (I)      +-------+---------+----------+---------------+
[12/06 10:48:37    127s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 10:48:37    127s] (I)      |     2 | 1567500 |   436241 |        27.83% |
[12/06 10:48:37    127s] (I)      |     3 | 1567291 |   518960 |        33.11% |
[12/06 10:48:37    127s] (I)      |     4 | 1567500 |   436241 |        27.83% |
[12/06 10:48:37    127s] (I)      |     5 | 1567291 |  1556048 |        99.28% |
[12/06 10:48:37    127s] (I)      |     6 | 1567500 |  1556256 |        99.28% |
[12/06 10:48:37    127s] (I)      |     7 | 1567291 |        0 |         0.00% |
[12/06 10:48:37    127s] (I)      |     8 |  391875 |        0 |         0.00% |
[12/06 10:48:37    127s] (I)      |     9 |  391875 |        0 |         0.00% |
[12/06 10:48:37    127s] (I)      |    10 |   48070 |        0 |         0.00% |
[12/06 10:48:37    127s] (I)      +-------+---------+----------+---------------+
[12/06 10:48:37    127s] (I)      Finished Import and model ( CPU: 0.37 sec, Real: 0.37 sec, Curr Mem: 2733.63 MB )
[12/06 10:48:37    127s] (I)      Reset routing kernel
[12/06 10:48:37    127s] (I)      numLocalWires=22053  numGlobalNetBranches=9066  numLocalNetBranches=2101
[12/06 10:48:37    127s] (I)      totalPins=27985  totalGlobalPin=15196 (54.30%)
[12/06 10:48:37    127s] (I)      total 2D Cap : 8881703 = (4451777 H, 4429926 V)
[12/06 10:48:37    127s] (I)      
[12/06 10:48:37    127s] (I)      ============  Phase 1a Route ============
[12/06 10:48:37    127s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 10:48:37    127s] (I)      Usage: 96091 = (48858 H, 47233 V) = (1.10% H, 1.07% V) = (3.518e+05um H, 3.401e+05um V)
[12/06 10:48:37    127s] (I)      
[12/06 10:48:37    127s] (I)      ============  Phase 1b Route ============
[12/06 10:48:37    127s] (I)      Usage: 96091 = (48858 H, 47233 V) = (1.10% H, 1.07% V) = (3.518e+05um H, 3.401e+05um V)
[12/06 10:48:37    127s] (I)      eGR overflow: 0.00% H + 0.00% V
[12/06 10:48:37    127s] 
[12/06 10:48:37    127s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 10:48:37    127s] Finished Early Global Route rough congestion estimation: mem = 2733.6M
[12/06 10:48:37    127s] OPERPROF: Finished npCallHUMEst at level 1, CPU:0.401, REAL:0.406, MEM:2733.6M, EPOCH TIME: 1733500117.852746
[12/06 10:48:37    127s] earlyGlobalRoute rough estimation gcell size 4 row height
[12/06 10:48:37    127s] OPERPROF: Starting CDPad at level 1, MEM:2733.6M, EPOCH TIME: 1733500117.852981
[12/06 10:48:38    127s] CDPadU 0.017 -> 0.017. R=0.014, N=7026, GS=7.200
[12/06 10:48:38    127s] OPERPROF: Finished CDPad at level 1, CPU:0.340, REAL:0.343, MEM:2733.6M, EPOCH TIME: 1733500118.195692
[12/06 10:48:38    127s] OPERPROF: Starting npMain at level 1, MEM:2733.6M, EPOCH TIME: 1733500118.196859
[12/06 10:48:38    127s] OPERPROF:   Starting npPlace at level 2, MEM:2733.6M, EPOCH TIME: 1733500118.260213
[12/06 10:48:38    128s] Total number of setup views is 1.
[12/06 10:48:38    128s] Total number of active setup views is 1.
[12/06 10:48:38    128s] Active setup views:
[12/06 10:48:38    128s]     view_functional_wcl_slow
[12/06 10:48:38    128s] OPERPROF:   Finished npPlace at level 2, CPU:0.596, REAL:0.598, MEM:2738.1M, EPOCH TIME: 1733500118.858198
[12/06 10:48:38    128s] OPERPROF: Finished npMain at level 1, CPU:0.666, REAL:0.669, MEM:2738.1M, EPOCH TIME: 1733500118.866177
[12/06 10:48:38    128s] Global placement CDP skipped at cutLevel 15.
[12/06 10:48:38    128s] Iteration 15: Total net bbox = 6.927e+05 (3.50e+05 3.43e+05)
[12/06 10:48:38    128s]               Est.  stn bbox = 7.220e+05 (3.64e+05 3.58e+05)
[12/06 10:48:38    128s]               cpu = 0:00:04.0 real = 0:00:04.0 mem = 2738.1M
[12/06 10:48:40    129s] nrCritNet: 0.00% ( 0 / 7043 ) cutoffSlk: 214748364.7ps stdDelay: 13.6ps
[12/06 10:48:40    129s] nrCritNet: 0.00% ( 0 / 7043 ) cutoffSlk: 214748364.7ps stdDelay: 13.6ps
[12/06 10:48:40    129s] Iteration 16: Total net bbox = 6.927e+05 (3.50e+05 3.43e+05)
[12/06 10:48:40    129s]               Est.  stn bbox = 7.220e+05 (3.64e+05 3.58e+05)
[12/06 10:48:40    129s]               cpu = 0:00:01.3 real = 0:00:02.0 mem = 2738.1M
[12/06 10:48:40    129s] OPERPROF: Starting spMoveGatedClock at level 1, MEM:2738.1M, EPOCH TIME: 1733500120.225144
[12/06 10:48:40    129s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[12/06 10:48:40    129s] OPERPROF: Finished spMoveGatedClock at level 1, CPU:0.001, REAL:0.001, MEM:2738.1M, EPOCH TIME: 1733500120.225890
[12/06 10:48:40    129s] Legalizing MH Cells... 0 / 0 (level 11)
[12/06 10:48:40    129s] No instances found in the vector
[12/06 10:48:40    129s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=2738.1M, DRC: 0)
[12/06 10:48:40    129s] 0 (out of 0) MH cells were successfully legalized.
[12/06 10:48:40    129s] OPERPROF: Starting npMain at level 1, MEM:2738.1M, EPOCH TIME: 1733500120.226629
[12/06 10:48:40    129s] OPERPROF:   Starting npPlace at level 2, MEM:2738.1M, EPOCH TIME: 1733500120.291026
[12/06 10:48:41    130s] Total number of setup views is 1.
[12/06 10:48:41    130s] Total number of active setup views is 1.
[12/06 10:48:41    130s] Active setup views:
[12/06 10:48:41    130s]     view_functional_wcl_slow
[12/06 10:48:43    132s] Total number of setup views is 1.
[12/06 10:48:43    132s] Total number of active setup views is 1.
[12/06 10:48:43    132s] Active setup views:
[12/06 10:48:43    132s]     view_functional_wcl_slow
[12/06 10:48:46    135s] GP RA stats: MHOnly 0 nrInst 7026 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[12/06 10:48:47    136s] Total number of setup views is 1.
[12/06 10:48:47    136s] Total number of active setup views is 1.
[12/06 10:48:47    136s] Active setup views:
[12/06 10:48:47    136s]     view_functional_wcl_slow
[12/06 10:48:55    145s] OPERPROF:     Starting npBlockageAwareSnap at level 3, MEM:2762.1M, EPOCH TIME: 1733500135.926517
[12/06 10:48:56    145s] OPERPROF:     Finished npBlockageAwareSnap at level 3, CPU:0.234, REAL:0.235, MEM:2810.1M, EPOCH TIME: 1733500136.161063
[12/06 10:48:56    145s] OPERPROF:   Finished npPlace at level 2, CPU:15.727, REAL:15.871, MEM:2810.1M, EPOCH TIME: 1733500136.162062
[12/06 10:48:56    145s] OPERPROF: Finished npMain at level 1, CPU:15.802, REAL:15.947, MEM:2794.1M, EPOCH TIME: 1733500136.173808
[12/06 10:48:56    145s] Iteration 17: Total net bbox = 7.007e+05 (3.54e+05 3.47e+05)
[12/06 10:48:56    145s]               Est.  stn bbox = 7.306e+05 (3.68e+05 3.62e+05)
[12/06 10:48:56    145s]               cpu = 0:00:15.9 real = 0:00:16.0 mem = 2794.1M
[12/06 10:48:56    145s] Iteration 18: Total net bbox = 7.007e+05 (3.54e+05 3.47e+05)
[12/06 10:48:56    145s]               Est.  stn bbox = 7.306e+05 (3.68e+05 3.62e+05)
[12/06 10:48:56    145s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2794.1M
[12/06 10:48:56    145s] [adp] clock
[12/06 10:48:56    145s] [adp] weight, nr nets, wire length
[12/06 10:48:56    145s] [adp]      0        1  2725.000000
[12/06 10:48:56    145s] [adp] data
[12/06 10:48:56    145s] [adp] weight, nr nets, wire length
[12/06 10:48:56    145s] [adp]      0     7042  697980.252000
[12/06 10:48:56    145s] [adp] 0.000000|0.000000|0.000000
[12/06 10:48:56    145s] Iteration 19: Total net bbox = 7.007e+05 (3.54e+05 3.47e+05)
[12/06 10:48:56    145s]               Est.  stn bbox = 7.306e+05 (3.68e+05 3.62e+05)
[12/06 10:48:56    145s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 2794.1M
[12/06 10:48:56    145s] *** cost = 7.007e+05 (3.54e+05 3.47e+05) (cpu for global=0:00:45.0) real=0:00:47.0***
[12/06 10:48:56    145s] Info: 0 clock gating cells identified, 0 (on average) moved 0/10
[12/06 10:48:56    145s] Saved padding area to DB
[12/06 10:48:56    145s] All LLGs are deleted
[12/06 10:48:56    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:48:56    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:48:56    145s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2794.1M, EPOCH TIME: 1733500136.329117
[12/06 10:48:56    145s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.001, REAL:0.001, MEM:2763.7M, EPOCH TIME: 1733500136.330025
[12/06 10:48:56    145s] Solver runtime cpu: 0:00:22.2 real: 0:00:22.7
[12/06 10:48:56    145s] Core Placement runtime cpu: 0:00:36.2 real: 0:00:38.0
[12/06 10:48:56    145s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/06 10:48:56    145s] Type 'man IMPSP-9025' for more detail.
[12/06 10:48:56    145s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2763.7M, EPOCH TIME: 1733500136.335862
[12/06 10:48:56    145s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2763.7M, EPOCH TIME: 1733500136.335963
[12/06 10:48:56    145s] Processing tracks to init pin-track alignment.
[12/06 10:48:56    145s] z: 2, totalTracks: 1
[12/06 10:48:56    145s] z: 4, totalTracks: 1
[12/06 10:48:56    145s] z: 6, totalTracks: 1
[12/06 10:48:56    145s] z: 8, totalTracks: 1
[12/06 10:48:56    145s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:48:56    145s] All LLGs are deleted
[12/06 10:48:56    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:48:56    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:48:56    145s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:2763.7M, EPOCH TIME: 1733500136.346225
[12/06 10:48:56    145s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.000, REAL:0.000, MEM:2763.7M, EPOCH TIME: 1733500136.346478
[12/06 10:48:56    145s] # Building torus_D_W32 llgBox search-tree.
[12/06 10:48:56    145s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2763.7M, EPOCH TIME: 1733500136.348023
[12/06 10:48:56    145s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:48:56    145s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:48:56    145s] OPERPROF:       Starting spiInitFpSiteArr at level 4, MEM:2763.7M, EPOCH TIME: 1733500136.348713
[12/06 10:48:56    145s] Max number of tech site patterns supported in site array is 256.
[12/06 10:48:56    145s] Core basic site is core
[12/06 10:48:56    145s] OPERPROF:         Starting spiCheckSiteIfFastDPInitAvailable at level 5, MEM:2763.7M, EPOCH TIME: 1733500136.364380
[12/06 10:48:56    145s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 10:48:56    145s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 10:48:56    145s] OPERPROF:         Finished spiCheckSiteIfFastDPInitAvailable at level 5, CPU:0.191, REAL:0.191, MEM:2763.7M, EPOCH TIME: 1733500136.555734
[12/06 10:48:56    145s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 10:48:56    145s] SiteArray: use 31,911,936 bytes
[12/06 10:48:56    145s] SiteArray: current memory after site array memory allocation 2794.1M
[12/06 10:48:56    145s] SiteArray: FP blocked sites are writable
[12/06 10:48:56    145s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 10:48:56    145s] OPERPROF:         Starting RoutingBlockageFromWireViaStBox at level 5, MEM:2794.1M, EPOCH TIME: 1733500136.615663
[12/06 10:48:58    147s] OPERPROF:         Finished RoutingBlockageFromWireViaStBox at level 5, CPU:1.610, REAL:1.578, MEM:2794.1M, EPOCH TIME: 1733500138.193797
[12/06 10:48:58    147s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 10:48:58    147s] Atter site array init, number of instance map data is 0.
[12/06 10:48:58    147s] OPERPROF:       Finished spiInitFpSiteArr at level 4, CPU:1.928, REAL:1.897, MEM:2794.1M, EPOCH TIME: 1733500138.245318
[12/06 10:48:58    147s] 
[12/06 10:48:58    147s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:48:58    147s] OPERPROF:       Starting CMU at level 4, MEM:2794.1M, EPOCH TIME: 1733500138.273732
[12/06 10:48:58    147s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2794.1M, EPOCH TIME: 1733500138.275104
[12/06 10:48:58    147s] 
[12/06 10:48:58    147s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 10:48:58    147s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:1.968, REAL:1.937, MEM:2794.1M, EPOCH TIME: 1733500138.285407
[12/06 10:48:58    147s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2794.1M, EPOCH TIME: 1733500138.285457
[12/06 10:48:58    147s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.001, MEM:2794.1M, EPOCH TIME: 1733500138.285996
[12/06 10:48:58    147s] 
[12/06 10:48:58    147s] [CPU] DPlace-Init (cpu=0:00:02.0, real=0:00:02.0, mem=2794.1MB).
[12/06 10:48:58    147s] OPERPROF:   Finished DPlace-Init at level 2, CPU:2.041, REAL:2.010, MEM:2794.1M, EPOCH TIME: 1733500138.346354
[12/06 10:48:58    147s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:2.041, REAL:2.011, MEM:2794.1M, EPOCH TIME: 1733500138.346412
[12/06 10:48:58    147s] TDRefine: refinePlace mode is spiral
[12/06 10:48:58    147s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1090620.1
[12/06 10:48:58    147s] OPERPROF: Starting RefinePlace at level 1, MEM:2794.1M, EPOCH TIME: 1733500138.346487
[12/06 10:48:58    147s] *** Starting refinePlace (0:02:27 mem=2794.1M) ***
[12/06 10:48:58    147s] Total net bbox length = 7.007e+05 (3.538e+05 3.469e+05) (ext = 1.897e+04)
[12/06 10:48:58    147s] 
[12/06 10:48:58    147s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:48:58    147s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 10:48:58    147s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:48:58    147s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:48:58    147s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2794.1M, EPOCH TIME: 1733500138.374789
[12/06 10:48:58    147s] Starting refinePlace ...
[12/06 10:48:58    147s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:48:58    147s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:48:58    147s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2794.1M, EPOCH TIME: 1733500138.442426
[12/06 10:48:58    147s] DDP initSite1 nrRow 831 nrJob 831
[12/06 10:48:58    147s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2794.1M, EPOCH TIME: 1733500138.442523
[12/06 10:48:58    147s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.013, REAL:0.013, MEM:2794.1M, EPOCH TIME: 1733500138.455377
[12/06 10:48:58    147s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2794.1M, EPOCH TIME: 1733500138.455409
[12/06 10:48:58    147s] DDP markSite nrRow 831 nrJob 831
[12/06 10:48:58    147s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.019, REAL:0.019, MEM:2794.1M, EPOCH TIME: 1733500138.474137
[12/06 10:48:58    147s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.032, REAL:0.032, MEM:2794.1M, EPOCH TIME: 1733500138.474190
[12/06 10:48:58    147s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 10:48:58    147s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2794.1MB) @(0:02:28 - 0:02:28).
[12/06 10:48:58    147s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 10:48:58    147s] wireLenOptFixPriorityInst 0 inst fixed
[12/06 10:48:58    147s] Placement tweakage begins.
[12/06 10:48:58    147s] wire length = 7.122e+05
[12/06 10:48:58    147s] wire length = 7.038e+05
[12/06 10:48:58    147s] Placement tweakage ends.
[12/06 10:48:58    147s] Move report: tweak moves 925 insts, mean move: 4.19 um, max move: 13.91 um 
[12/06 10:48:58    147s] 	Max move on inst (ys[3].xs[1].torus_switch_xy/e_out_data_reg_reg[16]): (996.99, 583.39) --> (1005.51, 578.00)
[12/06 10:48:58    147s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=2794.1MB) @(0:02:28 - 0:02:28).
[12/06 10:48:58    147s] 
[12/06 10:48:58    147s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 10:48:58    148s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:48:58    148s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:48:58    148s] 
[12/06 10:48:58    148s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 10:48:58    148s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:48:58    148s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:48:58    148s] Move report: legalization moves 7025 insts, mean move: 1.33 um, max move: 14.52 um spiral
[12/06 10:48:58    148s] 	Max move on inst (ys[0].xs[0].torus_switch_xy/e_out_data_reg_reg[10]): (351.52, 338.59) --> (351.40, 324.20)
[12/06 10:48:58    148s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/06 10:48:58    148s] [CPU] RefinePlace/Commit (cpu=0:00:00.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.1, real=0:00:00.0)
[12/06 10:48:58    148s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2762.1MB) @(0:02:28 - 0:02:28).
[12/06 10:48:58    148s] Move report: Detail placement moves 7025 insts, mean move: 1.74 um, max move: 17.11 um 
[12/06 10:48:58    148s] 	Max move on inst (ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[9]): (979.71, 340.40) --> (975.20, 327.80)
[12/06 10:48:58    148s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2762.1MB
[12/06 10:48:58    148s] Statistics of distance of Instance movement in refine placement:
[12/06 10:48:58    148s]   maximum (X+Y) =        17.11 um
[12/06 10:48:58    148s]   inst (ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[9]) with max move: (979.707, 340.399) -> (975.2, 327.8)
[12/06 10:48:58    148s]   mean    (X+Y) =         1.74 um
[12/06 10:48:58    148s] Total instances flipped for legalization: 1
[12/06 10:48:58    148s] Summary Report:
[12/06 10:48:58    148s] Instances move: 7025 (out of 7026 movable)
[12/06 10:48:58    148s] Instances flipped: 1
[12/06 10:48:58    148s] Mean displacement: 1.74 um
[12/06 10:48:58    148s] Max displacement: 17.11 um (Instance: ys[0].xs[1].torus_switch_xy/n_in_data_reg_reg[9]) (979.707, 340.399) -> (975.2, 327.8)
[12/06 10:48:58    148s] 	Length: 20 sites, height: 1 rows, site name: core, cell type: DFKCNQD1, constraint:Fence
[12/06 10:48:58    148s] Total instances moved : 7025
[12/06 10:48:58    148s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.581, REAL:0.581, MEM:2762.1M, EPOCH TIME: 1733500138.955975
[12/06 10:48:58    148s] Total net bbox length = 6.958e+05 (3.472e+05 3.486e+05) (ext = 1.897e+04)
[12/06 10:48:58    148s] Runtime: CPU: 0:00:00.6 REAL: 0:00:00.0 MEM: 2762.1MB
[12/06 10:48:58    148s] [CPU] RefinePlace/total (cpu=0:00:00.6, real=0:00:00.0, mem=2762.1MB) @(0:02:27 - 0:02:28).
[12/06 10:48:58    148s] *** Finished refinePlace (0:02:28 mem=2762.1M) ***
[12/06 10:48:58    148s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1090620.1
[12/06 10:48:58    148s] OPERPROF: Finished RefinePlace at level 1, CPU:0.612, REAL:0.612, MEM:2762.1M, EPOCH TIME: 1733500138.958352
[12/06 10:48:58    148s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2762.1M, EPOCH TIME: 1733500138.958384
[12/06 10:48:58    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7026).
[12/06 10:48:58    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:48:58    148s] All LLGs are deleted
[12/06 10:48:58    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:48:58    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:48:58    148s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2762.1M, EPOCH TIME: 1733500138.973887
[12/06 10:48:58    148s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2731.7M, EPOCH TIME: 1733500138.974520
[12/06 10:48:58    148s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.028, REAL:0.028, MEM:2503.7M, EPOCH TIME: 1733500138.986052
[12/06 10:48:58    148s] *** End of Placement (cpu=0:01:09, real=0:01:10, mem=2503.7M) ***
[12/06 10:48:58    148s] Processing tracks to init pin-track alignment.
[12/06 10:48:58    148s] z: 2, totalTracks: 1
[12/06 10:48:58    148s] z: 4, totalTracks: 1
[12/06 10:48:58    148s] z: 6, totalTracks: 1
[12/06 10:48:58    148s] z: 8, totalTracks: 1
[12/06 10:48:58    148s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:48:58    148s] All LLGs are deleted
[12/06 10:48:58    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:48:58    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:48:58    148s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2503.7M, EPOCH TIME: 1733500138.994632
[12/06 10:48:58    148s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2503.7M, EPOCH TIME: 1733500138.994892
[12/06 10:48:58    148s] # Building torus_D_W32 llgBox search-tree.
[12/06 10:48:58    148s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2503.7M, EPOCH TIME: 1733500138.996169
[12/06 10:48:58    148s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:48:58    148s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:48:58    148s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2503.7M, EPOCH TIME: 1733500138.996483
[12/06 10:48:58    148s] Max number of tech site patterns supported in site array is 256.
[12/06 10:48:58    148s] Core basic site is core
[12/06 10:48:59    148s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2503.7M, EPOCH TIME: 1733500139.010902
[12/06 10:48:59    148s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 10:48:59    148s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 10:48:59    148s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.158, REAL:0.158, MEM:2503.7M, EPOCH TIME: 1733500139.168782
[12/06 10:48:59    148s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 10:48:59    148s] SiteArray: use 31,911,936 bytes
[12/06 10:48:59    148s] SiteArray: current memory after site array memory allocation 2534.1M
[12/06 10:48:59    148s] SiteArray: FP blocked sites are writable
[12/06 10:48:59    148s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 10:48:59    148s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2534.1M, EPOCH TIME: 1733500139.228857
[12/06 10:49:00    149s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:1.576, REAL:1.578, MEM:2534.1M, EPOCH TIME: 1733500140.806751
[12/06 10:49:00    150s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 10:49:00    150s] Atter site array init, number of instance map data is 0.
[12/06 10:49:00    150s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:1.862, REAL:1.865, MEM:2534.1M, EPOCH TIME: 1733500140.861909
[12/06 10:49:00    150s] 
[12/06 10:49:00    150s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:49:00    150s] OPERPROF: Finished spInitSiteArr at level 1, CPU:1.898, REAL:1.902, MEM:2534.1M, EPOCH TIME: 1733500140.897887
[12/06 10:49:00    150s] 
[12/06 10:49:00    150s] OPERPROF: Starting spReportDensityMap (include fixed instaces) at level 1, MEM:2534.1M, EPOCH TIME: 1733500140.946037
[12/06 10:49:00    150s] OPERPROF:   Starting Cal-LLG-Density-Map at level 2, MEM:2534.1M, EPOCH TIME: 1733500140.956803
[12/06 10:49:00    150s] OPERPROF:   Finished Cal-LLG-Density-Map at level 2, CPU:0.032, REAL:0.032, MEM:2550.1M, EPOCH TIME: 1733500140.988566
[12/06 10:49:00    150s] default core: bins with density > 0.750 =  0.03 % ( 2 / 7056 )
[12/06 10:49:00    150s] Density distribution unevenness ratio = 94.543%
[12/06 10:49:00    150s] Density distribution unevenness ratio (U70) = 0.189%
[12/06 10:49:00    150s] Density distribution unevenness ratio (U80) = 0.000%
[12/06 10:49:00    150s] Density distribution unevenness ratio (U90) = 0.000%
[12/06 10:49:00    150s] OPERPROF: Finished spReportDensityMap (include fixed instaces) at level 1, CPU:0.043, REAL:0.043, MEM:2550.1M, EPOCH TIME: 1733500140.988826
[12/06 10:49:00    150s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2550.1M, EPOCH TIME: 1733500140.988873
[12/06 10:49:00    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:00    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:01    150s] All LLGs are deleted
[12/06 10:49:01    150s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:01    150s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:01    150s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2550.1M, EPOCH TIME: 1733500141.008985
[12/06 10:49:01    150s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2519.7M, EPOCH TIME: 1733500141.009890
[12/06 10:49:01    150s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.025, REAL:0.025, MEM:2519.7M, EPOCH TIME: 1733500141.014358
[12/06 10:49:01    150s] *** Free Virtual Timing Model ...(mem=2519.7M)
[12/06 10:49:01    150s] **INFO: Enable pre-place timing setting for timing analysis
[12/06 10:49:01    150s] Set Using Default Delay Limit as 101.
[12/06 10:49:01    150s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[12/06 10:49:01    150s] Set Default Net Delay as 0 ps.
[12/06 10:49:01    150s] Set Default Net Load as 0 pF. 
[12/06 10:49:01    150s] **INFO: Analyzing IO path groups for slack adjustment
[12/06 10:49:01    150s] Effort level <high> specified for reg2reg_tmp.1090620 path_group
[12/06 10:49:01    150s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 10:49:01    150s] #################################################################################
[12/06 10:49:01    150s] # Design Stage: PreRoute
[12/06 10:49:01    150s] # Design Name: torus_D_W32
[12/06 10:49:01    150s] # Design Mode: 90nm
[12/06 10:49:01    150s] # Analysis Mode: MMMC Non-OCV 
[12/06 10:49:01    150s] # Parasitics Mode: No SPEF/RCDB 
[12/06 10:49:01    150s] # Signoff Settings: SI Off 
[12/06 10:49:01    150s] #################################################################################
[12/06 10:49:01    150s] Calculate delays in Single mode...
[12/06 10:49:01    150s] Topological Sorting (REAL = 0:00:00.0, MEM = 2501.9M, InitMEM = 2501.9M)
[12/06 10:49:01    150s] Start delay calculation (fullDC) (1 T). (MEM=2501.9)
[12/06 10:49:01    151s] End AAE Lib Interpolated Model. (MEM=2511.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 10:49:02    151s] Total number of fetched objects 7123
[12/06 10:49:02    151s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/06 10:49:02    151s] End delay calculation. (MEM=2543.39 CPU=0:00:00.7 REAL=0:00:00.0)
[12/06 10:49:02    151s] End delay calculation (fullDC). (MEM=2543.39 CPU=0:00:00.9 REAL=0:00:01.0)
[12/06 10:49:02    151s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2543.4M) ***
[12/06 10:49:02    152s] **INFO: Disable pre-place timing setting for timing analysis
[12/06 10:49:03    152s] Set Using Default Delay Limit as 1000.
[12/06 10:49:03    152s] Set Default Net Delay as 1000 ps.
[12/06 10:49:03    152s] Set Default Net Load as 0.5 pF. 
[12/06 10:49:03    152s] Info: Disable timing driven in postCTS congRepair.
[12/06 10:49:03    152s] 
[12/06 10:49:03    152s] Starting congRepair ...
[12/06 10:49:03    152s] User Input Parameters:
[12/06 10:49:03    152s] - Congestion Driven    : On
[12/06 10:49:03    152s] - Timing Driven        : Off
[12/06 10:49:03    152s] - Area-Violation Based : On
[12/06 10:49:03    152s] - Start Rollback Level : -5
[12/06 10:49:03    152s] - Legalized            : On
[12/06 10:49:03    152s] - Window Based         : Off
[12/06 10:49:03    152s] - eDen incr mode       : Off
[12/06 10:49:03    152s] - Small incr mode      : Off
[12/06 10:49:03    152s] 
[12/06 10:49:03    152s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2535.6M, EPOCH TIME: 1733500143.064505
[12/06 10:49:03    152s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.006, REAL:0.006, MEM:2535.6M, EPOCH TIME: 1733500143.070296
[12/06 10:49:03    152s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2535.6M, EPOCH TIME: 1733500143.070356
[12/06 10:49:03    152s] Starting Early Global Route congestion estimation: mem = 2535.6M
[12/06 10:49:03    152s] (I)      ==================== Layers =====================
[12/06 10:49:03    152s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:03    152s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 10:49:03    152s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:03    152s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 10:49:03    152s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 10:49:03    152s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 10:49:03    152s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 10:49:03    152s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 10:49:03    152s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 10:49:03    152s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 10:49:03    152s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 10:49:03    152s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 10:49:03    152s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 10:49:03    152s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 10:49:03    152s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 10:49:03    152s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 10:49:03    152s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 10:49:03    152s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 10:49:03    152s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 10:49:03    152s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 10:49:03    152s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 10:49:03    152s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 10:49:03    152s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 10:49:03    152s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:03    152s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 10:49:03    152s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 10:49:03    152s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:03    152s] (I)      Started Import and model ( Curr Mem: 2535.59 MB )
[12/06 10:49:03    152s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:49:03    152s] (I)      == Non-default Options ==
[12/06 10:49:03    152s] (I)      Maximum routing layer                              : 10
[12/06 10:49:03    152s] (I)      Number of threads                                  : 1
[12/06 10:49:03    152s] (I)      Use non-blocking free Dbs wires                    : false
[12/06 10:49:03    152s] (I)      Method to set GCell size                           : row
[12/06 10:49:03    152s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 10:49:03    152s] (I)      Use row-based GCell size
[12/06 10:49:03    152s] (I)      Use row-based GCell align
[12/06 10:49:03    152s] (I)      layer 0 area = 168000
[12/06 10:49:03    152s] (I)      layer 1 area = 208000
[12/06 10:49:03    152s] (I)      layer 2 area = 208000
[12/06 10:49:03    152s] (I)      layer 3 area = 208000
[12/06 10:49:03    152s] (I)      layer 4 area = 208000
[12/06 10:49:03    152s] (I)      layer 5 area = 208000
[12/06 10:49:03    152s] (I)      layer 6 area = 208000
[12/06 10:49:03    152s] (I)      layer 7 area = 2259999
[12/06 10:49:03    152s] (I)      layer 8 area = 2259999
[12/06 10:49:03    152s] (I)      layer 9 area = 0
[12/06 10:49:03    152s] (I)      GCell unit size   : 3600
[12/06 10:49:03    152s] (I)      GCell multiplier  : 1
[12/06 10:49:03    152s] (I)      GCell row height  : 3600
[12/06 10:49:03    152s] (I)      Actual row height : 3600
[12/06 10:49:03    152s] (I)      GCell align ref   : 4000 4000
[12/06 10:49:03    152s] [NR-eGR] Track table information for default rule: 
[12/06 10:49:03    152s] [NR-eGR] M1 has single uniform track structure
[12/06 10:49:03    152s] [NR-eGR] M2 has single uniform track structure
[12/06 10:49:03    152s] [NR-eGR] M3 has single uniform track structure
[12/06 10:49:03    152s] [NR-eGR] M4 has single uniform track structure
[12/06 10:49:03    152s] [NR-eGR] M5 has single uniform track structure
[12/06 10:49:03    152s] [NR-eGR] M6 has single uniform track structure
[12/06 10:49:03    152s] [NR-eGR] M7 has single uniform track structure
[12/06 10:49:03    152s] [NR-eGR] M8 has single uniform track structure
[12/06 10:49:03    152s] [NR-eGR] M9 has single uniform track structure
[12/06 10:49:03    152s] [NR-eGR] AP has single uniform track structure
[12/06 10:49:03    152s] (I)      ================== Default via ==================
[12/06 10:49:03    152s] (I)      +---+--------------------+----------------------+
[12/06 10:49:03    152s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 10:49:03    152s] (I)      +---+--------------------+----------------------+
[12/06 10:49:03    152s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 10:49:03    152s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 10:49:03    152s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 10:49:03    152s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 10:49:03    152s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 10:49:03    152s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 10:49:03    152s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 10:49:03    152s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 10:49:03    152s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 10:49:03    152s] (I)      +---+--------------------+----------------------+
[12/06 10:49:03    152s] [NR-eGR] Read 2100180 PG shapes
[12/06 10:49:03    152s] [NR-eGR] Read 0 clock shapes
[12/06 10:49:03    152s] [NR-eGR] Read 0 other shapes
[12/06 10:49:03    152s] [NR-eGR] #Routing Blockages  : 0
[12/06 10:49:03    152s] [NR-eGR] #Instance Blockages : 0
[12/06 10:49:03    152s] [NR-eGR] #PG Blockages       : 2100180
[12/06 10:49:03    152s] [NR-eGR] #Halo Blockages     : 0
[12/06 10:49:03    152s] [NR-eGR] #Boundary Blockages : 0
[12/06 10:49:03    152s] [NR-eGR] #Clock Blockages    : 0
[12/06 10:49:03    152s] [NR-eGR] #Other Blockages    : 0
[12/06 10:49:03    152s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 10:49:03    152s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 10:49:03    152s] [NR-eGR] Read 7042 nets ( ignored 0 )
[12/06 10:49:03    152s] (I)      early_global_route_priority property id does not exist.
[12/06 10:49:03    152s] (I)      Read Num Blocks=2100180  Num Prerouted Wires=0  Num CS=0
[12/06 10:49:03    152s] (I)      Layer 1 (V) : #blockages 497536 : #preroutes 0
[12/06 10:49:03    152s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 10:49:03    152s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 10:49:03    152s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 10:49:03    152s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 10:49:03    152s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 10:49:03    152s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 10:49:03    152s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 10:49:03    152s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 10:49:03    152s] (I)      Number of ignored nets                =      0
[12/06 10:49:03    152s] (I)      Number of connected nets              =      0
[12/06 10:49:03    152s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 10:49:03    152s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 10:49:03    152s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 10:49:03    152s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 10:49:03    152s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 10:49:03    152s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 10:49:03    152s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 10:49:03    152s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 10:49:03    152s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 10:49:03    152s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 10:49:03    152s] (I)      Ndr track 0 does not exist
[12/06 10:49:03    152s] (I)      ---------------------Grid Graph Info--------------------
[12/06 10:49:03    152s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 10:49:03    152s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 10:49:03    152s] (I)      Site width          :   400  (dbu)
[12/06 10:49:03    152s] (I)      Row height          :  3600  (dbu)
[12/06 10:49:03    152s] (I)      GCell row height    :  3600  (dbu)
[12/06 10:49:03    152s] (I)      GCell width         :  3600  (dbu)
[12/06 10:49:03    152s] (I)      GCell height        :  3600  (dbu)
[12/06 10:49:03    152s] (I)      Grid                :   834   834    10
[12/06 10:49:03    152s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 10:49:03    152s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 10:49:03    152s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 10:49:03    152s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 10:49:03    152s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 10:49:03    152s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 10:49:03    152s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 10:49:03    152s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 10:49:03    152s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 10:49:03    152s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 10:49:03    152s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 10:49:03    152s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 10:49:03    152s] (I)      --------------------------------------------------------
[12/06 10:49:03    152s] 
[12/06 10:49:03    152s] [NR-eGR] ============ Routing rule table ============
[12/06 10:49:03    152s] [NR-eGR] Rule id: 0  Nets: 7042
[12/06 10:49:03    152s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 10:49:03    152s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 10:49:03    152s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 10:49:03    152s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 10:49:03    152s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 10:49:03    152s] [NR-eGR] ========================================
[12/06 10:49:03    152s] [NR-eGR] 
[12/06 10:49:03    152s] (I)      =============== Blocked Tracks ===============
[12/06 10:49:03    152s] (I)      +-------+---------+----------+---------------+
[12/06 10:49:03    152s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 10:49:03    152s] (I)      +-------+---------+----------+---------------+
[12/06 10:49:03    152s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 10:49:03    152s] (I)      |     2 | 6255000 |  1741376 |        27.84% |
[12/06 10:49:03    152s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/06 10:49:03    152s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 10:49:03    152s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/06 10:49:03    152s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/06 10:49:03    152s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 10:49:03    152s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 10:49:03    152s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 10:49:03    152s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 10:49:03    152s] (I)      +-------+---------+----------+---------------+
[12/06 10:49:03    152s] (I)      Finished Import and model ( CPU: 0.75 sec, Real: 0.76 sec, Curr Mem: 2588.09 MB )
[12/06 10:49:03    152s] (I)      Reset routing kernel
[12/06 10:49:03    152s] (I)      Started Global Routing ( Curr Mem: 2588.09 MB )
[12/06 10:49:03    152s] (I)      totalPins=27985  totalGlobalPin=26426 (94.43%)
[12/06 10:49:03    153s] (I)      total 2D Cap : 34439879 = (17412463 H, 17027416 V)
[12/06 10:49:03    153s] [NR-eGR] Layer group 1: route 7042 net(s) in layer range [2, 10]
[12/06 10:49:03    153s] (I)      
[12/06 10:49:03    153s] (I)      ============  Phase 1a Route ============
[12/06 10:49:03    153s] (I)      Usage: 390667 = (195557 H, 195110 V) = (1.12% H, 1.15% V) = (3.520e+05um H, 3.512e+05um V)
[12/06 10:49:03    153s] (I)      
[12/06 10:49:03    153s] (I)      ============  Phase 1b Route ============
[12/06 10:49:03    153s] (I)      Usage: 390667 = (195557 H, 195110 V) = (1.12% H, 1.15% V) = (3.520e+05um H, 3.512e+05um V)
[12/06 10:49:03    153s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.032006e+05um
[12/06 10:49:03    153s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/06 10:49:03    153s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 10:49:03    153s] (I)      
[12/06 10:49:03    153s] (I)      ============  Phase 1c Route ============
[12/06 10:49:03    153s] (I)      Usage: 390667 = (195557 H, 195110 V) = (1.12% H, 1.15% V) = (3.520e+05um H, 3.512e+05um V)
[12/06 10:49:03    153s] (I)      
[12/06 10:49:03    153s] (I)      ============  Phase 1d Route ============
[12/06 10:49:03    153s] (I)      Usage: 390667 = (195557 H, 195110 V) = (1.12% H, 1.15% V) = (3.520e+05um H, 3.512e+05um V)
[12/06 10:49:03    153s] (I)      
[12/06 10:49:03    153s] (I)      ============  Phase 1e Route ============
[12/06 10:49:03    153s] (I)      Usage: 390667 = (195557 H, 195110 V) = (1.12% H, 1.15% V) = (3.520e+05um H, 3.512e+05um V)
[12/06 10:49:03    153s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.032006e+05um
[12/06 10:49:03    153s] (I)      
[12/06 10:49:03    153s] (I)      ============  Phase 1l Route ============
[12/06 10:49:04    153s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/06 10:49:04    153s] (I)      Layer  2:    5655432     89990         5           0     6252498    ( 0.00%) 
[12/06 10:49:04    153s] (I)      Layer  3:    5717469    110311         0           0     6252498    ( 0.00%) 
[12/06 10:49:04    153s] (I)      Layer  4:    5655432    109838         0           0     6252498    ( 0.00%) 
[12/06 10:49:04    153s] (I)      Layer  5:    4127728     14903         2           0     6252498    ( 0.00%) 
[12/06 10:49:04    153s] (I)      Layer  6:    4332235      2237         0           0     6252498    ( 0.00%) 
[12/06 10:49:04    153s] (I)      Layer  7:    6246667     72368         0           0     6252498    ( 0.00%) 
[12/06 10:49:04    153s] (I)      Layer  8:    1561875      5369         0           0     1563124    ( 0.00%) 
[12/06 10:49:04    153s] (I)      Layer  9:    1561875         0         0           0     1563124    ( 0.00%) 
[12/06 10:49:04    153s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/06 10:49:04    153s] (I)      Total:      35050303    405016         7      139328    40694291    ( 0.34%) 
[12/06 10:49:04    153s] (I)      
[12/06 10:49:04    153s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 10:49:04    153s] [NR-eGR]                        OverCon            
[12/06 10:49:04    153s] [NR-eGR]                         #Gcell     %Gcell
[12/06 10:49:04    153s] [NR-eGR]        Layer             (1-2)    OverCon
[12/06 10:49:04    153s] [NR-eGR] ----------------------------------------------
[12/06 10:49:04    153s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:04    153s] [NR-eGR]      M2 ( 2)         4( 0.00%)   ( 0.00%) 
[12/06 10:49:04    153s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:04    153s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:04    153s] [NR-eGR]      M5 ( 5)         2( 0.00%)   ( 0.00%) 
[12/06 10:49:04    153s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:04    153s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:04    153s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:04    153s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:04    153s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:04    153s] [NR-eGR] ----------------------------------------------
[12/06 10:49:04    153s] [NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[12/06 10:49:04    153s] [NR-eGR] 
[12/06 10:49:04    153s] (I)      Finished Global Routing ( CPU: 0.56 sec, Real: 0.57 sec, Curr Mem: 2617.34 MB )
[12/06 10:49:04    153s] (I)      total 2D Cap : 35125496 = (17696835 H, 17428661 V)
[12/06 10:49:04    153s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 10:49:04    153s] Early Global Route congestion estimation runtime: 1.54 seconds, mem = 2617.3M
[12/06 10:49:04    153s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.530, REAL:1.538, MEM:2617.3M, EPOCH TIME: 1733500144.607974
[12/06 10:49:04    153s] OPERPROF: Starting HotSpotCal at level 1, MEM:2617.3M, EPOCH TIME: 1733500144.608021
[12/06 10:49:04    153s] [hotspot] +------------+---------------+---------------+
[12/06 10:49:04    153s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 10:49:04    153s] [hotspot] +------------+---------------+---------------+
[12/06 10:49:04    153s] [hotspot] | normalized |          0.00 |          0.00 |
[12/06 10:49:04    153s] [hotspot] +------------+---------------+---------------+
[12/06 10:49:04    153s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/06 10:49:04    153s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/06 10:49:04    153s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.031, REAL:0.031, MEM:2633.3M, EPOCH TIME: 1733500144.639067
[12/06 10:49:04    153s] Skipped repairing congestion.
[12/06 10:49:04    153s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2633.3M, EPOCH TIME: 1733500144.639190
[12/06 10:49:04    153s] Starting Early Global Route wiring: mem = 2633.3M
[12/06 10:49:04    153s] (I)      ============= Track Assignment ============
[12/06 10:49:04    153s] (I)      Started Track Assignment (1T) ( Curr Mem: 2633.34 MB )
[12/06 10:49:04    153s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 10:49:04    153s] (I)      Run Multi-thread track assignment
[12/06 10:49:04    154s] (I)      Finished Track Assignment (1T) ( CPU: 0.28 sec, Real: 0.28 sec, Curr Mem: 2633.34 MB )
[12/06 10:49:04    154s] (I)      Started Export ( Curr Mem: 2633.34 MB )
[12/06 10:49:04    154s] [NR-eGR]             Length (um)   Vias 
[12/06 10:49:04    154s] [NR-eGR] -------------------------------
[12/06 10:49:04    154s] [NR-eGR]  M1  (1H)             0  27985 
[12/06 10:49:04    154s] [NR-eGR]  M2  (2V)        144634  44314 
[12/06 10:49:04    154s] [NR-eGR]  M3  (3H)        199234   2764 
[12/06 10:49:04    154s] [NR-eGR]  M4  (4V)        196697    822 
[12/06 10:49:04    154s] [NR-eGR]  M5  (5H)         25917    602 
[12/06 10:49:04    154s] [NR-eGR]  M6  (6V)          3464    581 
[12/06 10:49:04    154s] [NR-eGR]  M7  (7H)        130102     35 
[12/06 10:49:04    154s] [NR-eGR]  M8  (8V)          9668      0 
[12/06 10:49:04    154s] [NR-eGR]  M9  (9H)             0      0 
[12/06 10:49:04    154s] [NR-eGR]  AP  (10V)            0      0 
[12/06 10:49:04    154s] [NR-eGR] -------------------------------
[12/06 10:49:04    154s] [NR-eGR]      Total       709717  77103 
[12/06 10:49:04    154s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:04    154s] [NR-eGR] Total half perimeter of net bounding box: 695776um
[12/06 10:49:04    154s] [NR-eGR] Total length: 709717um, number of vias: 77103
[12/06 10:49:04    154s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:04    154s] [NR-eGR] Total eGR-routed clock nets wire length: 15157um, number of vias: 9175
[12/06 10:49:04    154s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:04    154s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2633.34 MB )
[12/06 10:49:04    154s] Early Global Route wiring runtime: 0.35 seconds, mem = 2544.3M
[12/06 10:49:04    154s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.351, REAL:0.353, MEM:2544.3M, EPOCH TIME: 1733500144.992303
[12/06 10:49:04    154s] Tdgp not successfully inited but do clear! skip clearing
[12/06 10:49:04    154s] End of congRepair (cpu=0:00:01.9, real=0:00:01.0)
[12/06 10:49:05    154s] *** Finishing placeDesign default flow ***
[12/06 10:49:05    154s] **placeDesign ... cpu = 0: 1:20, real = 0: 1:22, mem = 2525.3M **
[12/06 10:49:05    154s] 
[12/06 10:49:05    154s] Optimization is working on the following views:
[12/06 10:49:05    154s]   Setup views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
[12/06 10:49:05    154s]   Hold  views: view_functional_wcl_slow view_functional_wcl_fast view_functional_wcl_typical 
[12/06 10:49:05    154s] Tdgp not successfully inited but do clear! skip clearing
[12/06 10:49:05    154s] 
[12/06 10:49:05    154s] *** Summary of all messages that are not suppressed in this session:
[12/06 10:49:05    154s] Severity  ID               Count  Summary                                  
[12/06 10:49:05    154s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/06 10:49:05    154s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/06 10:49:05    154s] *** Message Summary: 3 warning(s), 0 error(s)
[12/06 10:49:05    154s] 
[12/06 10:49:05    154s] *** placeDesign #1 [finish] : cpu/real = 0:01:20.2/0:01:21.9 (1.0), totSession cpu/real = 0:02:34.2/0:02:36.9 (1.0), mem = 2525.3M
[12/06 10:49:05    154s] 
[12/06 10:49:05    154s] =============================================================================================
[12/06 10:49:05    154s]  Final TAT Report : placeDesign #1                                              21.17-s075_1
[12/06 10:49:05    154s] =============================================================================================
[12/06 10:49:05    154s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 10:49:05    154s] ---------------------------------------------------------------------------------------------
[12/06 10:49:05    154s] [ ViewPruning            ]      1   0:00:00.4  (   0.5 % )     0:00:00.8 /  0:00:00.8    1.0
[12/06 10:49:05    154s] [ CellServerInit         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/06 10:49:05    154s] [ TimingUpdate           ]     12   0:00:02.4  (   3.0 % )     0:00:02.4 /  0:00:02.4    1.0
[12/06 10:49:05    154s] [ FullDelayCalc          ]      7   0:00:08.8  (  10.8 % )     0:00:08.8 /  0:00:08.8    1.0
[12/06 10:49:05    154s] [ MISC                   ]          0:01:10.2  (  85.8 % )     0:01:10.2 /  0:01:08.6    1.0
[12/06 10:49:05    154s] ---------------------------------------------------------------------------------------------
[12/06 10:49:05    154s]  placeDesign #1 TOTAL               0:01:21.9  ( 100.0 % )     0:01:21.9 /  0:01:20.2    1.0
[12/06 10:49:05    154s] ---------------------------------------------------------------------------------------------
[12/06 10:49:05    154s] 
[12/06 10:49:05    154s] <CMD> ccopt_design
[12/06 10:49:05    154s] #% Begin ccopt_design (date=12/06 10:49:05, mem=2122.1M)
[12/06 10:49:05    154s] *** ccopt_design #1 [begin] : totSession cpu/real = 0:02:34.2/0:02:36.9 (1.0), mem = 2525.3M
[12/06 10:49:05    154s] Runtime...
[12/06 10:49:05    154s] **INFO: User's settings:
[12/06 10:49:05    154s] setNanoRouteMode -extractThirdPartyCompatible  false
[12/06 10:49:05    154s] setExtractRCMode -engine                       preRoute
[12/06 10:49:05    154s] setDelayCalMode -engine                        aae
[12/06 10:49:05    154s] setDelayCalMode -ignoreNetLoad                 false
[12/06 10:49:05    154s] setOptMode -preserveAllSequential              true
[12/06 10:49:05    154s] 
[12/06 10:49:05    154s] (ccopt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[12/06 10:49:05    154s] (ccopt_design): create_ccopt_clock_tree_spec
[12/06 10:49:05    154s] Creating clock tree spec for modes (timing configs): functional_wcl_slow functional_wcl_fast functional_wcl_typical
[12/06 10:49:05    154s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[12/06 10:49:05    154s] Reset timing graph...
[12/06 10:49:05    154s] Ignoring AAE DB Resetting ...
[12/06 10:49:05    154s] Reset timing graph done.
[12/06 10:49:05    154s] Ignoring AAE DB Resetting ...
[12/06 10:49:05    154s] Analyzing clock structure...
[12/06 10:49:05    154s] Analyzing clock structure done.
[12/06 10:49:05    154s] Reset timing graph...
[12/06 10:49:05    154s] Ignoring AAE DB Resetting ...
[12/06 10:49:05    154s] Reset timing graph done.
[12/06 10:49:05    154s] Extracting original clock gating for ideal_clock...
[12/06 10:49:05    154s]   clock_tree ideal_clock contains 3136 sinks and 0 clock gates.
[12/06 10:49:05    154s] Extracting original clock gating for ideal_clock done.
[12/06 10:49:05    154s] The skew group ideal_clock/functional_wcl_slow was created. It contains 3136 sinks and 1 sources.
[12/06 10:49:05    155s] The skew group ideal_clock/functional_wcl_fast was created. It contains 3136 sinks and 1 sources.
[12/06 10:49:05    155s] The skew group ideal_clock/functional_wcl_typical was created. It contains 3136 sinks and 1 sources.
[12/06 10:49:05    155s] Checking clock tree convergence...
[12/06 10:49:05    155s] Checking clock tree convergence done.
[12/06 10:49:05    155s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[12/06 10:49:05    155s] Set place::cacheFPlanSiteMark to 1
[12/06 10:49:05    155s] 'setDesignMode -flowEffort standard' => 'setOptMode -usefulSkewCCOpt standard' 
[12/06 10:49:05    155s] Using CCOpt effort standard.
[12/06 10:49:05    155s] CCOpt::Phase::Initialization...
[12/06 10:49:05    155s] Check Prerequisites...
[12/06 10:49:05    155s] Leaving CCOpt scope - CheckPlace...
[12/06 10:49:05    155s] OPERPROF: Starting checkPlace at level 1, MEM:2533.4M, EPOCH TIME: 1733500145.889034
[12/06 10:49:05    155s] Processing tracks to init pin-track alignment.
[12/06 10:49:05    155s] z: 2, totalTracks: 1
[12/06 10:49:05    155s] z: 4, totalTracks: 1
[12/06 10:49:05    155s] z: 6, totalTracks: 1
[12/06 10:49:05    155s] z: 8, totalTracks: 1
[12/06 10:49:05    155s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:49:05    155s] All LLGs are deleted
[12/06 10:49:05    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:05    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:05    155s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2533.4M, EPOCH TIME: 1733500145.899106
[12/06 10:49:05    155s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2533.4M, EPOCH TIME: 1733500145.899599
[12/06 10:49:05    155s] # Building torus_D_W32 llgBox search-tree.
[12/06 10:49:05    155s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2533.4M, EPOCH TIME: 1733500145.899861
[12/06 10:49:05    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:05    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:05    155s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2533.4M, EPOCH TIME: 1733500145.900437
[12/06 10:49:05    155s] Max number of tech site patterns supported in site array is 256.
[12/06 10:49:05    155s] Core basic site is core
[12/06 10:49:05    155s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2533.4M, EPOCH TIME: 1733500145.900953
[12/06 10:49:06    155s] After signature check, allow fast init is false, keep pre-filter is true.
[12/06 10:49:06    155s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 10:49:06    155s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.155, REAL:0.155, MEM:2533.4M, EPOCH TIME: 1733500146.056025
[12/06 10:49:06    155s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 10:49:06    155s] SiteArray: use 31,911,936 bytes
[12/06 10:49:06    155s] SiteArray: current memory after site array memory allocation 2563.8M
[12/06 10:49:06    155s] SiteArray: FP blocked sites are writable
[12/06 10:49:06    155s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 10:49:06    155s] Atter site array init, number of instance map data is 0.
[12/06 10:49:06    155s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.266, REAL:0.267, MEM:2563.8M, EPOCH TIME: 1733500146.166944
[12/06 10:49:06    155s] 
[12/06 10:49:06    155s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:49:06    155s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.292, REAL:0.293, MEM:2563.8M, EPOCH TIME: 1733500146.192542
[12/06 10:49:06    155s] 
[12/06 10:49:06    155s] Begin checking placement ... (start mem=2533.4M, init mem=2563.8M)
[12/06 10:49:06    155s] Begin checking exclusive groups violation ...
[12/06 10:49:06    155s] There are 0 groups to check, max #box is 0, total #box is 0
[12/06 10:49:06    155s] Finished checking exclusive groups violations. Found 0 Vio.
[12/06 10:49:06    155s] 
[12/06 10:49:06    155s] Running CheckPlace using 1 thread in normal mode...
[12/06 10:49:06    155s] 
[12/06 10:49:06    155s] ...checkPlace normal is done!
[12/06 10:49:06    155s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2563.8M, EPOCH TIME: 1733500146.301235
[12/06 10:49:06    155s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.004, REAL:0.004, MEM:2563.8M, EPOCH TIME: 1733500146.304909
[12/06 10:49:06    155s] *info: Placed = 7026          
[12/06 10:49:06    155s] *info: Unplaced = 0           
[12/06 10:49:06    155s] Placement Density:1.44%(32179/2237717)
[12/06 10:49:06    155s] Placement Density (including fixed std cells):1.44%(32179/2237717)
[12/06 10:49:06    155s] All LLGs are deleted
[12/06 10:49:06    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7026).
[12/06 10:49:06    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:06    155s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2563.8M, EPOCH TIME: 1733500146.321221
[12/06 10:49:06    155s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2563.8M, EPOCH TIME: 1733500146.321937
[12/06 10:49:06    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:06    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:06    155s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:01.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2563.8M)
[12/06 10:49:06    155s] OPERPROF: Finished checkPlace at level 1, CPU:0.435, REAL:0.437, MEM:2563.8M, EPOCH TIME: 1733500146.325765
[12/06 10:49:06    155s] Leaving CCOpt scope - CheckPlace done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/06 10:49:06    155s] Innovus will update I/O latencies
[12/06 10:49:06    155s] Found 0 ideal nets, 0 pins with transition annotations, 0 instances with delay annotations, 0 nets with delay annotations, refer to logv for details.
[12/06 10:49:06    155s] 
[12/06 10:49:06    155s] 
[12/06 10:49:06    155s] 
[12/06 10:49:06    155s] Check Prerequisites done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/06 10:49:06    155s] CCOpt::Phase::Initialization done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/06 10:49:06    155s] Info: 1 threads available for lower-level modules during optimization.
[12/06 10:49:06    155s] Executing ccopt post-processing.
[12/06 10:49:06    155s] Synthesizing clock trees with CCOpt...
[12/06 10:49:06    155s] *** CTS #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:02:35.5/0:02:38.1 (1.0), mem = 2563.8M
[12/06 10:49:06    155s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/06 10:49:06    155s] CCOpt::Phase::PreparingToBalance...
[12/06 10:49:06    155s] Leaving CCOpt scope - Initializing power interface...
[12/06 10:49:06    155s] Leaving CCOpt scope - Initializing power interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:06    155s] 
[12/06 10:49:06    155s] Positive (advancing) pin insertion delays
[12/06 10:49:06    155s] =========================================
[12/06 10:49:06    155s] 
[12/06 10:49:06    155s] Found 0 advancing pin insertion delay (0.000% of 3136 clock tree sinks)
[12/06 10:49:06    155s] 
[12/06 10:49:06    155s] Negative (delaying) pin insertion delays
[12/06 10:49:06    155s] ========================================
[12/06 10:49:06    155s] 
[12/06 10:49:06    155s] Found 0 delaying pin insertion delay (0.000% of 3136 clock tree sinks)
[12/06 10:49:06    155s] **WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast
[12/06 10:49:06    155s] **WARN: (IMPCCOPT-1127):	The skew group default.ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast
[12/06 10:49:06    155s] The skew group ideal_clock/functional_wcl_slow has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
[12/06 10:49:06    155s] The skew group ideal_clock/functional_wcl_typical has been identified as a duplicate of: ideal_clock/functional_wcl_fast, so it will not be cloned.
[12/06 10:49:06    155s] Notify start of optimization...
[12/06 10:49:06    155s] Notify start of optimization done.
[12/06 10:49:06    155s] Leaving CCOpt scope - optDesignGlobalRouteStep...
[12/06 10:49:06    155s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2563.8M, EPOCH TIME: 1733500146.342133
[12/06 10:49:06    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:06    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:06    155s] All LLGs are deleted
[12/06 10:49:06    155s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:06    155s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:06    155s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2563.8M, EPOCH TIME: 1733500146.342209
[12/06 10:49:06    155s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2563.8M, EPOCH TIME: 1733500146.342244
[12/06 10:49:06    155s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.002, REAL:0.002, MEM:2555.8M, EPOCH TIME: 1733500146.343968
[12/06 10:49:06    155s] ### Creating LA Mngr. totSessionCpu=0:02:35 mem=2555.8M
[12/06 10:49:06    155s] 
[12/06 10:49:06    155s] Trim Metal Layers:
[12/06 10:49:06    155s] LayerId::1 widthSet size::4
[12/06 10:49:06    155s] LayerId::2 widthSet size::4
[12/06 10:49:06    155s] LayerId::3 widthSet size::4
[12/06 10:49:06    155s] LayerId::4 widthSet size::4
[12/06 10:49:06    155s] LayerId::5 widthSet size::4
[12/06 10:49:06    155s] LayerId::6 widthSet size::4
[12/06 10:49:06    155s] LayerId::7 widthSet size::4
[12/06 10:49:06    155s] LayerId::8 widthSet size::4
[12/06 10:49:06    155s] LayerId::9 widthSet size::4
[12/06 10:49:06    155s] LayerId::10 widthSet size::2
[12/06 10:49:06    155s] Updating RC grid for preRoute extraction ...
[12/06 10:49:06    155s] eee: pegSigSF::1.070000
[12/06 10:49:06    155s] Initializing multi-corner capacitance tables ... 
[12/06 10:49:06    155s] Initializing multi-corner resistance tables ...
[12/06 10:49:06    155s] eee: l::1 avDens::0.110237 usedTrk::70004.888911 availTrk::635040.000000 sigTrk::70004.888911
[12/06 10:49:06    155s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:49:06    155s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:49:06    155s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:49:06    155s] eee: l::5 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/06 10:49:06    155s] eee: l::6 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/06 10:49:06    155s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:49:06    155s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:49:06    155s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:49:06    155s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:49:06    155s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 10:49:06    155s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 wcR=0.693800 newSi=0.000000 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/06 10:49:06    155s] ### Creating LA Mngr, finished. totSessionCpu=0:02:36 mem=2553.8M
[12/06 10:49:06    155s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2553.80 MB )
[12/06 10:49:06    155s] (I)      ==================== Layers =====================
[12/06 10:49:06    155s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:06    155s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 10:49:06    155s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:06    155s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 10:49:06    155s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 10:49:06    155s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 10:49:06    155s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 10:49:06    155s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 10:49:06    155s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 10:49:06    155s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 10:49:06    155s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 10:49:06    155s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 10:49:06    155s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 10:49:06    155s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 10:49:06    155s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 10:49:06    155s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 10:49:06    155s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 10:49:06    155s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 10:49:06    155s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 10:49:06    155s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 10:49:06    155s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 10:49:06    155s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 10:49:06    155s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 10:49:06    155s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:06    155s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 10:49:06    155s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 10:49:06    155s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:06    155s] (I)      Started Import and model ( Curr Mem: 2553.80 MB )
[12/06 10:49:06    155s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:49:06    155s] (I)      == Non-default Options ==
[12/06 10:49:06    155s] (I)      Maximum routing layer                              : 10
[12/06 10:49:06    155s] (I)      Number of threads                                  : 1
[12/06 10:49:06    155s] (I)      Method to set GCell size                           : row
[12/06 10:49:06    155s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 10:49:06    155s] (I)      Use row-based GCell size
[12/06 10:49:06    155s] (I)      Use row-based GCell align
[12/06 10:49:06    155s] (I)      layer 0 area = 168000
[12/06 10:49:06    155s] (I)      layer 1 area = 208000
[12/06 10:49:06    155s] (I)      layer 2 area = 208000
[12/06 10:49:06    155s] (I)      layer 3 area = 208000
[12/06 10:49:06    155s] (I)      layer 4 area = 208000
[12/06 10:49:06    155s] (I)      layer 5 area = 208000
[12/06 10:49:06    155s] (I)      layer 6 area = 208000
[12/06 10:49:06    155s] (I)      layer 7 area = 2259999
[12/06 10:49:06    155s] (I)      layer 8 area = 2259999
[12/06 10:49:06    155s] (I)      layer 9 area = 0
[12/06 10:49:06    155s] (I)      GCell unit size   : 3600
[12/06 10:49:06    155s] (I)      GCell multiplier  : 1
[12/06 10:49:06    155s] (I)      GCell row height  : 3600
[12/06 10:49:06    155s] (I)      Actual row height : 3600
[12/06 10:49:06    155s] (I)      GCell align ref   : 4000 4000
[12/06 10:49:06    155s] [NR-eGR] Track table information for default rule: 
[12/06 10:49:06    155s] [NR-eGR] M1 has single uniform track structure
[12/06 10:49:06    155s] [NR-eGR] M2 has single uniform track structure
[12/06 10:49:06    155s] [NR-eGR] M3 has single uniform track structure
[12/06 10:49:06    155s] [NR-eGR] M4 has single uniform track structure
[12/06 10:49:06    155s] [NR-eGR] M5 has single uniform track structure
[12/06 10:49:06    155s] [NR-eGR] M6 has single uniform track structure
[12/06 10:49:06    155s] [NR-eGR] M7 has single uniform track structure
[12/06 10:49:06    155s] [NR-eGR] M8 has single uniform track structure
[12/06 10:49:06    155s] [NR-eGR] M9 has single uniform track structure
[12/06 10:49:06    155s] [NR-eGR] AP has single uniform track structure
[12/06 10:49:06    155s] (I)      ================== Default via ==================
[12/06 10:49:06    155s] (I)      +---+--------------------+----------------------+
[12/06 10:49:06    155s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 10:49:06    155s] (I)      +---+--------------------+----------------------+
[12/06 10:49:06    155s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 10:49:06    155s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 10:49:06    155s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 10:49:06    155s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 10:49:06    155s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 10:49:06    155s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 10:49:06    155s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 10:49:06    155s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 10:49:06    155s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 10:49:06    155s] (I)      +---+--------------------+----------------------+
[12/06 10:49:06    155s] [NR-eGR] Read 2100180 PG shapes
[12/06 10:49:06    155s] [NR-eGR] Read 0 clock shapes
[12/06 10:49:06    155s] [NR-eGR] Read 0 other shapes
[12/06 10:49:06    155s] [NR-eGR] #Routing Blockages  : 0
[12/06 10:49:06    155s] [NR-eGR] #Instance Blockages : 0
[12/06 10:49:06    155s] [NR-eGR] #PG Blockages       : 2100180
[12/06 10:49:06    155s] [NR-eGR] #Halo Blockages     : 0
[12/06 10:49:06    155s] [NR-eGR] #Boundary Blockages : 0
[12/06 10:49:06    155s] [NR-eGR] #Clock Blockages    : 0
[12/06 10:49:06    155s] [NR-eGR] #Other Blockages    : 0
[12/06 10:49:06    155s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 10:49:06    155s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 10:49:06    155s] [NR-eGR] Read 7042 nets ( ignored 0 )
[12/06 10:49:06    155s] (I)      early_global_route_priority property id does not exist.
[12/06 10:49:06    155s] (I)      Read Num Blocks=2100180  Num Prerouted Wires=0  Num CS=0
[12/06 10:49:06    156s] (I)      Layer 1 (V) : #blockages 497536 : #preroutes 0
[12/06 10:49:07    156s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 0
[12/06 10:49:07    156s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 0
[12/06 10:49:07    156s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 10:49:07    156s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 10:49:07    156s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 10:49:07    156s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 10:49:07    156s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 10:49:07    156s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 10:49:07    156s] (I)      Number of ignored nets                =      0
[12/06 10:49:07    156s] (I)      Number of connected nets              =      0
[12/06 10:49:07    156s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 10:49:07    156s] (I)      Number of clock nets                  =      1.  Ignored: No
[12/06 10:49:07    156s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 10:49:07    156s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 10:49:07    156s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 10:49:07    156s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 10:49:07    156s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 10:49:07    156s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 10:49:07    156s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 10:49:07    156s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[12/06 10:49:07    156s] (I)      Ndr track 0 does not exist
[12/06 10:49:07    156s] (I)      ---------------------Grid Graph Info--------------------
[12/06 10:49:07    156s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 10:49:07    156s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 10:49:07    156s] (I)      Site width          :   400  (dbu)
[12/06 10:49:07    156s] (I)      Row height          :  3600  (dbu)
[12/06 10:49:07    156s] (I)      GCell row height    :  3600  (dbu)
[12/06 10:49:07    156s] (I)      GCell width         :  3600  (dbu)
[12/06 10:49:07    156s] (I)      GCell height        :  3600  (dbu)
[12/06 10:49:07    156s] (I)      Grid                :   834   834    10
[12/06 10:49:07    156s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 10:49:07    156s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 10:49:07    156s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 10:49:07    156s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 10:49:07    156s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 10:49:07    156s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 10:49:07    156s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 10:49:07    156s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 10:49:07    156s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 10:49:07    156s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 10:49:07    156s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 10:49:07    156s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 10:49:07    156s] (I)      --------------------------------------------------------
[12/06 10:49:07    156s] 
[12/06 10:49:07    156s] [NR-eGR] ============ Routing rule table ============
[12/06 10:49:07    156s] [NR-eGR] Rule id: 0  Nets: 7042
[12/06 10:49:07    156s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 10:49:07    156s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 10:49:07    156s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 10:49:07    156s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 10:49:07    156s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 10:49:07    156s] [NR-eGR] ========================================
[12/06 10:49:07    156s] [NR-eGR] 
[12/06 10:49:07    156s] (I)      =============== Blocked Tracks ===============
[12/06 10:49:07    156s] (I)      +-------+---------+----------+---------------+
[12/06 10:49:07    156s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 10:49:07    156s] (I)      +-------+---------+----------+---------------+
[12/06 10:49:07    156s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 10:49:07    156s] (I)      |     2 | 6255000 |  1741376 |        27.84% |
[12/06 10:49:07    156s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/06 10:49:07    156s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 10:49:07    156s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/06 10:49:07    156s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/06 10:49:07    156s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 10:49:07    156s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 10:49:07    156s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 10:49:07    156s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 10:49:07    156s] (I)      +-------+---------+----------+---------------+
[12/06 10:49:07    156s] (I)      Finished Import and model ( CPU: 0.76 sec, Real: 0.76 sec, Curr Mem: 2686.20 MB )
[12/06 10:49:07    156s] (I)      Reset routing kernel
[12/06 10:49:07    156s] (I)      Started Global Routing ( Curr Mem: 2686.20 MB )
[12/06 10:49:07    156s] (I)      totalPins=27985  totalGlobalPin=26426 (94.43%)
[12/06 10:49:07    156s] (I)      total 2D Cap : 34439879 = (17412463 H, 17027416 V)
[12/06 10:49:07    156s] [NR-eGR] Layer group 1: route 7042 net(s) in layer range [2, 10]
[12/06 10:49:07    156s] (I)      
[12/06 10:49:07    156s] (I)      ============  Phase 1a Route ============
[12/06 10:49:07    156s] (I)      Usage: 390667 = (195557 H, 195110 V) = (1.12% H, 1.15% V) = (3.520e+05um H, 3.512e+05um V)
[12/06 10:49:07    156s] (I)      
[12/06 10:49:07    156s] (I)      ============  Phase 1b Route ============
[12/06 10:49:07    156s] (I)      Usage: 390667 = (195557 H, 195110 V) = (1.12% H, 1.15% V) = (3.520e+05um H, 3.512e+05um V)
[12/06 10:49:07    156s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.032006e+05um
[12/06 10:49:07    156s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/06 10:49:07    156s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 10:49:07    156s] (I)      
[12/06 10:49:07    156s] (I)      ============  Phase 1c Route ============
[12/06 10:49:07    156s] (I)      Usage: 390667 = (195557 H, 195110 V) = (1.12% H, 1.15% V) = (3.520e+05um H, 3.512e+05um V)
[12/06 10:49:07    156s] (I)      
[12/06 10:49:07    156s] (I)      ============  Phase 1d Route ============
[12/06 10:49:07    156s] (I)      Usage: 390667 = (195557 H, 195110 V) = (1.12% H, 1.15% V) = (3.520e+05um H, 3.512e+05um V)
[12/06 10:49:07    156s] (I)      
[12/06 10:49:07    156s] (I)      ============  Phase 1e Route ============
[12/06 10:49:07    156s] (I)      Usage: 390667 = (195557 H, 195110 V) = (1.12% H, 1.15% V) = (3.520e+05um H, 3.512e+05um V)
[12/06 10:49:07    156s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 7.032006e+05um
[12/06 10:49:07    156s] (I)      
[12/06 10:49:07    156s] (I)      ============  Phase 1l Route ============
[12/06 10:49:07    156s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/06 10:49:07    156s] (I)      Layer  2:    5655432     89990         5           0     6252498    ( 0.00%) 
[12/06 10:49:07    156s] (I)      Layer  3:    5717469    110311         0           0     6252498    ( 0.00%) 
[12/06 10:49:07    156s] (I)      Layer  4:    5655432    109838         0           0     6252498    ( 0.00%) 
[12/06 10:49:07    156s] (I)      Layer  5:    4127728     14903         2           0     6252498    ( 0.00%) 
[12/06 10:49:07    156s] (I)      Layer  6:    4332235      2237         0           0     6252498    ( 0.00%) 
[12/06 10:49:07    156s] (I)      Layer  7:    6246667     72368         0           0     6252498    ( 0.00%) 
[12/06 10:49:07    156s] (I)      Layer  8:    1561875      5369         0           0     1563124    ( 0.00%) 
[12/06 10:49:07    156s] (I)      Layer  9:    1561875         0         0           0     1563124    ( 0.00%) 
[12/06 10:49:07    156s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/06 10:49:07    156s] (I)      Total:      35050303    405016         7      139328    40694291    ( 0.34%) 
[12/06 10:49:07    157s] (I)      
[12/06 10:49:07    157s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 10:49:07    157s] [NR-eGR]                        OverCon            
[12/06 10:49:07    157s] [NR-eGR]                         #Gcell     %Gcell
[12/06 10:49:07    157s] [NR-eGR]        Layer             (1-2)    OverCon
[12/06 10:49:07    157s] [NR-eGR] ----------------------------------------------
[12/06 10:49:07    157s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:07    157s] [NR-eGR]      M2 ( 2)         4( 0.00%)   ( 0.00%) 
[12/06 10:49:07    157s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:07    157s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:07    157s] [NR-eGR]      M5 ( 5)         2( 0.00%)   ( 0.00%) 
[12/06 10:49:07    157s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:07    157s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:07    157s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:07    157s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:07    157s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:07    157s] [NR-eGR] ----------------------------------------------
[12/06 10:49:07    157s] [NR-eGR]        Total         6( 0.00%)   ( 0.00%) 
[12/06 10:49:07    157s] [NR-eGR] 
[12/06 10:49:07    157s] (I)      Finished Global Routing ( CPU: 0.56 sec, Real: 0.56 sec, Curr Mem: 2686.20 MB )
[12/06 10:49:07    157s] (I)      total 2D Cap : 35125496 = (17696835 H, 17428661 V)
[12/06 10:49:08    157s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 10:49:08    157s] (I)      ============= Track Assignment ============
[12/06 10:49:08    157s] (I)      Started Track Assignment (1T) ( Curr Mem: 2686.20 MB )
[12/06 10:49:08    157s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 10:49:08    157s] (I)      Run Multi-thread track assignment
[12/06 10:49:08    157s] (I)      Finished Track Assignment (1T) ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2686.20 MB )
[12/06 10:49:08    157s] (I)      Started Export ( Curr Mem: 2686.20 MB )
[12/06 10:49:08    157s] [NR-eGR]             Length (um)   Vias 
[12/06 10:49:08    157s] [NR-eGR] -------------------------------
[12/06 10:49:08    157s] [NR-eGR]  M1  (1H)             0  27985 
[12/06 10:49:08    157s] [NR-eGR]  M2  (2V)        144634  44314 
[12/06 10:49:08    157s] [NR-eGR]  M3  (3H)        199234   2764 
[12/06 10:49:08    157s] [NR-eGR]  M4  (4V)        196697    822 
[12/06 10:49:08    157s] [NR-eGR]  M5  (5H)         25917    602 
[12/06 10:49:08    157s] [NR-eGR]  M6  (6V)          3464    581 
[12/06 10:49:08    157s] [NR-eGR]  M7  (7H)        130102     35 
[12/06 10:49:08    157s] [NR-eGR]  M8  (8V)          9668      0 
[12/06 10:49:08    157s] [NR-eGR]  M9  (9H)             0      0 
[12/06 10:49:08    157s] [NR-eGR]  AP  (10V)            0      0 
[12/06 10:49:08    157s] [NR-eGR] -------------------------------
[12/06 10:49:08    157s] [NR-eGR]      Total       709717  77103 
[12/06 10:49:08    157s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:08    157s] [NR-eGR] Total half perimeter of net bounding box: 695776um
[12/06 10:49:08    157s] [NR-eGR] Total length: 709717um, number of vias: 77103
[12/06 10:49:08    157s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:08    157s] [NR-eGR] Total eGR-routed clock nets wire length: 15157um, number of vias: 9175
[12/06 10:49:08    157s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:08    157s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.06 sec, Curr Mem: 2686.20 MB )
[12/06 10:49:08    157s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.90 sec, Real: 1.91 sec, Curr Mem: 2573.20 MB )
[12/06 10:49:08    157s] (I)      ==================================== Runtime Summary =====================================
[12/06 10:49:08    157s] (I)       Step                                         %      Start     Finish      Real       CPU 
[12/06 10:49:08    157s] (I)      ------------------------------------------------------------------------------------------
[12/06 10:49:08    157s] (I)       Early Global Route kernel              100.00%  46.28 sec  48.19 sec  1.91 sec  1.90 sec 
[12/06 10:49:08    157s] (I)       +-Import and model                      39.87%  46.28 sec  47.04 sec  0.76 sec  0.76 sec 
[12/06 10:49:08    157s] (I)       | +-Create place DB                      1.03%  46.28 sec  46.30 sec  0.02 sec  0.02 sec 
[12/06 10:49:08    157s] (I)       | | +-Import place data                  1.02%  46.28 sec  46.30 sec  0.02 sec  0.02 sec 
[12/06 10:49:08    157s] (I)       | | | +-Read instances and placement     0.30%  46.28 sec  46.29 sec  0.01 sec  0.01 sec 
[12/06 10:49:08    157s] (I)       | | | +-Read nets                        0.72%  46.29 sec  46.30 sec  0.01 sec  0.01 sec 
[12/06 10:49:08    157s] (I)       | +-Create route DB                     35.78%  46.30 sec  46.99 sec  0.68 sec  0.68 sec 
[12/06 10:49:08    157s] (I)       | | +-Import route data (1T)            35.77%  46.30 sec  46.99 sec  0.68 sec  0.68 sec 
[12/06 10:49:08    157s] (I)       | | | +-Read blockages ( Layer 2-10 )   11.57%  46.31 sec  46.53 sec  0.22 sec  0.22 sec 
[12/06 10:49:08    157s] (I)       | | | | +-Read routing blockages         0.00%  46.31 sec  46.31 sec  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)       | | | | +-Read instance blockages        0.06%  46.31 sec  46.31 sec  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)       | | | | +-Read PG blockages             11.47%  46.31 sec  46.53 sec  0.22 sec  0.22 sec 
[12/06 10:49:08    157s] (I)       | | | | +-Read clock blockages           0.00%  46.53 sec  46.53 sec  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)       | | | | +-Read other blockages           0.00%  46.53 sec  46.53 sec  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)       | | | | +-Read halo blockages            0.01%  46.53 sec  46.53 sec  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)       | | | | +-Read boundary cut boxes        0.00%  46.53 sec  46.53 sec  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)       | | | +-Read blackboxes                  0.01%  46.53 sec  46.53 sec  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)       | | | +-Read prerouted                   0.02%  46.53 sec  46.53 sec  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)       | | | +-Read unlegalized nets            0.05%  46.53 sec  46.53 sec  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)       | | | +-Read nets                        0.14%  46.53 sec  46.53 sec  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)       | | | +-Set up via pillars               0.00%  46.53 sec  46.53 sec  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)       | | | +-Initialize 3D grid graph         0.71%  46.53 sec  46.55 sec  0.01 sec  0.01 sec 
[12/06 10:49:08    157s] (I)       | | | +-Model blockage capacity         22.98%  46.55 sec  46.99 sec  0.44 sec  0.44 sec 
[12/06 10:49:08    157s] (I)       | | | | +-Initialize 3D capacity        21.73%  46.55 sec  46.96 sec  0.42 sec  0.41 sec 
[12/06 10:49:08    157s] (I)       | +-Read aux data                        0.00%  46.99 sec  46.99 sec  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)       | +-Others data preparation              0.16%  46.99 sec  46.99 sec  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)       | +-Create route kernel                  2.82%  46.99 sec  47.04 sec  0.05 sec  0.05 sec 
[12/06 10:49:08    157s] (I)       +-Global Routing                        29.26%  47.04 sec  47.60 sec  0.56 sec  0.56 sec 
[12/06 10:49:08    157s] (I)       | +-Initialization                       0.36%  47.05 sec  47.05 sec  0.01 sec  0.01 sec 
[12/06 10:49:08    157s] (I)       | +-Net group 1                         21.59%  47.05 sec  47.46 sec  0.41 sec  0.41 sec 
[12/06 10:49:08    157s] (I)       | | +-Generate topology                  0.51%  47.05 sec  47.06 sec  0.01 sec  0.01 sec 
[12/06 10:49:08    157s] (I)       | | +-Phase 1a                           3.08%  47.13 sec  47.19 sec  0.06 sec  0.06 sec 
[12/06 10:49:08    157s] (I)       | | | +-Pattern routing (1T)             2.71%  47.13 sec  47.18 sec  0.05 sec  0.05 sec 
[12/06 10:49:08    157s] (I)       | | | +-Add via demand to 2D             0.35%  47.18 sec  47.19 sec  0.01 sec  0.01 sec 
[12/06 10:49:08    157s] (I)       | | +-Phase 1b                           0.11%  47.19 sec  47.19 sec  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)       | | +-Phase 1c                           0.01%  47.19 sec  47.19 sec  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)       | | +-Phase 1d                           0.00%  47.19 sec  47.19 sec  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)       | | +-Phase 1e                           0.11%  47.19 sec  47.20 sec  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)       | | | +-Route legalization               0.00%  47.19 sec  47.19 sec  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)       | | +-Phase 1l                          14.07%  47.20 sec  47.46 sec  0.27 sec  0.27 sec 
[12/06 10:49:08    157s] (I)       | | | +-Layer assignment (1T)           11.31%  47.25 sec  47.46 sec  0.22 sec  0.22 sec 
[12/06 10:49:08    157s] (I)       | +-Clean cong LA                        0.00%  47.46 sec  47.46 sec  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)       +-Export 3D cong map                    10.88%  47.60 sec  47.81 sec  0.21 sec  0.21 sec 
[12/06 10:49:08    157s] (I)       | +-Export 2D cong map                   0.91%  47.79 sec  47.81 sec  0.02 sec  0.02 sec 
[12/06 10:49:08    157s] (I)       +-Extract Global 3D Wires                0.40%  47.81 sec  47.82 sec  0.01 sec  0.01 sec 
[12/06 10:49:08    157s] (I)       +-Track Assignment (1T)                 15.78%  47.82 sec  48.12 sec  0.30 sec  0.30 sec 
[12/06 10:49:08    157s] (I)       | +-Initialization                       0.02%  47.82 sec  47.82 sec  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)       | +-Track Assignment Kernel             15.64%  47.82 sec  48.12 sec  0.30 sec  0.30 sec 
[12/06 10:49:08    157s] (I)       | +-Free Memory                          0.00%  48.12 sec  48.12 sec  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)       +-Export                                 2.89%  48.12 sec  48.18 sec  0.06 sec  0.05 sec 
[12/06 10:49:08    157s] (I)       | +-Export DB wires                      1.87%  48.12 sec  48.16 sec  0.04 sec  0.04 sec 
[12/06 10:49:08    157s] (I)       | | +-Export all nets                    1.45%  48.12 sec  48.15 sec  0.03 sec  0.03 sec 
[12/06 10:49:08    157s] (I)       | | +-Set wire vias                      0.26%  48.15 sec  48.16 sec  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)       | +-Report wirelength                    0.52%  48.16 sec  48.17 sec  0.01 sec  0.01 sec 
[12/06 10:49:08    157s] (I)       | +-Update net boxes                     0.48%  48.17 sec  48.18 sec  0.01 sec  0.01 sec 
[12/06 10:49:08    157s] (I)       | +-Update timing                        0.00%  48.18 sec  48.18 sec  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)       +-Postprocess design                     0.28%  48.18 sec  48.18 sec  0.01 sec  0.01 sec 
[12/06 10:49:08    157s] (I)      ===================== Summary by functions =====================
[12/06 10:49:08    157s] (I)       Lv  Step                                 %      Real       CPU 
[12/06 10:49:08    157s] (I)      ----------------------------------------------------------------
[12/06 10:49:08    157s] (I)        0  Early Global Route kernel      100.00%  1.91 sec  1.90 sec 
[12/06 10:49:08    157s] (I)        1  Import and model                39.87%  0.76 sec  0.76 sec 
[12/06 10:49:08    157s] (I)        1  Global Routing                  29.26%  0.56 sec  0.56 sec 
[12/06 10:49:08    157s] (I)        1  Track Assignment (1T)           15.78%  0.30 sec  0.30 sec 
[12/06 10:49:08    157s] (I)        1  Export 3D cong map              10.88%  0.21 sec  0.21 sec 
[12/06 10:49:08    157s] (I)        1  Export                           2.89%  0.06 sec  0.05 sec 
[12/06 10:49:08    157s] (I)        1  Extract Global 3D Wires          0.40%  0.01 sec  0.01 sec 
[12/06 10:49:08    157s] (I)        1  Postprocess design               0.28%  0.01 sec  0.01 sec 
[12/06 10:49:08    157s] (I)        2  Create route DB                 35.78%  0.68 sec  0.68 sec 
[12/06 10:49:08    157s] (I)        2  Net group 1                     21.59%  0.41 sec  0.41 sec 
[12/06 10:49:08    157s] (I)        2  Track Assignment Kernel         15.64%  0.30 sec  0.30 sec 
[12/06 10:49:08    157s] (I)        2  Create route kernel              2.82%  0.05 sec  0.05 sec 
[12/06 10:49:08    157s] (I)        2  Export DB wires                  1.87%  0.04 sec  0.04 sec 
[12/06 10:49:08    157s] (I)        2  Create place DB                  1.03%  0.02 sec  0.02 sec 
[12/06 10:49:08    157s] (I)        2  Export 2D cong map               0.91%  0.02 sec  0.02 sec 
[12/06 10:49:08    157s] (I)        2  Report wirelength                0.52%  0.01 sec  0.01 sec 
[12/06 10:49:08    157s] (I)        2  Update net boxes                 0.48%  0.01 sec  0.01 sec 
[12/06 10:49:08    157s] (I)        2  Initialization                   0.38%  0.01 sec  0.01 sec 
[12/06 10:49:08    157s] (I)        2  Others data preparation          0.16%  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)        3  Import route data (1T)          35.77%  0.68 sec  0.68 sec 
[12/06 10:49:08    157s] (I)        3  Phase 1l                        14.07%  0.27 sec  0.27 sec 
[12/06 10:49:08    157s] (I)        3  Phase 1a                         3.08%  0.06 sec  0.06 sec 
[12/06 10:49:08    157s] (I)        3  Export all nets                  1.45%  0.03 sec  0.03 sec 
[12/06 10:49:08    157s] (I)        3  Import place data                1.02%  0.02 sec  0.02 sec 
[12/06 10:49:08    157s] (I)        3  Generate topology                0.51%  0.01 sec  0.01 sec 
[12/06 10:49:08    157s] (I)        3  Set wire vias                    0.26%  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)        3  Phase 1b                         0.11%  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)        3  Phase 1e                         0.11%  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)        4  Model blockage capacity         22.98%  0.44 sec  0.44 sec 
[12/06 10:49:08    157s] (I)        4  Read blockages ( Layer 2-10 )   11.57%  0.22 sec  0.22 sec 
[12/06 10:49:08    157s] (I)        4  Layer assignment (1T)           11.31%  0.22 sec  0.22 sec 
[12/06 10:49:08    157s] (I)        4  Pattern routing (1T)             2.71%  0.05 sec  0.05 sec 
[12/06 10:49:08    157s] (I)        4  Read nets                        0.86%  0.02 sec  0.02 sec 
[12/06 10:49:08    157s] (I)        4  Initialize 3D grid graph         0.71%  0.01 sec  0.01 sec 
[12/06 10:49:08    157s] (I)        4  Add via demand to 2D             0.35%  0.01 sec  0.01 sec 
[12/06 10:49:08    157s] (I)        4  Read instances and placement     0.30%  0.01 sec  0.01 sec 
[12/06 10:49:08    157s] (I)        4  Read unlegalized nets            0.05%  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)        4  Read prerouted                   0.02%  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)        5  Initialize 3D capacity          21.73%  0.42 sec  0.41 sec 
[12/06 10:49:08    157s] (I)        5  Read PG blockages               11.47%  0.22 sec  0.22 sec 
[12/06 10:49:08    157s] (I)        5  Read instance blockages          0.06%  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[12/06 10:49:08    157s] Leaving CCOpt scope - optDesignGlobalRouteStep done. (took cpu=0:00:02.2 real=0:00:02.2)
[12/06 10:49:08    157s] Legalization setup...
[12/06 10:49:08    157s] Using cell based legalization.
[12/06 10:49:08    157s] Initializing placement interface...
[12/06 10:49:08    157s]   Use check_library -place or consult logv if problems occur.
[12/06 10:49:08    157s]   Leaving CCOpt scope - Initializing placement interface...
[12/06 10:49:08    157s] OPERPROF: Starting DPlace-Init at level 1, MEM:2554.2M, EPOCH TIME: 1733500148.527651
[12/06 10:49:08    157s] Processing tracks to init pin-track alignment.
[12/06 10:49:08    157s] z: 2, totalTracks: 1
[12/06 10:49:08    157s] z: 4, totalTracks: 1
[12/06 10:49:08    157s] z: 6, totalTracks: 1
[12/06 10:49:08    157s] z: 8, totalTracks: 1
[12/06 10:49:08    157s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:49:08    157s] All LLGs are deleted
[12/06 10:49:08    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:08    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:08    157s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2554.2M, EPOCH TIME: 1733500148.537667
[12/06 10:49:08    157s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2554.2M, EPOCH TIME: 1733500148.538041
[12/06 10:49:08    157s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2554.2M, EPOCH TIME: 1733500148.539458
[12/06 10:49:08    157s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:08    157s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:08    157s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2554.2M, EPOCH TIME: 1733500148.539948
[12/06 10:49:08    157s] Max number of tech site patterns supported in site array is 256.
[12/06 10:49:08    157s] Core basic site is core
[12/06 10:49:08    157s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2554.2M, EPOCH TIME: 1733500148.554538
[12/06 10:49:08    157s] After signature check, allow fast init is false, keep pre-filter is true.
[12/06 10:49:08    157s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/06 10:49:08    157s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.157, REAL:0.158, MEM:2554.2M, EPOCH TIME: 1733500148.712207
[12/06 10:49:08    157s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 10:49:08    157s] SiteArray: use 31,911,936 bytes
[12/06 10:49:08    157s] SiteArray: current memory after site array memory allocation 2554.2M
[12/06 10:49:08    157s] SiteArray: FP blocked sites are writable
[12/06 10:49:08    157s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 10:49:08    157s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2554.2M, EPOCH TIME: 1733500148.776441
[12/06 10:49:10    159s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.570, REAL:1.572, MEM:2554.2M, EPOCH TIME: 1733500150.348446
[12/06 10:49:10    159s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 10:49:10    159s] Atter site array init, number of instance map data is 0.
[12/06 10:49:10    159s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.860, REAL:1.863, MEM:2554.2M, EPOCH TIME: 1733500150.402556
[12/06 10:49:10    159s] 
[12/06 10:49:10    159s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:49:10    159s] OPERPROF:     Starting CMU at level 3, MEM:2554.2M, EPOCH TIME: 1733500150.436117
[12/06 10:49:10    159s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2554.2M, EPOCH TIME: 1733500150.437544
[12/06 10:49:10    159s] 
[12/06 10:49:10    159s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 10:49:10    159s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.905, REAL:1.908, MEM:2554.2M, EPOCH TIME: 1733500150.447887
[12/06 10:49:10    159s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2554.2M, EPOCH TIME: 1733500150.447936
[12/06 10:49:10    159s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2554.2M, EPOCH TIME: 1733500150.448349
[12/06 10:49:10    159s] 
[12/06 10:49:10    159s] [CPU] DPlace-Init (cpu=0:00:02.0, real=0:00:02.0, mem=2554.2MB).
[12/06 10:49:10    159s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.978, REAL:1.981, MEM:2554.2M, EPOCH TIME: 1733500150.508968
[12/06 10:49:10    159s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:02.0 real=0:00:02.0)
[12/06 10:49:10    159s] Initializing placement interface done.
[12/06 10:49:10    159s] Leaving CCOpt scope - Cleaning up placement interface...
[12/06 10:49:10    159s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2554.2M, EPOCH TIME: 1733500150.509150
[12/06 10:49:10    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:10    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:10    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:10    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:10    159s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.029, REAL:0.030, MEM:2554.2M, EPOCH TIME: 1733500150.538782
[12/06 10:49:10    159s] Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:10    159s] Leaving CCOpt scope - Initializing placement interface...
[12/06 10:49:10    159s] OPERPROF: Starting DPlace-Init at level 1, MEM:2554.2M, EPOCH TIME: 1733500150.542320
[12/06 10:49:10    159s] Processing tracks to init pin-track alignment.
[12/06 10:49:10    159s] z: 2, totalTracks: 1
[12/06 10:49:10    159s] z: 4, totalTracks: 1
[12/06 10:49:10    159s] z: 6, totalTracks: 1
[12/06 10:49:10    159s] z: 8, totalTracks: 1
[12/06 10:49:10    159s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:49:10    159s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2554.2M, EPOCH TIME: 1733500150.552668
[12/06 10:49:10    159s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:10    159s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:10    159s] 
[12/06 10:49:10    159s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:49:10    159s] OPERPROF:     Starting CMU at level 3, MEM:2554.2M, EPOCH TIME: 1733500150.614905
[12/06 10:49:10    159s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2554.2M, EPOCH TIME: 1733500150.616092
[12/06 10:49:10    159s] 
[12/06 10:49:10    159s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 10:49:10    159s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.073, REAL:0.074, MEM:2554.2M, EPOCH TIME: 1733500150.626409
[12/06 10:49:10    159s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2554.2M, EPOCH TIME: 1733500150.626459
[12/06 10:49:10    159s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2554.2M, EPOCH TIME: 1733500150.626851
[12/06 10:49:10    159s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2554.2MB).
[12/06 10:49:10    159s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.092, REAL:0.093, MEM:2554.2M, EPOCH TIME: 1733500150.635268
[12/06 10:49:10    159s] Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:10    159s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:49:10    159s] (I)      Load db... (mem=2554.2M)
[12/06 10:49:10    159s] (I)      Read data from FE... (mem=2554.2M)
[12/06 10:49:10    159s] (I)      Number of ignored instance 0
[12/06 10:49:10    159s] (I)      Number of inbound cells 0
[12/06 10:49:10    159s] (I)      Number of opened ILM blockages 0
[12/06 10:49:10    159s] (I)      Number of instances temporarily fixed by detailed placement 0
[12/06 10:49:10    159s] (I)      numMoveCells=7026, numMacros=0  numPads=0  numMultiRowHeightInsts=0
[12/06 10:49:10    159s] (I)      cell height: 3600, count: 7026
[12/06 10:49:10    159s] (I)      Read rows... (mem=2554.2M)
[12/06 10:49:10    159s] (I)      rowRegion is not equal to core box, resetting core box
[12/06 10:49:10    159s] (I)      rowRegion : (4000, 4000) - (2996000, 2995600)
[12/06 10:49:10    159s] (I)      coreBox   : (4000, 4000) - (2996000, 2996000)
[12/06 10:49:10    159s] (I)      Done Read rows (cpu=0.000s, mem=2554.2M)
[12/06 10:49:10    159s] (I)      Done Read data from FE (cpu=0.007s, mem=2554.2M)
[12/06 10:49:10    159s] (I)      Done Load db (cpu=0.007s, mem=2554.2M)
[12/06 10:49:10    159s] (I)      Constructing placeable region... (mem=2554.2M)
[12/06 10:49:10    159s] (I)      Constructing bin map
[12/06 10:49:10    159s] (I)      Initialize bin information with width=36000 height=36000
[12/06 10:49:10    159s] (I)      Done constructing bin map
[12/06 10:49:10    159s] (I)      Compute region effective width... (mem=2554.2M)
[12/06 10:49:10    159s] (I)      Done Compute region effective width (cpu=0.000s, mem=2554.2M)
[12/06 10:49:10    159s] (I)      Done Constructing placeable region (cpu=0.008s, mem=2554.2M)
[12/06 10:49:10    159s] Legalization setup done. (took cpu=0:00:02.1 real=0:00:02.1)
[12/06 10:49:10    159s] Validating CTS configuration...
[12/06 10:49:10    159s] Checking module port directions...
[12/06 10:49:10    159s] Checking module port directions done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:10    159s] Non-default CCOpt properties:
[12/06 10:49:10    159s]   Public non-default CCOpt properties:
[12/06 10:49:10    159s]     cts_merge_clock_gates is set for at least one object
[12/06 10:49:10    159s]     cts_merge_clock_logic is set for at least one object
[12/06 10:49:10    159s]     route_type is set for at least one object
[12/06 10:49:10    159s]   No private non-default CCOpt properties
[12/06 10:49:10    159s] Route type trimming info:
[12/06 10:49:10    159s]   No route type modifications were made.
[12/06 10:49:10    159s] 
[12/06 10:49:10    159s] Trim Metal Layers:
[12/06 10:49:10    159s] LayerId::1 widthSet size::4
[12/06 10:49:10    159s] LayerId::2 widthSet size::4
[12/06 10:49:10    159s] LayerId::3 widthSet size::4
[12/06 10:49:10    159s] LayerId::4 widthSet size::4
[12/06 10:49:10    159s] LayerId::5 widthSet size::4
[12/06 10:49:10    159s] LayerId::6 widthSet size::4
[12/06 10:49:10    159s] LayerId::7 widthSet size::4
[12/06 10:49:10    159s] LayerId::8 widthSet size::4
[12/06 10:49:10    159s] LayerId::9 widthSet size::4
[12/06 10:49:10    159s] LayerId::10 widthSet size::2
[12/06 10:49:10    159s] Updating RC grid for preRoute extraction ...
[12/06 10:49:10    159s] eee: pegSigSF::1.070000
[12/06 10:49:10    159s] Initializing multi-corner capacitance tables ... 
[12/06 10:49:10    159s] Initializing multi-corner resistance tables ...
[12/06 10:49:10    159s] eee: l::1 avDens::0.110237 usedTrk::70004.888911 availTrk::635040.000000 sigTrk::70004.888911
[12/06 10:49:10    159s] eee: l::2 avDens::0.083831 usedTrk::8035.205836 availTrk::95850.000000 sigTrk::8035.205836
[12/06 10:49:10    159s] eee: l::3 avDens::0.117688 usedTrk::11068.561122 availTrk::94050.000000 sigTrk::11068.561122
[12/06 10:49:10    159s] eee: l::4 avDens::0.136886 usedTrk::10927.611109 availTrk::79830.000000 sigTrk::10927.611109
[12/06 10:49:10    159s] eee: l::5 avDens::0.004084 usedTrk::2593.338928 availTrk::635040.000000 sigTrk::2593.338928
[12/06 10:49:10    159s] eee: l::6 avDens::0.002120 usedTrk::1345.977816 availTrk::635040.000000 sigTrk::1345.977816
[12/06 10:49:10    159s] eee: l::7 avDens::0.112637 usedTrk::7227.911114 availTrk::64170.000000 sigTrk::7227.911114
[12/06 10:49:10    159s] eee: l::8 avDens::0.068796 usedTrk::537.122223 availTrk::7807.500000 sigTrk::537.122223
[12/06 10:49:10    159s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:49:10    159s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:49:10    160s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 10:49:10    160s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.263136 uaWl=1.000000 uaWlH=0.515486 aWlH=0.000000 lMod=0 pMax=0.886600 pMod=79 wcR=0.693800 newSi=0.001600 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/06 10:49:10    160s] End AAE Lib Interpolated Model. (MEM=2554.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000156
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000185
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00021
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000233
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000258
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00028
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000303
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000325
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000348
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000369
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000393
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000414
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000437
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000458
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00048
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000501
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000525
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000546
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000569
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00059
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000612
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000634
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000656
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000677
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000701
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000722
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000744
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000765
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000787
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000808
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00083
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000851
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000873
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000894
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000911
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000927
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000944
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000962
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000978
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.000996
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00101
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00103
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00105
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00106
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00108
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.0011
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00111
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00113
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00115
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00117
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00118
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.0012
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00122
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00123
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00125
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00127
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00128
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.0013
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00132
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00134
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00135
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00137
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00139
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.0014
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00142
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00144
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00146
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00148
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.0015
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00152
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00155
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00157
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00159
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00161
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00163
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00165
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00167
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00169
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00171
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00173
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00175
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00177
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00179
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00181
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00183
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00185
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00187
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00189
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00192
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00194
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00196
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00198
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.002
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00202
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00204
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00206
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00208
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.0021
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00212
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00214
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00216
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00217
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00219
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00221
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00223
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00224
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00226
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00228
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.0023
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00231
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00233
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00235
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00237
[12/06 10:49:10    160s] Accumulated time to calculate placeable region: 0.00239
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.0024
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00242
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00244
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00246
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00247
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00249
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00251
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00253
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00255
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00256
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00258
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.0026
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00262
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00263
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00265
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00267
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00268
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.0027
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00272
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00274
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00275
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00277
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00279
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.0028
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00282
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00284
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00285
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00287
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00288
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.0029
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00292
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00293
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00295
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00297
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00298
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.003
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00302
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00303
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00305
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00307
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00308
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.0031
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00312
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00313
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00315
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00317
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00318
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.0032
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00321
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00323
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00325
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00327
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00329
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00331
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00333
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00335
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00337
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00338
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.0034
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00342
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00344
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00346
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00347
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00349
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00351
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00353
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00355
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00356
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00358
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.0036
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00362
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00363
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00365
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00367
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00369
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00371
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00372
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00374
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00376
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00378
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.0038
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00381
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00383
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00385
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00387
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00389
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.0039
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00392
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00394
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00395
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00397
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00399
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00401
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00402
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00404
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00406
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00408
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00409
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00411
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00413
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00414
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00416
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00418
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.0042
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00421
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00423
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00425
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00426
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00428
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.0043
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00432
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00433
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00435
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00437
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00438
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.0044
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00442
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00444
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00445
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00447
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00449
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00451
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00452
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00454
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00455
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00457
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00459
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.0046
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00462
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00464
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00465
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00467
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00468
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.0047
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00472
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00474
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00475
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00477
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00478
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.0048
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00482
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00483
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00485
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00487
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00488
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.0049
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00492
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00493
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00495
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00497
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00499
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.005
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00502
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00503
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00505
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00507
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00508
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.0051
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00512
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00513
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00515
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00517
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00518
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.0052
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00521
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00523
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00525
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00526
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00528
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.0053
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00531
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00533
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00535
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00536
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00538
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00539
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00541
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00543
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00544
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00546
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00548
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00549
[12/06 10:49:11    160s] Accumulated time to calculate placeable region: 0.00551
[12/06 10:49:11    160s] (I)      Initializing Steiner engine. 
[12/06 10:49:11    160s] (I)      ==================== Layers =====================
[12/06 10:49:11    160s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:11    160s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 10:49:11    160s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:11    160s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 10:49:11    160s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 10:49:11    160s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 10:49:11    160s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 10:49:11    160s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 10:49:11    160s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 10:49:11    160s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 10:49:11    160s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 10:49:11    160s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 10:49:11    160s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 10:49:11    160s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 10:49:11    160s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 10:49:11    160s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 10:49:11    160s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 10:49:11    160s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 10:49:11    160s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 10:49:11    160s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 10:49:11    160s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 10:49:11    160s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 10:49:11    160s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 10:49:11    160s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:11    160s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 10:49:11    160s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 10:49:11    160s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:12    161s] Library trimming buffers in power domain auto-default and half-corner delay_corner_wcl_slow:both.late removed 0 of 9 cells
[12/06 10:49:12    161s] Original list had 9 cells:
[12/06 10:49:12    161s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[12/06 10:49:12    161s] Library trimming was not able to trim any cells:
[12/06 10:49:12    161s] CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00562
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00564
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00566
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00568
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0057
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00572
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00573
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00575
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00577
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00579
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0058
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00582
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00584
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00586
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00587
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00589
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00591
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00593
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00594
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00596
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00598
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.006
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00601
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00603
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00605
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00607
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00608
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0061
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00612
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00614
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00615
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00617
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00619
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00622
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00625
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00627
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00629
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00631
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00633
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00635
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00637
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00639
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00641
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00644
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00646
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00648
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0065
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00652
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00654
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00656
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00658
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00661
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00663
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00665
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00667
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00669
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00671
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00673
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00675
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00677
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00679
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00682
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00684
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00686
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00688
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0069
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00692
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00694
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00696
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00697
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00699
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00701
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00703
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00705
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00706
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00708
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0071
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00712
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00713
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00715
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00717
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00719
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00721
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00722
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00724
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00726
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00728
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00729
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00731
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00733
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00735
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00736
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00738
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0074
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00742
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00744
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00745
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00747
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00749
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00751
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00753
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00755
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00757
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00759
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00761
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00763
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00766
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00768
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0077
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00772
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00774
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00776
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00778
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0078
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00782
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00784
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00786
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00788
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0079
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00792
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00794
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00796
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00798
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.008
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00802
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00804
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00806
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00808
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0081
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00812
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00814
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00816
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00818
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0082
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00821
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00823
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00825
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00826
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00828
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0083
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00831
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00833
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00835
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00837
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00838
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0084
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00841
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00843
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00845
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00846
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00848
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0085
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00852
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00853
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00855
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00857
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00858
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0086
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00862
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00863
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00865
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00867
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00868
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0087
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00872
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00874
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00876
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00878
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0088
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00881
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00883
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00885
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00887
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00888
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0089
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00892
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00894
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00895
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00897
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00899
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.009
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00902
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00904
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00905
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00907
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00909
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00911
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00912
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00914
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00916
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00917
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00919
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00921
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00923
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00924
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00926
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00928
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00929
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00931
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00933
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00935
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00936
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00938
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0094
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00941
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00943
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00945
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00946
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00948
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0095
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00952
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00953
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00955
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00957
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00958
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0096
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00962
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00963
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00965
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00967
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00968
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0097
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00972
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00974
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00975
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00977
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00979
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0098
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00982
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00984
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00985
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00988
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00989
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00991
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00993
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00994
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00996
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00998
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.00999
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.01
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.01
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.01
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0101
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0101
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0101
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0101
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0101
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0101
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0102
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0102
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0102
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0102
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0102
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0102
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0103
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0103
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0103
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0103
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0103
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0103
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0104
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0104
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0104
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0104
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0104
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0104
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0105
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0105
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0105
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0105
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0105
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0105
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0106
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0106
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0106
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0106
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0106
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0106
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0107
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0107
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0107
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0107
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0107
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0107
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0108
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0108
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0108
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0108
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0108
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0108
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0109
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0109
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0109
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0109
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0109
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0109
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.011
[12/06 10:49:12    161s] Library trimming inverters in power domain auto-default and half-corner delay_corner_wcl_slow:both.late removed 0 of 9 cells
[12/06 10:49:12    161s] Original list had 9 cells:
[12/06 10:49:12    161s] CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[12/06 10:49:12    161s] Library trimming was not able to trim any cells:
[12/06 10:49:12    161s] CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.011
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0111
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0111
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0111
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0112
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0112
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0112
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0112
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0113
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0113
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0113
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0114
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0114
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0114
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0114
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0115
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0115
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0115
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0116
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0116
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0116
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0116
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0117
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0117
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0117
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0118
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0118
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0118
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0118
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0119
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0119
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0119
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.012
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.012
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.012
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.012
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0121
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0121
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0121
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0122
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0122
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0122
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0122
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0123
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0123
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0123
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0124
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0124
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0124
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0124
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0125
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0125
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0125
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0126
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0126
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0126
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0126
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0127
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0127
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0127
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0127
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0128
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0128
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0128
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0129
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0129
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0129
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0129
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.013
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.013
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.013
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0131
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0131
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0131
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0132
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0132
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0132
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0132
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0133
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0133
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0133
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0134
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0134
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0134
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0134
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0135
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0135
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0135
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0136
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0136
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0136
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0136
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0137
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0137
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0137
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0138
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0138
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0138
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0139
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0139
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0139
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0139
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.014
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.014
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.014
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0141
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0141
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0141
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0142
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0142
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0142
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0142
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0143
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0143
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0143
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0144
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0144
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0144
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0144
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0145
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0145
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0145
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0146
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0146
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0146
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0146
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0147
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0147
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0147
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0148
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0148
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0148
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0149
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0149
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0149
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0149
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.015
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.015
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.015
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0151
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0151
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0151
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0151
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0152
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0152
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0152
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0153
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0153
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0153
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0153
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0154
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0154
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0154
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0155
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0155
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0155
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0155
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0156
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0156
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0156
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0157
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0157
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0157
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0158
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0158
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0158
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0159
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0159
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0159
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0159
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.016
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.016
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.016
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0161
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0161
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0161
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0162
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0162
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0162
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0163
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0163
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0163
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0163
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0164
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0164
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0164
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0165
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0165
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0165
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0166
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0166
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0166
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0167
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0167
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0167
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0167
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0168
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0168
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0168
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0169
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0169
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0169
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.017
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.017
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.017
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0171
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0171
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0171
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0171
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0172
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0172
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0172
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0173
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0173
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0173
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0174
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0174
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0174
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0174
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0175
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0175
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0175
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0176
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0176
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0176
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0177
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0177
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0177
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0178
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0178
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0178
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0178
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0179
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0179
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0179
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.018
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.018
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.018
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.018
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0181
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0181
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0181
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0182
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0182
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0182
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0183
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0183
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0183
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0183
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0184
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0184
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0184
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0185
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0185
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0185
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0185
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0186
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0186
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0186
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0187
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0187
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0187
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0187
[12/06 10:49:12    161s] Accumulated time to calculate placeable region: 0.0188
[12/06 10:49:13    162s] Clock tree balancer configuration for clock_tree ideal_clock:
[12/06 10:49:13    162s] Non-default CCOpt properties:
[12/06 10:49:13    162s]   Public non-default CCOpt properties:
[12/06 10:49:13    162s]     cts_merge_clock_gates: true (default: false)
[12/06 10:49:13    162s]     cts_merge_clock_logic: true (default: false)
[12/06 10:49:13    162s]     route_type (leaf): default_route_type_leaf (default: default)
[12/06 10:49:13    162s]     route_type (top): default_route_type_nonleaf (default: default)
[12/06 10:49:13    162s]     route_type (trunk): default_route_type_nonleaf (default: default)
[12/06 10:49:13    162s]   No private non-default CCOpt properties
[12/06 10:49:13    162s] For power domain auto-default:
[12/06 10:49:13    162s]   Buffers:     CKBD16 CKBD12 CKBD8 CKBD6 CKBD4 CKBD3 CKBD2 CKBD1 CKBD0 
[12/06 10:49:13    162s]   Inverters:   CKND16 CKND12 CKND8 CKND6 CKND4 CKND3 CKND2 CKND1 CKND0 
[12/06 10:49:13    162s]   Clock gates: CKLNQD16 CKLNQD12 CKLNQD8 CKLNQD6 CKLNQD4 CKLNQD3 CKLNQD2 CKLNQD1 
[12/06 10:49:13    162s]   Unblocked area available for placement of any clock cells in power_domain auto-default: 2237713.200um^2
[12/06 10:49:13    162s] Top Routing info:
[12/06 10:49:13    162s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/06 10:49:13    162s]   Unshielded; Mask Constraint: 0; Source: route_type.
[12/06 10:49:13    162s] Trunk Routing info:
[12/06 10:49:13    162s]   Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/06 10:49:13    162s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/06 10:49:13    162s] Leaf Routing info:
[12/06 10:49:13    162s]   Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/06 10:49:13    162s]   Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/06 10:49:13    162s] For timing_corner delay_corner_wcl_slow:both, late and power domain auto-default:
[12/06 10:49:13    162s]   Slew time target (leaf):    0.089ns
[12/06 10:49:13    162s]   Slew time target (trunk):   0.089ns
[12/06 10:49:13    162s]   Slew time target (top):     0.090ns (Note: no nets are considered top nets in this clock tree)
[12/06 10:49:13    162s]   Buffer unit delay: 0.052ns
[12/06 10:49:13    162s]   Buffer max distance: 588.732um
[12/06 10:49:13    162s] Fastest wire driving cells and distances:
[12/06 10:49:13    162s]   Buffer    : {lib_cell:CKBD16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=588.732um, saturatedSlew=0.077ns, speed=6283.159um per ns, cellArea=17.122um^2 per 1000um}
[12/06 10:49:13    162s]   Inverter  : {lib_cell:CKND16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=544.127um, saturatedSlew=0.077ns, speed=8345.506um per ns, cellArea=14.555um^2 per 1000um}
[12/06 10:49:13    162s]   Clock gate: {lib_cell:CKLNQD16, fastest_considered_half_corner=delay_corner_wcl_slow:both.late, optimalDrivingDistance=435.385um, saturatedSlew=0.082ns, speed=2980.048um per ns, cellArea=34.728um^2 per 1000um}
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s] Logic Sizing Table:
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s] ----------------------------------------------------------
[12/06 10:49:13    162s] Cell    Instance count    Source    Eligible library cells
[12/06 10:49:13    162s] ----------------------------------------------------------
[12/06 10:49:13    162s]   (empty table)
[12/06 10:49:13    162s] ----------------------------------------------------------
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s] Clock tree balancer configuration for skew_group ideal_clock/functional_wcl_fast:
[12/06 10:49:13    162s]   Sources:                     pin clk
[12/06 10:49:13    162s]   Total number of sinks:       3136
[12/06 10:49:13    162s]   Delay constrained sinks:     3136
[12/06 10:49:13    162s]   Constrains:                  default
[12/06 10:49:13    162s]   Non-leaf sinks:              0
[12/06 10:49:13    162s]   Ignore pins:                 0
[12/06 10:49:13    162s]  Timing corner delay_corner_wcl_slow:both.late:
[12/06 10:49:13    162s]   Skew target:                 0.052ns
[12/06 10:49:13    162s] Primary reporting skew groups are:
[12/06 10:49:13    162s] skew_group ideal_clock/functional_wcl_fast with 3136 clock sinks
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s] Clock DAG stats initial state:
[12/06 10:49:13    162s]   cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/06 10:49:13    162s]   sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:13    162s]   misc counts      : r=1, pp=0
[12/06 10:49:13    162s]   cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/06 10:49:13    162s]   hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/06 10:49:13    162s] Clock DAG hash initial state: 1578363190181800145 3675331064400101601
[12/06 10:49:13    162s] CTS services accumulated run-time stats initial state:
[12/06 10:49:13    162s]   delay calculator: calls=9375, total_wall_time=0.191s, mean_wall_time=0.020ms
[12/06 10:49:13    162s]   legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/06 10:49:13    162s]   steiner router: calls=6773, total_wall_time=0.058s, mean_wall_time=0.009ms
[12/06 10:49:13    162s] Route-type name: default_route_type_leaf; Top/bottom preferred layer name: M4/M3; 
[12/06 10:49:13    162s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s] Layer information for route type default_route_type_leaf:
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s] --------------------------------------------------------------------
[12/06 10:49:13    162s] Layer    Preferred    Route    Res.          Cap.          RC
[12/06 10:49:13    162s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/06 10:49:13    162s] --------------------------------------------------------------------
[12/06 10:49:13    162s] M1       N            H          1.003         0.168         0.168
[12/06 10:49:13    162s] M2       N            V          0.831         0.186         0.154
[12/06 10:49:13    162s] M3       Y            H          0.831         0.185         0.154
[12/06 10:49:13    162s] M4       Y            V          0.831         0.185         0.154
[12/06 10:49:13    162s] M5       N            H          0.831         0.185         0.154
[12/06 10:49:13    162s] M6       N            V          0.831         0.185         0.154
[12/06 10:49:13    162s] M7       N            H          0.831         0.174         0.144
[12/06 10:49:13    162s] M8       N            V          0.054         0.269         0.015
[12/06 10:49:13    162s] M9       N            H          0.054         0.257         0.014
[12/06 10:49:13    162s] AP       N            V          0.007         0.360         0.003
[12/06 10:49:13    162s] --------------------------------------------------------------------
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/06 10:49:13    162s] Unshielded; Mask Constraint: 0; Source: route_type.
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s] Layer information for route type default_route_type_nonleaf:
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s] --------------------------------------------------------------------
[12/06 10:49:13    162s] Layer    Preferred    Route    Res.          Cap.          RC
[12/06 10:49:13    162s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/06 10:49:13    162s] --------------------------------------------------------------------
[12/06 10:49:13    162s] M1       N            H          1.648         0.242         0.399
[12/06 10:49:13    162s] M2       N            V          1.397         0.246         0.344
[12/06 10:49:13    162s] M3       Y            H          1.397         0.246         0.343
[12/06 10:49:13    162s] M4       Y            V          1.397         0.246         0.343
[12/06 10:49:13    162s] M5       N            H          1.397         0.246         0.343
[12/06 10:49:13    162s] M6       N            V          1.397         0.246         0.343
[12/06 10:49:13    162s] M7       N            H          1.397         0.244         0.341
[12/06 10:49:13    162s] M8       N            V          0.054         0.379         0.021
[12/06 10:49:13    162s] M9       N            H          0.054         0.375         0.020
[12/06 10:49:13    162s] AP       N            V          0.007         0.369         0.003
[12/06 10:49:13    162s] --------------------------------------------------------------------
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s] Route-type name: default_route_type_nonleaf; Top/bottom preferred layer name: M4/M3; 
[12/06 10:49:13    162s] Unshielded; Preferred extra space: 1; Mask Constraint: 0; Source: route_type.
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s] Layer information for route type default_route_type_nonleaf:
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s] --------------------------------------------------------------------
[12/06 10:49:13    162s] Layer    Preferred    Route    Res.          Cap.          RC
[12/06 10:49:13    162s]                       Dir.     (Ohm um^1)    (fF um^-1)    (fs um^2)
[12/06 10:49:13    162s] --------------------------------------------------------------------
[12/06 10:49:13    162s] M1       N            H          1.003         0.168         0.168
[12/06 10:49:13    162s] M2       N            V          0.831         0.186         0.154
[12/06 10:49:13    162s] M3       Y            H          0.831         0.185         0.154
[12/06 10:49:13    162s] M4       Y            V          0.831         0.185         0.154
[12/06 10:49:13    162s] M5       N            H          0.831         0.185         0.154
[12/06 10:49:13    162s] M6       N            V          0.831         0.185         0.154
[12/06 10:49:13    162s] M7       N            H          0.831         0.174         0.144
[12/06 10:49:13    162s] M8       N            V          0.054         0.269         0.015
[12/06 10:49:13    162s] M9       N            H          0.054         0.257         0.014
[12/06 10:49:13    162s] AP       N            V          0.007         0.360         0.003
[12/06 10:49:13    162s] --------------------------------------------------------------------
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s] Via selection for estimated routes (rule default):
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s] --------------------------------------------------------------------
[12/06 10:49:13    162s] Layer    Via Cell            Res.     Cap.     RC       Top of Stack
[12/06 10:49:13    162s] Range                        (Ohm)    (fF)     (fs)     Only
[12/06 10:49:13    162s] --------------------------------------------------------------------
[12/06 10:49:13    162s] M1-M2    VIA12_1cut          1.500    0.015    0.022    false
[12/06 10:49:13    162s] M2-M3    VIA23_1cut          1.500    0.013    0.020    false
[12/06 10:49:13    162s] M3-M4    VIA34_1cut          1.500    0.013    0.020    false
[12/06 10:49:13    162s] M4-M5    VIA45_1cut          1.500    0.013    0.020    false
[12/06 10:49:13    162s] M5-M6    VIA56_1cut          1.500    0.013    0.020    false
[12/06 10:49:13    162s] M6-M7    VIA67_1cut          1.500    0.013    0.019    false
[12/06 10:49:13    162s] M7-M8    VIA78_1cut_FAT_C    0.220    0.065    0.014    false
[12/06 10:49:13    162s] M8-M9    VIA89_1cut_FAT_C    0.220    0.055    0.012    false
[12/06 10:49:13    162s] M9-AP    VIA9AP_1cut         0.041    1.812    0.074    false
[12/06 10:49:13    162s] --------------------------------------------------------------------
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s] No ideal or dont_touch nets found in the clock tree
[12/06 10:49:13    162s] No dont_touch hnets found in the clock tree
[12/06 10:49:13    162s] No dont_touch hpins found in the clock network.
[12/06 10:49:13    162s] Checking for illegal sizes of clock logic instances...
[12/06 10:49:13    162s] Checking for illegal sizes of clock logic instances done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s] Filtering reasons for cell type: buffer
[12/06 10:49:13    162s] =======================================
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s] ----------------------------------------------------------------------------------------------------------------------------------
[12/06 10:49:13    162s] Clock trees    Power domain    Reason                         Library cells
[12/06 10:49:13    162s] ----------------------------------------------------------------------------------------------------------------------------------
[12/06 10:49:13    162s] all            auto-default    Unbalanced rise/fall delays    { BUFFD0 BUFFD1 BUFFD12 BUFFD16 BUFFD2 BUFFD3 BUFFD4 BUFFD6 BUFFD8 }
[12/06 10:49:13    162s] ----------------------------------------------------------------------------------------------------------------------------------
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s] Filtering reasons for cell type: inverter
[12/06 10:49:13    162s] =========================================
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s] -------------------------------------------------------------------------------------------------------------------------
[12/06 10:49:13    162s] Clock trees    Power domain    Reason                         Library cells
[12/06 10:49:13    162s] -------------------------------------------------------------------------------------------------------------------------
[12/06 10:49:13    162s] all            auto-default    Unbalanced rise/fall delays    { INVD0 INVD1 INVD12 INVD16 INVD2 INVD3 INVD4 INVD6 INVD8 }
[12/06 10:49:13    162s] -------------------------------------------------------------------------------------------------------------------------
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s] Validating CTS configuration done. (took cpu=0:00:02.6 real=0:00:02.7)
[12/06 10:49:13    162s] CCOpt configuration status: all checks passed.
[12/06 10:49:13    162s] Adding exclusion drivers to pins that are effective_sink_type exclude...
[12/06 10:49:13    162s]     Adding exclusion drivers (these will be instances of the smallest area library cells).
[12/06 10:49:13    162s]   No exclusion drivers are needed.
[12/06 10:49:13    162s] Adding exclusion drivers to pins that are effective_sink_type exclude done.
[12/06 10:49:13    162s] Antenna diode management...
[12/06 10:49:13    162s]   Found 0 antenna diodes in the clock trees.
[12/06 10:49:13    162s]   
[12/06 10:49:13    162s] Antenna diode management done.
[12/06 10:49:13    162s] Adding driver cells for primary IOs...
[12/06 10:49:13    162s]   
[12/06 10:49:13    162s]   ----------------------------------------------------------------------------------------------
[12/06 10:49:13    162s]   CCOpt reported the following when adding drivers below input ports and above output ports     
[12/06 10:49:13    162s]   ----------------------------------------------------------------------------------------------
[12/06 10:49:13    162s]     (empty table)
[12/06 10:49:13    162s]   ----------------------------------------------------------------------------------------------
[12/06 10:49:13    162s]   
[12/06 10:49:13    162s]   
[12/06 10:49:13    162s] Adding driver cells for primary IOs done.
[12/06 10:49:13    162s] Adding driver cell for primary IO roots...
[12/06 10:49:13    162s] Adding driver cell for primary IO roots done.
[12/06 10:49:13    162s] Maximizing clock DAG abstraction...
[12/06 10:49:13    162s]   Removing clock DAG drivers
[12/06 10:49:13    162s] Maximizing clock DAG abstraction done.
[12/06 10:49:13    162s] CCOpt::Phase::PreparingToBalance done. (took cpu=0:00:06.9 real=0:00:07.0)
[12/06 10:49:13    162s] Synthesizing clock trees...
[12/06 10:49:13    162s]   Preparing To Balance...
[12/06 10:49:13    162s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/06 10:49:13    162s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2748.2M, EPOCH TIME: 1733500153.348545
[12/06 10:49:13    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:13    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:13    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:13    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:13    162s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.035, REAL:0.035, MEM:2718.2M, EPOCH TIME: 1733500153.383468
[12/06 10:49:13    162s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:13    162s]   Leaving CCOpt scope - Initializing placement interface...
[12/06 10:49:13    162s] OPERPROF: Starting DPlace-Init at level 1, MEM:2708.7M, EPOCH TIME: 1733500153.383695
[12/06 10:49:13    162s] Processing tracks to init pin-track alignment.
[12/06 10:49:13    162s] z: 2, totalTracks: 1
[12/06 10:49:13    162s] z: 4, totalTracks: 1
[12/06 10:49:13    162s] z: 6, totalTracks: 1
[12/06 10:49:13    162s] z: 8, totalTracks: 1
[12/06 10:49:13    162s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:49:13    162s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2708.7M, EPOCH TIME: 1733500153.394363
[12/06 10:49:13    162s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:13    162s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:49:13    162s] OPERPROF:     Starting CMU at level 3, MEM:2708.7M, EPOCH TIME: 1733500153.458779
[12/06 10:49:13    162s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2708.7M, EPOCH TIME: 1733500153.459951
[12/06 10:49:13    162s] 
[12/06 10:49:13    162s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 10:49:13    162s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.075, REAL:0.076, MEM:2708.7M, EPOCH TIME: 1733500153.470296
[12/06 10:49:13    162s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2708.7M, EPOCH TIME: 1733500153.470345
[12/06 10:49:13    162s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2708.7M, EPOCH TIME: 1733500153.470734
[12/06 10:49:13    162s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2708.7MB).
[12/06 10:49:13    162s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.095, REAL:0.096, MEM:2708.7M, EPOCH TIME: 1733500153.479211
[12/06 10:49:13    162s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:13    162s]   Merging duplicate siblings in DAG...
[12/06 10:49:13    162s]     Clock DAG stats before merging:
[12/06 10:49:13    162s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/06 10:49:13    162s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:13    162s]       misc counts      : r=1, pp=0
[12/06 10:49:13    162s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/06 10:49:13    162s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/06 10:49:13    162s]     Clock DAG hash before merging: 1578363190181800145 3675331064400101601
[12/06 10:49:13    162s]     CTS services accumulated run-time stats before merging:
[12/06 10:49:13    162s]       delay calculator: calls=9375, total_wall_time=0.191s, mean_wall_time=0.020ms
[12/06 10:49:13    162s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/06 10:49:13    162s]       steiner router: calls=6773, total_wall_time=0.058s, mean_wall_time=0.009ms
[12/06 10:49:13    162s]     Resynthesising clock tree into netlist...
[12/06 10:49:13    162s]       Reset timing graph...
[12/06 10:49:13    162s] Ignoring AAE DB Resetting ...
[12/06 10:49:13    162s]       Reset timing graph done.
[12/06 10:49:13    162s]     Resynthesising clock tree into netlist done.
[12/06 10:49:13    162s]     Merging duplicate clock dag driver clones in DAG...
[12/06 10:49:13    162s]     Merging duplicate clock dag driver clones in DAG done.
[12/06 10:49:13    162s]     
[12/06 10:49:13    162s]     Disconnecting clock tree from netlist...
[12/06 10:49:13    162s]     Disconnecting clock tree from netlist done.
[12/06 10:49:13    162s]   Merging duplicate siblings in DAG done.
[12/06 10:49:13    162s]   Applying movement limits...
[12/06 10:49:13    162s]   Applying movement limits done.
[12/06 10:49:13    162s]   Preparing To Balance done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:13    162s]   CCOpt::Phase::Construction...
[12/06 10:49:13    162s]   Stage::Clustering...
[12/06 10:49:13    162s]   Clustering...
[12/06 10:49:13    162s]     Clock DAG hash before 'Clustering': 1578363190181800145 3675331064400101601
[12/06 10:49:13    162s]     CTS services accumulated run-time stats before 'Clustering':
[12/06 10:49:13    162s]       delay calculator: calls=9375, total_wall_time=0.191s, mean_wall_time=0.020ms
[12/06 10:49:13    162s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/06 10:49:13    162s]       steiner router: calls=6773, total_wall_time=0.058s, mean_wall_time=0.009ms
[12/06 10:49:13    162s]     Initialize for clustering...
[12/06 10:49:13    162s]     Clock DAG stats before clustering:
[12/06 10:49:13    162s]       cell counts      : b=0, i=0, icg=0, dcg=0, l=0, total=0
[12/06 10:49:13    162s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:13    162s]       misc counts      : r=1, pp=0
[12/06 10:49:13    162s]       cell areas       : b=0.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=0.000um^2
[12/06 10:49:13    162s]       hp wire lengths  : top=0.000um, trunk=0.000um, leaf=0.000um, total=0.000um
[12/06 10:49:13    162s]     Clock DAG hash before clustering: 1578363190181800145 3675331064400101601
[12/06 10:49:13    162s]     CTS services accumulated run-time stats before clustering:
[12/06 10:49:13    162s]       delay calculator: calls=9375, total_wall_time=0.191s, mean_wall_time=0.020ms
[12/06 10:49:13    162s]       legalizer: calls=0, total_wall_time=0.000s, mean_wall_time=0.000ms
[12/06 10:49:13    162s]       steiner router: calls=6773, total_wall_time=0.058s, mean_wall_time=0.009ms
[12/06 10:49:13    162s]     Computing max distances from locked parents...
[12/06 10:49:13    162s]       Computing distance_from_locked_parent_restrictions for 0 nodes driven by 0 locked parents
[12/06 10:49:13    162s]     Computing max distances from locked parents done.
[12/06 10:49:13    162s]     Computing optimal clock node locations...
[12/06 10:49:13    162s]     : ...20% ...40% ...60% ...80% ...100% 
[12/06 10:49:13    162s]     Optimal path computation stats:
[12/06 10:49:13    162s]       Successful          : 1
[12/06 10:49:13    162s]       Unsuccessful        : 0
[12/06 10:49:13    162s]       Immovable           : 139985869078529
[12/06 10:49:13    162s]       lockedParentLocation: 0
[12/06 10:49:13    162s]       Region hash         : e4d0d11cb7a6f7ec
[12/06 10:49:13    162s]     Unsuccessful details:
[12/06 10:49:13    162s]     
[12/06 10:49:13    162s]     Computing optimal clock node locations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:13    162s] End AAE Lib Interpolated Model. (MEM=2708.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 10:49:13    162s]     Initialize for clustering done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:13    162s]     Bottom-up phase...
[12/06 10:49:13    162s]     Clustering bottom-up starting from leaves...
[12/06 10:49:13    162s]       Clustering clock_tree ideal_clock...
[12/06 10:49:14    163s]           Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 10:49:14    163s]           Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:14    163s]       Clustering clock_tree ideal_clock done.
[12/06 10:49:14    163s]     Clustering bottom-up starting from leaves done.
[12/06 10:49:14    163s]     Rebuilding the clock tree after clustering...
[12/06 10:49:14    163s]     Rebuilding the clock tree after clustering done.
[12/06 10:49:14    163s]     Clock DAG stats after bottom-up phase:
[12/06 10:49:14    163s]       cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
[12/06 10:49:14    163s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:14    163s]       misc counts      : r=1, pp=0
[12/06 10:49:14    163s]       cell areas       : b=443.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=443.520um^2
[12/06 10:49:14    163s]       hp wire lengths  : top=0.000um, trunk=4780.800um, leaf=4036.100um, total=8816.900um
[12/06 10:49:14    163s]     Clock DAG library cell distribution after bottom-up phase {count}:
[12/06 10:49:14    163s]        Bufs: CKBD16: 44 
[12/06 10:49:14    163s]     Clock DAG hash after bottom-up phase: 16110778846508946860 5578791683548269247
[12/06 10:49:14    163s]     CTS services accumulated run-time stats after bottom-up phase:
[12/06 10:49:14    163s]       delay calculator: calls=9697, total_wall_time=0.222s, mean_wall_time=0.023ms
[12/06 10:49:14    163s]       legalizer: calls=466, total_wall_time=0.009s, mean_wall_time=0.018ms
[12/06 10:49:14    163s]       steiner router: calls=7051, total_wall_time=0.191s, mean_wall_time=0.027ms
[12/06 10:49:14    163s]     Bottom-up phase done. (took cpu=0:00:00.7 real=0:00:00.7)
[12/06 10:49:14    163s]     Legalizing clock trees...
[12/06 10:49:14    163s]     Resynthesising clock tree into netlist...
[12/06 10:49:14    163s]       Reset timing graph...
[12/06 10:49:14    163s] Ignoring AAE DB Resetting ...
[12/06 10:49:14    163s]       Reset timing graph done.
[12/06 10:49:14    163s]     Resynthesising clock tree into netlist done.
[12/06 10:49:14    163s]     Commiting net attributes....
[12/06 10:49:14    163s]     Commiting net attributes. done.
[12/06 10:49:14    163s]     Leaving CCOpt scope - ClockRefiner...
[12/06 10:49:14    163s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2708.7M, EPOCH TIME: 1733500154.314184
[12/06 10:49:14    163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:14    163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:14    163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:14    163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:14    163s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.031, REAL:0.031, MEM:2670.7M, EPOCH TIME: 1733500154.345337
[12/06 10:49:14    163s]     Assigned high priority to 3180 instances.
[12/06 10:49:14    163s]     Performing a single pass refine place with checks partially disabled for clock sinks and datapath.
[12/06 10:49:14    163s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Short checks only, Datapath : Short checks Only.
[12/06 10:49:14    163s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2670.7M, EPOCH TIME: 1733500154.347359
[12/06 10:49:14    163s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2670.7M, EPOCH TIME: 1733500154.347425
[12/06 10:49:14    163s] Processing tracks to init pin-track alignment.
[12/06 10:49:14    163s] z: 2, totalTracks: 1
[12/06 10:49:14    163s] z: 4, totalTracks: 1
[12/06 10:49:14    163s] z: 6, totalTracks: 1
[12/06 10:49:14    163s] z: 8, totalTracks: 1
[12/06 10:49:14    163s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:49:14    163s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2670.7M, EPOCH TIME: 1733500154.357835
[12/06 10:49:14    163s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:14    163s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:14    163s] 
[12/06 10:49:14    163s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:49:14    163s] OPERPROF:       Starting CMU at level 4, MEM:2670.7M, EPOCH TIME: 1733500154.421932
[12/06 10:49:14    163s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2670.7M, EPOCH TIME: 1733500154.423035
[12/06 10:49:14    163s] 
[12/06 10:49:14    163s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 10:49:14    163s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.075, REAL:0.076, MEM:2670.7M, EPOCH TIME: 1733500154.433375
[12/06 10:49:14    163s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2670.7M, EPOCH TIME: 1733500154.433427
[12/06 10:49:14    163s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2670.7M, EPOCH TIME: 1733500154.433844
[12/06 10:49:14    163s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2670.7MB).
[12/06 10:49:14    163s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.094, REAL:0.095, MEM:2670.7M, EPOCH TIME: 1733500154.442390
[12/06 10:49:14    163s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.095, REAL:0.095, MEM:2670.7M, EPOCH TIME: 1733500154.442418
[12/06 10:49:14    163s] TDRefine: refinePlace mode is spiral
[12/06 10:49:14    163s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1090620.2
[12/06 10:49:14    163s] OPERPROF: Starting RefinePlace at level 1, MEM:2670.7M, EPOCH TIME: 1733500154.442489
[12/06 10:49:14    163s] *** Starting refinePlace (0:02:43 mem=2670.7M) ***
[12/06 10:49:14    163s] Total net bbox length = 7.029e+05 (3.508e+05 3.521e+05) (ext = 1.965e+04)
[12/06 10:49:14    163s] 
[12/06 10:49:14    163s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:49:14    163s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 10:49:14    163s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:49:14    163s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:49:14    163s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2670.7M, EPOCH TIME: 1733500154.469706
[12/06 10:49:14    163s] Starting refinePlace ...
[12/06 10:49:14    163s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:49:14    163s] One DDP V2 for no tweak run.
[12/06 10:49:14    163s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:49:14    163s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2675.7M, EPOCH TIME: 1733500154.544351
[12/06 10:49:14    163s] DDP initSite1 nrRow 831 nrJob 831
[12/06 10:49:14    163s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2675.7M, EPOCH TIME: 1733500154.544438
[12/06 10:49:14    163s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.016, REAL:0.016, MEM:2675.7M, EPOCH TIME: 1733500154.560203
[12/06 10:49:14    163s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2675.7M, EPOCH TIME: 1733500154.560249
[12/06 10:49:14    163s] DDP markSite nrRow 831 nrJob 831
[12/06 10:49:14    163s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.019, REAL:0.019, MEM:2675.7M, EPOCH TIME: 1733500154.579127
[12/06 10:49:14    163s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.035, REAL:0.035, MEM:2675.7M, EPOCH TIME: 1733500154.579234
[12/06 10:49:14    163s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2675.7M, EPOCH TIME: 1733500154.589932
[12/06 10:49:14    163s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2675.7M, EPOCH TIME: 1733500154.589981
[12/06 10:49:14    163s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.097, REAL:0.097, MEM:2675.7M, EPOCH TIME: 1733500154.687232
[12/06 10:49:14    163s] ** Cut row section cpu time 0:00:00.1.
[12/06 10:49:14    163s]  ** Cut row section real time 0:00:00.0.
[12/06 10:49:14    163s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.098, REAL:0.098, MEM:2675.7M, EPOCH TIME: 1733500154.687855
[12/06 10:49:14    163s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 10:49:14    163s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.4, real=0:00:00.0, mem=2675.7MB) @(0:02:44 - 0:02:44).
[12/06 10:49:14    163s] Move report: preRPlace moves 96 insts, mean move: 1.43 um, max move: 3.60 um 
[12/06 10:49:14    163s] 	Max move on inst (CTS_ccl_a_buf_00013): (973.20, 1281.80) --> (973.20, 1278.20)
[12/06 10:49:14    163s] 	Length: 28 sites, height: 1 rows, site name: core, cell type: CKBD16
[12/06 10:49:14    163s] wireLenOptFixPriorityInst 3136 inst fixed
[12/06 10:49:14    163s] 
[12/06 10:49:14    163s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 10:49:15    164s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:49:15    164s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:49:15    164s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/06 10:49:15    164s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/06 10:49:15    164s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 10:49:15    164s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=2651.7MB) @(0:02:44 - 0:02:44).
[12/06 10:49:15    164s] Move report: Detail placement moves 96 insts, mean move: 1.43 um, max move: 3.60 um 
[12/06 10:49:15    164s] 	Max move on inst (CTS_ccl_a_buf_00013): (973.20, 1281.80) --> (973.20, 1278.20)
[12/06 10:49:15    164s] 	Runtime: CPU: 0:00:00.6 REAL: 0:00:01.0 MEM: 2651.7MB
[12/06 10:49:15    164s] Statistics of distance of Instance movement in refine placement:
[12/06 10:49:15    164s]   maximum (X+Y) =         3.60 um
[12/06 10:49:15    164s]   inst (CTS_ccl_a_buf_00013) with max move: (973.2, 1281.8) -> (973.2, 1278.2)
[12/06 10:49:15    164s]   mean    (X+Y) =         1.43 um
[12/06 10:49:15    164s] Summary Report:
[12/06 10:49:15    164s] Instances move: 96 (out of 7070 movable)
[12/06 10:49:15    164s] Instances flipped: 0
[12/06 10:49:15    164s] Mean displacement: 1.43 um
[12/06 10:49:15    164s] Max displacement: 3.60 um (Instance: CTS_ccl_a_buf_00013) (973.2, 1281.8) -> (973.2, 1278.2)
[12/06 10:49:15    164s] 	Length: 28 sites, height: 1 rows, site name: core, cell type: CKBD16
[12/06 10:49:15    164s] Total instances moved : 96
[12/06 10:49:15    164s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.634, REAL:0.635, MEM:2651.7M, EPOCH TIME: 1733500155.104221
[12/06 10:49:15    164s] Total net bbox length = 7.030e+05 (3.508e+05 3.522e+05) (ext = 1.965e+04)
[12/06 10:49:15    164s] Runtime: CPU: 0:00:00.7 REAL: 0:00:01.0 MEM: 2651.7MB
[12/06 10:49:15    164s] [CPU] RefinePlace/total (cpu=0:00:00.7, real=0:00:01.0, mem=2651.7MB) @(0:02:43 - 0:02:44).
[12/06 10:49:15    164s] *** Finished refinePlace (0:02:44 mem=2651.7M) ***
[12/06 10:49:15    164s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1090620.2
[12/06 10:49:15    164s] OPERPROF: Finished RefinePlace at level 1, CPU:0.663, REAL:0.664, MEM:2651.7M, EPOCH TIME: 1733500155.106652
[12/06 10:49:15    164s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2651.7M, EPOCH TIME: 1733500155.106689
[12/06 10:49:15    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7070).
[12/06 10:49:15    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:15    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:15    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:15    164s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.034, REAL:0.034, MEM:2646.7M, EPOCH TIME: 1733500155.140325
[12/06 10:49:15    164s]     ClockRefiner summary
[12/06 10:49:15    164s]     All clock instances: Moved 55, flipped 18 and cell swapped 0 (out of a total of 3180).
[12/06 10:49:15    164s]     The largest move was 3.6 um for ys[3].xs[0].torus_switch_xy/e_out_data_reg_reg[23].
[12/06 10:49:15    164s]     Non-sink clock instances: Moved 3, flipped 0 and cell swapped 0 (out of a total of 44).
[12/06 10:49:15    164s]     The largest move was 3.6 um for CTS_ccl_buf_00042.
[12/06 10:49:15    164s]     Clock sinks: Moved 52, flipped 18 and cell swapped 0 (out of a total of 3136).
[12/06 10:49:15    164s]     The largest move was 3.6 um for ys[3].xs[0].torus_switch_xy/e_out_data_reg_reg[23].
[12/06 10:49:15    164s]     Revert refine place priority changes on 0 instances.
[12/06 10:49:15    164s] OPERPROF: Starting DPlace-Init at level 1, MEM:2646.7M, EPOCH TIME: 1733500155.144624
[12/06 10:49:15    164s] Processing tracks to init pin-track alignment.
[12/06 10:49:15    164s] z: 2, totalTracks: 1
[12/06 10:49:15    164s] z: 4, totalTracks: 1
[12/06 10:49:15    164s] z: 6, totalTracks: 1
[12/06 10:49:15    164s] z: 8, totalTracks: 1
[12/06 10:49:15    164s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:49:15    164s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2646.7M, EPOCH TIME: 1733500155.154926
[12/06 10:49:15    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:15    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:15    164s] 
[12/06 10:49:15    164s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:49:15    164s] OPERPROF:     Starting CMU at level 3, MEM:2646.7M, EPOCH TIME: 1733500155.220260
[12/06 10:49:15    164s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2646.7M, EPOCH TIME: 1733500155.221371
[12/06 10:49:15    164s] 
[12/06 10:49:15    164s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 10:49:15    164s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.076, REAL:0.077, MEM:2646.7M, EPOCH TIME: 1733500155.231701
[12/06 10:49:15    164s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2646.7M, EPOCH TIME: 1733500155.231750
[12/06 10:49:15    164s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2662.7M, EPOCH TIME: 1733500155.232814
[12/06 10:49:15    164s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2662.7MB).
[12/06 10:49:15    164s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.096, REAL:0.097, MEM:2662.7M, EPOCH TIME: 1733500155.241314
[12/06 10:49:15    164s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/06 10:49:15    164s]     Disconnecting clock tree from netlist...
[12/06 10:49:15    164s]     Disconnecting clock tree from netlist done.
[12/06 10:49:15    164s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/06 10:49:15    164s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2662.7M, EPOCH TIME: 1733500155.245374
[12/06 10:49:15    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:15    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:15    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:15    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:15    164s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.030, MEM:2662.7M, EPOCH TIME: 1733500155.275283
[12/06 10:49:15    164s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:15    164s]     Leaving CCOpt scope - Initializing placement interface...
[12/06 10:49:15    164s] OPERPROF: Starting DPlace-Init at level 1, MEM:2662.7M, EPOCH TIME: 1733500155.275814
[12/06 10:49:15    164s] Processing tracks to init pin-track alignment.
[12/06 10:49:15    164s] z: 2, totalTracks: 1
[12/06 10:49:15    164s] z: 4, totalTracks: 1
[12/06 10:49:15    164s] z: 6, totalTracks: 1
[12/06 10:49:15    164s] z: 8, totalTracks: 1
[12/06 10:49:15    164s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:49:15    164s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2662.7M, EPOCH TIME: 1733500155.286741
[12/06 10:49:15    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:15    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:15    164s] 
[12/06 10:49:15    164s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:49:15    164s] OPERPROF:     Starting CMU at level 3, MEM:2662.7M, EPOCH TIME: 1733500155.355459
[12/06 10:49:15    164s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2662.7M, EPOCH TIME: 1733500155.356466
[12/06 10:49:15    164s] 
[12/06 10:49:15    164s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 10:49:15    164s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.080, REAL:0.080, MEM:2662.7M, EPOCH TIME: 1733500155.366756
[12/06 10:49:15    164s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2662.7M, EPOCH TIME: 1733500155.366808
[12/06 10:49:15    164s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2662.7M, EPOCH TIME: 1733500155.367202
[12/06 10:49:15    164s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2662.7MB).
[12/06 10:49:15    164s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.099, REAL:0.100, MEM:2662.7M, EPOCH TIME: 1733500155.375450
[12/06 10:49:15    164s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:15    164s]     Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 10:49:15    164s] End AAE Lib Interpolated Model. (MEM=2662.67 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 10:49:15    164s]     Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:15    164s]     
[12/06 10:49:15    164s]     Clock tree legalization - Histogram:
[12/06 10:49:15    164s]     ====================================
[12/06 10:49:15    164s]     
[12/06 10:49:15    164s]     --------------------------------
[12/06 10:49:15    164s]     Movement (um)    Number of cells
[12/06 10:49:15    164s]     --------------------------------
[12/06 10:49:15    164s]     [3.6,3.6)               3
[12/06 10:49:15    164s]     --------------------------------
[12/06 10:49:15    164s]     
[12/06 10:49:15    164s]     
[12/06 10:49:15    164s]     Clock tree legalization - Top 10 Movements:
[12/06 10:49:15    164s]     ===========================================
[12/06 10:49:15    164s]     
[12/06 10:49:15    164s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 10:49:15    164s]     Movement (um)    Desired                Achieved               Node
[12/06 10:49:15    164s]                      location               location               
[12/06 10:49:15    164s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 10:49:15    164s]          3.6         (973.200,1281.800)     (973.200,1278.200)     CTS_ccl_a_buf_00013 (a lib_cell CKBD16) at (973.200,1278.200), in power domain auto-default
[12/06 10:49:15    164s]          3.6         (973.200,1146.800)     (973.200,1143.200)     CTS_ccl_buf_00040 (a lib_cell CKBD16) at (973.200,1143.200), in power domain auto-default
[12/06 10:49:15    164s]          3.6         (598.000,466.400)      (598.000,462.800)      CTS_ccl_buf_00042 (a lib_cell CKBD16) at (598.000,462.800), in power domain auto-default
[12/06 10:49:15    164s]          0           (1331.507,972.918)     (1331.507,972.918)     CTS_ccl_a_buf_00020 (a lib_cell CKBD16) at (1329.000,972.200), in power domain auto-default
[12/06 10:49:15    164s]          0           (1329.707,1023.317)    (1329.707,1023.317)    CTS_ccl_a_buf_00019 (a lib_cell CKBD16) at (1327.200,1022.600), in power domain auto-default
[12/06 10:49:15    164s]          0           (1329.707,1282.517)    (1329.707,1282.517)    CTS_ccl_a_buf_00012 (a lib_cell CKBD16) at (1327.200,1281.800), in power domain auto-default
[12/06 10:49:15    164s]          0           (1330.293,1147.882)    (1330.293,1147.882)    CTS_ccl_a_buf_00034 (a lib_cell CKBD16) at (1327.200,1146.800), in power domain auto-default
[12/06 10:49:15    164s]          0           (976.293,1144.283)     (976.293,1144.283)     CTS_ccl_buf_00040 (a lib_cell CKBD16) at (973.200,1143.200), in power domain auto-default
[12/06 10:49:15    164s]          0           (528.692,1147.882)     (528.692,1147.882)     CTS_ccl_buf_00043 (a lib_cell CKBD16) at (525.600,1146.800), in power domain auto-default
[12/06 10:49:15    164s]          0           (528.692,467.483)      (528.692,467.483)      CTS_ccl_buf_00044 (a lib_cell CKBD16) at (525.600,466.400), in power domain auto-default
[12/06 10:49:15    164s]     -----------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 10:49:15    164s]     
[12/06 10:49:15    164s]     Legalizing clock trees done. (took cpu=0:00:01.3 real=0:00:01.3)
[12/06 10:49:15    164s]     Clock DAG stats after 'Clustering':
[12/06 10:49:15    164s]       cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
[12/06 10:49:15    164s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:15    164s]       misc counts      : r=1, pp=0
[12/06 10:49:15    164s]       cell areas       : b=443.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=443.520um^2
[12/06 10:49:15    164s]       cell capacitance : b=0.208pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.208pF
[12/06 10:49:15    164s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:15    164s]       wire capacitance : top=0.000pF, trunk=0.562pF, leaf=1.628pF, total=2.191pF
[12/06 10:49:15    164s]       wire lengths     : top=0.000um, trunk=5101.782um, leaf=11976.266um, total=17078.048um
[12/06 10:49:15    164s]       hp wire lengths  : top=0.000um, trunk=4795.600um, leaf=4044.300um, total=8839.900um
[12/06 10:49:15    164s]     Clock DAG net violations after 'Clustering': none
[12/06 10:49:15    164s]     Clock DAG primary half-corner transition distribution after 'Clustering':
[12/06 10:49:15    164s]       Trunk : target=0.089ns count=13 avg=0.045ns sd=0.021ns min=0.004ns max=0.080ns {10 <= 0.054ns, 0 <= 0.072ns, 3 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:15    164s]       Leaf  : target=0.089ns count=32 avg=0.073ns sd=0.003ns min=0.068ns max=0.083ns {0 <= 0.054ns, 10 <= 0.072ns, 21 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:15    164s]     Clock DAG library cell distribution after 'Clustering' {count}:
[12/06 10:49:15    164s]        Bufs: CKBD16: 44 
[12/06 10:49:15    164s]     Clock DAG hash after 'Clustering': 10818479205941609189 12676948071199311510
[12/06 10:49:15    164s]     CTS services accumulated run-time stats after 'Clustering':
[12/06 10:49:15    164s]       delay calculator: calls=9742, total_wall_time=0.228s, mean_wall_time=0.023ms
[12/06 10:49:15    164s]       legalizer: calls=598, total_wall_time=0.011s, mean_wall_time=0.018ms
[12/06 10:49:15    164s]       steiner router: calls=7096, total_wall_time=0.221s, mean_wall_time=0.031ms
[12/06 10:49:15    164s]     Primary reporting skew groups after 'Clustering':
[12/06 10:49:15    164s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.354, avg=0.309, sd=0.029], skew [0.083 vs 0.052*], 61.4% {0.279, 0.331} (wid=0.049 ws=0.043) (gid=0.305 gs=0.059)
[12/06 10:49:15    164s]           min path sink: ys[3].xs[1].client_xy/regulator/rate_counter_reg[4]/CP
[12/06 10:49:15    164s]           max path sink: ys[1].xs[2].client_xy/i_d_r_reg[3]/CP
[12/06 10:49:15    164s]     Skew group summary after 'Clustering':
[12/06 10:49:15    164s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.354, avg=0.309, sd=0.029], skew [0.083 vs 0.052*], 61.4% {0.279, 0.331} (wid=0.049 ws=0.043) (gid=0.305 gs=0.059)
[12/06 10:49:15    164s]     Legalizer API calls during this step: 598 succeeded with high effort: 598 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:15    164s]   Clustering done. (took cpu=0:00:02.0 real=0:00:02.1)
[12/06 10:49:15    164s]   
[12/06 10:49:15    164s]   Post-Clustering Statistics Report
[12/06 10:49:15    164s]   =================================
[12/06 10:49:15    164s]   
[12/06 10:49:15    164s]   Fanout Statistics:
[12/06 10:49:15    164s]   
[12/06 10:49:15    164s]   ----------------------------------------------------------------------------------------------------------------
[12/06 10:49:15    164s]   Net Type    Count    Mean      Min.      Max.      Std. Dev.    Fanout
[12/06 10:49:15    164s]                        Fanout    Fanout    Fanout    Fanout       Distribution
[12/06 10:49:15    164s]   ----------------------------------------------------------------------------------------------------------------
[12/06 10:49:15    164s]   Trunk        14       3.214       1         8        1.805      {6 <= 2, 7 <= 4, 1 <= 8}
[12/06 10:49:15    164s]   Leaf         32      98.000      96       100        1.760      {11 <= 96, 4 <= 97, 2 <= 98, 4 <= 99, 11 <= 100}
[12/06 10:49:15    164s]   ----------------------------------------------------------------------------------------------------------------
[12/06 10:49:15    164s]   
[12/06 10:49:15    164s]   Clustering Failure Statistics:
[12/06 10:49:15    164s]   
[12/06 10:49:15    164s]   ----------------------------------------------------------
[12/06 10:49:15    164s]   Net Type    Clusters    Clusters    Net Skew    Transition
[12/06 10:49:15    164s]               Tried       Failed      Failures    Failures
[12/06 10:49:15    164s]   ----------------------------------------------------------
[12/06 10:49:15    164s]   Trunk          89          22          8            22
[12/06 10:49:15    164s]   Leaf           32           0          0             0
[12/06 10:49:15    164s]   ----------------------------------------------------------
[12/06 10:49:15    164s]   
[12/06 10:49:15    164s]   Clustering Partition Statistics:
[12/06 10:49:15    164s]   
[12/06 10:49:15    164s]   --------------------------------------------------------------------------------------
[12/06 10:49:15    164s]   Net Type    Case B      Case C      Partition    Mean        Min     Max     Std. Dev.
[12/06 10:49:15    164s]               Fraction    Fraction    Count        Size        Size    Size    Size
[12/06 10:49:15    164s]   --------------------------------------------------------------------------------------
[12/06 10:49:15    164s]   Trunk        0.250       0.750          4          10.750       2      32     14.361
[12/06 10:49:15    164s]   Leaf         0.000       1.000          1        3136.000    3136    3136      0.000
[12/06 10:49:15    164s]   --------------------------------------------------------------------------------------
[12/06 10:49:15    164s]   
[12/06 10:49:15    164s]   Longest 5 runtime clustering solutions:
[12/06 10:49:15    164s]   
[12/06 10:49:15    164s]   -----------------------------------------------------------------------------------
[12/06 10:49:15    164s]   Wall time     Fanout    Instances Added    Iterations    Clock Tree     Driver
[12/06 10:49:15    164s]   -----------------------------------------------------------------------------------
[12/06 10:49:15    164s]   694718.941     3136        0                  0          ideal_clock    ideal_clock
[12/06 10:49:15    164s]   -----------------------------------------------------------------------------------
[12/06 10:49:15    164s]   
[12/06 10:49:15    164s]   Bottom-up runtime statistics:
[12/06 10:49:15    164s]   
[12/06 10:49:15    164s]   -----------------------------------------------------------
[12/06 10:49:15    164s]   Mean          Min           Max           Std. Dev    Count
[12/06 10:49:15    164s]   -----------------------------------------------------------
[12/06 10:49:15    164s]   694718.941    694718.941    694718.941     0.000         1
[12/06 10:49:15    164s]   -----------------------------------------------------------
[12/06 10:49:15    164s]   
[12/06 10:49:15    164s]   
[12/06 10:49:15    164s]   Looking for fanout violations...
[12/06 10:49:15    164s]   Looking for fanout violations done.
[12/06 10:49:15    164s]   CongRepair After Initial Clustering...
[12/06 10:49:15    164s]   Reset timing graph...
[12/06 10:49:15    164s] Ignoring AAE DB Resetting ...
[12/06 10:49:15    164s]   Reset timing graph done.
[12/06 10:49:15    164s]   Leaving CCOpt scope - Early Global Route...
[12/06 10:49:15    164s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2700.8M, EPOCH TIME: 1733500155.572751
[12/06 10:49:15    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3136).
[12/06 10:49:15    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:15    164s] All LLGs are deleted
[12/06 10:49:15    164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:15    164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:15    164s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2700.8M, EPOCH TIME: 1733500155.602158
[12/06 10:49:15    164s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2670.4M, EPOCH TIME: 1733500155.602855
[12/06 10:49:15    164s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.034, REAL:0.034, MEM:2632.4M, EPOCH TIME: 1733500155.606838
[12/06 10:49:15    164s]   Clock implementation routing...
[12/06 10:49:15    164s] Net route status summary:
[12/06 10:49:15    164s]   Clock:        45 (unrouted=45, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 10:49:15    164s]   Non-clock: 19083 (unrouted=12042, trialRouted=7041, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12041, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 10:49:15    164s]     Routing using eGR only...
[12/06 10:49:15    164s]       Early Global Route - eGR only step...
[12/06 10:49:15    164s] (ccopt eGR): There are 45 nets to be routed. 0 nets have skip routing designation.
[12/06 10:49:15    164s] (ccopt eGR): There are 45 nets for routing of which 45 have one or more fixed wires.
[12/06 10:49:15    164s] (ccopt eGR): Start to route 45 all nets
[12/06 10:49:15    164s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2632.39 MB )
[12/06 10:49:15    164s] (I)      ==================== Layers =====================
[12/06 10:49:15    164s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:15    164s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 10:49:15    164s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:15    164s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 10:49:15    164s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 10:49:15    164s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 10:49:15    164s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 10:49:15    164s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 10:49:15    164s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 10:49:15    164s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 10:49:15    164s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 10:49:15    164s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 10:49:15    164s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 10:49:15    164s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 10:49:15    164s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 10:49:15    164s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 10:49:15    164s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 10:49:15    164s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 10:49:15    164s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 10:49:15    164s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 10:49:15    164s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 10:49:15    164s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 10:49:15    164s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 10:49:15    164s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:15    164s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 10:49:15    164s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 10:49:15    164s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:15    164s] (I)      Started Import and model ( Curr Mem: 2632.39 MB )
[12/06 10:49:15    164s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:49:15    164s] (I)      == Non-default Options ==
[12/06 10:49:15    164s] (I)      Clean congestion better                            : true
[12/06 10:49:15    164s] (I)      Estimate vias on DPT layer                         : true
[12/06 10:49:15    164s] (I)      Clean congestion layer assignment rounds           : 3
[12/06 10:49:15    164s] (I)      Layer constraints as soft constraints              : true
[12/06 10:49:15    164s] (I)      Soft top layer                                     : true
[12/06 10:49:15    164s] (I)      Skip prospective layer relax nets                  : true
[12/06 10:49:15    164s] (I)      Better NDR handling                                : true
[12/06 10:49:15    164s] (I)      Improved NDR modeling in LA                        : true
[12/06 10:49:15    164s] (I)      Routing cost fix for NDR handling                  : true
[12/06 10:49:15    164s] (I)      Block tracks for preroutes                         : true
[12/06 10:49:15    164s] (I)      Assign IRoute by net group key                     : true
[12/06 10:49:15    164s] (I)      Block unroutable channels                          : true
[12/06 10:49:15    164s] (I)      Block unroutable channels 3D                       : true
[12/06 10:49:15    164s] (I)      Bound layer relaxed segment wl                     : true
[12/06 10:49:15    164s] (I)      Blocked pin reach length threshold                 : 2
[12/06 10:49:15    164s] (I)      Check blockage within NDR space in TA              : true
[12/06 10:49:15    164s] (I)      Skip must join for term with via pillar            : true
[12/06 10:49:15    164s] (I)      Model find APA for IO pin                          : true
[12/06 10:49:15    164s] (I)      On pin location for off pin term                   : true
[12/06 10:49:15    164s] (I)      Handle EOL spacing                                 : true
[12/06 10:49:15    164s] (I)      Merge PG vias by gap                               : true
[12/06 10:49:15    164s] (I)      Maximum routing layer                              : 10
[12/06 10:49:15    164s] (I)      Route selected nets only                           : true
[12/06 10:49:15    164s] (I)      Refine MST                                         : true
[12/06 10:49:15    164s] (I)      Honor PRL                                          : true
[12/06 10:49:15    164s] (I)      Strong congestion aware                            : true
[12/06 10:49:15    164s] (I)      Improved initial location for IRoutes              : true
[12/06 10:49:15    164s] (I)      Multi panel TA                                     : true
[12/06 10:49:15    164s] (I)      Penalize wire overlap                              : true
[12/06 10:49:15    164s] (I)      Expand small instance blockage                     : true
[12/06 10:49:15    164s] (I)      Reduce via in TA                                   : true
[12/06 10:49:15    164s] (I)      SS-aware routing                                   : true
[12/06 10:49:15    164s] (I)      Improve tree edge sharing                          : true
[12/06 10:49:15    164s] (I)      Improve 2D via estimation                          : true
[12/06 10:49:15    164s] (I)      Refine Steiner tree                                : true
[12/06 10:49:15    164s] (I)      Build spine tree                                   : true
[12/06 10:49:15    164s] (I)      Model pass through capacity                        : true
[12/06 10:49:15    164s] (I)      Extend blockages by a half GCell                   : true
[12/06 10:49:15    164s] (I)      Consider pin shapes                                : true
[12/06 10:49:15    164s] (I)      Consider pin shapes for all nodes                  : true
[12/06 10:49:15    164s] (I)      Consider NR APA                                    : true
[12/06 10:49:15    164s] (I)      Consider IO pin shape                              : true
[12/06 10:49:15    164s] (I)      Fix pin connection bug                             : true
[12/06 10:49:15    164s] (I)      Consider layer RC for local wires                  : true
[12/06 10:49:15    164s] (I)      Route to clock mesh pin                            : true
[12/06 10:49:15    164s] (I)      LA-aware pin escape length                         : 2
[12/06 10:49:15    164s] (I)      Connect multiple ports                             : true
[12/06 10:49:15    164s] (I)      Split for must join                                : true
[12/06 10:49:15    164s] (I)      Number of threads                                  : 1
[12/06 10:49:15    164s] (I)      Routing effort level                               : 10000
[12/06 10:49:15    164s] (I)      Prefer layer length threshold                      : 8
[12/06 10:49:15    164s] (I)      Overflow penalty cost                              : 10
[12/06 10:49:15    164s] (I)      A-star cost                                        : 0.300000
[12/06 10:49:15    164s] (I)      Misalignment cost                                  : 10.000000
[12/06 10:49:15    164s] (I)      Threshold for short IRoute                         : 6
[12/06 10:49:15    164s] (I)      Via cost during post routing                       : 1.000000
[12/06 10:49:15    164s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/06 10:49:15    164s] (I)      Source-to-sink ratio                               : 0.300000
[12/06 10:49:15    164s] (I)      Scenic ratio bound                                 : 3.000000
[12/06 10:49:15    164s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/06 10:49:15    164s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/06 10:49:15    164s] (I)      PG-aware similar topology routing                  : true
[12/06 10:49:15    164s] (I)      Maze routing via cost fix                          : true
[12/06 10:49:15    164s] (I)      Apply PRL on PG terms                              : true
[12/06 10:49:15    164s] (I)      Apply PRL on obs objects                           : true
[12/06 10:49:15    164s] (I)      Handle range-type spacing rules                    : true
[12/06 10:49:15    164s] (I)      PG gap threshold multiplier                        : 10.000000
[12/06 10:49:15    164s] (I)      Parallel spacing query fix                         : true
[12/06 10:49:15    164s] (I)      Force source to root IR                            : true
[12/06 10:49:15    164s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/06 10:49:15    164s] (I)      Do not relax to DPT layer                          : true
[12/06 10:49:15    164s] (I)      No DPT in post routing                             : true
[12/06 10:49:15    164s] (I)      Modeling PG via merging fix                        : true
[12/06 10:49:15    164s] (I)      Shield aware TA                                    : true
[12/06 10:49:15    164s] (I)      Strong shield aware TA                             : true
[12/06 10:49:15    164s] (I)      Overflow calculation fix in LA                     : true
[12/06 10:49:15    164s] (I)      Post routing fix                                   : true
[12/06 10:49:15    164s] (I)      Strong post routing                                : true
[12/06 10:49:15    164s] (I)      NDR via pillar fix                                 : true
[12/06 10:49:15    164s] (I)      Violation on path threshold                        : 1
[12/06 10:49:15    164s] (I)      Pass through capacity modeling                     : true
[12/06 10:49:15    164s] (I)      Select the non-relaxed segments in post routing stage : true
[12/06 10:49:15    164s] (I)      Select term pin box for io pin                     : true
[12/06 10:49:15    164s] (I)      Penalize NDR sharing                               : true
[12/06 10:49:15    164s] (I)      Enable special modeling                            : false
[12/06 10:49:15    164s] (I)      Keep fixed segments                                : true
[12/06 10:49:15    164s] (I)      Reorder net groups by key                          : true
[12/06 10:49:15    164s] (I)      Increase net scenic ratio                          : true
[12/06 10:49:15    164s] (I)      Method to set GCell size                           : row
[12/06 10:49:15    164s] (I)      Connect multiple ports and must join fix           : true
[12/06 10:49:15    164s] (I)      Avoid high resistance layers                       : true
[12/06 10:49:15    164s] (I)      Model find APA for IO pin fix                      : true
[12/06 10:49:15    164s] (I)      Avoid connecting non-metal layers                  : true
[12/06 10:49:15    164s] (I)      Use track pitch for NDR                            : true
[12/06 10:49:15    164s] (I)      Enable layer relax to lower layer                  : true
[12/06 10:49:15    164s] (I)      Enable layer relax to upper layer                  : true
[12/06 10:49:15    164s] (I)      Top layer relaxation fix                           : true
[12/06 10:49:15    164s] (I)      Handle non-default track width                     : false
[12/06 10:49:15    164s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 10:49:15    164s] (I)      Use row-based GCell size
[12/06 10:49:15    164s] (I)      Use row-based GCell align
[12/06 10:49:15    164s] (I)      layer 0 area = 168000
[12/06 10:49:15    164s] (I)      layer 1 area = 208000
[12/06 10:49:15    164s] (I)      layer 2 area = 208000
[12/06 10:49:15    164s] (I)      layer 3 area = 208000
[12/06 10:49:15    164s] (I)      layer 4 area = 208000
[12/06 10:49:15    164s] (I)      layer 5 area = 208000
[12/06 10:49:15    164s] (I)      layer 6 area = 208000
[12/06 10:49:15    164s] (I)      layer 7 area = 2259999
[12/06 10:49:15    164s] (I)      layer 8 area = 2259999
[12/06 10:49:15    164s] (I)      layer 9 area = 0
[12/06 10:49:15    164s] (I)      GCell unit size   : 3600
[12/06 10:49:15    164s] (I)      GCell multiplier  : 1
[12/06 10:49:15    164s] (I)      GCell row height  : 3600
[12/06 10:49:15    164s] (I)      Actual row height : 3600
[12/06 10:49:15    164s] (I)      GCell align ref   : 4000 4000
[12/06 10:49:15    164s] [NR-eGR] Track table information for default rule: 
[12/06 10:49:15    164s] [NR-eGR] M1 has single uniform track structure
[12/06 10:49:15    164s] [NR-eGR] M2 has single uniform track structure
[12/06 10:49:15    164s] [NR-eGR] M3 has single uniform track structure
[12/06 10:49:15    164s] [NR-eGR] M4 has single uniform track structure
[12/06 10:49:15    164s] [NR-eGR] M5 has single uniform track structure
[12/06 10:49:15    164s] [NR-eGR] M6 has single uniform track structure
[12/06 10:49:15    164s] [NR-eGR] M7 has single uniform track structure
[12/06 10:49:15    164s] [NR-eGR] M8 has single uniform track structure
[12/06 10:49:15    164s] [NR-eGR] M9 has single uniform track structure
[12/06 10:49:15    164s] [NR-eGR] AP has single uniform track structure
[12/06 10:49:15    164s] (I)      ================== Default via ==================
[12/06 10:49:15    164s] (I)      +---+--------------------+----------------------+
[12/06 10:49:15    164s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 10:49:15    164s] (I)      +---+--------------------+----------------------+
[12/06 10:49:15    164s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 10:49:15    164s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 10:49:15    164s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 10:49:15    164s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 10:49:15    164s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 10:49:15    164s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 10:49:15    164s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 10:49:15    164s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 10:49:15    164s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 10:49:15    164s] (I)      +---+--------------------+----------------------+
[12/06 10:49:16    165s] [NR-eGR] Read 2209622 PG shapes
[12/06 10:49:16    165s] [NR-eGR] Read 0 clock shapes
[12/06 10:49:16    165s] [NR-eGR] Read 0 other shapes
[12/06 10:49:16    165s] [NR-eGR] #Routing Blockages  : 0
[12/06 10:49:16    165s] [NR-eGR] #Instance Blockages : 0
[12/06 10:49:16    165s] [NR-eGR] #PG Blockages       : 2209622
[12/06 10:49:16    165s] [NR-eGR] #Halo Blockages     : 0
[12/06 10:49:16    165s] [NR-eGR] #Boundary Blockages : 0
[12/06 10:49:16    165s] [NR-eGR] #Clock Blockages    : 0
[12/06 10:49:16    165s] [NR-eGR] #Other Blockages    : 0
[12/06 10:49:16    165s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 10:49:16    165s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 10:49:16    165s] [NR-eGR] Read 7085 nets ( ignored 7041 )
[12/06 10:49:16    165s] [NR-eGR] Connected 0 must-join pins/ports
[12/06 10:49:16    165s] (I)      early_global_route_priority property id does not exist.
[12/06 10:49:16    165s] (I)      Read Num Blocks=2214276  Num Prerouted Wires=0  Num CS=0
[12/06 10:49:16    165s] (I)      Layer 1 (V) : #blockages 897 : #preroutes 0
[12/06 10:49:16    165s] (I)      Layer 2 (H) : #blockages 994708 : #preroutes 0
[12/06 10:49:16    165s] (I)      Layer 3 (V) : #blockages 897 : #preroutes 0
[12/06 10:49:16    165s] (I)      Layer 4 (H) : #blockages 857772 : #preroutes 0
[12/06 10:49:16    165s] (I)      Layer 5 (V) : #blockages 360002 : #preroutes 0
[12/06 10:49:16    165s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 10:49:16    165s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 10:49:16    165s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 10:49:16    165s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 10:49:16    165s] (I)      Moved 0 terms for better access 
[12/06 10:49:16    165s] (I)      Number of ignored nets                =      0
[12/06 10:49:16    165s] (I)      Number of connected nets              =      0
[12/06 10:49:16    165s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 10:49:16    165s] (I)      Number of clock nets                  =     44.  Ignored: No
[12/06 10:49:16    165s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 10:49:16    165s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 10:49:16    165s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 10:49:16    165s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 10:49:16    165s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 10:49:16    165s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 10:49:16    165s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 10:49:16    165s] [NR-eGR] There are 44 clock nets ( 44 with NDR ).
[12/06 10:49:16    165s] (I)      Ndr track 0 does not exist
[12/06 10:49:17    166s] (I)      ---------------------Grid Graph Info--------------------
[12/06 10:49:17    166s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 10:49:17    166s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 10:49:17    166s] (I)      Site width          :   400  (dbu)
[12/06 10:49:17    166s] (I)      Row height          :  3600  (dbu)
[12/06 10:49:17    166s] (I)      GCell row height    :  3600  (dbu)
[12/06 10:49:17    166s] (I)      GCell width         :  3600  (dbu)
[12/06 10:49:17    166s] (I)      GCell height        :  3600  (dbu)
[12/06 10:49:17    166s] (I)      Grid                :   834   834    10
[12/06 10:49:17    166s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 10:49:17    166s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 10:49:17    166s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 10:49:17    166s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 10:49:17    166s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 10:49:17    166s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 10:49:17    166s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 10:49:17    166s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 10:49:17    166s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 10:49:17    166s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 10:49:17    166s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 10:49:17    166s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 10:49:17    166s] (I)      --------------------------------------------------------
[12/06 10:49:17    166s] 
[12/06 10:49:17    166s] [NR-eGR] ============ Routing rule table ============
[12/06 10:49:17    166s] [NR-eGR] Rule id: 0  Nets: 44
[12/06 10:49:17    166s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/06 10:49:17    166s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 10:49:17    166s] (I)                    Pitch  800  800  800  800  800  800  3200  3200  26000 
[12/06 10:49:17    166s] (I)             #Used tracks    2    2    2    2    2    2     2     2      2 
[12/06 10:49:17    166s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 10:49:17    166s] [NR-eGR] ========================================
[12/06 10:49:17    166s] [NR-eGR] 
[12/06 10:49:17    166s] (I)      =============== Blocked Tracks ===============
[12/06 10:49:17    166s] (I)      +-------+---------+----------+---------------+
[12/06 10:49:17    166s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 10:49:17    166s] (I)      +-------+---------+----------+---------------+
[12/06 10:49:17    166s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 10:49:17    166s] (I)      |     2 | 6255000 |  1741376 |        27.84% |
[12/06 10:49:17    166s] (I)      |     3 | 6254166 |  2068355 |        33.07% |
[12/06 10:49:17    166s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 10:49:17    166s] (I)      |     5 | 6254166 |  5146593 |        82.29% |
[12/06 10:49:17    166s] (I)      |     6 | 6255000 |  4611620 |        73.73% |
[12/06 10:49:17    166s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 10:49:17    166s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 10:49:17    166s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 10:49:17    166s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 10:49:17    166s] (I)      +-------+---------+----------+---------------+
[12/06 10:49:17    166s] (I)      Finished Import and model ( CPU: 1.23 sec, Real: 1.23 sec, Curr Mem: 2776.98 MB )
[12/06 10:49:17    166s] (I)      Reset routing kernel
[12/06 10:49:17    166s] (I)      Started Global Routing ( Curr Mem: 2776.98 MB )
[12/06 10:49:17    166s] (I)      totalPins=3223  totalGlobalPin=3073 (95.35%)
[12/06 10:49:17    166s] (I)      total 2D Cap : 8701514 = (4186228 H, 4515286 V)
[12/06 10:49:17    166s] [NR-eGR] Layer group 1: route 44 net(s) in layer range [3, 4]
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1a Route ============
[12/06 10:49:17    166s] (I)      Pattern Routing Avoiding Blockages : #blocked segments: 0
[12/06 10:49:17    166s] (I)      Usage: 9212 = (4458 H, 4754 V) = (0.11% H, 0.11% V) = (8.024e+03um H, 8.557e+03um V)
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1b Route ============
[12/06 10:49:17    166s] (I)      Usage: 9212 = (4458 H, 4754 V) = (0.11% H, 0.11% V) = (8.024e+03um H, 8.557e+03um V)
[12/06 10:49:17    166s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.658160e+04um
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1c Route ============
[12/06 10:49:17    166s] (I)      Usage: 9212 = (4458 H, 4754 V) = (0.11% H, 0.11% V) = (8.024e+03um H, 8.557e+03um V)
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1d Route ============
[12/06 10:49:17    166s] (I)      Usage: 9212 = (4458 H, 4754 V) = (0.11% H, 0.11% V) = (8.024e+03um H, 8.557e+03um V)
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1e Route ============
[12/06 10:49:17    166s] (I)      Usage: 9212 = (4458 H, 4754 V) = (0.11% H, 0.11% V) = (8.024e+03um H, 8.557e+03um V)
[12/06 10:49:17    166s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.658160e+04um
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1f Route ============
[12/06 10:49:17    166s] (I)      Usage: 9212 = (4458 H, 4754 V) = (0.11% H, 0.11% V) = (8.024e+03um H, 8.557e+03um V)
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1g Route ============
[12/06 10:49:17    166s] (I)      Usage: 9130 = (4420 H, 4710 V) = (0.11% H, 0.10% V) = (7.956e+03um H, 8.478e+03um V)
[12/06 10:49:17    166s] (I)      #Nets         : 44
[12/06 10:49:17    166s] (I)      #Relaxed nets : 14
[12/06 10:49:17    166s] (I)      Wire length   : 6351
[12/06 10:49:17    166s] [NR-eGR] Create a new net group with 14 nets and layer range [3, 6]
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1h Route ============
[12/06 10:49:17    166s] (I)      Usage: 9133 = (4418 H, 4715 V) = (0.11% H, 0.10% V) = (7.952e+03um H, 8.487e+03um V)
[12/06 10:49:17    166s] (I)      total 2D Cap : 13591092 = (6092878 H, 7498214 V)
[12/06 10:49:17    166s] [NR-eGR] Layer group 2: route 14 net(s) in layer range [3, 6]
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1a Route ============
[12/06 10:49:17    166s] (I)      Usage: 11983 = (5733 H, 6250 V) = (0.09% H, 0.08% V) = (1.032e+04um H, 1.125e+04um V)
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1b Route ============
[12/06 10:49:17    166s] (I)      Usage: 11983 = (5733 H, 6250 V) = (0.09% H, 0.08% V) = (1.032e+04um H, 1.125e+04um V)
[12/06 10:49:17    166s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.156940e+04um
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1c Route ============
[12/06 10:49:17    166s] (I)      Usage: 11983 = (5733 H, 6250 V) = (0.09% H, 0.08% V) = (1.032e+04um H, 1.125e+04um V)
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1d Route ============
[12/06 10:49:17    166s] (I)      Usage: 11983 = (5733 H, 6250 V) = (0.09% H, 0.08% V) = (1.032e+04um H, 1.125e+04um V)
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1e Route ============
[12/06 10:49:17    166s] (I)      Usage: 11983 = (5733 H, 6250 V) = (0.09% H, 0.08% V) = (1.032e+04um H, 1.125e+04um V)
[12/06 10:49:17    166s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 2.156940e+04um
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1f Route ============
[12/06 10:49:17    166s] (I)      Usage: 11983 = (5733 H, 6250 V) = (0.09% H, 0.08% V) = (1.032e+04um H, 1.125e+04um V)
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1g Route ============
[12/06 10:49:17    166s] (I)      Usage: 11912 = (5703 H, 6209 V) = (0.09% H, 0.08% V) = (1.027e+04um H, 1.118e+04um V)
[12/06 10:49:17    166s] (I)      #Nets         : 14
[12/06 10:49:17    166s] (I)      #Relaxed nets : 14
[12/06 10:49:17    166s] (I)      Wire length   : 0
[12/06 10:49:17    166s] [NR-eGR] Create a new net group with 14 nets and layer range [3, 8]
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1h Route ============
[12/06 10:49:17    166s] (I)      Usage: 11912 = (5703 H, 6209 V) = (0.09% H, 0.08% V) = (1.027e+04um H, 1.118e+04um V)
[12/06 10:49:17    166s] (I)      total 2D Cap : 21409008 = (12347044 H, 9061964 V)
[12/06 10:49:17    166s] [NR-eGR] Layer group 3: route 14 net(s) in layer range [3, 8]
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1a Route ============
[12/06 10:49:17    166s] (I)      Usage: 14762 = (7018 H, 7744 V) = (0.06% H, 0.09% V) = (1.263e+04um H, 1.394e+04um V)
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1b Route ============
[12/06 10:49:17    166s] (I)      Usage: 14762 = (7018 H, 7744 V) = (0.06% H, 0.09% V) = (1.263e+04um H, 1.394e+04um V)
[12/06 10:49:17    166s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.657160e+04um
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1c Route ============
[12/06 10:49:17    166s] (I)      Usage: 14762 = (7018 H, 7744 V) = (0.06% H, 0.09% V) = (1.263e+04um H, 1.394e+04um V)
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1d Route ============
[12/06 10:49:17    166s] (I)      Usage: 14762 = (7018 H, 7744 V) = (0.06% H, 0.09% V) = (1.263e+04um H, 1.394e+04um V)
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1e Route ============
[12/06 10:49:17    166s] (I)      Usage: 14762 = (7018 H, 7744 V) = (0.06% H, 0.09% V) = (1.263e+04um H, 1.394e+04um V)
[12/06 10:49:17    166s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.657160e+04um
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1f Route ============
[12/06 10:49:17    166s] (I)      Usage: 14762 = (7018 H, 7744 V) = (0.06% H, 0.09% V) = (1.263e+04um H, 1.394e+04um V)
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1g Route ============
[12/06 10:49:17    166s] (I)      Usage: 14691 = (6995 H, 7696 V) = (0.06% H, 0.08% V) = (1.259e+04um H, 1.385e+04um V)
[12/06 10:49:17    166s] (I)      #Nets         : 14
[12/06 10:49:17    166s] (I)      #Relaxed nets : 14
[12/06 10:49:17    166s] (I)      Wire length   : 0
[12/06 10:49:17    166s] [NR-eGR] Create a new net group with 14 nets and layer range [3, 10]
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1h Route ============
[12/06 10:49:17    166s] (I)      Usage: 14691 = (6995 H, 7696 V) = (0.06% H, 0.08% V) = (1.259e+04um H, 1.385e+04um V)
[12/06 10:49:17    166s] (I)      total 2D Cap : 23164578 = (13910794 H, 9253784 V)
[12/06 10:49:17    166s] [NR-eGR] Layer group 4: route 14 net(s) in layer range [3, 10]
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1a Route ============
[12/06 10:49:17    166s] (I)      Usage: 17541 = (8310 H, 9231 V) = (0.06% H, 0.10% V) = (1.496e+04um H, 1.662e+04um V)
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1b Route ============
[12/06 10:49:17    166s] (I)      Usage: 17541 = (8310 H, 9231 V) = (0.06% H, 0.10% V) = (1.496e+04um H, 1.662e+04um V)
[12/06 10:49:17    166s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.157380e+04um
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1c Route ============
[12/06 10:49:17    166s] (I)      Usage: 17541 = (8310 H, 9231 V) = (0.06% H, 0.10% V) = (1.496e+04um H, 1.662e+04um V)
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1d Route ============
[12/06 10:49:17    166s] (I)      Usage: 17541 = (8310 H, 9231 V) = (0.06% H, 0.10% V) = (1.496e+04um H, 1.662e+04um V)
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1e Route ============
[12/06 10:49:17    166s] (I)      Usage: 17541 = (8310 H, 9231 V) = (0.06% H, 0.10% V) = (1.496e+04um H, 1.662e+04um V)
[12/06 10:49:17    166s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 3.157380e+04um
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1f Route ============
[12/06 10:49:17    166s] (I)      Usage: 17541 = (8310 H, 9231 V) = (0.06% H, 0.10% V) = (1.496e+04um H, 1.662e+04um V)
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1g Route ============
[12/06 10:49:17    166s] (I)      Usage: 17470 = (8287 H, 9183 V) = (0.06% H, 0.10% V) = (1.492e+04um H, 1.653e+04um V)
[12/06 10:49:17    166s] (I)      #Nets         : 14
[12/06 10:49:17    166s] (I)      #Relaxed nets : 14
[12/06 10:49:17    166s] (I)      Wire length   : 0
[12/06 10:49:17    166s] [NR-eGR] Create a new net group with 14 nets and layer range [2, 10]
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1h Route ============
[12/06 10:49:17    166s] (I)      Usage: 17470 = (8287 H, 9183 V) = (0.06% H, 0.10% V) = (1.492e+04um H, 1.653e+04um V)
[12/06 10:49:17    166s] (I)      total 2D Cap : 27680926 = (13910794 H, 13770132 V)
[12/06 10:49:17    166s] [NR-eGR] Layer group 5: route 14 net(s) in layer range [2, 10]
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1a Route ============
[12/06 10:49:17    166s] (I)      Usage: 23115 = (10912 H, 12203 V) = (0.08% H, 0.09% V) = (1.964e+04um H, 2.197e+04um V)
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1b Route ============
[12/06 10:49:17    166s] (I)      Usage: 23115 = (10912 H, 12203 V) = (0.08% H, 0.09% V) = (1.964e+04um H, 2.197e+04um V)
[12/06 10:49:17    166s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.160700e+04um
[12/06 10:49:17    166s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/06 10:49:17    166s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1c Route ============
[12/06 10:49:17    166s] (I)      Usage: 23115 = (10912 H, 12203 V) = (0.08% H, 0.09% V) = (1.964e+04um H, 2.197e+04um V)
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1d Route ============
[12/06 10:49:17    166s] (I)      Usage: 23115 = (10912 H, 12203 V) = (0.08% H, 0.09% V) = (1.964e+04um H, 2.197e+04um V)
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1e Route ============
[12/06 10:49:17    166s] (I)      Usage: 23115 = (10912 H, 12203 V) = (0.08% H, 0.09% V) = (1.964e+04um H, 2.197e+04um V)
[12/06 10:49:17    166s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 4.160700e+04um
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1f Route ============
[12/06 10:49:17    166s] (I)      Usage: 23115 = (10912 H, 12203 V) = (0.08% H, 0.09% V) = (1.964e+04um H, 2.197e+04um V)
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1g Route ============
[12/06 10:49:17    166s] (I)      Usage: 23104 = (10909 H, 12195 V) = (0.08% H, 0.09% V) = (1.964e+04um H, 2.195e+04um V)
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] (I)      ============  Phase 1h Route ============
[12/06 10:49:17    166s] (I)      Usage: 23104 = (10909 H, 12195 V) = (0.08% H, 0.09% V) = (1.964e+04um H, 2.195e+04um V)
[12/06 10:49:17    166s] (I)      
[12/06 10:49:17    166s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 10:49:17    166s] [NR-eGR]                        OverCon            
[12/06 10:49:17    166s] [NR-eGR]                         #Gcell     %Gcell
[12/06 10:49:17    166s] [NR-eGR]        Layer             (1-0)    OverCon
[12/06 10:49:17    166s] [NR-eGR] ----------------------------------------------
[12/06 10:49:17    166s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:17    166s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:17    166s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:17    166s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:17    166s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:17    166s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:17    166s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:17    166s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:17    166s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:17    166s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:17    166s] [NR-eGR] ----------------------------------------------
[12/06 10:49:17    166s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/06 10:49:17    166s] [NR-eGR] 
[12/06 10:49:17    166s] (I)      Finished Global Routing ( CPU: 0.68 sec, Real: 0.69 sec, Curr Mem: 2776.98 MB )
[12/06 10:49:17    166s] (I)      total 2D Cap : 28288724 = (14218329 H, 14070395 V)
[12/06 10:49:17    166s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 10:49:17    166s] (I)      ============= Track Assignment ============
[12/06 10:49:17    166s] (I)      Started Track Assignment (1T) ( Curr Mem: 2776.98 MB )
[12/06 10:49:17    166s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 10:49:17    166s] (I)      Run Multi-thread track assignment
[12/06 10:49:18    167s] (I)      Finished Track Assignment (1T) ( CPU: 0.23 sec, Real: 0.24 sec, Curr Mem: 2776.98 MB )
[12/06 10:49:18    167s] (I)      Started Export ( Curr Mem: 2776.98 MB )
[12/06 10:49:18    167s] [NR-eGR]             Length (um)   Vias 
[12/06 10:49:18    167s] [NR-eGR] -------------------------------
[12/06 10:49:18    167s] [NR-eGR]  M1  (1H)             0  28072 
[12/06 10:49:18    167s] [NR-eGR]  M2  (2V)        139113  42180 
[12/06 10:49:18    167s] [NR-eGR]  M3  (3H)        200569   4400 
[12/06 10:49:18    167s] [NR-eGR]  M4  (4V)        202749    827 
[12/06 10:49:18    167s] [NR-eGR]  M5  (5H)         25927    604 
[12/06 10:49:18    167s] [NR-eGR]  M6  (6V)          3465    583 
[12/06 10:49:18    167s] [NR-eGR]  M7  (7H)        130127     35 
[12/06 10:49:18    167s] [NR-eGR]  M8  (8V)          9668      0 
[12/06 10:49:18    167s] [NR-eGR]  M9  (9H)             0      0 
[12/06 10:49:18    167s] [NR-eGR]  AP  (10V)            0      0 
[12/06 10:49:18    167s] [NR-eGR] -------------------------------
[12/06 10:49:18    167s] [NR-eGR]      Total       711618  76701 
[12/06 10:49:18    167s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:18    167s] [NR-eGR] Total half perimeter of net bounding box: 702975um
[12/06 10:49:18    167s] [NR-eGR] Total length: 711618um, number of vias: 76701
[12/06 10:49:18    167s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:18    167s] [NR-eGR] Total eGR-routed clock nets wire length: 17058um, number of vias: 8773
[12/06 10:49:18    167s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:18    167s] [NR-eGR] Report for selected net(s) only.
[12/06 10:49:18    167s] [NR-eGR]             Length (um)  Vias 
[12/06 10:49:18    167s] [NR-eGR] ------------------------------
[12/06 10:49:18    167s] [NR-eGR]  M1  (1H)             0  3223 
[12/06 10:49:18    167s] [NR-eGR]  M2  (2V)          2578  3834 
[12/06 10:49:18    167s] [NR-eGR]  M3  (3H)          8355  1707 
[12/06 10:49:18    167s] [NR-eGR]  M4  (4V)          6089     5 
[12/06 10:49:18    167s] [NR-eGR]  M5  (5H)            10     2 
[12/06 10:49:18    167s] [NR-eGR]  M6  (6V)             1     2 
[12/06 10:49:18    167s] [NR-eGR]  M7  (7H)            25     0 
[12/06 10:49:18    167s] [NR-eGR]  M8  (8V)             0     0 
[12/06 10:49:18    167s] [NR-eGR]  M9  (9H)             0     0 
[12/06 10:49:18    167s] [NR-eGR]  AP  (10V)            0     0 
[12/06 10:49:18    167s] [NR-eGR] ------------------------------
[12/06 10:49:18    167s] [NR-eGR]      Total        17058  8773 
[12/06 10:49:18    167s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:18    167s] [NR-eGR] Total half perimeter of net bounding box: 8866um
[12/06 10:49:18    167s] [NR-eGR] Total length: 17058um, number of vias: 8773
[12/06 10:49:18    167s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:18    167s] [NR-eGR] Total routed clock nets wire length: 17058um, number of vias: 8773
[12/06 10:49:18    167s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:18    167s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2776.98 MB )
[12/06 10:49:18    167s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.40 sec, Real: 2.41 sec, Curr Mem: 2675.98 MB )
[12/06 10:49:18    167s] (I)      ======================================= Runtime Summary =======================================
[12/06 10:49:18    167s] (I)       Step                                              %      Start     Finish      Real       CPU 
[12/06 10:49:18    167s] (I)      -----------------------------------------------------------------------------------------------
[12/06 10:49:18    167s] (I)       Early Global Route kernel                   100.00%  55.48 sec  57.89 sec  2.41 sec  2.40 sec 
[12/06 10:49:18    167s] (I)       +-Import and model                           51.09%  55.48 sec  56.72 sec  1.23 sec  1.23 sec 
[12/06 10:49:18    167s] (I)       | +-Create place DB                           0.85%  55.48 sec  55.50 sec  0.02 sec  0.02 sec 
[12/06 10:49:18    167s] (I)       | | +-Import place data                       0.85%  55.48 sec  55.50 sec  0.02 sec  0.02 sec 
[12/06 10:49:18    167s] (I)       | | | +-Read instances and placement          0.24%  55.48 sec  55.49 sec  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)       | | | +-Read nets                             0.60%  55.49 sec  55.50 sec  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)       | +-Create route DB                          47.98%  55.50 sec  56.66 sec  1.16 sec  1.15 sec 
[12/06 10:49:18    167s] (I)       | | +-Import route data (1T)                 47.90%  55.51 sec  56.66 sec  1.16 sec  1.15 sec 
[12/06 10:49:18    167s] (I)       | | | +-Read blockages ( Layer 2-10 )        20.28%  55.51 sec  56.00 sec  0.49 sec  0.49 sec 
[12/06 10:49:18    167s] (I)       | | | | +-Read routing blockages              0.00%  55.51 sec  55.51 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | | +-Read instance blockages             0.05%  55.51 sec  55.51 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | | +-Read PG blockages                  20.19%  55.51 sec  56.00 sec  0.49 sec  0.49 sec 
[12/06 10:49:18    167s] (I)       | | | | +-Read clock blockages                0.00%  56.00 sec  56.00 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | | +-Read other blockages                0.01%  56.00 sec  56.00 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | | +-Read halo blockages                 0.01%  56.00 sec  56.00 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | | +-Read boundary cut boxes             0.00%  56.00 sec  56.00 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | +-Read blackboxes                       0.00%  56.00 sec  56.00 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | +-Read prerouted                        0.09%  56.00 sec  56.00 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | +-Read unlegalized nets                 0.04%  56.00 sec  56.00 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | +-Read nets                             0.01%  56.00 sec  56.00 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | +-Set up via pillars                    0.00%  56.00 sec  56.00 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | +-Initialize 3D grid graph              1.29%  56.00 sec  56.03 sec  0.03 sec  0.03 sec 
[12/06 10:49:18    167s] (I)       | | | +-Model blockage capacity              25.96%  56.03 sec  56.66 sec  0.63 sec  0.63 sec 
[12/06 10:49:18    167s] (I)       | | | | +-Initialize 3D capacity             24.40%  56.03 sec  56.62 sec  0.59 sec  0.59 sec 
[12/06 10:49:18    167s] (I)       | | | +-Move terms for access (1T)            0.05%  56.66 sec  56.66 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | +-Read aux data                             0.00%  56.66 sec  56.66 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | +-Others data preparation                   0.06%  56.66 sec  56.66 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | +-Create route kernel                       2.13%  56.66 sec  56.71 sec  0.05 sec  0.05 sec 
[12/06 10:49:18    167s] (I)       +-Global Routing                             28.45%  56.72 sec  57.40 sec  0.69 sec  0.68 sec 
[12/06 10:49:18    167s] (I)       | +-Initialization                            0.14%  56.72 sec  56.72 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | +-Net group 1                               5.05%  56.72 sec  56.84 sec  0.12 sec  0.12 sec 
[12/06 10:49:18    167s] (I)       | | +-Generate topology                       0.72%  56.72 sec  56.74 sec  0.02 sec  0.02 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1a                                0.52%  56.78 sec  56.79 sec  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)       | | | +-Pattern routing (1T)                  0.17%  56.78 sec  56.78 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | +-Pattern Routing Avoiding Blockages    0.30%  56.78 sec  56.79 sec  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1b                                0.39%  56.79 sec  56.80 sec  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)       | | | +-Monotonic routing (1T)                0.24%  56.79 sec  56.80 sec  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1c                                0.00%  56.80 sec  56.80 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1d                                0.00%  56.80 sec  56.80 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1e                                0.09%  56.80 sec  56.80 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | +-Route legalization                    0.00%  56.80 sec  56.80 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1f                                0.00%  56.80 sec  56.80 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1g                                0.45%  56.80 sec  56.81 sec  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)       | | | +-Post Routing                          0.44%  56.80 sec  56.81 sec  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1h                                0.33%  56.82 sec  56.82 sec  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)       | | | +-Post Routing                          0.33%  56.82 sec  56.82 sec  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)       | | +-Layer assignment (1T)                   0.73%  56.82 sec  56.84 sec  0.02 sec  0.02 sec 
[12/06 10:49:18    167s] (I)       | +-Net group 2                               3.46%  56.84 sec  56.92 sec  0.08 sec  0.08 sec 
[12/06 10:49:18    167s] (I)       | | +-Generate topology                       0.43%  56.84 sec  56.85 sec  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1a                                0.16%  56.91 sec  56.91 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | +-Pattern routing (1T)                  0.15%  56.91 sec  56.91 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1b                                0.10%  56.91 sec  56.91 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1c                                0.00%  56.91 sec  56.91 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1d                                0.01%  56.91 sec  56.91 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1e                                0.09%  56.91 sec  56.92 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | +-Route legalization                    0.00%  56.91 sec  56.91 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1f                                0.00%  56.92 sec  56.92 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1g                                0.23%  56.92 sec  56.92 sec  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)       | | | +-Post Routing                          0.22%  56.92 sec  56.92 sec  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1h                                0.13%  56.92 sec  56.92 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | +-Post Routing                          0.13%  56.92 sec  56.92 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | +-Net group 3                               4.19%  56.92 sec  57.03 sec  0.10 sec  0.10 sec 
[12/06 10:49:18    167s] (I)       | | +-Generate topology                       0.34%  56.93 sec  56.93 sec  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1a                                0.16%  57.01 sec  57.01 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | +-Pattern routing (1T)                  0.15%  57.01 sec  57.01 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1b                                0.10%  57.01 sec  57.01 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1c                                0.00%  57.01 sec  57.01 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1d                                0.00%  57.01 sec  57.01 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1e                                0.09%  57.01 sec  57.02 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | +-Route legalization                    0.00%  57.01 sec  57.01 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1f                                0.00%  57.02 sec  57.02 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1g                                0.23%  57.02 sec  57.02 sec  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)       | | | +-Post Routing                          0.22%  57.02 sec  57.02 sec  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1h                                0.13%  57.02 sec  57.03 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | +-Post Routing                          0.13%  57.02 sec  57.03 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | +-Net group 4                               4.90%  57.03 sec  57.14 sec  0.12 sec  0.12 sec 
[12/06 10:49:18    167s] (I)       | | +-Generate topology                       0.34%  57.03 sec  57.03 sec  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1a                                0.16%  57.13 sec  57.13 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | +-Pattern routing (1T)                  0.15%  57.13 sec  57.13 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1b                                0.10%  57.13 sec  57.13 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1c                                0.00%  57.13 sec  57.13 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1d                                0.00%  57.13 sec  57.13 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1e                                0.09%  57.13 sec  57.14 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | +-Route legalization                    0.00%  57.13 sec  57.13 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1f                                0.00%  57.14 sec  57.14 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1g                                0.23%  57.14 sec  57.14 sec  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)       | | | +-Post Routing                          0.22%  57.14 sec  57.14 sec  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1h                                0.13%  57.14 sec  57.14 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | +-Post Routing                          0.13%  57.14 sec  57.14 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | +-Net group 5                               7.61%  57.14 sec  57.33 sec  0.18 sec  0.18 sec 
[12/06 10:49:18    167s] (I)       | | +-Generate topology                       0.00%  57.14 sec  57.14 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1a                                0.34%  57.25 sec  57.26 sec  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)       | | | +-Pattern routing (1T)                  0.14%  57.25 sec  57.25 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | +-Add via demand to 2D                  0.18%  57.25 sec  57.26 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1b                                0.10%  57.26 sec  57.26 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1c                                0.00%  57.26 sec  57.26 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1d                                0.00%  57.26 sec  57.26 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1e                                0.09%  57.26 sec  57.26 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | +-Route legalization                    0.00%  57.26 sec  57.26 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1f                                0.00%  57.26 sec  57.26 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1g                                0.13%  57.26 sec  57.27 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | +-Post Routing                          0.13%  57.26 sec  57.27 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Phase 1h                                0.13%  57.27 sec  57.27 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | | +-Post Routing                          0.13%  57.27 sec  57.27 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Layer assignment (1T)                   0.30%  57.32 sec  57.33 sec  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)       +-Export 3D cong map                          8.80%  57.40 sec  57.61 sec  0.21 sec  0.21 sec 
[12/06 10:49:18    167s] (I)       | +-Export 2D cong map                        0.72%  57.60 sec  57.61 sec  0.02 sec  0.02 sec 
[12/06 10:49:18    167s] (I)       +-Extract Global 3D Wires                     0.01%  57.61 sec  57.61 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       +-Track Assignment (1T)                       9.75%  57.61 sec  57.85 sec  0.24 sec  0.23 sec 
[12/06 10:49:18    167s] (I)       | +-Initialization                            0.00%  57.61 sec  57.61 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | +-Track Assignment Kernel                   9.72%  57.61 sec  57.85 sec  0.23 sec  0.23 sec 
[12/06 10:49:18    167s] (I)       | +-Free Memory                               0.00%  57.85 sec  57.85 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       +-Export                                      1.30%  57.85 sec  57.88 sec  0.03 sec  0.03 sec 
[12/06 10:49:18    167s] (I)       | +-Export DB wires                           0.15%  57.85 sec  57.85 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Export all nets                         0.12%  57.85 sec  57.85 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | | +-Set wire vias                           0.02%  57.85 sec  57.85 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       | +-Report wirelength                         0.66%  57.85 sec  57.87 sec  0.02 sec  0.01 sec 
[12/06 10:49:18    167s] (I)       | +-Update net boxes                          0.48%  57.87 sec  57.88 sec  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)       | +-Update timing                             0.00%  57.88 sec  57.88 sec  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)       +-Postprocess design                          0.27%  57.88 sec  57.89 sec  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)      ======================= Summary by functions ========================
[12/06 10:49:18    167s] (I)       Lv  Step                                      %      Real       CPU 
[12/06 10:49:18    167s] (I)      ---------------------------------------------------------------------
[12/06 10:49:18    167s] (I)        0  Early Global Route kernel           100.00%  2.41 sec  2.40 sec 
[12/06 10:49:18    167s] (I)        1  Import and model                     51.09%  1.23 sec  1.23 sec 
[12/06 10:49:18    167s] (I)        1  Global Routing                       28.45%  0.69 sec  0.68 sec 
[12/06 10:49:18    167s] (I)        1  Track Assignment (1T)                 9.75%  0.24 sec  0.23 sec 
[12/06 10:49:18    167s] (I)        1  Export 3D cong map                    8.80%  0.21 sec  0.21 sec 
[12/06 10:49:18    167s] (I)        1  Export                                1.30%  0.03 sec  0.03 sec 
[12/06 10:49:18    167s] (I)        1  Postprocess design                    0.27%  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)        1  Extract Global 3D Wires               0.01%  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)        2  Create route DB                      47.98%  1.16 sec  1.15 sec 
[12/06 10:49:18    167s] (I)        2  Track Assignment Kernel               9.72%  0.23 sec  0.23 sec 
[12/06 10:49:18    167s] (I)        2  Net group 5                           7.61%  0.18 sec  0.18 sec 
[12/06 10:49:18    167s] (I)        2  Net group 1                           5.05%  0.12 sec  0.12 sec 
[12/06 10:49:18    167s] (I)        2  Net group 4                           4.90%  0.12 sec  0.12 sec 
[12/06 10:49:18    167s] (I)        2  Net group 3                           4.19%  0.10 sec  0.10 sec 
[12/06 10:49:18    167s] (I)        2  Net group 2                           3.46%  0.08 sec  0.08 sec 
[12/06 10:49:18    167s] (I)        2  Create route kernel                   2.13%  0.05 sec  0.05 sec 
[12/06 10:49:18    167s] (I)        2  Create place DB                       0.85%  0.02 sec  0.02 sec 
[12/06 10:49:18    167s] (I)        2  Export 2D cong map                    0.72%  0.02 sec  0.02 sec 
[12/06 10:49:18    167s] (I)        2  Report wirelength                     0.66%  0.02 sec  0.01 sec 
[12/06 10:49:18    167s] (I)        2  Update net boxes                      0.48%  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)        2  Export DB wires                       0.15%  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)        2  Initialization                        0.14%  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)        2  Others data preparation               0.06%  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)        2  Free Memory                           0.00%  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)        2  Update timing                         0.00%  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)        2  Read aux data                         0.00%  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)        3  Import route data (1T)               47.90%  1.16 sec  1.15 sec 
[12/06 10:49:18    167s] (I)        3  Generate topology                     1.83%  0.04 sec  0.04 sec 
[12/06 10:49:18    167s] (I)        3  Phase 1a                              1.34%  0.03 sec  0.03 sec 
[12/06 10:49:18    167s] (I)        3  Phase 1g                              1.26%  0.03 sec  0.03 sec 
[12/06 10:49:18    167s] (I)        3  Layer assignment (1T)                 1.03%  0.02 sec  0.02 sec 
[12/06 10:49:18    167s] (I)        3  Phase 1h                              0.86%  0.02 sec  0.02 sec 
[12/06 10:49:18    167s] (I)        3  Import place data                     0.85%  0.02 sec  0.02 sec 
[12/06 10:49:18    167s] (I)        3  Phase 1b                              0.79%  0.02 sec  0.02 sec 
[12/06 10:49:18    167s] (I)        3  Phase 1e                              0.44%  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)        3  Export all nets                       0.12%  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)        3  Set wire vias                         0.02%  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)        3  Phase 1d                              0.02%  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)        3  Phase 1c                              0.00%  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)        3  Phase 1f                              0.00%  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)        4  Model blockage capacity              25.96%  0.63 sec  0.63 sec 
[12/06 10:49:18    167s] (I)        4  Read blockages ( Layer 2-10 )        20.28%  0.49 sec  0.49 sec 
[12/06 10:49:18    167s] (I)        4  Post Routing                          2.08%  0.05 sec  0.05 sec 
[12/06 10:49:18    167s] (I)        4  Initialize 3D grid graph              1.29%  0.03 sec  0.03 sec 
[12/06 10:49:18    167s] (I)        4  Pattern routing (1T)                  0.75%  0.02 sec  0.02 sec 
[12/06 10:49:18    167s] (I)        4  Read nets                             0.61%  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)        4  Pattern Routing Avoiding Blockages    0.30%  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)        4  Monotonic routing (1T)                0.24%  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)        4  Read instances and placement          0.24%  0.01 sec  0.01 sec 
[12/06 10:49:18    167s] (I)        4  Add via demand to 2D                  0.18%  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)        4  Read prerouted                        0.09%  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)        4  Move terms for access (1T)            0.05%  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)        4  Read unlegalized nets                 0.04%  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)        4  Read blackboxes                       0.00%  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)        4  Route legalization                    0.00%  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)        4  Set up via pillars                    0.00%  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)        5  Initialize 3D capacity               24.40%  0.59 sec  0.59 sec 
[12/06 10:49:18    167s] (I)        5  Read PG blockages                    20.19%  0.49 sec  0.49 sec 
[12/06 10:49:18    167s] (I)        5  Read instance blockages               0.05%  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)        5  Read other blockages                  0.01%  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)        5  Read halo blockages                   0.01%  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)        5  Read clock blockages                  0.00%  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)        5  Read routing blockages                0.00%  0.00 sec  0.00 sec 
[12/06 10:49:18    167s] (I)        5  Read boundary cut boxes               0.00%  0.00 sec  0.00 sec 
[12/06 10:49:18    167s]       Early Global Route - eGR only step done. (took cpu=0:00:02.5 real=0:00:02.6)
[12/06 10:49:18    167s]     Routing using eGR only done.
[12/06 10:49:18    167s] Net route status summary:
[12/06 10:49:18    167s]   Clock:        45 (unrouted=1, trialRouted=0, noStatus=0, routed=44, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 10:49:18    167s]   Non-clock: 19083 (unrouted=12042, trialRouted=7041, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12041, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 10:49:18    167s] 
[12/06 10:49:18    167s] CCOPT: Done with clock implementation routing.
[12/06 10:49:18    167s] 
[12/06 10:49:18    167s]   Clock implementation routing done.
[12/06 10:49:18    167s]   Fixed 44 wires.
[12/06 10:49:18    167s]   CCOpt: Starting congestion repair using flow wrapper...
[12/06 10:49:18    167s]     Congestion Repair...
[12/06 10:49:18    167s] *** IncrReplace #1 [begin] (CTS #1 / ccopt_design #1) : totSession cpu/real = 0:02:47.3/0:02:50.1 (1.0), mem = 2676.0M
[12/06 10:49:18    167s] Info: Disable timing driven in postCTS congRepair.
[12/06 10:49:18    167s] 
[12/06 10:49:18    167s] Starting congRepair ...
[12/06 10:49:18    167s] User Input Parameters:
[12/06 10:49:18    167s] - Congestion Driven    : On
[12/06 10:49:18    167s] - Timing Driven        : Off
[12/06 10:49:18    167s] - Area-Violation Based : On
[12/06 10:49:18    167s] - Start Rollback Level : -5
[12/06 10:49:18    167s] - Legalized            : On
[12/06 10:49:18    167s] - Window Based         : Off
[12/06 10:49:18    167s] - eDen incr mode       : Off
[12/06 10:49:18    167s] - Small incr mode      : Off
[12/06 10:49:18    167s] 
[12/06 10:49:18    167s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:2676.0M, EPOCH TIME: 1733500158.283939
[12/06 10:49:18    167s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.005, REAL:0.005, MEM:2676.0M, EPOCH TIME: 1733500158.288885
[12/06 10:49:18    167s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:2676.0M, EPOCH TIME: 1733500158.288941
[12/06 10:49:18    167s] Starting Early Global Route congestion estimation: mem = 2676.0M
[12/06 10:49:18    167s] (I)      ==================== Layers =====================
[12/06 10:49:18    167s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:18    167s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 10:49:18    167s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:18    167s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 10:49:18    167s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 10:49:18    167s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 10:49:18    167s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 10:49:18    167s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 10:49:18    167s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 10:49:18    167s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 10:49:18    167s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 10:49:18    167s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 10:49:18    167s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 10:49:18    167s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 10:49:18    167s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 10:49:18    167s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 10:49:18    167s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 10:49:18    167s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 10:49:18    167s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 10:49:18    167s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 10:49:18    167s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 10:49:18    167s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 10:49:18    167s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 10:49:18    167s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:18    167s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 10:49:18    167s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 10:49:18    167s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:18    167s] (I)      Started Import and model ( Curr Mem: 2675.98 MB )
[12/06 10:49:18    167s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:49:18    167s] (I)      == Non-default Options ==
[12/06 10:49:18    167s] (I)      Maximum routing layer                              : 10
[12/06 10:49:18    167s] (I)      Number of threads                                  : 1
[12/06 10:49:18    167s] (I)      Use non-blocking free Dbs wires                    : false
[12/06 10:49:18    167s] (I)      Method to set GCell size                           : row
[12/06 10:49:18    167s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 10:49:18    167s] (I)      Use row-based GCell size
[12/06 10:49:18    167s] (I)      Use row-based GCell align
[12/06 10:49:18    167s] (I)      layer 0 area = 168000
[12/06 10:49:18    167s] (I)      layer 1 area = 208000
[12/06 10:49:18    167s] (I)      layer 2 area = 208000
[12/06 10:49:18    167s] (I)      layer 3 area = 208000
[12/06 10:49:18    167s] (I)      layer 4 area = 208000
[12/06 10:49:18    167s] (I)      layer 5 area = 208000
[12/06 10:49:18    167s] (I)      layer 6 area = 208000
[12/06 10:49:18    167s] (I)      layer 7 area = 2259999
[12/06 10:49:18    167s] (I)      layer 8 area = 2259999
[12/06 10:49:18    167s] (I)      layer 9 area = 0
[12/06 10:49:18    167s] (I)      GCell unit size   : 3600
[12/06 10:49:18    167s] (I)      GCell multiplier  : 1
[12/06 10:49:18    167s] (I)      GCell row height  : 3600
[12/06 10:49:18    167s] (I)      Actual row height : 3600
[12/06 10:49:18    167s] (I)      GCell align ref   : 4000 4000
[12/06 10:49:18    167s] [NR-eGR] Track table information for default rule: 
[12/06 10:49:18    167s] [NR-eGR] M1 has single uniform track structure
[12/06 10:49:18    167s] [NR-eGR] M2 has single uniform track structure
[12/06 10:49:18    167s] [NR-eGR] M3 has single uniform track structure
[12/06 10:49:18    167s] [NR-eGR] M4 has single uniform track structure
[12/06 10:49:18    167s] [NR-eGR] M5 has single uniform track structure
[12/06 10:49:18    167s] [NR-eGR] M6 has single uniform track structure
[12/06 10:49:18    167s] [NR-eGR] M7 has single uniform track structure
[12/06 10:49:18    167s] [NR-eGR] M8 has single uniform track structure
[12/06 10:49:18    167s] [NR-eGR] M9 has single uniform track structure
[12/06 10:49:18    167s] [NR-eGR] AP has single uniform track structure
[12/06 10:49:18    167s] (I)      ================== Default via ==================
[12/06 10:49:18    167s] (I)      +---+--------------------+----------------------+
[12/06 10:49:18    167s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 10:49:18    167s] (I)      +---+--------------------+----------------------+
[12/06 10:49:18    167s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 10:49:18    167s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 10:49:18    167s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 10:49:18    167s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 10:49:18    167s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 10:49:18    167s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 10:49:18    167s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 10:49:18    167s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 10:49:18    167s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 10:49:18    167s] (I)      +---+--------------------+----------------------+
[12/06 10:49:18    167s] [NR-eGR] Read 2100180 PG shapes
[12/06 10:49:18    167s] [NR-eGR] Read 0 clock shapes
[12/06 10:49:18    167s] [NR-eGR] Read 0 other shapes
[12/06 10:49:18    167s] [NR-eGR] #Routing Blockages  : 0
[12/06 10:49:18    167s] [NR-eGR] #Instance Blockages : 0
[12/06 10:49:18    167s] [NR-eGR] #PG Blockages       : 2100180
[12/06 10:49:18    167s] [NR-eGR] #Halo Blockages     : 0
[12/06 10:49:18    167s] [NR-eGR] #Boundary Blockages : 0
[12/06 10:49:18    167s] [NR-eGR] #Clock Blockages    : 0
[12/06 10:49:18    167s] [NR-eGR] #Other Blockages    : 0
[12/06 10:49:18    167s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 10:49:18    167s] [NR-eGR] Num Prerouted Nets = 44  Num Prerouted Wires = 8722
[12/06 10:49:18    167s] [NR-eGR] Read 7085 nets ( ignored 44 )
[12/06 10:49:18    167s] (I)      early_global_route_priority property id does not exist.
[12/06 10:49:18    167s] (I)      Read Num Blocks=2100180  Num Prerouted Wires=8722  Num CS=0
[12/06 10:49:18    167s] (I)      Layer 1 (V) : #blockages 497536 : #preroutes 4719
[12/06 10:49:18    167s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 3533
[12/06 10:49:18    167s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 463
[12/06 10:49:18    167s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 3
[12/06 10:49:18    167s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 3
[12/06 10:49:18    167s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 1
[12/06 10:49:18    167s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 10:49:18    167s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 10:49:18    167s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 10:49:18    167s] (I)      Number of ignored nets                =     44
[12/06 10:49:18    167s] (I)      Number of connected nets              =      0
[12/06 10:49:18    167s] (I)      Number of fixed nets                  =     44.  Ignored: Yes
[12/06 10:49:18    167s] (I)      Number of clock nets                  =     44.  Ignored: No
[12/06 10:49:18    167s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 10:49:18    167s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 10:49:18    167s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 10:49:18    167s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 10:49:18    167s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 10:49:18    167s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 10:49:18    167s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 10:49:18    167s] (I)      Ndr track 0 does not exist
[12/06 10:49:19    168s] (I)      ---------------------Grid Graph Info--------------------
[12/06 10:49:19    168s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 10:49:19    168s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 10:49:19    168s] (I)      Site width          :   400  (dbu)
[12/06 10:49:19    168s] (I)      Row height          :  3600  (dbu)
[12/06 10:49:19    168s] (I)      GCell row height    :  3600  (dbu)
[12/06 10:49:19    168s] (I)      GCell width         :  3600  (dbu)
[12/06 10:49:19    168s] (I)      GCell height        :  3600  (dbu)
[12/06 10:49:19    168s] (I)      Grid                :   834   834    10
[12/06 10:49:19    168s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 10:49:19    168s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 10:49:19    168s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 10:49:19    168s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 10:49:19    168s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 10:49:19    168s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 10:49:19    168s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 10:49:19    168s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 10:49:19    168s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 10:49:19    168s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 10:49:19    168s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 10:49:19    168s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 10:49:19    168s] (I)      --------------------------------------------------------
[12/06 10:49:19    168s] 
[12/06 10:49:19    168s] [NR-eGR] ============ Routing rule table ============
[12/06 10:49:19    168s] [NR-eGR] Rule id: 1  Nets: 7041
[12/06 10:49:19    168s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 10:49:19    168s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 10:49:19    168s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 10:49:19    168s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 10:49:19    168s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 10:49:19    168s] [NR-eGR] ========================================
[12/06 10:49:19    168s] [NR-eGR] 
[12/06 10:49:19    168s] (I)      =============== Blocked Tracks ===============
[12/06 10:49:19    168s] (I)      +-------+---------+----------+---------------+
[12/06 10:49:19    168s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 10:49:19    168s] (I)      +-------+---------+----------+---------------+
[12/06 10:49:19    168s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 10:49:19    168s] (I)      |     2 | 6255000 |  1741376 |        27.84% |
[12/06 10:49:19    168s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/06 10:49:19    168s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 10:49:19    168s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/06 10:49:19    168s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/06 10:49:19    168s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 10:49:19    168s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 10:49:19    168s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 10:49:19    168s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 10:49:19    168s] (I)      +-------+---------+----------+---------------+
[12/06 10:49:19    168s] (I)      Finished Import and model ( CPU: 0.75 sec, Real: 0.76 sec, Curr Mem: 2773.70 MB )
[12/06 10:49:19    168s] (I)      Reset routing kernel
[12/06 10:49:19    168s] (I)      Started Global Routing ( Curr Mem: 2773.70 MB )
[12/06 10:49:19    168s] (I)      totalPins=24849  totalGlobalPin=23436 (94.31%)
[12/06 10:49:19    168s] (I)      total 2D Cap : 34439879 = (17412463 H, 17027416 V)
[12/06 10:49:19    168s] [NR-eGR] Layer group 1: route 7041 net(s) in layer range [2, 10]
[12/06 10:49:19    168s] (I)      
[12/06 10:49:19    168s] (I)      ============  Phase 1a Route ============
[12/06 10:49:19    168s] (I)      Usage: 382815 = (191962 H, 190853 V) = (1.10% H, 1.12% V) = (3.455e+05um H, 3.435e+05um V)
[12/06 10:49:19    168s] (I)      
[12/06 10:49:19    168s] (I)      ============  Phase 1b Route ============
[12/06 10:49:19    168s] (I)      Usage: 382815 = (191962 H, 190853 V) = (1.10% H, 1.12% V) = (3.455e+05um H, 3.435e+05um V)
[12/06 10:49:19    168s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.890670e+05um
[12/06 10:49:19    168s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/06 10:49:19    168s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 10:49:19    168s] (I)      
[12/06 10:49:19    168s] (I)      ============  Phase 1c Route ============
[12/06 10:49:19    168s] (I)      Usage: 382815 = (191962 H, 190853 V) = (1.10% H, 1.12% V) = (3.455e+05um H, 3.435e+05um V)
[12/06 10:49:19    168s] (I)      
[12/06 10:49:19    168s] (I)      ============  Phase 1d Route ============
[12/06 10:49:19    168s] (I)      Usage: 382815 = (191962 H, 190853 V) = (1.10% H, 1.12% V) = (3.455e+05um H, 3.435e+05um V)
[12/06 10:49:19    168s] (I)      
[12/06 10:49:19    168s] (I)      ============  Phase 1e Route ============
[12/06 10:49:19    168s] (I)      Usage: 382815 = (191962 H, 190853 V) = (1.10% H, 1.12% V) = (3.455e+05um H, 3.435e+05um V)
[12/06 10:49:19    168s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.890670e+05um
[12/06 10:49:19    168s] (I)      
[12/06 10:49:19    168s] (I)      ============  Phase 1l Route ============
[12/06 10:49:19    168s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/06 10:49:19    168s] (I)      Layer  2:    5655432     90405         8           0     6252498    ( 0.00%) 
[12/06 10:49:19    168s] (I)      Layer  3:    5717469    103933         0           0     6252498    ( 0.00%) 
[12/06 10:49:19    168s] (I)      Layer  4:    5655432    110786         1           0     6252498    ( 0.00%) 
[12/06 10:49:19    168s] (I)      Layer  5:    4127728     15751         2           0     6252498    ( 0.00%) 
[12/06 10:49:19    168s] (I)      Layer  6:    4332235     10288         0           0     6252498    ( 0.00%) 
[12/06 10:49:19    168s] (I)      Layer  7:    6246667     89302         0           0     6252498    ( 0.00%) 
[12/06 10:49:19    168s] (I)      Layer  8:    1561875      6643         0           0     1563124    ( 0.00%) 
[12/06 10:49:19    168s] (I)      Layer  9:    1561875         0         0           0     1563124    ( 0.00%) 
[12/06 10:49:19    168s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/06 10:49:19    168s] (I)      Total:      35050303    427108        11      139328    40694291    ( 0.34%) 
[12/06 10:49:19    168s] (I)      
[12/06 10:49:19    168s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 10:49:19    168s] [NR-eGR]                        OverCon            
[12/06 10:49:19    168s] [NR-eGR]                         #Gcell     %Gcell
[12/06 10:49:19    168s] [NR-eGR]        Layer             (1-2)    OverCon
[12/06 10:49:19    168s] [NR-eGR] ----------------------------------------------
[12/06 10:49:19    168s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:19    168s] [NR-eGR]      M2 ( 2)         6( 0.00%)   ( 0.00%) 
[12/06 10:49:19    168s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:19    168s] [NR-eGR]      M4 ( 4)         1( 0.00%)   ( 0.00%) 
[12/06 10:49:19    168s] [NR-eGR]      M5 ( 5)         2( 0.00%)   ( 0.00%) 
[12/06 10:49:19    168s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:19    168s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:19    168s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:19    168s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:19    168s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:19    168s] [NR-eGR] ----------------------------------------------
[12/06 10:49:19    168s] [NR-eGR]        Total         9( 0.00%)   ( 0.00%) 
[12/06 10:49:19    168s] [NR-eGR] 
[12/06 10:49:19    168s] (I)      Finished Global Routing ( CPU: 0.54 sec, Real: 0.54 sec, Curr Mem: 2773.70 MB )
[12/06 10:49:19    168s] (I)      total 2D Cap : 35125496 = (17696835 H, 17428661 V)
[12/06 10:49:19    168s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 10:49:19    168s] Early Global Route congestion estimation runtime: 1.52 seconds, mem = 2773.7M
[12/06 10:49:19    168s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:1.507, REAL:1.516, MEM:2773.7M, EPOCH TIME: 1733500159.804559
[12/06 10:49:19    168s] OPERPROF: Starting HotSpotCal at level 1, MEM:2773.7M, EPOCH TIME: 1733500159.804595
[12/06 10:49:19    168s] [hotspot] +------------+---------------+---------------+
[12/06 10:49:19    168s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 10:49:19    168s] [hotspot] +------------+---------------+---------------+
[12/06 10:49:19    168s] [hotspot] | normalized |          0.00 |          0.00 |
[12/06 10:49:19    168s] [hotspot] +------------+---------------+---------------+
[12/06 10:49:19    168s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/06 10:49:19    168s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/06 10:49:19    168s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.030, REAL:0.030, MEM:2773.7M, EPOCH TIME: 1733500159.834823
[12/06 10:49:19    168s] Skipped repairing congestion.
[12/06 10:49:19    168s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:2773.7M, EPOCH TIME: 1733500159.834917
[12/06 10:49:19    168s] Starting Early Global Route wiring: mem = 2773.7M
[12/06 10:49:19    168s] (I)      ============= Track Assignment ============
[12/06 10:49:19    168s] (I)      Started Track Assignment (1T) ( Curr Mem: 2773.70 MB )
[12/06 10:49:19    168s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 10:49:19    168s] (I)      Run Multi-thread track assignment
[12/06 10:49:20    169s] (I)      Finished Track Assignment (1T) ( CPU: 0.27 sec, Real: 0.27 sec, Curr Mem: 2773.70 MB )
[12/06 10:49:20    169s] (I)      Started Export ( Curr Mem: 2773.70 MB )
[12/06 10:49:20    169s] [NR-eGR]             Length (um)   Vias 
[12/06 10:49:20    169s] [NR-eGR] -------------------------------
[12/06 10:49:20    169s] [NR-eGR]  M1  (1H)             0  28072 
[12/06 10:49:20    169s] [NR-eGR]  M2  (2V)        138763  41848 
[12/06 10:49:20    169s] [NR-eGR]  M3  (3H)        169235   4986 
[12/06 10:49:20    169s] [NR-eGR]  M4  (4V)        186414   1372 
[12/06 10:49:20    169s] [NR-eGR]  M5  (5H)         26914    972 
[12/06 10:49:20    169s] [NR-eGR]  M6  (6V)         17645    915 
[12/06 10:49:20    169s] [NR-eGR]  M7  (7H)        160429     54 
[12/06 10:49:20    169s] [NR-eGR]  M8  (8V)         11959      0 
[12/06 10:49:20    169s] [NR-eGR]  M9  (9H)             0      0 
[12/06 10:49:20    169s] [NR-eGR]  AP  (10V)            0      0 
[12/06 10:49:20    169s] [NR-eGR] -------------------------------
[12/06 10:49:20    169s] [NR-eGR]      Total       711359  78219 
[12/06 10:49:20    169s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:20    169s] [NR-eGR] Total half perimeter of net bounding box: 702975um
[12/06 10:49:20    169s] [NR-eGR] Total length: 711359um, number of vias: 78219
[12/06 10:49:20    169s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:20    169s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/06 10:49:20    169s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:20    169s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2773.70 MB )
[12/06 10:49:20    169s] Early Global Route wiring runtime: 0.34 seconds, mem = 2665.7M
[12/06 10:49:20    169s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:0.337, REAL:0.339, MEM:2665.7M, EPOCH TIME: 1733500160.174161
[12/06 10:49:20    169s] Tdgp not successfully inited but do clear! skip clearing
[12/06 10:49:20    169s] End of congRepair (cpu=0:00:01.9, real=0:00:02.0)
[12/06 10:49:20    169s] *** IncrReplace #1 [finish] (CTS #1 / ccopt_design #1) : cpu/real = 0:00:01.9/0:00:01.9 (1.0), totSession cpu/real = 0:02:49.2/0:02:52.0 (1.0), mem = 2665.7M
[12/06 10:49:20    169s] 
[12/06 10:49:20    169s] =============================================================================================
[12/06 10:49:20    169s]  Step TAT Report : IncrReplace #1 / CTS #1 / ccopt_design #1                    21.17-s075_1
[12/06 10:49:20    169s] =============================================================================================
[12/06 10:49:20    169s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 10:49:20    169s] ---------------------------------------------------------------------------------------------
[12/06 10:49:20    169s] [ MISC                   ]          0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[12/06 10:49:20    169s] ---------------------------------------------------------------------------------------------
[12/06 10:49:20    169s]  IncrReplace #1 TOTAL               0:00:01.9  ( 100.0 % )     0:00:01.9 /  0:00:01.9    1.0
[12/06 10:49:20    169s] ---------------------------------------------------------------------------------------------
[12/06 10:49:20    169s] 
[12/06 10:49:20    169s]     Congestion Repair done. (took cpu=0:00:01.9 real=0:00:01.9)
[12/06 10:49:20    169s]   CCOpt: Starting congestion repair using flow wrapper done.
[12/06 10:49:20    169s] OPERPROF: Starting DPlace-Init at level 1, MEM:2665.7M, EPOCH TIME: 1733500160.192101
[12/06 10:49:20    169s] Processing tracks to init pin-track alignment.
[12/06 10:49:20    169s] z: 2, totalTracks: 1
[12/06 10:49:20    169s] z: 4, totalTracks: 1
[12/06 10:49:20    169s] z: 6, totalTracks: 1
[12/06 10:49:20    169s] z: 8, totalTracks: 1
[12/06 10:49:20    169s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:49:20    169s] All LLGs are deleted
[12/06 10:49:20    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:20    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:20    169s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2665.7M, EPOCH TIME: 1733500160.202065
[12/06 10:49:20    169s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2665.7M, EPOCH TIME: 1733500160.202442
[12/06 10:49:20    169s] # Building torus_D_W32 llgBox search-tree.
[12/06 10:49:20    169s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2665.7M, EPOCH TIME: 1733500160.204007
[12/06 10:49:20    169s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:20    169s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:20    169s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2665.7M, EPOCH TIME: 1733500160.204636
[12/06 10:49:20    169s] Max number of tech site patterns supported in site array is 256.
[12/06 10:49:20    169s] Core basic site is core
[12/06 10:49:20    169s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2665.7M, EPOCH TIME: 1733500160.219237
[12/06 10:49:20    169s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 10:49:20    169s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 10:49:20    169s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.161, REAL:0.162, MEM:2665.7M, EPOCH TIME: 1733500160.381186
[12/06 10:49:20    169s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 10:49:20    169s] SiteArray: use 31,911,936 bytes
[12/06 10:49:20    169s] SiteArray: current memory after site array memory allocation 2696.1M
[12/06 10:49:20    169s] SiteArray: FP blocked sites are writable
[12/06 10:49:20    169s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 10:49:20    169s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2696.1M, EPOCH TIME: 1733500160.441054
[12/06 10:49:22    170s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.576, REAL:1.578, MEM:2696.1M, EPOCH TIME: 1733500162.019199
[12/06 10:49:22    171s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 10:49:22    171s] Atter site array init, number of instance map data is 0.
[12/06 10:49:22    171s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.866, REAL:1.869, MEM:2696.1M, EPOCH TIME: 1733500162.073448
[12/06 10:49:22    171s] 
[12/06 10:49:22    171s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:49:22    171s] OPERPROF:     Starting CMU at level 3, MEM:2696.1M, EPOCH TIME: 1733500162.106354
[12/06 10:49:22    171s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2696.1M, EPOCH TIME: 1733500162.107585
[12/06 10:49:22    171s] 
[12/06 10:49:22    171s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 10:49:22    171s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.910, REAL:1.914, MEM:2696.1M, EPOCH TIME: 1733500162.117904
[12/06 10:49:22    171s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2696.1M, EPOCH TIME: 1733500162.117954
[12/06 10:49:22    171s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2696.1M, EPOCH TIME: 1733500162.118329
[12/06 10:49:22    171s] [CPU] DPlace-Init (cpu=0:00:01.9, real=0:00:02.0, mem=2696.1MB).
[12/06 10:49:22    171s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.931, REAL:1.935, MEM:2696.1M, EPOCH TIME: 1733500162.126763
[12/06 10:49:22    171s]   Leaving CCOpt scope - Early Global Route done. (took cpu=0:00:06.5 real=0:00:06.6)
[12/06 10:49:22    171s]   Leaving CCOpt scope - extractRC...
[12/06 10:49:22    171s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/06 10:49:22    171s] Extraction called for design 'torus_D_W32' of instances=7070 and nets=19128 using extraction engine 'preRoute' .
[12/06 10:49:22    171s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 10:49:22    171s] Type 'man IMPEXT-3530' for more detail.
[12/06 10:49:22    171s] PreRoute RC Extraction called for design torus_D_W32.
[12/06 10:49:22    171s] RC Extraction called in multi-corner(1) mode.
[12/06 10:49:22    171s] RCMode: PreRoute
[12/06 10:49:22    171s]       RC Corner Indexes            0   
[12/06 10:49:22    171s] Capacitance Scaling Factor   : 1.00000 
[12/06 10:49:22    171s] Resistance Scaling Factor    : 1.00000 
[12/06 10:49:22    171s] Clock Cap. Scaling Factor    : 1.00000 
[12/06 10:49:22    171s] Clock Res. Scaling Factor    : 1.00000 
[12/06 10:49:22    171s] Shrink Factor                : 1.00000
[12/06 10:49:22    171s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 10:49:22    171s] Using capacitance table file ...
[12/06 10:49:22    171s] 
[12/06 10:49:22    171s] Trim Metal Layers:
[12/06 10:49:22    171s] LayerId::1 widthSet size::4
[12/06 10:49:22    171s] LayerId::2 widthSet size::4
[12/06 10:49:22    171s] LayerId::3 widthSet size::4
[12/06 10:49:22    171s] LayerId::4 widthSet size::4
[12/06 10:49:22    171s] LayerId::5 widthSet size::4
[12/06 10:49:22    171s] LayerId::6 widthSet size::4
[12/06 10:49:22    171s] LayerId::7 widthSet size::4
[12/06 10:49:22    171s] LayerId::8 widthSet size::4
[12/06 10:49:22    171s] LayerId::9 widthSet size::4
[12/06 10:49:22    171s] LayerId::10 widthSet size::2
[12/06 10:49:22    171s] Updating RC grid for preRoute extraction ...
[12/06 10:49:22    171s] eee: pegSigSF::1.070000
[12/06 10:49:22    171s] Initializing multi-corner capacitance tables ... 
[12/06 10:49:22    171s] Initializing multi-corner resistance tables ...
[12/06 10:49:22    171s] eee: l::1 avDens::0.110237 usedTrk::70004.888911 availTrk::635040.000000 sigTrk::70004.888911
[12/06 10:49:22    171s] eee: l::2 avDens::0.079385 usedTrk::7709.055004 availTrk::97110.000000 sigTrk::7709.055004
[12/06 10:49:22    171s] eee: l::3 avDens::0.091959 usedTrk::9401.916658 availTrk::102240.000000 sigTrk::9401.916658
[12/06 10:49:22    171s] eee: l::4 avDens::0.117299 usedTrk::10356.344443 availTrk::88290.000000 sigTrk::10356.344443
[12/06 10:49:22    171s] eee: l::5 avDens::0.004171 usedTrk::2648.705594 availTrk::635040.000000 sigTrk::2648.705594
[12/06 10:49:22    171s] eee: l::6 avDens::0.003360 usedTrk::2133.811150 availTrk::635040.000000 sigTrk::2133.811150
[12/06 10:49:22    171s] eee: l::7 avDens::0.120768 usedTrk::8912.711120 availTrk::73800.000000 sigTrk::8912.711120
[12/06 10:49:22    171s] eee: l::8 avDens::0.070141 usedTrk::664.411111 availTrk::9472.500000 sigTrk::664.411111
[12/06 10:49:22    171s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:49:22    171s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:49:22    171s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 10:49:22    171s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.272984 uaWl=1.000000 uaWlH=0.572139 aWlH=0.000000 lMod=0 pMax=0.900600 pMod=78 wcR=0.693800 newSi=0.001600 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/06 10:49:22    171s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2696.129M)
[12/06 10:49:22    171s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/06 10:49:22    171s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 10:49:22    171s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 10:49:22    171s] End AAE Lib Interpolated Model. (MEM=2696.13 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 10:49:22    171s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:22    171s]   Clock DAG stats after clustering cong repair call:
[12/06 10:49:22    171s]     cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
[12/06 10:49:22    171s]     sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:22    171s]     misc counts      : r=1, pp=0
[12/06 10:49:22    171s]     cell areas       : b=443.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=443.520um^2
[12/06 10:49:22    171s]     cell capacitance : b=0.208pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.208pF
[12/06 10:49:22    171s]     sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:22    171s]     wire capacitance : top=0.000pF, trunk=0.565pF, leaf=1.628pF, total=2.193pF
[12/06 10:49:22    171s]     wire lengths     : top=0.000um, trunk=5101.782um, leaf=11976.266um, total=17078.048um
[12/06 10:49:22    171s]     hp wire lengths  : top=0.000um, trunk=4795.600um, leaf=4044.300um, total=8839.900um
[12/06 10:49:22    171s]   Clock DAG net violations after clustering cong repair call: none
[12/06 10:49:22    171s]   Clock DAG primary half-corner transition distribution after clustering cong repair call:
[12/06 10:49:22    171s]     Trunk : target=0.089ns count=13 avg=0.045ns sd=0.021ns min=0.004ns max=0.080ns {10 <= 0.054ns, 0 <= 0.072ns, 3 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:22    171s]     Leaf  : target=0.089ns count=32 avg=0.073ns sd=0.003ns min=0.068ns max=0.083ns {0 <= 0.054ns, 9 <= 0.072ns, 22 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:22    171s]   Clock DAG library cell distribution after clustering cong repair call {count}:
[12/06 10:49:22    171s]      Bufs: CKBD16: 44 
[12/06 10:49:22    171s]   Clock DAG hash after clustering cong repair call: 10818479205941609189 12676948071199311510
[12/06 10:49:22    171s]   CTS services accumulated run-time stats after clustering cong repair call:
[12/06 10:49:22    171s]     delay calculator: calls=9787, total_wall_time=0.234s, mean_wall_time=0.024ms
[12/06 10:49:22    171s]     legalizer: calls=598, total_wall_time=0.011s, mean_wall_time=0.018ms
[12/06 10:49:22    171s]     steiner router: calls=7186, total_wall_time=0.279s, mean_wall_time=0.039ms
[12/06 10:49:22    171s]   Primary reporting skew groups after clustering cong repair call:
[12/06 10:49:22    171s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.356, avg=0.310, sd=0.029], skew [0.085 vs 0.052*], 61.4% {0.280, 0.332} (wid=0.049 ws=0.044) (gid=0.307 gs=0.060)
[12/06 10:49:22    171s]         min path sink: ys[3].xs[1].client_xy/regulator/rate_counter_reg[0]/CP
[12/06 10:49:22    171s]         max path sink: ys[1].xs[2].client_xy/i_d_r_reg[0]/CP
[12/06 10:49:22    171s]   Skew group summary after clustering cong repair call:
[12/06 10:49:22    171s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.356, avg=0.310, sd=0.029], skew [0.085 vs 0.052*], 61.4% {0.280, 0.332} (wid=0.049 ws=0.044) (gid=0.307 gs=0.060)
[12/06 10:49:22    171s]   CongRepair After Initial Clustering done. (took cpu=0:00:07.0 real=0:00:07.1)
[12/06 10:49:22    171s]   Stage::Clustering done. (took cpu=0:00:09.0 real=0:00:09.1)
[12/06 10:49:22    171s]   Stage::DRV Fixing...
[12/06 10:49:22    171s]   Fixing clock tree slew time and max cap violations...
[12/06 10:49:22    171s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations': 10818479205941609189 12676948071199311510
[12/06 10:49:22    171s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations':
[12/06 10:49:22    171s]       delay calculator: calls=9787, total_wall_time=0.234s, mean_wall_time=0.024ms
[12/06 10:49:22    171s]       legalizer: calls=598, total_wall_time=0.011s, mean_wall_time=0.018ms
[12/06 10:49:22    171s]       steiner router: calls=7186, total_wall_time=0.279s, mean_wall_time=0.039ms
[12/06 10:49:22    171s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/06 10:49:22    171s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations':
[12/06 10:49:22    171s]       cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
[12/06 10:49:22    171s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:22    171s]       misc counts      : r=1, pp=0
[12/06 10:49:22    171s]       cell areas       : b=443.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=443.520um^2
[12/06 10:49:22    171s]       cell capacitance : b=0.208pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.208pF
[12/06 10:49:22    171s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:22    171s]       wire capacitance : top=0.000pF, trunk=0.565pF, leaf=1.628pF, total=2.193pF
[12/06 10:49:22    171s]       wire lengths     : top=0.000um, trunk=5101.782um, leaf=11976.266um, total=17078.048um
[12/06 10:49:22    171s]       hp wire lengths  : top=0.000um, trunk=4795.600um, leaf=4044.300um, total=8839.900um
[12/06 10:49:22    171s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations': none
[12/06 10:49:22    171s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations':
[12/06 10:49:22    171s]       Trunk : target=0.089ns count=13 avg=0.045ns sd=0.021ns min=0.004ns max=0.080ns {10 <= 0.054ns, 0 <= 0.072ns, 3 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:22    171s]       Leaf  : target=0.089ns count=32 avg=0.073ns sd=0.003ns min=0.068ns max=0.083ns {0 <= 0.054ns, 9 <= 0.072ns, 22 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:22    171s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations' {count}:
[12/06 10:49:22    171s]        Bufs: CKBD16: 44 
[12/06 10:49:22    171s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations': 10818479205941609189 12676948071199311510
[12/06 10:49:22    171s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations':
[12/06 10:49:22    171s]       delay calculator: calls=9787, total_wall_time=0.234s, mean_wall_time=0.024ms
[12/06 10:49:22    171s]       legalizer: calls=598, total_wall_time=0.011s, mean_wall_time=0.018ms
[12/06 10:49:22    171s]       steiner router: calls=7186, total_wall_time=0.279s, mean_wall_time=0.039ms
[12/06 10:49:22    171s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations':
[12/06 10:49:22    171s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.356], skew [0.085 vs 0.052*]
[12/06 10:49:22    171s]           min path sink: ys[3].xs[1].client_xy/regulator/rate_counter_reg[0]/CP
[12/06 10:49:22    171s]           max path sink: ys[1].xs[2].client_xy/i_d_r_reg[0]/CP
[12/06 10:49:22    171s]     Skew group summary after 'Fixing clock tree slew time and max cap violations':
[12/06 10:49:22    171s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.356], skew [0.085 vs 0.052*]
[12/06 10:49:22    171s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:22    171s]   Fixing clock tree slew time and max cap violations done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:22    171s]   Fixing clock tree slew time and max cap violations - detailed pass...
[12/06 10:49:22    171s]     Clock DAG hash before 'Fixing clock tree slew time and max cap violations - detailed pass': 10818479205941609189 12676948071199311510
[12/06 10:49:22    171s]     CTS services accumulated run-time stats before 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 10:49:22    171s]       delay calculator: calls=9787, total_wall_time=0.234s, mean_wall_time=0.024ms
[12/06 10:49:22    171s]       legalizer: calls=598, total_wall_time=0.011s, mean_wall_time=0.018ms
[12/06 10:49:22    171s]       steiner router: calls=7186, total_wall_time=0.279s, mean_wall_time=0.039ms
[12/06 10:49:22    171s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/06 10:49:22    171s]     Clock DAG stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 10:49:22    171s]       cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
[12/06 10:49:22    171s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:22    171s]       misc counts      : r=1, pp=0
[12/06 10:49:22    171s]       cell areas       : b=443.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=443.520um^2
[12/06 10:49:22    171s]       cell capacitance : b=0.208pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.208pF
[12/06 10:49:22    171s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:22    171s]       wire capacitance : top=0.000pF, trunk=0.565pF, leaf=1.628pF, total=2.193pF
[12/06 10:49:22    171s]       wire lengths     : top=0.000um, trunk=5101.782um, leaf=11976.266um, total=17078.048um
[12/06 10:49:22    171s]       hp wire lengths  : top=0.000um, trunk=4795.600um, leaf=4044.300um, total=8839.900um
[12/06 10:49:22    171s]     Clock DAG net violations after 'Fixing clock tree slew time and max cap violations - detailed pass': none
[12/06 10:49:22    171s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 10:49:22    171s]       Trunk : target=0.089ns count=13 avg=0.045ns sd=0.021ns min=0.004ns max=0.080ns {10 <= 0.054ns, 0 <= 0.072ns, 3 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:22    171s]       Leaf  : target=0.089ns count=32 avg=0.073ns sd=0.003ns min=0.068ns max=0.083ns {0 <= 0.054ns, 9 <= 0.072ns, 22 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:22    171s]     Clock DAG library cell distribution after 'Fixing clock tree slew time and max cap violations - detailed pass' {count}:
[12/06 10:49:22    171s]        Bufs: CKBD16: 44 
[12/06 10:49:22    171s]     Clock DAG hash after 'Fixing clock tree slew time and max cap violations - detailed pass': 10818479205941609189 12676948071199311510
[12/06 10:49:22    171s]     CTS services accumulated run-time stats after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 10:49:22    171s]       delay calculator: calls=9787, total_wall_time=0.234s, mean_wall_time=0.024ms
[12/06 10:49:22    171s]       legalizer: calls=598, total_wall_time=0.011s, mean_wall_time=0.018ms
[12/06 10:49:22    171s]       steiner router: calls=7186, total_wall_time=0.279s, mean_wall_time=0.039ms
[12/06 10:49:22    171s]     Primary reporting skew groups after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 10:49:22    171s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.356, avg=0.310, sd=0.029], skew [0.085 vs 0.052*], 61.4% {0.280, 0.332} (wid=0.049 ws=0.044) (gid=0.307 gs=0.060)
[12/06 10:49:22    171s]           min path sink: ys[3].xs[1].client_xy/regulator/rate_counter_reg[0]/CP
[12/06 10:49:22    171s]           max path sink: ys[1].xs[2].client_xy/i_d_r_reg[0]/CP
[12/06 10:49:22    171s]     Skew group summary after 'Fixing clock tree slew time and max cap violations - detailed pass':
[12/06 10:49:22    171s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.356, avg=0.310, sd=0.029], skew [0.085 vs 0.052*], 61.4% {0.280, 0.332} (wid=0.049 ws=0.044) (gid=0.307 gs=0.060)
[12/06 10:49:22    171s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:22    171s]   Fixing clock tree slew time and max cap violations - detailed pass done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:22    171s]   Stage::DRV Fixing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:22    171s]   Stage::Insertion Delay Reduction...
[12/06 10:49:22    171s]   Removing unnecessary root buffering...
[12/06 10:49:22    171s]     Clock DAG hash before 'Removing unnecessary root buffering': 10818479205941609189 12676948071199311510
[12/06 10:49:22    171s]     CTS services accumulated run-time stats before 'Removing unnecessary root buffering':
[12/06 10:49:22    171s]       delay calculator: calls=9787, total_wall_time=0.234s, mean_wall_time=0.024ms
[12/06 10:49:22    171s]       legalizer: calls=598, total_wall_time=0.011s, mean_wall_time=0.018ms
[12/06 10:49:22    171s]       steiner router: calls=7186, total_wall_time=0.279s, mean_wall_time=0.039ms
[12/06 10:49:22    171s]     Clock DAG stats after 'Removing unnecessary root buffering':
[12/06 10:49:22    171s]       cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
[12/06 10:49:22    171s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:22    171s]       misc counts      : r=1, pp=0
[12/06 10:49:22    171s]       cell areas       : b=443.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=443.520um^2
[12/06 10:49:22    171s]       cell capacitance : b=0.208pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.208pF
[12/06 10:49:22    171s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:22    171s]       wire capacitance : top=0.000pF, trunk=0.565pF, leaf=1.628pF, total=2.193pF
[12/06 10:49:22    171s]       wire lengths     : top=0.000um, trunk=5101.782um, leaf=11976.266um, total=17078.048um
[12/06 10:49:22    171s]       hp wire lengths  : top=0.000um, trunk=4795.600um, leaf=4044.300um, total=8839.900um
[12/06 10:49:22    171s]     Clock DAG net violations after 'Removing unnecessary root buffering': none
[12/06 10:49:22    171s]     Clock DAG primary half-corner transition distribution after 'Removing unnecessary root buffering':
[12/06 10:49:22    171s]       Trunk : target=0.089ns count=13 avg=0.045ns sd=0.021ns min=0.004ns max=0.080ns {10 <= 0.054ns, 0 <= 0.072ns, 3 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:22    171s]       Leaf  : target=0.089ns count=32 avg=0.073ns sd=0.003ns min=0.068ns max=0.083ns {0 <= 0.054ns, 9 <= 0.072ns, 22 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:22    171s]     Clock DAG library cell distribution after 'Removing unnecessary root buffering' {count}:
[12/06 10:49:22    171s]        Bufs: CKBD16: 44 
[12/06 10:49:22    171s]     Clock DAG hash after 'Removing unnecessary root buffering': 10818479205941609189 12676948071199311510
[12/06 10:49:22    171s]     CTS services accumulated run-time stats after 'Removing unnecessary root buffering':
[12/06 10:49:22    171s]       delay calculator: calls=9924, total_wall_time=0.243s, mean_wall_time=0.025ms
[12/06 10:49:22    171s]       legalizer: calls=615, total_wall_time=0.011s, mean_wall_time=0.018ms
[12/06 10:49:22    171s]       steiner router: calls=7225, total_wall_time=0.295s, mean_wall_time=0.041ms
[12/06 10:49:22    171s]     Primary reporting skew groups after 'Removing unnecessary root buffering':
[12/06 10:49:22    171s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.356], skew [0.085 vs 0.052*]
[12/06 10:49:22    171s]           min path sink: ys[3].xs[1].client_xy/regulator/rate_counter_reg[0]/CP
[12/06 10:49:22    171s]           max path sink: ys[1].xs[2].client_xy/i_d_r_reg[0]/CP
[12/06 10:49:22    171s]     Skew group summary after 'Removing unnecessary root buffering':
[12/06 10:49:22    171s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.356], skew [0.085 vs 0.052*]
[12/06 10:49:22    171s]     Legalizer API calls during this step: 17 succeeded with high effort: 17 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:22    171s]   Removing unnecessary root buffering done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:22    171s]   Removing unconstrained drivers...
[12/06 10:49:22    171s]     Clock DAG hash before 'Removing unconstrained drivers': 10818479205941609189 12676948071199311510
[12/06 10:49:22    171s]     CTS services accumulated run-time stats before 'Removing unconstrained drivers':
[12/06 10:49:22    171s]       delay calculator: calls=9924, total_wall_time=0.243s, mean_wall_time=0.025ms
[12/06 10:49:22    171s]       legalizer: calls=615, total_wall_time=0.011s, mean_wall_time=0.018ms
[12/06 10:49:22    171s]       steiner router: calls=7225, total_wall_time=0.295s, mean_wall_time=0.041ms
[12/06 10:49:22    171s]     Clock DAG stats after 'Removing unconstrained drivers':
[12/06 10:49:22    171s]       cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
[12/06 10:49:22    171s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:22    171s]       misc counts      : r=1, pp=0
[12/06 10:49:22    171s]       cell areas       : b=443.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=443.520um^2
[12/06 10:49:22    171s]       cell capacitance : b=0.208pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.208pF
[12/06 10:49:22    171s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:22    171s]       wire capacitance : top=0.000pF, trunk=0.565pF, leaf=1.628pF, total=2.193pF
[12/06 10:49:22    171s]       wire lengths     : top=0.000um, trunk=5101.782um, leaf=11976.266um, total=17078.048um
[12/06 10:49:22    171s]       hp wire lengths  : top=0.000um, trunk=4795.600um, leaf=4044.300um, total=8839.900um
[12/06 10:49:22    171s]     Clock DAG net violations after 'Removing unconstrained drivers': none
[12/06 10:49:22    171s]     Clock DAG primary half-corner transition distribution after 'Removing unconstrained drivers':
[12/06 10:49:22    171s]       Trunk : target=0.089ns count=13 avg=0.045ns sd=0.021ns min=0.004ns max=0.080ns {10 <= 0.054ns, 0 <= 0.072ns, 3 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:22    171s]       Leaf  : target=0.089ns count=32 avg=0.073ns sd=0.003ns min=0.068ns max=0.083ns {0 <= 0.054ns, 9 <= 0.072ns, 22 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:22    171s]     Clock DAG library cell distribution after 'Removing unconstrained drivers' {count}:
[12/06 10:49:22    171s]        Bufs: CKBD16: 44 
[12/06 10:49:22    171s]     Clock DAG hash after 'Removing unconstrained drivers': 10818479205941609189 12676948071199311510
[12/06 10:49:22    171s]     CTS services accumulated run-time stats after 'Removing unconstrained drivers':
[12/06 10:49:22    171s]       delay calculator: calls=9924, total_wall_time=0.243s, mean_wall_time=0.025ms
[12/06 10:49:22    171s]       legalizer: calls=615, total_wall_time=0.011s, mean_wall_time=0.018ms
[12/06 10:49:22    171s]       steiner router: calls=7225, total_wall_time=0.295s, mean_wall_time=0.041ms
[12/06 10:49:22    171s]     Primary reporting skew groups after 'Removing unconstrained drivers':
[12/06 10:49:22    171s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.356], skew [0.085 vs 0.052*]
[12/06 10:49:22    171s]           min path sink: ys[3].xs[1].client_xy/regulator/rate_counter_reg[0]/CP
[12/06 10:49:22    171s]           max path sink: ys[1].xs[2].client_xy/i_d_r_reg[0]/CP
[12/06 10:49:22    171s]     Skew group summary after 'Removing unconstrained drivers':
[12/06 10:49:22    171s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.356], skew [0.085 vs 0.052*]
[12/06 10:49:22    171s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:22    171s]   Removing unconstrained drivers done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:22    171s]   Reducing insertion delay 1...
[12/06 10:49:22    171s]     Clock DAG hash before 'Reducing insertion delay 1': 10818479205941609189 12676948071199311510
[12/06 10:49:22    171s]     CTS services accumulated run-time stats before 'Reducing insertion delay 1':
[12/06 10:49:22    171s]       delay calculator: calls=9924, total_wall_time=0.243s, mean_wall_time=0.025ms
[12/06 10:49:22    171s]       legalizer: calls=615, total_wall_time=0.011s, mean_wall_time=0.018ms
[12/06 10:49:22    171s]       steiner router: calls=7225, total_wall_time=0.295s, mean_wall_time=0.041ms
[12/06 10:49:22    171s]     Clock DAG stats after 'Reducing insertion delay 1':
[12/06 10:49:22    171s]       cell counts      : b=44, i=0, icg=0, dcg=0, l=0, total=44
[12/06 10:49:22    171s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:22    171s]       misc counts      : r=1, pp=0
[12/06 10:49:22    171s]       cell areas       : b=443.520um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=443.520um^2
[12/06 10:49:22    171s]       cell capacitance : b=0.208pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.208pF
[12/06 10:49:22    171s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:22    171s]       wire capacitance : top=0.000pF, trunk=0.565pF, leaf=1.628pF, total=2.193pF
[12/06 10:49:22    171s]       wire lengths     : top=0.000um, trunk=5101.782um, leaf=11976.266um, total=17078.048um
[12/06 10:49:22    171s]       hp wire lengths  : top=0.000um, trunk=4795.600um, leaf=4044.300um, total=8839.900um
[12/06 10:49:22    171s]     Clock DAG net violations after 'Reducing insertion delay 1': none
[12/06 10:49:22    171s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 1':
[12/06 10:49:22    171s]       Trunk : target=0.089ns count=13 avg=0.045ns sd=0.021ns min=0.004ns max=0.080ns {10 <= 0.054ns, 0 <= 0.072ns, 3 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:22    171s]       Leaf  : target=0.089ns count=32 avg=0.073ns sd=0.003ns min=0.068ns max=0.083ns {0 <= 0.054ns, 9 <= 0.072ns, 22 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:22    171s]     Clock DAG library cell distribution after 'Reducing insertion delay 1' {count}:
[12/06 10:49:22    171s]        Bufs: CKBD16: 44 
[12/06 10:49:22    171s]     Clock DAG hash after 'Reducing insertion delay 1': 10818479205941609189 12676948071199311510
[12/06 10:49:22    171s]     CTS services accumulated run-time stats after 'Reducing insertion delay 1':
[12/06 10:49:22    171s]       delay calculator: calls=9970, total_wall_time=0.245s, mean_wall_time=0.025ms
[12/06 10:49:22    171s]       legalizer: calls=624, total_wall_time=0.011s, mean_wall_time=0.018ms
[12/06 10:49:22    171s]       steiner router: calls=7244, total_wall_time=0.300s, mean_wall_time=0.041ms
[12/06 10:49:22    171s]     Primary reporting skew groups after 'Reducing insertion delay 1':
[12/06 10:49:22    171s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.356], skew [0.085 vs 0.052*]
[12/06 10:49:22    171s]           min path sink: ys[3].xs[1].client_xy/regulator/rate_counter_reg[0]/CP
[12/06 10:49:22    171s]           max path sink: ys[1].xs[2].client_xy/i_d_r_reg[0]/CP
[12/06 10:49:22    171s]     Skew group summary after 'Reducing insertion delay 1':
[12/06 10:49:22    171s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.356], skew [0.085 vs 0.052*]
[12/06 10:49:22    171s]     Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:22    171s]   Reducing insertion delay 1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:22    171s]   Removing longest path buffering...
[12/06 10:49:22    171s]     Clock DAG hash before 'Removing longest path buffering': 10818479205941609189 12676948071199311510
[12/06 10:49:22    171s]     CTS services accumulated run-time stats before 'Removing longest path buffering':
[12/06 10:49:22    171s]       delay calculator: calls=9970, total_wall_time=0.245s, mean_wall_time=0.025ms
[12/06 10:49:22    171s]       legalizer: calls=624, total_wall_time=0.011s, mean_wall_time=0.018ms
[12/06 10:49:22    171s]       steiner router: calls=7244, total_wall_time=0.300s, mean_wall_time=0.041ms
[12/06 10:49:23    172s]     Clock DAG stats after 'Removing longest path buffering':
[12/06 10:49:23    172s]       cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:23    172s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:23    172s]       misc counts      : r=1, pp=0
[12/06 10:49:23    172s]       cell areas       : b=419.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=419.040um^2
[12/06 10:49:23    172s]       cell capacitance : b=0.197pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.197pF
[12/06 10:49:23    172s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:23    172s]       wire capacitance : top=0.000pF, trunk=0.562pF, leaf=1.628pF, total=2.190pF
[12/06 10:49:23    172s]       wire lengths     : top=0.000um, trunk=5079.381um, leaf=11976.267um, total=17055.648um
[12/06 10:49:23    172s]       hp wire lengths  : top=0.000um, trunk=4787.400um, leaf=4044.300um, total=8831.700um
[12/06 10:49:23    172s]     Clock DAG net violations after 'Removing longest path buffering': none
[12/06 10:49:23    172s]     Clock DAG primary half-corner transition distribution after 'Removing longest path buffering':
[12/06 10:49:23    172s]       Trunk : target=0.089ns count=11 avg=0.055ns sd=0.027ns min=0.004ns max=0.089ns {6 <= 0.054ns, 0 <= 0.072ns, 3 <= 0.081ns, 1 <= 0.085ns, 1 <= 0.089ns}
[12/06 10:49:23    172s]       Leaf  : target=0.089ns count=32 avg=0.073ns sd=0.003ns min=0.068ns max=0.083ns {0 <= 0.054ns, 9 <= 0.072ns, 22 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:23    172s]     Clock DAG library cell distribution after 'Removing longest path buffering' {count}:
[12/06 10:49:23    172s]        Bufs: CKBD16: 41 CKBD8: 1 
[12/06 10:49:23    172s]     Clock DAG hash after 'Removing longest path buffering': 13995281697787554250 16861253420877251040
[12/06 10:49:23    172s]     CTS services accumulated run-time stats after 'Removing longest path buffering':
[12/06 10:49:23    172s]       delay calculator: calls=11189, total_wall_time=0.362s, mean_wall_time=0.032ms
[12/06 10:49:23    172s]       legalizer: calls=792, total_wall_time=0.019s, mean_wall_time=0.024ms
[12/06 10:49:23    172s]       steiner router: calls=7622, total_wall_time=0.478s, mean_wall_time=0.063ms
[12/06 10:49:23    172s]     Primary reporting skew groups after 'Removing longest path buffering':
[12/06 10:49:23    172s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.337], skew [0.067 vs 0.052*]
[12/06 10:49:23    172s]           min path sink: ys[3].xs[1].client_xy/regulator/rate_counter_reg[0]/CP
[12/06 10:49:23    172s]           max path sink: ys[1].xs[2].client_xy/i_d_r_reg[0]/CP
[12/06 10:49:23    172s]     Skew group summary after 'Removing longest path buffering':
[12/06 10:49:23    172s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.270, max=0.337], skew [0.067 vs 0.052*]
[12/06 10:49:23    172s]     Legalizer API calls during this step: 168 succeeded with high effort: 168 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:23    172s]   Removing longest path buffering done. (took cpu=0:00:00.9 real=0:00:00.9)
[12/06 10:49:23    172s]   Reducing insertion delay 2...
[12/06 10:49:23    172s]     Clock DAG hash before 'Reducing insertion delay 2': 13995281697787554250 16861253420877251040
[12/06 10:49:23    172s]     CTS services accumulated run-time stats before 'Reducing insertion delay 2':
[12/06 10:49:23    172s]       delay calculator: calls=11189, total_wall_time=0.362s, mean_wall_time=0.032ms
[12/06 10:49:23    172s]       legalizer: calls=792, total_wall_time=0.019s, mean_wall_time=0.024ms
[12/06 10:49:23    172s]       steiner router: calls=7622, total_wall_time=0.478s, mean_wall_time=0.063ms
[12/06 10:49:25    174s]     Path optimization required 1066 stage delay updates 
[12/06 10:49:25    174s]     Clock DAG stats after 'Reducing insertion delay 2':
[12/06 10:49:25    174s]       cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:25    174s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:25    174s]       misc counts      : r=1, pp=0
[12/06 10:49:25    174s]       cell areas       : b=419.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=419.040um^2
[12/06 10:49:25    174s]       cell capacitance : b=0.197pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.197pF
[12/06 10:49:25    174s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:25    174s]       wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
[12/06 10:49:25    174s]       wire lengths     : top=0.000um, trunk=4937.581um, leaf=11967.069um, total=16904.650um
[12/06 10:49:25    174s]       hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
[12/06 10:49:25    174s]     Clock DAG net violations after 'Reducing insertion delay 2': none
[12/06 10:49:25    174s]     Clock DAG primary half-corner transition distribution after 'Reducing insertion delay 2':
[12/06 10:49:25    174s]       Trunk : target=0.089ns count=11 avg=0.055ns sd=0.026ns min=0.004ns max=0.086ns {5 <= 0.054ns, 2 <= 0.072ns, 1 <= 0.081ns, 2 <= 0.085ns, 1 <= 0.089ns}
[12/06 10:49:25    174s]       Leaf  : target=0.089ns count=32 avg=0.073ns sd=0.003ns min=0.068ns max=0.082ns {0 <= 0.054ns, 10 <= 0.072ns, 21 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:25    174s]     Clock DAG library cell distribution after 'Reducing insertion delay 2' {count}:
[12/06 10:49:25    174s]        Bufs: CKBD16: 41 CKBD8: 1 
[12/06 10:49:25    174s]     Clock DAG hash after 'Reducing insertion delay 2': 11176739983638322879 4430590239433011989
[12/06 10:49:25    174s]     CTS services accumulated run-time stats after 'Reducing insertion delay 2':
[12/06 10:49:25    174s]       delay calculator: calls=13313, total_wall_time=0.526s, mean_wall_time=0.039ms
[12/06 10:49:25    174s]       legalizer: calls=1258, total_wall_time=0.034s, mean_wall_time=0.027ms
[12/06 10:49:25    174s]       steiner router: calls=8688, total_wall_time=0.877s, mean_wall_time=0.101ms
[12/06 10:49:25    174s]     Primary reporting skew groups after 'Reducing insertion delay 2':
[12/06 10:49:25    174s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.311, avg=0.292, sd=0.016], skew [0.062 vs 0.052*], 87.5% {0.283, 0.311} (wid=0.051 ws=0.047) (gid=0.280 gs=0.037)
[12/06 10:49:25    174s]           min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:49:25    174s]           max path sink: ys[0].xs[0].client_xy/i_y_r_reg[1]/CP
[12/06 10:49:25    174s]     Skew group summary after 'Reducing insertion delay 2':
[12/06 10:49:25    174s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.311, avg=0.292, sd=0.016], skew [0.062 vs 0.052*], 87.5% {0.283, 0.311} (wid=0.051 ws=0.047) (gid=0.280 gs=0.037)
[12/06 10:49:25    174s]     Legalizer API calls during this step: 466 succeeded with high effort: 466 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:25    174s]   Reducing insertion delay 2 done. (took cpu=0:00:01.7 real=0:00:01.8)
[12/06 10:49:25    174s]   Stage::Insertion Delay Reduction done. (took cpu=0:00:02.9 real=0:00:02.9)
[12/06 10:49:25    174s]   CCOpt::Phase::Construction done. (took cpu=0:00:12.0 real=0:00:12.1)
[12/06 10:49:25    174s]   CCOpt::Phase::Implementation...
[12/06 10:49:25    174s]   Stage::Reducing Power...
[12/06 10:49:25    174s]   Improving clock tree routing...
[12/06 10:49:25    174s]     Clock DAG hash before 'Improving clock tree routing': 11176739983638322879 4430590239433011989
[12/06 10:49:25    174s]     CTS services accumulated run-time stats before 'Improving clock tree routing':
[12/06 10:49:25    174s]       delay calculator: calls=13313, total_wall_time=0.526s, mean_wall_time=0.039ms
[12/06 10:49:25    174s]       legalizer: calls=1258, total_wall_time=0.034s, mean_wall_time=0.027ms
[12/06 10:49:25    174s]       steiner router: calls=8688, total_wall_time=0.877s, mean_wall_time=0.101ms
[12/06 10:49:25    174s]     Iteration 1...
[12/06 10:49:25    174s]     Iteration 1 done.
[12/06 10:49:25    174s]     Clock DAG stats after 'Improving clock tree routing':
[12/06 10:49:25    174s]       cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:25    174s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:25    174s]       misc counts      : r=1, pp=0
[12/06 10:49:25    174s]       cell areas       : b=419.040um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=419.040um^2
[12/06 10:49:25    174s]       cell capacitance : b=0.197pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.197pF
[12/06 10:49:25    174s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:25    174s]       wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
[12/06 10:49:25    174s]       wire lengths     : top=0.000um, trunk=4937.581um, leaf=11967.069um, total=16904.650um
[12/06 10:49:25    174s]       hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
[12/06 10:49:25    174s]     Clock DAG net violations after 'Improving clock tree routing': none
[12/06 10:49:25    174s]     Clock DAG primary half-corner transition distribution after 'Improving clock tree routing':
[12/06 10:49:25    174s]       Trunk : target=0.089ns count=11 avg=0.055ns sd=0.026ns min=0.004ns max=0.086ns {5 <= 0.054ns, 2 <= 0.072ns, 1 <= 0.081ns, 2 <= 0.085ns, 1 <= 0.089ns}
[12/06 10:49:25    174s]       Leaf  : target=0.089ns count=32 avg=0.073ns sd=0.003ns min=0.068ns max=0.082ns {0 <= 0.054ns, 10 <= 0.072ns, 21 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:25    174s]     Clock DAG library cell distribution after 'Improving clock tree routing' {count}:
[12/06 10:49:25    174s]        Bufs: CKBD16: 41 CKBD8: 1 
[12/06 10:49:25    174s]     Clock DAG hash after 'Improving clock tree routing': 11176739983638322879 4430590239433011989
[12/06 10:49:25    174s]     CTS services accumulated run-time stats after 'Improving clock tree routing':
[12/06 10:49:25    174s]       delay calculator: calls=13418, total_wall_time=0.535s, mean_wall_time=0.040ms
[12/06 10:49:25    174s]       legalizer: calls=1288, total_wall_time=0.036s, mean_wall_time=0.028ms
[12/06 10:49:25    174s]       steiner router: calls=8748, total_wall_time=0.898s, mean_wall_time=0.103ms
[12/06 10:49:25    174s]     Primary reporting skew groups after 'Improving clock tree routing':
[12/06 10:49:25    174s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.311], skew [0.062 vs 0.052*]
[12/06 10:49:25    174s]           min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:49:25    174s]           max path sink: ys[0].xs[0].client_xy/i_y_r_reg[1]/CP
[12/06 10:49:25    174s]     Skew group summary after 'Improving clock tree routing':
[12/06 10:49:25    174s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.249, max=0.311], skew [0.062 vs 0.052*]
[12/06 10:49:25    174s]     Legalizer API calls during this step: 30 succeeded with high effort: 30 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:25    174s]   Improving clock tree routing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:25    174s]   Reducing clock tree power 1...
[12/06 10:49:25    174s]     Clock DAG hash before 'Reducing clock tree power 1': 11176739983638322879 4430590239433011989
[12/06 10:49:25    174s]     CTS services accumulated run-time stats before 'Reducing clock tree power 1':
[12/06 10:49:25    174s]       delay calculator: calls=13418, total_wall_time=0.535s, mean_wall_time=0.040ms
[12/06 10:49:25    174s]       legalizer: calls=1288, total_wall_time=0.036s, mean_wall_time=0.028ms
[12/06 10:49:25    174s]       steiner router: calls=8748, total_wall_time=0.898s, mean_wall_time=0.103ms
[12/06 10:49:25    174s]     Resizing gates: 
[12/06 10:49:25    174s]     Legalizer releasing space for clock trees
[12/06 10:49:25    174s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/06 10:49:26    175s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:26    175s]     100% 
[12/06 10:49:26    175s]     Clock DAG stats after reducing clock tree power 1 iteration 1:
[12/06 10:49:26    175s]       cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:26    175s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:26    175s]       misc counts      : r=1, pp=0
[12/06 10:49:26    175s]       cell areas       : b=400.320um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=400.320um^2
[12/06 10:49:26    175s]       cell capacitance : b=0.188pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.188pF
[12/06 10:49:26    175s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:26    175s]       wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
[12/06 10:49:26    175s]       wire lengths     : top=0.000um, trunk=4938.581um, leaf=11966.470um, total=16905.051um
[12/06 10:49:26    175s]       hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
[12/06 10:49:26    175s]     Clock DAG net violations after reducing clock tree power 1 iteration 1: none
[12/06 10:49:26    175s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 1:
[12/06 10:49:26    175s]       Trunk : target=0.089ns count=11 avg=0.061ns sd=0.024ns min=0.004ns max=0.085ns {3 <= 0.054ns, 3 <= 0.072ns, 3 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:26    175s]       Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 8 <= 0.072ns, 21 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
[12/06 10:49:26    175s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 1 {count}:
[12/06 10:49:26    175s]        Bufs: CKBD16: 35 CKBD12: 4 CKBD8: 2 CKBD6: 1 
[12/06 10:49:26    175s]     Clock DAG hash after reducing clock tree power 1 iteration 1: 3977386788871392492 4603690286219656230
[12/06 10:49:26    175s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 1:
[12/06 10:49:26    175s]       delay calculator: calls=13832, total_wall_time=0.581s, mean_wall_time=0.042ms
[12/06 10:49:26    175s]       legalizer: calls=1391, total_wall_time=0.038s, mean_wall_time=0.027ms
[12/06 10:49:26    175s]       steiner router: calls=8806, total_wall_time=0.921s, mean_wall_time=0.105ms
[12/06 10:49:26    175s]     Primary reporting skew groups after reducing clock tree power 1 iteration 1:
[12/06 10:49:26    175s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.319], skew [0.038 vs 0.052]
[12/06 10:49:26    175s]           min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:49:26    175s]           max path sink: ys[2].xs[2].torus_switch_xy/e_out_y_reg_reg[0]/CP
[12/06 10:49:26    175s]     Skew group summary after reducing clock tree power 1 iteration 1:
[12/06 10:49:26    175s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.319], skew [0.038 vs 0.052]
[12/06 10:49:26    175s]     Resizing gates: 
[12/06 10:49:26    175s]     Legalizer releasing space for clock trees
[12/06 10:49:26    175s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/06 10:49:26    175s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:26    175s]     100% 
[12/06 10:49:26    175s]     Clock DAG stats after reducing clock tree power 1 iteration 2:
[12/06 10:49:26    175s]       cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:26    175s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:26    175s]       misc counts      : r=1, pp=0
[12/06 10:49:26    175s]       cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
[12/06 10:49:26    175s]       cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
[12/06 10:49:26    175s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:26    175s]       wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
[12/06 10:49:26    175s]       wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
[12/06 10:49:26    175s]       hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
[12/06 10:49:26    175s]     Clock DAG net violations after reducing clock tree power 1 iteration 2: none
[12/06 10:49:26    175s]     Clock DAG primary half-corner transition distribution after reducing clock tree power 1 iteration 2:
[12/06 10:49:26    175s]       Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:26    175s]       Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
[12/06 10:49:26    175s]     Clock DAG library cell distribution after reducing clock tree power 1 iteration 2 {count}:
[12/06 10:49:26    175s]        Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
[12/06 10:49:26    175s]     Clock DAG hash after reducing clock tree power 1 iteration 2: 3691956807359828240 7460652673566899210
[12/06 10:49:26    175s]     CTS services accumulated run-time stats after reducing clock tree power 1 iteration 2:
[12/06 10:49:26    175s]       delay calculator: calls=14205, total_wall_time=0.623s, mean_wall_time=0.044ms
[12/06 10:49:26    175s]       legalizer: calls=1487, total_wall_time=0.039s, mean_wall_time=0.027ms
[12/06 10:49:26    175s]       steiner router: calls=8846, total_wall_time=0.939s, mean_wall_time=0.106ms
[12/06 10:49:26    175s]     Primary reporting skew groups after reducing clock tree power 1 iteration 2:
[12/06 10:49:26    175s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
[12/06 10:49:26    175s]           min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:49:26    175s]           max path sink: ys[3].xs[1].torus_switch_xy/e_out_y_reg_reg[0]/CP
[12/06 10:49:26    175s]     Skew group summary after reducing clock tree power 1 iteration 2:
[12/06 10:49:26    175s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
[12/06 10:49:26    175s]     Resizing gates: 
[12/06 10:49:26    175s]     Legalizer releasing space for clock trees
[12/06 10:49:26    175s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/06 10:49:26    175s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:26    175s]     100% 
[12/06 10:49:26    175s]     Clock DAG stats after 'Reducing clock tree power 1':
[12/06 10:49:26    175s]       cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:26    175s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:26    175s]       misc counts      : r=1, pp=0
[12/06 10:49:26    175s]       cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
[12/06 10:49:26    175s]       cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
[12/06 10:49:26    175s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:26    175s]       wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
[12/06 10:49:26    175s]       wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
[12/06 10:49:26    175s]       hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
[12/06 10:49:26    175s]     Clock DAG net violations after 'Reducing clock tree power 1': none
[12/06 10:49:26    175s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 1':
[12/06 10:49:26    175s]       Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:26    175s]       Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
[12/06 10:49:26    175s]     Clock DAG library cell distribution after 'Reducing clock tree power 1' {count}:
[12/06 10:49:26    175s]        Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
[12/06 10:49:26    175s]     Clock DAG hash after 'Reducing clock tree power 1': 3691956807359828240 7460652673566899210
[12/06 10:49:26    175s]     CTS services accumulated run-time stats after 'Reducing clock tree power 1':
[12/06 10:49:26    175s]       delay calculator: calls=14577, total_wall_time=0.665s, mean_wall_time=0.046ms
[12/06 10:49:26    175s]       legalizer: calls=1581, total_wall_time=0.041s, mean_wall_time=0.026ms
[12/06 10:49:26    175s]       steiner router: calls=8886, total_wall_time=0.957s, mean_wall_time=0.108ms
[12/06 10:49:26    175s]     Primary reporting skew groups after 'Reducing clock tree power 1':
[12/06 10:49:26    175s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
[12/06 10:49:26    175s]           min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:49:26    175s]           max path sink: ys[3].xs[1].torus_switch_xy/e_out_y_reg_reg[0]/CP
[12/06 10:49:26    175s]     Skew group summary after 'Reducing clock tree power 1':
[12/06 10:49:26    175s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
[12/06 10:49:26    175s]     Legalizer API calls during this step: 293 succeeded with high effort: 293 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:26    175s]   Reducing clock tree power 1 done. (took cpu=0:00:01.2 real=0:00:01.2)
[12/06 10:49:26    175s]   Reducing clock tree power 2...
[12/06 10:49:26    175s]     Clock DAG hash before 'Reducing clock tree power 2': 3691956807359828240 7460652673566899210
[12/06 10:49:26    175s]     CTS services accumulated run-time stats before 'Reducing clock tree power 2':
[12/06 10:49:26    175s]       delay calculator: calls=14577, total_wall_time=0.665s, mean_wall_time=0.046ms
[12/06 10:49:26    175s]       legalizer: calls=1581, total_wall_time=0.041s, mean_wall_time=0.026ms
[12/06 10:49:26    175s]       steiner router: calls=8886, total_wall_time=0.957s, mean_wall_time=0.108ms
[12/06 10:49:26    175s]     Path optimization required 0 stage delay updates 
[12/06 10:49:26    175s]     Clock DAG stats after 'Reducing clock tree power 2':
[12/06 10:49:26    175s]       cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:26    175s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:26    175s]       misc counts      : r=1, pp=0
[12/06 10:49:26    175s]       cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
[12/06 10:49:26    175s]       cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
[12/06 10:49:26    175s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:26    175s]       wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
[12/06 10:49:26    175s]       wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
[12/06 10:49:26    175s]       hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
[12/06 10:49:26    175s]     Clock DAG net violations after 'Reducing clock tree power 2': none
[12/06 10:49:26    175s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 2':
[12/06 10:49:26    175s]       Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:26    175s]       Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
[12/06 10:49:26    175s]     Clock DAG library cell distribution after 'Reducing clock tree power 2' {count}:
[12/06 10:49:26    175s]        Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
[12/06 10:49:26    175s]     Clock DAG hash after 'Reducing clock tree power 2': 3691956807359828240 7460652673566899210
[12/06 10:49:26    175s]     CTS services accumulated run-time stats after 'Reducing clock tree power 2':
[12/06 10:49:26    175s]       delay calculator: calls=14577, total_wall_time=0.665s, mean_wall_time=0.046ms
[12/06 10:49:26    175s]       legalizer: calls=1581, total_wall_time=0.041s, mean_wall_time=0.026ms
[12/06 10:49:26    175s]       steiner router: calls=8886, total_wall_time=0.957s, mean_wall_time=0.108ms
[12/06 10:49:26    175s]     Primary reporting skew groups after 'Reducing clock tree power 2':
[12/06 10:49:26    175s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322, avg=0.305, sd=0.010], skew [0.041 vs 0.052], 100% {0.281, 0.322} (wid=0.050 ws=0.046) (gid=0.288 gs=0.029)
[12/06 10:49:26    175s]           min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:49:26    175s]           max path sink: ys[3].xs[1].torus_switch_xy/e_out_y_reg_reg[0]/CP
[12/06 10:49:26    175s]     Skew group summary after 'Reducing clock tree power 2':
[12/06 10:49:26    175s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322, avg=0.305, sd=0.010], skew [0.041 vs 0.052], 100% {0.281, 0.322} (wid=0.050 ws=0.046) (gid=0.288 gs=0.029)
[12/06 10:49:26    175s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:26    175s]   Reducing clock tree power 2 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:26    175s]   Stage::Reducing Power done. (took cpu=0:00:01.4 real=0:00:01.4)
[12/06 10:49:26    175s]   Stage::Balancing...
[12/06 10:49:26    175s]   Approximately balancing fragments step...
[12/06 10:49:26    175s]     Clock DAG hash before 'Approximately balancing fragments step': 3691956807359828240 7460652673566899210
[12/06 10:49:26    175s]     CTS services accumulated run-time stats before 'Approximately balancing fragments step':
[12/06 10:49:26    175s]       delay calculator: calls=14577, total_wall_time=0.665s, mean_wall_time=0.046ms
[12/06 10:49:26    175s]       legalizer: calls=1581, total_wall_time=0.041s, mean_wall_time=0.026ms
[12/06 10:49:26    175s]       steiner router: calls=8886, total_wall_time=0.957s, mean_wall_time=0.108ms
[12/06 10:49:26    175s]     Resolve constraints - Approximately balancing fragments...
[12/06 10:49:26    175s]     Resolving skew group constraints...
[12/06 10:49:27    175s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/06 10:49:27    176s]     Resolving skew group constraints done.
[12/06 10:49:27    176s]     Resolve constraints - Approximately balancing fragments done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 10:49:27    176s]     Estimate delay to be added in balancing - Approximately balancing fragments...
[12/06 10:49:27    176s]     Trial balancer estimated the amount of delay to be added in balancing: 0.000ns
[12/06 10:49:27    176s]     Estimate delay to be added in balancing - Approximately balancing fragments done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:27    176s]     Approximately balancing fragments...
[12/06 10:49:27    176s]       Moving gates to improve sub-tree skew...
[12/06 10:49:27    176s]         Clock DAG hash before 'Moving gates to improve sub-tree skew': 3691956807359828240 7460652673566899210
[12/06 10:49:27    176s]         CTS services accumulated run-time stats before 'Moving gates to improve sub-tree skew':
[12/06 10:49:27    176s]           delay calculator: calls=14625, total_wall_time=0.667s, mean_wall_time=0.046ms
[12/06 10:49:27    176s]           legalizer: calls=1581, total_wall_time=0.041s, mean_wall_time=0.026ms
[12/06 10:49:27    176s]           steiner router: calls=8934, total_wall_time=0.957s, mean_wall_time=0.107ms
[12/06 10:49:27    176s]         Tried: 44 Succeeded: 0
[12/06 10:49:27    176s]         Topology Tried: 0 Succeeded: 0
[12/06 10:49:27    176s]         0 Succeeded with SS ratio
[12/06 10:49:27    176s]         0 Succeeded with Lollipop: 0 with tier one, 0 with tier two. 
[12/06 10:49:27    176s]         Total reducing skew: 0 Average reducing skew for 0 nets : 0
[12/06 10:49:27    176s]         Clock DAG stats after 'Moving gates to improve sub-tree skew':
[12/06 10:49:27    176s]           cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:27    176s]           sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:27    176s]           misc counts      : r=1, pp=0
[12/06 10:49:27    176s]           cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
[12/06 10:49:27    176s]           cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
[12/06 10:49:27    176s]           sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:27    176s]           wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
[12/06 10:49:27    176s]           wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
[12/06 10:49:27    176s]           hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
[12/06 10:49:27    176s]         Clock DAG net violations after 'Moving gates to improve sub-tree skew': none
[12/06 10:49:27    176s]         Clock DAG primary half-corner transition distribution after 'Moving gates to improve sub-tree skew':
[12/06 10:49:27    176s]           Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:27    176s]           Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
[12/06 10:49:27    176s]         Clock DAG library cell distribution after 'Moving gates to improve sub-tree skew' {count}:
[12/06 10:49:27    176s]            Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
[12/06 10:49:27    176s]         Clock DAG hash after 'Moving gates to improve sub-tree skew': 3691956807359828240 7460652673566899210
[12/06 10:49:27    176s]         CTS services accumulated run-time stats after 'Moving gates to improve sub-tree skew':
[12/06 10:49:27    176s]           delay calculator: calls=14625, total_wall_time=0.667s, mean_wall_time=0.046ms
[12/06 10:49:27    176s]           legalizer: calls=1581, total_wall_time=0.041s, mean_wall_time=0.026ms
[12/06 10:49:27    176s]           steiner router: calls=8934, total_wall_time=0.957s, mean_wall_time=0.107ms
[12/06 10:49:27    176s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:27    176s]       Moving gates to improve sub-tree skew done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:27    176s]       Approximately balancing fragments bottom up...
[12/06 10:49:27    176s]         Clock DAG hash before 'Approximately balancing fragments bottom up': 3691956807359828240 7460652673566899210
[12/06 10:49:27    176s]         CTS services accumulated run-time stats before 'Approximately balancing fragments bottom up':
[12/06 10:49:27    176s]           delay calculator: calls=14625, total_wall_time=0.667s, mean_wall_time=0.046ms
[12/06 10:49:27    176s]           legalizer: calls=1581, total_wall_time=0.041s, mean_wall_time=0.026ms
[12/06 10:49:27    176s]           steiner router: calls=8934, total_wall_time=0.957s, mean_wall_time=0.107ms
[12/06 10:49:27    176s]         bottom up balancing: ...20% ...40% ...60% ...80% ...100% 
[12/06 10:49:27    176s]         Clock DAG stats after 'Approximately balancing fragments bottom up':
[12/06 10:49:27    176s]           cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:27    176s]           sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:27    176s]           misc counts      : r=1, pp=0
[12/06 10:49:27    176s]           cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
[12/06 10:49:27    176s]           cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
[12/06 10:49:27    176s]           sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:27    176s]           wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
[12/06 10:49:27    176s]           wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
[12/06 10:49:27    176s]           hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
[12/06 10:49:27    176s]         Clock DAG net violations after 'Approximately balancing fragments bottom up': none
[12/06 10:49:27    176s]         Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments bottom up':
[12/06 10:49:27    176s]           Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:27    176s]           Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
[12/06 10:49:27    176s]         Clock DAG library cell distribution after 'Approximately balancing fragments bottom up' {count}:
[12/06 10:49:27    176s]            Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
[12/06 10:49:27    176s]         Clock DAG hash after 'Approximately balancing fragments bottom up': 3691956807359828240 7460652673566899210
[12/06 10:49:27    176s]         CTS services accumulated run-time stats after 'Approximately balancing fragments bottom up':
[12/06 10:49:27    176s]           delay calculator: calls=14997, total_wall_time=0.708s, mean_wall_time=0.047ms
[12/06 10:49:27    176s]           legalizer: calls=1591, total_wall_time=0.042s, mean_wall_time=0.026ms
[12/06 10:49:27    176s]           steiner router: calls=8974, total_wall_time=0.976s, mean_wall_time=0.109ms
[12/06 10:49:27    176s]         Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:27    176s]       Approximately balancing fragments bottom up done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 10:49:27    176s]       Approximately balancing fragments, wire and cell delays...
[12/06 10:49:27    176s]       Approximately balancing fragments, wire and cell delays, iteration 1...
[12/06 10:49:27    176s]         Clock DAG stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/06 10:49:27    176s]           cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:27    176s]           sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:27    176s]           misc counts      : r=1, pp=0
[12/06 10:49:27    176s]           cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
[12/06 10:49:27    176s]           cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
[12/06 10:49:27    176s]           sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:27    176s]           wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
[12/06 10:49:27    176s]           wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
[12/06 10:49:27    176s]           hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
[12/06 10:49:27    176s]         Clock DAG net violations after Approximately balancing fragments, wire and cell delays, iteration 1: none
[12/06 10:49:27    176s]         Clock DAG primary half-corner transition distribution after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/06 10:49:27    176s]           Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:27    176s]           Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
[12/06 10:49:27    176s]         Clock DAG library cell distribution after Approximately balancing fragments, wire and cell delays, iteration 1 {count}:
[12/06 10:49:27    176s]            Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
[12/06 10:49:27    176s]         Clock DAG hash after Approximately balancing fragments, wire and cell delays, iteration 1: 3691956807359828240 7460652673566899210
[12/06 10:49:27    176s]         CTS services accumulated run-time stats after Approximately balancing fragments, wire and cell delays, iteration 1:
[12/06 10:49:27    176s]           delay calculator: calls=14999, total_wall_time=0.708s, mean_wall_time=0.047ms
[12/06 10:49:27    176s]           legalizer: calls=1591, total_wall_time=0.042s, mean_wall_time=0.026ms
[12/06 10:49:27    176s]           steiner router: calls=8976, total_wall_time=0.976s, mean_wall_time=0.109ms
[12/06 10:49:27    176s]       Approximately balancing fragments, wire and cell delays, iteration 1 done.
[12/06 10:49:27    176s]       Approximately balancing fragments, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:27    176s]     Approximately balancing fragments done.
[12/06 10:49:27    176s]     Clock DAG stats after 'Approximately balancing fragments step':
[12/06 10:49:27    176s]       cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:27    176s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:27    176s]       misc counts      : r=1, pp=0
[12/06 10:49:27    176s]       cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
[12/06 10:49:27    176s]       cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
[12/06 10:49:27    176s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:27    176s]       wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
[12/06 10:49:27    176s]       wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
[12/06 10:49:27    176s]       hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
[12/06 10:49:27    176s]     Clock DAG net violations after 'Approximately balancing fragments step': none
[12/06 10:49:27    176s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing fragments step':
[12/06 10:49:27    176s]       Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:27    176s]       Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
[12/06 10:49:27    176s]     Clock DAG library cell distribution after 'Approximately balancing fragments step' {count}:
[12/06 10:49:27    176s]        Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
[12/06 10:49:27    176s]     Clock DAG hash after 'Approximately balancing fragments step': 3691956807359828240 7460652673566899210
[12/06 10:49:27    176s]     CTS services accumulated run-time stats after 'Approximately balancing fragments step':
[12/06 10:49:27    176s]       delay calculator: calls=14999, total_wall_time=0.708s, mean_wall_time=0.047ms
[12/06 10:49:27    176s]       legalizer: calls=1591, total_wall_time=0.042s, mean_wall_time=0.026ms
[12/06 10:49:27    176s]       steiner router: calls=8976, total_wall_time=0.976s, mean_wall_time=0.109ms
[12/06 10:49:27    176s]     Legalizer API calls during this step: 10 succeeded with high effort: 10 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:27    176s]   Approximately balancing fragments step done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/06 10:49:27    176s]   Clock DAG stats after Approximately balancing fragments:
[12/06 10:49:27    176s]     cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:27    176s]     sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:27    176s]     misc counts      : r=1, pp=0
[12/06 10:49:27    176s]     cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
[12/06 10:49:27    176s]     cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
[12/06 10:49:27    176s]     sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:27    176s]     wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
[12/06 10:49:27    176s]     wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
[12/06 10:49:27    176s]     hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
[12/06 10:49:27    176s]   Clock DAG net violations after Approximately balancing fragments: none
[12/06 10:49:27    176s]   Clock DAG primary half-corner transition distribution after Approximately balancing fragments:
[12/06 10:49:27    176s]     Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:27    176s]     Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
[12/06 10:49:27    176s]   Clock DAG library cell distribution after Approximately balancing fragments {count}:
[12/06 10:49:27    176s]      Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
[12/06 10:49:27    176s]   Clock DAG hash after Approximately balancing fragments: 3691956807359828240 7460652673566899210
[12/06 10:49:27    176s]   CTS services accumulated run-time stats after Approximately balancing fragments:
[12/06 10:49:27    176s]     delay calculator: calls=14999, total_wall_time=0.708s, mean_wall_time=0.047ms
[12/06 10:49:27    176s]     legalizer: calls=1591, total_wall_time=0.042s, mean_wall_time=0.026ms
[12/06 10:49:27    176s]     steiner router: calls=8976, total_wall_time=0.976s, mean_wall_time=0.109ms
[12/06 10:49:27    176s]   Primary reporting skew groups after Approximately balancing fragments:
[12/06 10:49:27    176s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
[12/06 10:49:27    176s]         min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:49:27    176s]         max path sink: ys[3].xs[1].torus_switch_xy/e_out_y_reg_reg[0]/CP
[12/06 10:49:27    176s]   Skew group summary after Approximately balancing fragments:
[12/06 10:49:27    176s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
[12/06 10:49:27    176s]   Improving fragments clock skew...
[12/06 10:49:27    176s]     Clock DAG hash before 'Improving fragments clock skew': 3691956807359828240 7460652673566899210
[12/06 10:49:27    176s]     CTS services accumulated run-time stats before 'Improving fragments clock skew':
[12/06 10:49:27    176s]       delay calculator: calls=14999, total_wall_time=0.708s, mean_wall_time=0.047ms
[12/06 10:49:27    176s]       legalizer: calls=1591, total_wall_time=0.042s, mean_wall_time=0.026ms
[12/06 10:49:27    176s]       steiner router: calls=8976, total_wall_time=0.976s, mean_wall_time=0.109ms
[12/06 10:49:27    176s]     Clock DAG stats after 'Improving fragments clock skew':
[12/06 10:49:27    176s]       cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:27    176s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:27    176s]       misc counts      : r=1, pp=0
[12/06 10:49:27    176s]       cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
[12/06 10:49:27    176s]       cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
[12/06 10:49:27    176s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:27    176s]       wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
[12/06 10:49:27    176s]       wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
[12/06 10:49:27    176s]       hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
[12/06 10:49:27    176s]     Clock DAG net violations after 'Improving fragments clock skew': none
[12/06 10:49:27    176s]     Clock DAG primary half-corner transition distribution after 'Improving fragments clock skew':
[12/06 10:49:27    176s]       Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:27    176s]       Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
[12/06 10:49:27    176s]     Clock DAG library cell distribution after 'Improving fragments clock skew' {count}:
[12/06 10:49:27    176s]        Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
[12/06 10:49:27    176s]     Clock DAG hash after 'Improving fragments clock skew': 3691956807359828240 7460652673566899210
[12/06 10:49:27    176s]     CTS services accumulated run-time stats after 'Improving fragments clock skew':
[12/06 10:49:27    176s]       delay calculator: calls=14999, total_wall_time=0.708s, mean_wall_time=0.047ms
[12/06 10:49:27    176s]       legalizer: calls=1591, total_wall_time=0.042s, mean_wall_time=0.026ms
[12/06 10:49:27    176s]       steiner router: calls=8976, total_wall_time=0.976s, mean_wall_time=0.109ms
[12/06 10:49:27    176s]     Primary reporting skew groups after 'Improving fragments clock skew':
[12/06 10:49:27    176s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
[12/06 10:49:27    176s]           min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:49:27    176s]           max path sink: ys[3].xs[1].torus_switch_xy/e_out_y_reg_reg[0]/CP
[12/06 10:49:27    176s]     Skew group summary after 'Improving fragments clock skew':
[12/06 10:49:27    176s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
[12/06 10:49:27    176s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:27    176s]   Improving fragments clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:27    176s]   Approximately balancing step...
[12/06 10:49:27    176s]     Clock DAG hash before 'Approximately balancing step': 3691956807359828240 7460652673566899210
[12/06 10:49:27    176s]     CTS services accumulated run-time stats before 'Approximately balancing step':
[12/06 10:49:27    176s]       delay calculator: calls=14999, total_wall_time=0.708s, mean_wall_time=0.047ms
[12/06 10:49:27    176s]       legalizer: calls=1591, total_wall_time=0.042s, mean_wall_time=0.026ms
[12/06 10:49:27    176s]       steiner router: calls=8976, total_wall_time=0.976s, mean_wall_time=0.109ms
[12/06 10:49:27    176s]     Resolve constraints - Approximately balancing...
[12/06 10:49:27    176s]     Resolving skew group constraints...
[12/06 10:49:27    176s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/06 10:49:27    176s]     Resolving skew group constraints done.
[12/06 10:49:27    176s]     Resolve constraints - Approximately balancing done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:27    176s]     Approximately balancing...
[12/06 10:49:27    176s]       Approximately balancing, wire and cell delays...
[12/06 10:49:27    176s]       Approximately balancing, wire and cell delays, iteration 1...
[12/06 10:49:27    176s]         Clock DAG stats after Approximately balancing, wire and cell delays, iteration 1:
[12/06 10:49:27    176s]           cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:27    176s]           sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:27    176s]           misc counts      : r=1, pp=0
[12/06 10:49:27    176s]           cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
[12/06 10:49:27    176s]           cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
[12/06 10:49:27    176s]           sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:27    176s]           wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
[12/06 10:49:27    176s]           wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
[12/06 10:49:27    176s]           hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
[12/06 10:49:27    176s]         Clock DAG net violations after Approximately balancing, wire and cell delays, iteration 1: none
[12/06 10:49:27    176s]         Clock DAG primary half-corner transition distribution after Approximately balancing, wire and cell delays, iteration 1:
[12/06 10:49:27    176s]           Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:27    176s]           Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
[12/06 10:49:27    176s]         Clock DAG library cell distribution after Approximately balancing, wire and cell delays, iteration 1 {count}:
[12/06 10:49:27    176s]            Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
[12/06 10:49:27    176s]         Clock DAG hash after Approximately balancing, wire and cell delays, iteration 1: 3691956807359828240 7460652673566899210
[12/06 10:49:27    176s]         CTS services accumulated run-time stats after Approximately balancing, wire and cell delays, iteration 1:
[12/06 10:49:27    176s]           delay calculator: calls=14999, total_wall_time=0.708s, mean_wall_time=0.047ms
[12/06 10:49:27    176s]           legalizer: calls=1591, total_wall_time=0.042s, mean_wall_time=0.026ms
[12/06 10:49:27    176s]           steiner router: calls=8976, total_wall_time=0.976s, mean_wall_time=0.109ms
[12/06 10:49:27    176s]       Approximately balancing, wire and cell delays, iteration 1 done.
[12/06 10:49:27    176s]       Approximately balancing, wire and cell delays done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:27    176s]     Approximately balancing done.
[12/06 10:49:27    176s]     Clock DAG stats after 'Approximately balancing step':
[12/06 10:49:27    176s]       cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:27    176s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:27    176s]       misc counts      : r=1, pp=0
[12/06 10:49:27    176s]       cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
[12/06 10:49:27    176s]       cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
[12/06 10:49:27    176s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:27    176s]       wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
[12/06 10:49:27    176s]       wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
[12/06 10:49:27    176s]       hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
[12/06 10:49:27    176s]     Clock DAG net violations after 'Approximately balancing step': none
[12/06 10:49:27    176s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing step':
[12/06 10:49:27    176s]       Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:27    176s]       Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
[12/06 10:49:27    176s]     Clock DAG library cell distribution after 'Approximately balancing step' {count}:
[12/06 10:49:27    176s]        Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
[12/06 10:49:27    176s]     Clock DAG hash after 'Approximately balancing step': 3691956807359828240 7460652673566899210
[12/06 10:49:27    176s]     CTS services accumulated run-time stats after 'Approximately balancing step':
[12/06 10:49:27    176s]       delay calculator: calls=14999, total_wall_time=0.708s, mean_wall_time=0.047ms
[12/06 10:49:27    176s]       legalizer: calls=1591, total_wall_time=0.042s, mean_wall_time=0.026ms
[12/06 10:49:27    176s]       steiner router: calls=8976, total_wall_time=0.976s, mean_wall_time=0.109ms
[12/06 10:49:27    176s]     Primary reporting skew groups after 'Approximately balancing step':
[12/06 10:49:27    176s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
[12/06 10:49:27    176s]           min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:49:27    176s]           max path sink: ys[3].xs[1].torus_switch_xy/e_out_y_reg_reg[0]/CP
[12/06 10:49:27    176s]     Skew group summary after 'Approximately balancing step':
[12/06 10:49:27    176s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
[12/06 10:49:27    176s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:27    176s]   Approximately balancing step done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:27    176s]   Fixing clock tree overload...
[12/06 10:49:27    176s]     Clock DAG hash before 'Fixing clock tree overload': 3691956807359828240 7460652673566899210
[12/06 10:49:27    176s]     CTS services accumulated run-time stats before 'Fixing clock tree overload':
[12/06 10:49:27    176s]       delay calculator: calls=14999, total_wall_time=0.708s, mean_wall_time=0.047ms
[12/06 10:49:27    176s]       legalizer: calls=1591, total_wall_time=0.042s, mean_wall_time=0.026ms
[12/06 10:49:27    176s]       steiner router: calls=8976, total_wall_time=0.976s, mean_wall_time=0.109ms
[12/06 10:49:27    176s]     Fixing clock tree overload: ...20% ...40% ...60% ...80% ...100% 
[12/06 10:49:27    176s]     Clock DAG stats after 'Fixing clock tree overload':
[12/06 10:49:27    176s]       cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:27    176s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:27    176s]       misc counts      : r=1, pp=0
[12/06 10:49:27    176s]       cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
[12/06 10:49:27    176s]       cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
[12/06 10:49:27    176s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:27    176s]       wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
[12/06 10:49:27    176s]       wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
[12/06 10:49:27    176s]       hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
[12/06 10:49:27    176s]     Clock DAG net violations after 'Fixing clock tree overload': none
[12/06 10:49:27    176s]     Clock DAG primary half-corner transition distribution after 'Fixing clock tree overload':
[12/06 10:49:27    176s]       Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:27    176s]       Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
[12/06 10:49:27    176s]     Clock DAG library cell distribution after 'Fixing clock tree overload' {count}:
[12/06 10:49:27    176s]        Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
[12/06 10:49:27    176s]     Clock DAG hash after 'Fixing clock tree overload': 3691956807359828240 7460652673566899210
[12/06 10:49:27    176s]     CTS services accumulated run-time stats after 'Fixing clock tree overload':
[12/06 10:49:27    176s]       delay calculator: calls=14999, total_wall_time=0.708s, mean_wall_time=0.047ms
[12/06 10:49:27    176s]       legalizer: calls=1591, total_wall_time=0.042s, mean_wall_time=0.026ms
[12/06 10:49:27    176s]       steiner router: calls=8976, total_wall_time=0.976s, mean_wall_time=0.109ms
[12/06 10:49:27    176s]     Primary reporting skew groups after 'Fixing clock tree overload':
[12/06 10:49:27    176s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
[12/06 10:49:27    176s]           min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:49:27    176s]           max path sink: ys[3].xs[1].torus_switch_xy/e_out_y_reg_reg[0]/CP
[12/06 10:49:27    176s]     Skew group summary after 'Fixing clock tree overload':
[12/06 10:49:27    176s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
[12/06 10:49:27    176s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:27    176s]   Fixing clock tree overload done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:27    176s]   Approximately balancing paths...
[12/06 10:49:27    176s]     Clock DAG hash before 'Approximately balancing paths': 3691956807359828240 7460652673566899210
[12/06 10:49:27    176s]     CTS services accumulated run-time stats before 'Approximately balancing paths':
[12/06 10:49:27    176s]       delay calculator: calls=14999, total_wall_time=0.708s, mean_wall_time=0.047ms
[12/06 10:49:27    176s]       legalizer: calls=1591, total_wall_time=0.042s, mean_wall_time=0.026ms
[12/06 10:49:27    176s]       steiner router: calls=8976, total_wall_time=0.976s, mean_wall_time=0.109ms
[12/06 10:49:27    176s]     Added 0 buffers.
[12/06 10:49:27    176s]     Clock DAG stats after 'Approximately balancing paths':
[12/06 10:49:27    176s]       cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:27    176s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:27    176s]       misc counts      : r=1, pp=0
[12/06 10:49:27    176s]       cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
[12/06 10:49:27    176s]       cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
[12/06 10:49:27    176s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:27    176s]       wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
[12/06 10:49:27    176s]       wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
[12/06 10:49:27    176s]       hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
[12/06 10:49:27    176s]     Clock DAG net violations after 'Approximately balancing paths': none
[12/06 10:49:27    176s]     Clock DAG primary half-corner transition distribution after 'Approximately balancing paths':
[12/06 10:49:27    176s]       Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:27    176s]       Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
[12/06 10:49:27    176s]     Clock DAG library cell distribution after 'Approximately balancing paths' {count}:
[12/06 10:49:27    176s]        Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
[12/06 10:49:27    176s]     Clock DAG hash after 'Approximately balancing paths': 3691956807359828240 7460652673566899210
[12/06 10:49:27    176s]     CTS services accumulated run-time stats after 'Approximately balancing paths':
[12/06 10:49:27    176s]       delay calculator: calls=14999, total_wall_time=0.708s, mean_wall_time=0.047ms
[12/06 10:49:27    176s]       legalizer: calls=1591, total_wall_time=0.042s, mean_wall_time=0.026ms
[12/06 10:49:27    176s]       steiner router: calls=8976, total_wall_time=0.976s, mean_wall_time=0.109ms
[12/06 10:49:27    176s]     Primary reporting skew groups after 'Approximately balancing paths':
[12/06 10:49:27    176s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322, avg=0.305, sd=0.010], skew [0.041 vs 0.052], 100% {0.281, 0.322} (wid=0.050 ws=0.046) (gid=0.288 gs=0.029)
[12/06 10:49:27    176s]           min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:49:27    176s]           max path sink: ys[3].xs[1].torus_switch_xy/e_out_y_reg_reg[0]/CP
[12/06 10:49:27    176s]     Skew group summary after 'Approximately balancing paths':
[12/06 10:49:27    176s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322, avg=0.305, sd=0.010], skew [0.041 vs 0.052], 100% {0.281, 0.322} (wid=0.050 ws=0.046) (gid=0.288 gs=0.029)
[12/06 10:49:27    176s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:27    176s]   Approximately balancing paths done. (took cpu=0:00:00.1 real=0:00:00.0)
[12/06 10:49:27    176s]   Stage::Balancing done. (took cpu=0:00:01.0 real=0:00:01.0)
[12/06 10:49:27    176s]   Stage::Polishing...
[12/06 10:49:27    176s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 10:49:27    176s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:28    176s]   Clock DAG stats before polishing:
[12/06 10:49:28    176s]     cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:28    176s]     sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:28    176s]     misc counts      : r=1, pp=0
[12/06 10:49:28    176s]     cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
[12/06 10:49:28    176s]     cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
[12/06 10:49:28    176s]     sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:28    176s]     wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
[12/06 10:49:28    176s]     wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
[12/06 10:49:28    176s]     hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
[12/06 10:49:28    176s]   Clock DAG net violations before polishing: none
[12/06 10:49:28    176s]   Clock DAG primary half-corner transition distribution before polishing:
[12/06 10:49:28    176s]     Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:28    176s]     Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
[12/06 10:49:28    176s]   Clock DAG library cell distribution before polishing {count}:
[12/06 10:49:28    176s]      Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
[12/06 10:49:28    176s]   Clock DAG hash before polishing: 3691956807359828240 7460652673566899210
[12/06 10:49:28    176s]   CTS services accumulated run-time stats before polishing:
[12/06 10:49:28    176s]     delay calculator: calls=15042, total_wall_time=0.713s, mean_wall_time=0.047ms
[12/06 10:49:28    176s]     legalizer: calls=1591, total_wall_time=0.042s, mean_wall_time=0.026ms
[12/06 10:49:28    176s]     steiner router: calls=9019, total_wall_time=1.007s, mean_wall_time=0.112ms
[12/06 10:49:28    177s]   Primary reporting skew groups before polishing:
[12/06 10:49:28    177s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
[12/06 10:49:28    177s]         min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:49:28    177s]         max path sink: ys[3].xs[1].torus_switch_xy/e_out_y_reg_reg[0]/CP
[12/06 10:49:28    177s]   Skew group summary before polishing:
[12/06 10:49:28    177s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
[12/06 10:49:28    177s]   Merging balancing drivers for power...
[12/06 10:49:28    177s]     Clock DAG hash before 'Merging balancing drivers for power': 3691956807359828240 7460652673566899210
[12/06 10:49:28    177s]     CTS services accumulated run-time stats before 'Merging balancing drivers for power':
[12/06 10:49:28    177s]       delay calculator: calls=15042, total_wall_time=0.713s, mean_wall_time=0.047ms
[12/06 10:49:28    177s]       legalizer: calls=1591, total_wall_time=0.042s, mean_wall_time=0.026ms
[12/06 10:49:28    177s]       steiner router: calls=9019, total_wall_time=1.007s, mean_wall_time=0.112ms
[12/06 10:49:28    177s]     Tried: 44 Succeeded: 0
[12/06 10:49:28    177s]     Clock DAG stats after 'Merging balancing drivers for power':
[12/06 10:49:28    177s]       cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:28    177s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:28    177s]       misc counts      : r=1, pp=0
[12/06 10:49:28    177s]       cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
[12/06 10:49:28    177s]       cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
[12/06 10:49:28    177s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:28    177s]       wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
[12/06 10:49:28    177s]       wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
[12/06 10:49:28    177s]       hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
[12/06 10:49:28    177s]     Clock DAG net violations after 'Merging balancing drivers for power': none
[12/06 10:49:28    177s]     Clock DAG primary half-corner transition distribution after 'Merging balancing drivers for power':
[12/06 10:49:28    177s]       Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:28    177s]       Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
[12/06 10:49:28    177s]     Clock DAG library cell distribution after 'Merging balancing drivers for power' {count}:
[12/06 10:49:28    177s]        Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
[12/06 10:49:28    177s]     Clock DAG hash after 'Merging balancing drivers for power': 3691956807359828240 7460652673566899210
[12/06 10:49:28    177s]     CTS services accumulated run-time stats after 'Merging balancing drivers for power':
[12/06 10:49:28    177s]       delay calculator: calls=15042, total_wall_time=0.713s, mean_wall_time=0.047ms
[12/06 10:49:28    177s]       legalizer: calls=1591, total_wall_time=0.042s, mean_wall_time=0.026ms
[12/06 10:49:28    177s]       steiner router: calls=9019, total_wall_time=1.007s, mean_wall_time=0.112ms
[12/06 10:49:28    177s]     Primary reporting skew groups after 'Merging balancing drivers for power':
[12/06 10:49:28    177s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
[12/06 10:49:28    177s]           min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:49:28    177s]           max path sink: ys[3].xs[1].torus_switch_xy/e_out_y_reg_reg[0]/CP
[12/06 10:49:28    177s]     Skew group summary after 'Merging balancing drivers for power':
[12/06 10:49:28    177s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322], skew [0.041 vs 0.052]
[12/06 10:49:28    177s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:28    177s]   Merging balancing drivers for power done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:28    177s]   Improving clock skew...
[12/06 10:49:28    177s]     Clock DAG hash before 'Improving clock skew': 3691956807359828240 7460652673566899210
[12/06 10:49:28    177s]     CTS services accumulated run-time stats before 'Improving clock skew':
[12/06 10:49:28    177s]       delay calculator: calls=15042, total_wall_time=0.713s, mean_wall_time=0.047ms
[12/06 10:49:28    177s]       legalizer: calls=1591, total_wall_time=0.042s, mean_wall_time=0.026ms
[12/06 10:49:28    177s]       steiner router: calls=9019, total_wall_time=1.007s, mean_wall_time=0.112ms
[12/06 10:49:28    177s]     Clock DAG stats after 'Improving clock skew':
[12/06 10:49:28    177s]       cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:28    177s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:28    177s]       misc counts      : r=1, pp=0
[12/06 10:49:28    177s]       cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
[12/06 10:49:28    177s]       cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
[12/06 10:49:28    177s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:28    177s]       wire capacitance : top=0.000pF, trunk=0.546pF, leaf=1.627pF, total=2.173pF
[12/06 10:49:28    177s]       wire lengths     : top=0.000um, trunk=4937.381um, leaf=11966.470um, total=16903.851um
[12/06 10:49:28    177s]       hp wire lengths  : top=0.000um, trunk=4648.800um, leaf=4044.300um, total=8693.100um
[12/06 10:49:28    177s]     Clock DAG net violations after 'Improving clock skew': none
[12/06 10:49:28    177s]     Clock DAG primary half-corner transition distribution after 'Improving clock skew':
[12/06 10:49:28    177s]       Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.084ns {1 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 2 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:49:28    177s]       Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 9 <= 0.072ns, 20 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
[12/06 10:49:28    177s]     Clock DAG library cell distribution after 'Improving clock skew' {count}:
[12/06 10:49:28    177s]        Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
[12/06 10:49:28    177s]     Clock DAG hash after 'Improving clock skew': 3691956807359828240 7460652673566899210
[12/06 10:49:28    177s]     CTS services accumulated run-time stats after 'Improving clock skew':
[12/06 10:49:28    177s]       delay calculator: calls=15042, total_wall_time=0.713s, mean_wall_time=0.047ms
[12/06 10:49:28    177s]       legalizer: calls=1591, total_wall_time=0.042s, mean_wall_time=0.026ms
[12/06 10:49:28    177s]       steiner router: calls=9019, total_wall_time=1.007s, mean_wall_time=0.112ms
[12/06 10:49:28    177s]     Primary reporting skew groups after 'Improving clock skew':
[12/06 10:49:28    177s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322, avg=0.304, sd=0.011], skew [0.041 vs 0.052], 100% {0.281, 0.322} (wid=0.050 ws=0.046) (gid=0.288 gs=0.030)
[12/06 10:49:28    177s]           min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:49:28    177s]           max path sink: ys[3].xs[1].torus_switch_xy/e_out_y_reg_reg[0]/CP
[12/06 10:49:28    177s]     Skew group summary after 'Improving clock skew':
[12/06 10:49:28    177s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.281, max=0.322, avg=0.304, sd=0.011], skew [0.041 vs 0.052], 100% {0.281, 0.322} (wid=0.050 ws=0.046) (gid=0.288 gs=0.030)
[12/06 10:49:28    177s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:28    177s]   Improving clock skew done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:28    177s]   Moving gates to reduce wire capacitance...
[12/06 10:49:28    177s]     Clock DAG hash before 'Moving gates to reduce wire capacitance': 3691956807359828240 7460652673566899210
[12/06 10:49:28    177s]     CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance':
[12/06 10:49:28    177s]       delay calculator: calls=15042, total_wall_time=0.713s, mean_wall_time=0.047ms
[12/06 10:49:28    177s]       legalizer: calls=1591, total_wall_time=0.042s, mean_wall_time=0.026ms
[12/06 10:49:28    177s]       steiner router: calls=9019, total_wall_time=1.007s, mean_wall_time=0.112ms
[12/06 10:49:28    177s]     Modified slew target multipliers. Leaf=(1 to 0.9) Trunk=(1 to 0.95) Top=(1 to 0.95)
[12/06 10:49:28    177s]     Iteration 1...
[12/06 10:49:28    177s]       Artificially removing short and long paths...
[12/06 10:49:28    177s]         Clock DAG hash before 'Artificially removing short and long paths': 3691956807359828240 7460652673566899210
[12/06 10:49:28    177s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/06 10:49:28    177s]           delay calculator: calls=15042, total_wall_time=0.713s, mean_wall_time=0.047ms
[12/06 10:49:28    177s]           legalizer: calls=1591, total_wall_time=0.042s, mean_wall_time=0.026ms
[12/06 10:49:28    177s]           steiner router: calls=9019, total_wall_time=1.007s, mean_wall_time=0.112ms
[12/06 10:49:28    177s]         For skew_group ideal_clock/functional_wcl_fast target band (0.281, 0.322)
[12/06 10:49:28    177s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:28    177s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:28    177s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction...
[12/06 10:49:28    177s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction': 3691956807359828240 7460652673566899210
[12/06 10:49:28    177s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: WireCapReduction':
[12/06 10:49:28    177s]           delay calculator: calls=15042, total_wall_time=0.713s, mean_wall_time=0.047ms
[12/06 10:49:28    177s]           legalizer: calls=1591, total_wall_time=0.042s, mean_wall_time=0.026ms
[12/06 10:49:28    177s]           steiner router: calls=9019, total_wall_time=1.007s, mean_wall_time=0.112ms
[12/06 10:49:28    177s]         Legalizer releasing space for clock trees
[12/06 10:49:28    177s]         Legalizing clock trees...
[12/06 10:49:28    177s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:28    177s]         Legalizer API calls during this step: 279 succeeded with high effort: 279 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:28    177s]       Moving gates to reduce wire capacitance - iteration 1: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/06 10:49:28    177s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates...
[12/06 10:49:28    177s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates': 16784378670414891654 9752294741603916196
[12/06 10:49:28    177s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 1: MoveGates':
[12/06 10:49:28    177s]           delay calculator: calls=15303, total_wall_time=0.736s, mean_wall_time=0.048ms
[12/06 10:49:28    177s]           legalizer: calls=1870, total_wall_time=0.048s, mean_wall_time=0.025ms
[12/06 10:49:28    177s]           steiner router: calls=9224, total_wall_time=1.098s, mean_wall_time=0.119ms
[12/06 10:49:28    177s]         Moving gates: 
[12/06 10:49:28    177s]         Legalizer releasing space for clock trees
[12/06 10:49:28    177s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/06 10:49:30    179s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:30    179s]         100% 
[12/06 10:49:30    179s]         Legalizer API calls during this step: 588 succeeded with high effort: 588 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:30    179s]       Moving gates to reduce wire capacitance - iteration 1: MoveGates done. (took cpu=0:00:01.7 real=0:00:01.7)
[12/06 10:49:30    179s]     Iteration 1 done.
[12/06 10:49:30    179s]     Iteration 2...
[12/06 10:49:30    179s]       Artificially removing short and long paths...
[12/06 10:49:30    179s]         Clock DAG hash before 'Artificially removing short and long paths': 11506010489178637230 3922469424938265108
[12/06 10:49:30    179s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/06 10:49:30    179s]           delay calculator: calls=16089, total_wall_time=0.814s, mean_wall_time=0.051ms
[12/06 10:49:30    179s]           legalizer: calls=2458, total_wall_time=0.064s, mean_wall_time=0.026ms
[12/06 10:49:30    179s]           steiner router: calls=10202, total_wall_time=1.532s, mean_wall_time=0.150ms
[12/06 10:49:30    179s]         For skew_group ideal_clock/functional_wcl_fast target band (0.272, 0.315)
[12/06 10:49:30    179s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:30    179s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:30    179s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction...
[12/06 10:49:30    179s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction': 11506010489178637230 3922469424938265108
[12/06 10:49:30    179s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: WireCapReduction':
[12/06 10:49:30    179s]           delay calculator: calls=16096, total_wall_time=0.814s, mean_wall_time=0.051ms
[12/06 10:49:30    179s]           legalizer: calls=2458, total_wall_time=0.064s, mean_wall_time=0.026ms
[12/06 10:49:30    179s]           steiner router: calls=10208, total_wall_time=1.535s, mean_wall_time=0.150ms
[12/06 10:49:30    179s]         Legalizer releasing space for clock trees
[12/06 10:49:30    179s]         Legalizing clock trees...
[12/06 10:49:30    179s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:30    179s]         Legalizer API calls during this step: 234 succeeded with high effort: 234 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:30    179s]       Moving gates to reduce wire capacitance - iteration 2: WireCapReduction done. (took cpu=0:00:00.4 real=0:00:00.4)
[12/06 10:49:30    179s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates...
[12/06 10:49:30    179s]         Clock DAG hash before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates': 7796490682015530464 14178077493751450770
[12/06 10:49:30    179s]         CTS services accumulated run-time stats before 'Moving gates to reduce wire capacitance - iteration 2: MoveGates':
[12/06 10:49:30    179s]           delay calculator: calls=16230, total_wall_time=0.827s, mean_wall_time=0.051ms
[12/06 10:49:30    179s]           legalizer: calls=2692, total_wall_time=0.069s, mean_wall_time=0.026ms
[12/06 10:49:30    179s]           steiner router: calls=10453, total_wall_time=1.651s, mean_wall_time=0.158ms
[12/06 10:49:30    179s]         Moving gates: 
[12/06 10:49:30    179s]         Legalizer releasing space for clock trees
[12/06 10:49:30    179s]         ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/06 10:49:31    180s]         Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:31    180s]         100% 
[12/06 10:49:31    180s]         Legalizer API calls during this step: 588 succeeded with high effort: 588 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:31    180s]       Moving gates to reduce wire capacitance - iteration 2: MoveGates done. (took cpu=0:00:01.3 real=0:00:01.3)
[12/06 10:49:31    180s]     Iteration 2 done.
[12/06 10:49:31    180s]     Reverted slew target multipliers. Leaf=(0.9 to 1) Trunk=(0.95 to 1) Top=(0.95 to 1)
[12/06 10:49:32    180s]     Clock DAG stats after 'Moving gates to reduce wire capacitance':
[12/06 10:49:32    180s]       cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:32    180s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:32    180s]       misc counts      : r=1, pp=0
[12/06 10:49:32    180s]       cell areas       : b=394.560um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=394.560um^2
[12/06 10:49:32    180s]       cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
[12/06 10:49:32    180s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:32    180s]       wire capacitance : top=0.000pF, trunk=0.519pF, leaf=1.611pF, total=2.130pF
[12/06 10:49:32    180s]       wire lengths     : top=0.000um, trunk=4736.181um, leaf=11828.978um, total=16565.158um
[12/06 10:49:32    180s]       hp wire lengths  : top=0.000um, trunk=4496.600um, leaf=4083.900um, total=8580.500um
[12/06 10:49:32    180s]     Clock DAG net violations after 'Moving gates to reduce wire capacitance':
[12/06 10:49:32    180s]       Remaining Transition : {count=1, worst=[0.000ns]} avg=0.000ns sd=0.000ns sum=0.000ns
[12/06 10:49:32    180s]     Clock DAG primary half-corner transition distribution after 'Moving gates to reduce wire capacitance':
[12/06 10:49:32    180s]       Trunk : target=0.089ns count=11 avg=0.063ns sd=0.022ns min=0.004ns max=0.090ns {1 <= 0.054ns, 5 <= 0.072ns, 4 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 10:49:32    180s]       Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.005ns min=0.068ns max=0.089ns {0 <= 0.054ns, 12 <= 0.072ns, 17 <= 0.081ns, 1 <= 0.085ns, 2 <= 0.089ns}
[12/06 10:49:32    180s]     Clock DAG library cell distribution after 'Moving gates to reduce wire capacitance' {count}:
[12/06 10:49:32    180s]        Bufs: CKBD16: 35 CKBD12: 2 CKBD8: 3 CKBD6: 2 
[12/06 10:49:32    180s]     Clock DAG hash after 'Moving gates to reduce wire capacitance': 3856813685329807178 14674576109796502320
[12/06 10:49:32    180s]     CTS services accumulated run-time stats after 'Moving gates to reduce wire capacitance':
[12/06 10:49:32    180s]       delay calculator: calls=16715, total_wall_time=0.870s, mean_wall_time=0.052ms
[12/06 10:49:32    180s]       legalizer: calls=3280, total_wall_time=0.085s, mean_wall_time=0.026ms
[12/06 10:49:32    180s]       steiner router: calls=11445, total_wall_time=2.088s, mean_wall_time=0.182ms
[12/06 10:49:32    180s]     Primary reporting skew groups after 'Moving gates to reduce wire capacitance':
[12/06 10:49:32    180s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.272, max=0.317, avg=0.300, sd=0.012], skew [0.045 vs 0.052], 100% {0.272, 0.317} (wid=0.053 ws=0.051) (gid=0.281 gs=0.026)
[12/06 10:49:32    180s]           min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:49:32    180s]           max path sink: ys[2].xs[2].torus_switch_xy/e_out_y_reg_reg[0]/CP
[12/06 10:49:32    180s]     Skew group summary after 'Moving gates to reduce wire capacitance':
[12/06 10:49:32    180s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.272, max=0.317, avg=0.300, sd=0.012], skew [0.045 vs 0.052], 100% {0.272, 0.317} (wid=0.053 ws=0.051) (gid=0.281 gs=0.026)
[12/06 10:49:32    180s]     Legalizer API calls during this step: 1689 succeeded with high effort: 1689 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:32    180s]   Moving gates to reduce wire capacitance done. (took cpu=0:00:03.9 real=0:00:03.9)
[12/06 10:49:32    180s]   Reducing clock tree power 3...
[12/06 10:49:32    181s]     Clock DAG hash before 'Reducing clock tree power 3': 3856813685329807178 14674576109796502320
[12/06 10:49:32    181s]     CTS services accumulated run-time stats before 'Reducing clock tree power 3':
[12/06 10:49:32    181s]       delay calculator: calls=16715, total_wall_time=0.870s, mean_wall_time=0.052ms
[12/06 10:49:32    181s]       legalizer: calls=3280, total_wall_time=0.085s, mean_wall_time=0.026ms
[12/06 10:49:32    181s]       steiner router: calls=11445, total_wall_time=2.088s, mean_wall_time=0.182ms
[12/06 10:49:32    181s]     Artificially removing short and long paths...
[12/06 10:49:32    181s]       Clock DAG hash before 'Artificially removing short and long paths': 3856813685329807178 14674576109796502320
[12/06 10:49:32    181s]       CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/06 10:49:32    181s]         delay calculator: calls=16715, total_wall_time=0.870s, mean_wall_time=0.052ms
[12/06 10:49:32    181s]         legalizer: calls=3280, total_wall_time=0.085s, mean_wall_time=0.026ms
[12/06 10:49:32    181s]         steiner router: calls=11445, total_wall_time=2.088s, mean_wall_time=0.182ms
[12/06 10:49:32    181s]       For skew_group ideal_clock/functional_wcl_fast target band (0.272, 0.317)
[12/06 10:49:32    181s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:32    181s]     Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:32    181s]     Initial gate capacitance is (rise=2.312pF fall=2.254pF).
[12/06 10:49:32    181s]     Resizing gates: 
[12/06 10:49:32    181s]     Legalizer releasing space for clock trees
[12/06 10:49:32    181s]     ...20% ...40% ...60% ...80% ...Legalizing clock trees...
[12/06 10:49:32    181s]     Legalizing clock trees done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:32    181s]     100% 
[12/06 10:49:32    181s]     Stopping in iteration 1: unable to make further power recovery in this step.
[12/06 10:49:32    181s]     Iteration 1: gate capacitance is (rise=2.308pF fall=2.251pF).
[12/06 10:49:32    181s]     Clock DAG stats after 'Reducing clock tree power 3':
[12/06 10:49:32    181s]       cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:32    181s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:32    181s]       misc counts      : r=1, pp=0
[12/06 10:49:32    181s]       cell areas       : b=387.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=387.360um^2
[12/06 10:49:32    181s]       cell capacitance : b=0.182pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.182pF
[12/06 10:49:32    181s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:32    181s]       wire capacitance : top=0.000pF, trunk=0.519pF, leaf=1.611pF, total=2.130pF
[12/06 10:49:32    181s]       wire lengths     : top=0.000um, trunk=4736.181um, leaf=11830.178um, total=16566.358um
[12/06 10:49:32    181s]       hp wire lengths  : top=0.000um, trunk=4496.600um, leaf=4083.900um, total=8580.500um
[12/06 10:49:32    181s]     Clock DAG net violations after 'Reducing clock tree power 3': none
[12/06 10:49:32    181s]     Clock DAG primary half-corner transition distribution after 'Reducing clock tree power 3':
[12/06 10:49:32    181s]       Trunk : target=0.089ns count=11 avg=0.066ns sd=0.023ns min=0.004ns max=0.089ns {1 <= 0.054ns, 3 <= 0.072ns, 5 <= 0.081ns, 0 <= 0.085ns, 2 <= 0.089ns}
[12/06 10:49:32    181s]       Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.006ns min=0.070ns max=0.089ns {0 <= 0.054ns, 10 <= 0.072ns, 17 <= 0.081ns, 1 <= 0.085ns, 4 <= 0.089ns}
[12/06 10:49:32    181s]     Clock DAG library cell distribution after 'Reducing clock tree power 3' {count}:
[12/06 10:49:32    181s]        Bufs: CKBD16: 33 CKBD12: 4 CKBD8: 1 CKBD6: 4 
[12/06 10:49:32    181s]     Clock DAG hash after 'Reducing clock tree power 3': 12243830009348085675 8614304259235494929
[12/06 10:49:32    181s]     CTS services accumulated run-time stats after 'Reducing clock tree power 3':
[12/06 10:49:32    181s]       delay calculator: calls=17162, total_wall_time=0.921s, mean_wall_time=0.054ms
[12/06 10:49:32    181s]       legalizer: calls=3379, total_wall_time=0.087s, mean_wall_time=0.026ms
[12/06 10:49:32    181s]       steiner router: calls=11497, total_wall_time=2.115s, mean_wall_time=0.184ms
[12/06 10:49:32    181s]     Primary reporting skew groups after 'Reducing clock tree power 3':
[12/06 10:49:32    181s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.272, max=0.322, avg=0.304, sd=0.014], skew [0.050 vs 0.052], 100% {0.272, 0.322} (wid=0.053 ws=0.050) (gid=0.296 gs=0.041)
[12/06 10:49:32    181s]           min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:49:32    181s]           max path sink: ys[3].xs[2].torus_switch_xy/s_out_x_reg_reg[0]/CP
[12/06 10:49:32    181s]     Skew group summary after 'Reducing clock tree power 3':
[12/06 10:49:32    181s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.272, max=0.322, avg=0.304, sd=0.014], skew [0.050 vs 0.052], 100% {0.272, 0.322} (wid=0.053 ws=0.050) (gid=0.296 gs=0.041)
[12/06 10:49:32    181s]     Legalizer API calls during this step: 99 succeeded with high effort: 99 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:32    181s]   Reducing clock tree power 3 done. (took cpu=0:00:00.6 real=0:00:00.6)
[12/06 10:49:32    181s]   Improving insertion delay...
[12/06 10:49:32    181s]     Clock DAG hash before 'Improving insertion delay': 12243830009348085675 8614304259235494929
[12/06 10:49:32    181s]     CTS services accumulated run-time stats before 'Improving insertion delay':
[12/06 10:49:32    181s]       delay calculator: calls=17162, total_wall_time=0.921s, mean_wall_time=0.054ms
[12/06 10:49:32    181s]       legalizer: calls=3379, total_wall_time=0.087s, mean_wall_time=0.026ms
[12/06 10:49:32    181s]       steiner router: calls=11497, total_wall_time=2.115s, mean_wall_time=0.184ms
[12/06 10:49:32    181s]     Clock DAG stats after 'Improving insertion delay':
[12/06 10:49:32    181s]       cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:32    181s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:32    181s]       misc counts      : r=1, pp=0
[12/06 10:49:32    181s]       cell areas       : b=387.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=387.360um^2
[12/06 10:49:32    181s]       cell capacitance : b=0.182pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.182pF
[12/06 10:49:32    181s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:32    181s]       wire capacitance : top=0.000pF, trunk=0.519pF, leaf=1.611pF, total=2.130pF
[12/06 10:49:32    181s]       wire lengths     : top=0.000um, trunk=4736.181um, leaf=11830.178um, total=16566.358um
[12/06 10:49:32    181s]       hp wire lengths  : top=0.000um, trunk=4496.600um, leaf=4083.900um, total=8580.500um
[12/06 10:49:32    181s]     Clock DAG net violations after 'Improving insertion delay': none
[12/06 10:49:32    181s]     Clock DAG primary half-corner transition distribution after 'Improving insertion delay':
[12/06 10:49:32    181s]       Trunk : target=0.089ns count=11 avg=0.066ns sd=0.023ns min=0.004ns max=0.089ns {1 <= 0.054ns, 3 <= 0.072ns, 5 <= 0.081ns, 0 <= 0.085ns, 2 <= 0.089ns}
[12/06 10:49:32    181s]       Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.006ns min=0.070ns max=0.089ns {0 <= 0.054ns, 10 <= 0.072ns, 17 <= 0.081ns, 1 <= 0.085ns, 4 <= 0.089ns}
[12/06 10:49:32    181s]     Clock DAG library cell distribution after 'Improving insertion delay' {count}:
[12/06 10:49:32    181s]        Bufs: CKBD16: 33 CKBD12: 4 CKBD8: 1 CKBD6: 4 
[12/06 10:49:32    181s]     Clock DAG hash after 'Improving insertion delay': 12243830009348085675 8614304259235494929
[12/06 10:49:32    181s]     CTS services accumulated run-time stats after 'Improving insertion delay':
[12/06 10:49:32    181s]       delay calculator: calls=17162, total_wall_time=0.921s, mean_wall_time=0.054ms
[12/06 10:49:32    181s]       legalizer: calls=3379, total_wall_time=0.087s, mean_wall_time=0.026ms
[12/06 10:49:32    181s]       steiner router: calls=11497, total_wall_time=2.115s, mean_wall_time=0.184ms
[12/06 10:49:32    181s]     Primary reporting skew groups after 'Improving insertion delay':
[12/06 10:49:32    181s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.272, max=0.322, avg=0.304, sd=0.014], skew [0.050 vs 0.052], 100% {0.272, 0.322} (wid=0.053 ws=0.050) (gid=0.296 gs=0.041)
[12/06 10:49:32    181s]           min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:49:32    181s]           max path sink: ys[3].xs[2].torus_switch_xy/s_out_x_reg_reg[0]/CP
[12/06 10:49:32    181s]     Skew group summary after 'Improving insertion delay':
[12/06 10:49:32    181s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.272, max=0.322, avg=0.304, sd=0.014], skew [0.050 vs 0.052], 100% {0.272, 0.322} (wid=0.053 ws=0.050) (gid=0.296 gs=0.041)
[12/06 10:49:32    181s]     Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:32    181s]   Improving insertion delay done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:32    181s]   Wire Opt OverFix...
[12/06 10:49:32    181s]     Clock DAG hash before 'Wire Opt OverFix': 12243830009348085675 8614304259235494929
[12/06 10:49:32    181s]     CTS services accumulated run-time stats before 'Wire Opt OverFix':
[12/06 10:49:32    181s]       delay calculator: calls=17162, total_wall_time=0.921s, mean_wall_time=0.054ms
[12/06 10:49:32    181s]       legalizer: calls=3379, total_wall_time=0.087s, mean_wall_time=0.026ms
[12/06 10:49:32    181s]       steiner router: calls=11497, total_wall_time=2.115s, mean_wall_time=0.184ms
[12/06 10:49:32    181s]     Wire Reduction extra effort...
[12/06 10:49:32    181s]       Clock DAG hash before 'Wire Reduction extra effort': 12243830009348085675 8614304259235494929
[12/06 10:49:32    181s]       CTS services accumulated run-time stats before 'Wire Reduction extra effort':
[12/06 10:49:32    181s]         delay calculator: calls=17162, total_wall_time=0.921s, mean_wall_time=0.054ms
[12/06 10:49:32    181s]         legalizer: calls=3379, total_wall_time=0.087s, mean_wall_time=0.026ms
[12/06 10:49:32    181s]         steiner router: calls=11497, total_wall_time=2.115s, mean_wall_time=0.184ms
[12/06 10:49:32    181s]       Modified slew target multipliers. Leaf=(1 to 0.95) Trunk=(1 to 1) Top=(1 to 1)
[12/06 10:49:32    181s]       Artificially removing short and long paths...
[12/06 10:49:32    181s]         Clock DAG hash before 'Artificially removing short and long paths': 12243830009348085675 8614304259235494929
[12/06 10:49:32    181s]         CTS services accumulated run-time stats before 'Artificially removing short and long paths':
[12/06 10:49:32    181s]           delay calculator: calls=17162, total_wall_time=0.921s, mean_wall_time=0.054ms
[12/06 10:49:32    181s]           legalizer: calls=3379, total_wall_time=0.087s, mean_wall_time=0.026ms
[12/06 10:49:32    181s]           steiner router: calls=11497, total_wall_time=2.115s, mean_wall_time=0.184ms
[12/06 10:49:32    181s]         For skew_group ideal_clock/functional_wcl_fast target band (0.272, 0.322)
[12/06 10:49:32    181s]         Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:32    181s]       Artificially removing short and long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:32    181s]       Global shorten wires A0...
[12/06 10:49:32    181s]         Clock DAG hash before 'Global shorten wires A0': 12243830009348085675 8614304259235494929
[12/06 10:49:32    181s]         CTS services accumulated run-time stats before 'Global shorten wires A0':
[12/06 10:49:32    181s]           delay calculator: calls=17162, total_wall_time=0.921s, mean_wall_time=0.054ms
[12/06 10:49:32    181s]           legalizer: calls=3379, total_wall_time=0.087s, mean_wall_time=0.026ms
[12/06 10:49:32    181s]           steiner router: calls=11497, total_wall_time=2.115s, mean_wall_time=0.184ms
[12/06 10:49:32    181s]         Legalizer API calls during this step: 47 succeeded with high effort: 47 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:32    181s]       Global shorten wires A0 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:32    181s]       Move For Wirelength - core...
[12/06 10:49:32    181s]         Clock DAG hash before 'Move For Wirelength - core': 16018615616978555732 15856858201136534614
[12/06 10:49:32    181s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[12/06 10:49:32    181s]           delay calculator: calls=17192, total_wall_time=0.924s, mean_wall_time=0.054ms
[12/06 10:49:32    181s]           legalizer: calls=3426, total_wall_time=0.089s, mean_wall_time=0.026ms
[12/06 10:49:32    181s]           steiner router: calls=11523, total_wall_time=2.124s, mean_wall_time=0.184ms
[12/06 10:49:33    182s]         Move for wirelength. considered=43, filtered=43, permitted=42, cannotCompute=2, computed=40, moveTooSmall=39, resolved=0, predictFail=7, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=148, accepted=5
[12/06 10:49:33    182s]         Max accepted move=22.000um, total accepted move=61.800um, average move=12.360um
[12/06 10:49:33    182s]         Move for wirelength. considered=43, filtered=43, permitted=42, cannotCompute=1, computed=41, moveTooSmall=35, resolved=0, predictFail=5, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=151, accepted=2
[12/06 10:49:33    182s]         Max accepted move=43.000um, total accepted move=62.200um, average move=31.100um
[12/06 10:49:33    182s]         Move for wirelength. considered=43, filtered=43, permitted=42, cannotCompute=2, computed=40, moveTooSmall=38, resolved=0, predictFail=6, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=6, ignoredLeafDriver=0, worse=157, accepted=0
[12/06 10:49:33    182s]         Max accepted move=0.000um, total accepted move=0.000um
[12/06 10:49:33    182s]         Legalizer API calls during this step: 499 succeeded with high effort: 499 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:33    182s]       Move For Wirelength - core done. (took cpu=0:00:01.1 real=0:00:01.2)
[12/06 10:49:33    182s]       Global shorten wires A1...
[12/06 10:49:33    182s]         Clock DAG hash before 'Global shorten wires A1': 7237974488136978959 14403538346494425789
[12/06 10:49:33    182s]         CTS services accumulated run-time stats before 'Global shorten wires A1':
[12/06 10:49:33    182s]           delay calculator: calls=17510, total_wall_time=0.954s, mean_wall_time=0.054ms
[12/06 10:49:33    182s]           legalizer: calls=3925, total_wall_time=0.106s, mean_wall_time=0.027ms
[12/06 10:49:33    182s]           steiner router: calls=12675, total_wall_time=2.683s, mean_wall_time=0.212ms
[12/06 10:49:33    182s]         Legalizer API calls during this step: 48 succeeded with high effort: 48 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:33    182s]       Global shorten wires A1 done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:33    182s]       Move For Wirelength - core...
[12/06 10:49:33    182s]         Clock DAG hash before 'Move For Wirelength - core': 11363733924020234048 16830606263325617042
[12/06 10:49:33    182s]         CTS services accumulated run-time stats before 'Move For Wirelength - core':
[12/06 10:49:33    182s]           delay calculator: calls=17523, total_wall_time=0.955s, mean_wall_time=0.054ms
[12/06 10:49:33    182s]           legalizer: calls=3973, total_wall_time=0.107s, mean_wall_time=0.027ms
[12/06 10:49:33    182s]           steiner router: calls=12703, total_wall_time=2.693s, mean_wall_time=0.212ms
[12/06 10:49:33    182s]         Move for wirelength. considered=43, filtered=43, permitted=42, cannotCompute=40, computed=2, moveTooSmall=55, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=1, ignoredLeafDriver=0, worse=1, accepted=0
[12/06 10:49:33    182s]         Max accepted move=0.000um, total accepted move=0.000um
[12/06 10:49:33    182s]         Legalizer API calls during this step: 2 succeeded with high effort: 2 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:33    182s]       Move For Wirelength - core done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:33    182s]       Global shorten wires B...
[12/06 10:49:33    182s]         Clock DAG hash before 'Global shorten wires B': 11363733924020234048 16830606263325617042
[12/06 10:49:33    182s]         CTS services accumulated run-time stats before 'Global shorten wires B':
[12/06 10:49:33    182s]           delay calculator: calls=17525, total_wall_time=0.955s, mean_wall_time=0.054ms
[12/06 10:49:33    182s]           legalizer: calls=3975, total_wall_time=0.107s, mean_wall_time=0.027ms
[12/06 10:49:33    182s]           steiner router: calls=12707, total_wall_time=2.694s, mean_wall_time=0.212ms
[12/06 10:49:34    183s]         Legalizer API calls during this step: 173 succeeded with high effort: 173 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:34    183s]       Global shorten wires B done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 10:49:34    183s]       Move For Wirelength - branch...
[12/06 10:49:34    183s]         Clock DAG hash before 'Move For Wirelength - branch': 11865727061430220822 12072232457234086244
[12/06 10:49:34    183s]         CTS services accumulated run-time stats before 'Move For Wirelength - branch':
[12/06 10:49:34    183s]           delay calculator: calls=17620, total_wall_time=0.964s, mean_wall_time=0.055ms
[12/06 10:49:34    183s]           legalizer: calls=4148, total_wall_time=0.112s, mean_wall_time=0.027ms
[12/06 10:49:34    183s]           steiner router: calls=12859, total_wall_time=2.767s, mean_wall_time=0.215ms
[12/06 10:49:34    183s]         Move for wirelength. considered=43, filtered=43, permitted=42, cannotCompute=0, computed=42, moveTooSmall=0, resolved=0, predictFail=0, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=41, accepted=2
[12/06 10:49:34    183s]         Max accepted move=0.400um, total accepted move=0.600um, average move=0.300um
[12/06 10:49:34    183s]         Move for wirelength. considered=43, filtered=43, permitted=42, cannotCompute=40, computed=2, moveTooSmall=0, resolved=0, predictFail=51, currentlyIllegal=0, legalizationFail=0, legalizedMoveTooSmall=0, ignoredLeafDriver=0, worse=2, accepted=0
[12/06 10:49:34    183s]         Max accepted move=0.000um, total accepted move=0.000um
[12/06 10:49:34    183s]         Legalizer API calls during this step: 45 succeeded with high effort: 45 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:34    183s]       Move For Wirelength - branch done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:34    183s]       Reverted slew target multipliers. Leaf=(0.95 to 1) Trunk=(1 to 1) Top=(1 to 1)
[12/06 10:49:34    183s]       Clock DAG stats after 'Wire Reduction extra effort':
[12/06 10:49:34    183s]         cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:34    183s]         sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:34    183s]         misc counts      : r=1, pp=0
[12/06 10:49:34    183s]         cell areas       : b=387.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=387.360um^2
[12/06 10:49:34    183s]         cell capacitance : b=0.182pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.182pF
[12/06 10:49:34    183s]         sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:34    183s]         wire capacitance : top=0.000pF, trunk=0.513pF, leaf=1.614pF, total=2.127pF
[12/06 10:49:34    183s]         wire lengths     : top=0.000um, trunk=4680.982um, leaf=11856.876um, total=16537.858um
[12/06 10:49:34    183s]         hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
[12/06 10:49:34    183s]       Clock DAG net violations after 'Wire Reduction extra effort':
[12/06 10:49:34    183s]         Remaining Transition : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns sum=0.003ns
[12/06 10:49:34    183s]       Clock DAG primary half-corner transition distribution after 'Wire Reduction extra effort':
[12/06 10:49:34    183s]         Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.093ns {2 <= 0.054ns, 3 <= 0.072ns, 5 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 10:49:34    183s]         Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.006ns min=0.070ns max=0.089ns {0 <= 0.054ns, 10 <= 0.072ns, 17 <= 0.081ns, 1 <= 0.085ns, 4 <= 0.089ns}
[12/06 10:49:34    183s]       Clock DAG library cell distribution after 'Wire Reduction extra effort' {count}:
[12/06 10:49:34    183s]          Bufs: CKBD16: 33 CKBD12: 4 CKBD8: 1 CKBD6: 4 
[12/06 10:49:34    183s]       Clock DAG hash after 'Wire Reduction extra effort': 17928183846873219756 11722086207681423086
[12/06 10:49:34    183s]       CTS services accumulated run-time stats after 'Wire Reduction extra effort':
[12/06 10:49:34    183s]         delay calculator: calls=17630, total_wall_time=0.965s, mean_wall_time=0.055ms
[12/06 10:49:34    183s]         legalizer: calls=4193, total_wall_time=0.114s, mean_wall_time=0.027ms
[12/06 10:49:34    183s]         steiner router: calls=12873, total_wall_time=2.774s, mean_wall_time=0.215ms
[12/06 10:49:34    183s]       Primary reporting skew groups after 'Wire Reduction extra effort':
[12/06 10:49:34    183s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.273, max=0.321, avg=0.303, sd=0.014], skew [0.048 vs 0.052], 100% {0.273, 0.321} (wid=0.054 ws=0.052) (gid=0.292 gs=0.037)
[12/06 10:49:34    183s]             min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:49:34    183s]             max path sink: ys[0].xs[1].torus_switch_xy/e_out_y_reg_reg[0]/CP
[12/06 10:49:34    183s]       Skew group summary after 'Wire Reduction extra effort':
[12/06 10:49:34    183s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.273, max=0.321, avg=0.303, sd=0.014], skew [0.048 vs 0.052], 100% {0.273, 0.321} (wid=0.054 ws=0.052) (gid=0.292 gs=0.037)
[12/06 10:49:34    183s]       Legalizer API calls during this step: 814 succeeded with high effort: 814 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:34    183s]     Wire Reduction extra effort done. (took cpu=0:00:01.6 real=0:00:01.6)
[12/06 10:49:34    183s]     Optimizing orientation...
[12/06 10:49:34    183s]     FlipOpt...
[12/06 10:49:34    183s]     Disconnecting clock tree from netlist...
[12/06 10:49:34    183s]     Disconnecting clock tree from netlist done.
[12/06 10:49:34    183s]     Performing Single Threaded FlipOpt
[12/06 10:49:34    183s]     Optimizing orientation on clock cells...
[12/06 10:49:34    183s]       Orientation Wirelength Optimization: Attempted = 44 , Succeeded = 2 , Constraints Broken = 40 , CannotMove = 2 , Illegal = 0 , Other = 0
[12/06 10:49:34    183s]     Optimizing orientation on clock cells done.
[12/06 10:49:34    183s]     Resynthesising clock tree into netlist...
[12/06 10:49:34    183s]       Reset timing graph...
[12/06 10:49:34    183s] Ignoring AAE DB Resetting ...
[12/06 10:49:34    183s]       Reset timing graph done.
[12/06 10:49:34    183s]     Resynthesising clock tree into netlist done.
[12/06 10:49:34    183s]     FlipOpt done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:34    183s]     Optimizing orientation done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:34    183s] End AAE Lib Interpolated Model. (MEM=2734.29 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 10:49:34    183s]     Clock DAG stats after 'Wire Opt OverFix':
[12/06 10:49:34    183s]       cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:34    183s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:34    183s]       misc counts      : r=1, pp=0
[12/06 10:49:34    183s]       cell areas       : b=387.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=387.360um^2
[12/06 10:49:34    183s]       cell capacitance : b=0.182pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.182pF
[12/06 10:49:34    183s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:34    183s]       wire capacitance : top=0.000pF, trunk=0.512pF, leaf=1.614pF, total=2.126pF
[12/06 10:49:34    183s]       wire lengths     : top=0.000um, trunk=4676.782um, leaf=11856.676um, total=16533.458um
[12/06 10:49:34    183s]       hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
[12/06 10:49:34    183s]     Clock DAG net violations after 'Wire Opt OverFix':
[12/06 10:49:34    183s]       Remaining Transition : {count=1, worst=[0.003ns]} avg=0.003ns sd=0.000ns sum=0.003ns
[12/06 10:49:34    183s]     Clock DAG primary half-corner transition distribution after 'Wire Opt OverFix':
[12/06 10:49:34    183s]       Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.093ns {2 <= 0.054ns, 3 <= 0.072ns, 5 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 10:49:34    183s]       Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.006ns min=0.070ns max=0.089ns {0 <= 0.054ns, 10 <= 0.072ns, 17 <= 0.081ns, 1 <= 0.085ns, 4 <= 0.089ns}
[12/06 10:49:34    183s]     Clock DAG library cell distribution after 'Wire Opt OverFix' {count}:
[12/06 10:49:34    183s]        Bufs: CKBD16: 33 CKBD12: 4 CKBD8: 1 CKBD6: 4 
[12/06 10:49:34    183s]     Clock DAG hash after 'Wire Opt OverFix': 3682107947604691985 15521611635633080307
[12/06 10:49:34    183s]     CTS services accumulated run-time stats after 'Wire Opt OverFix':
[12/06 10:49:34    183s]       delay calculator: calls=17673, total_wall_time=0.970s, mean_wall_time=0.055ms
[12/06 10:49:34    183s]       legalizer: calls=4193, total_wall_time=0.114s, mean_wall_time=0.027ms
[12/06 10:49:34    183s]       steiner router: calls=13040, total_wall_time=2.855s, mean_wall_time=0.219ms
[12/06 10:49:34    183s]     Primary reporting skew groups after 'Wire Opt OverFix':
[12/06 10:49:34    183s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.273, max=0.321, avg=0.303, sd=0.014], skew [0.048 vs 0.052], 100% {0.273, 0.321} (wid=0.054 ws=0.052) (gid=0.292 gs=0.036)
[12/06 10:49:34    183s]           min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:49:34    183s]           max path sink: ys[0].xs[1].torus_switch_xy/e_out_y_reg_reg[0]/CP
[12/06 10:49:34    183s]     Skew group summary after 'Wire Opt OverFix':
[12/06 10:49:34    183s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.273, max=0.321, avg=0.303, sd=0.014], skew [0.048 vs 0.052], 100% {0.273, 0.321} (wid=0.054 ws=0.052) (gid=0.292 gs=0.036)
[12/06 10:49:34    183s]     Legalizer API calls during this step: 814 succeeded with high effort: 814 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:34    183s]   Wire Opt OverFix done. (took cpu=0:00:01.9 real=0:00:01.9)
[12/06 10:49:34    183s]   Total capacitance is (rise=4.434pF fall=4.377pF), of which (rise=2.126pF fall=2.126pF) is wire, and (rise=2.308pF fall=2.251pF) is gate.
[12/06 10:49:34    183s]   Stage::Polishing done. (took cpu=0:00:06.7 real=0:00:06.7)
[12/06 10:49:34    183s]   Stage::Updating netlist...
[12/06 10:49:34    183s]   Reset timing graph...
[12/06 10:49:34    183s] Ignoring AAE DB Resetting ...
[12/06 10:49:34    183s]   Reset timing graph done.
[12/06 10:49:34    183s]   Setting non-default rules before calling refine place.
[12/06 10:49:34    183s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/06 10:49:34    183s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2734.3M, EPOCH TIME: 1733500174.590008
[12/06 10:49:34    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3136).
[12/06 10:49:34    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:34    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:34    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:34    183s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.036, REAL:0.036, MEM:2673.3M, EPOCH TIME: 1733500174.625843
[12/06 10:49:34    183s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:34    183s]   Leaving CCOpt scope - ClockRefiner...
[12/06 10:49:34    183s]   Assigned high priority to 42 instances.
[12/06 10:49:34    183s]   Soft fixed 42 clock instances.
[12/06 10:49:34    183s]   Performing Clock Only Refine Place.
[12/06 10:49:34    183s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : Skipped, Datapath : Skipped.
[12/06 10:49:34    183s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2673.3M, EPOCH TIME: 1733500174.628856
[12/06 10:49:34    183s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2673.3M, EPOCH TIME: 1733500174.628925
[12/06 10:49:34    183s] Processing tracks to init pin-track alignment.
[12/06 10:49:34    183s] z: 2, totalTracks: 1
[12/06 10:49:34    183s] z: 4, totalTracks: 1
[12/06 10:49:34    183s] z: 6, totalTracks: 1
[12/06 10:49:34    183s] z: 8, totalTracks: 1
[12/06 10:49:34    183s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:49:34    183s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2673.3M, EPOCH TIME: 1733500174.639532
[12/06 10:49:34    183s] Info: 42 insts are soft-fixed.
[12/06 10:49:34    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:34    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:34    183s] 
[12/06 10:49:34    183s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:49:34    183s] OPERPROF:       Starting CMU at level 4, MEM:2673.3M, EPOCH TIME: 1733500174.706643
[12/06 10:49:34    183s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2673.3M, EPOCH TIME: 1733500174.707896
[12/06 10:49:34    183s] 
[12/06 10:49:34    183s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 10:49:34    183s] Info: 42 insts are soft-fixed.
[12/06 10:49:34    183s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.078, REAL:0.079, MEM:2673.3M, EPOCH TIME: 1733500174.718419
[12/06 10:49:34    183s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2673.3M, EPOCH TIME: 1733500174.718462
[12/06 10:49:34    183s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.001, REAL:0.001, MEM:2673.3M, EPOCH TIME: 1733500174.719023
[12/06 10:49:34    183s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2673.3MB).
[12/06 10:49:34    183s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.098, REAL:0.099, MEM:2673.3M, EPOCH TIME: 1733500174.727523
[12/06 10:49:34    183s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.098, REAL:0.099, MEM:2673.3M, EPOCH TIME: 1733500174.727551
[12/06 10:49:34    183s] TDRefine: refinePlace mode is spiral
[12/06 10:49:34    183s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1090620.3
[12/06 10:49:34    183s] OPERPROF: Starting RefinePlace at level 1, MEM:2673.3M, EPOCH TIME: 1733500174.727618
[12/06 10:49:34    183s] *** Starting refinePlace (0:03:04 mem=2673.3M) ***
[12/06 10:49:34    183s] Total net bbox length = 7.031e+05 (3.507e+05 3.524e+05) (ext = 2.010e+04)
[12/06 10:49:34    183s] 
[12/06 10:49:34    183s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:49:34    183s] Info: 42 insts are soft-fixed.
[12/06 10:49:34    183s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 10:49:34    183s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 10:49:34    183s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 10:49:34    183s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:49:34    183s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:49:34    183s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2673.3M, EPOCH TIME: 1733500174.757510
[12/06 10:49:34    183s] Starting refinePlace ...
[12/06 10:49:34    183s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:49:34    183s] One DDP V2 for no tweak run.
[12/06 10:49:34    183s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 10:49:34    183s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2673.3MB
[12/06 10:49:34    183s] Statistics of distance of Instance movement in refine placement:
[12/06 10:49:34    183s]   maximum (X+Y) =         0.00 um
[12/06 10:49:34    183s]   mean    (X+Y) =         0.00 um
[12/06 10:49:34    183s] Summary Report:
[12/06 10:49:34    183s] Instances move: 0 (out of 7068 movable)
[12/06 10:49:34    183s] Instances flipped: 0
[12/06 10:49:34    183s] Mean displacement: 0.00 um
[12/06 10:49:34    183s] Max displacement: 0.00 um 
[12/06 10:49:34    183s] Total instances moved : 0
[12/06 10:49:34    183s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.004, REAL:0.004, MEM:2673.3M, EPOCH TIME: 1733500174.761755
[12/06 10:49:34    183s] Total net bbox length = 7.031e+05 (3.507e+05 3.524e+05) (ext = 2.010e+04)
[12/06 10:49:34    183s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 2673.3MB
[12/06 10:49:34    183s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=2673.3MB) @(0:03:04 - 0:03:04).
[12/06 10:49:34    183s] *** Finished refinePlace (0:03:04 mem=2673.3M) ***
[12/06 10:49:34    183s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1090620.3
[12/06 10:49:34    183s] OPERPROF: Finished RefinePlace at level 1, CPU:0.036, REAL:0.037, MEM:2673.3M, EPOCH TIME: 1733500174.764491
[12/06 10:49:34    183s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2673.3M, EPOCH TIME: 1733500174.764532
[12/06 10:49:34    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[12/06 10:49:34    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:34    183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:34    183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:34    183s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.030, REAL:0.030, MEM:2673.3M, EPOCH TIME: 1733500174.794832
[12/06 10:49:34    183s]   ClockRefiner summary
[12/06 10:49:34    183s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3178).
[12/06 10:49:34    183s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 42).
[12/06 10:49:34    183s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3136).
[12/06 10:49:34    183s]   Restoring pStatusCts on 42 clock instances.
[12/06 10:49:34    183s]   Revert refine place priority changes on 0 instances.
[12/06 10:49:34    183s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 10:49:34    183s]   Stage::Updating netlist done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 10:49:34    183s]   CCOpt::Phase::Implementation done. (took cpu=0:00:09.2 real=0:00:09.2)
[12/06 10:49:34    183s]   CCOpt::Phase::eGRPC...
[12/06 10:49:34    183s]   eGR Post Conditioning loop iteration 0...
[12/06 10:49:34    183s]     Clock implementation routing...
[12/06 10:49:34    183s]       Leaving CCOpt scope - Routing Tools...
[12/06 10:49:34    183s] Net route status summary:
[12/06 10:49:34    183s]   Clock:        43 (unrouted=43, trialRouted=0, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 10:49:34    183s]   Non-clock: 19083 (unrouted=12042, trialRouted=7041, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12041, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 10:49:34    183s]       Routing using eGR only...
[12/06 10:49:34    183s]         Early Global Route - eGR only step...
[12/06 10:49:34    183s] (ccopt eGR): There are 43 nets to be routed. 0 nets have skip routing designation.
[12/06 10:49:34    183s] (ccopt eGR): There are 43 nets for routing of which 43 have one or more fixed wires.
[12/06 10:49:34    183s] (ccopt eGR): Start to route 43 all nets
[12/06 10:49:34    183s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2673.29 MB )
[12/06 10:49:34    183s] (I)      ==================== Layers =====================
[12/06 10:49:34    183s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:34    183s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 10:49:34    183s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:34    183s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 10:49:34    183s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 10:49:34    183s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 10:49:34    183s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 10:49:34    183s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 10:49:34    183s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 10:49:34    183s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 10:49:34    183s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 10:49:34    183s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 10:49:34    183s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 10:49:34    183s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 10:49:34    183s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 10:49:34    183s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 10:49:34    183s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 10:49:34    183s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 10:49:34    183s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 10:49:34    183s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 10:49:34    183s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 10:49:34    183s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 10:49:34    183s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 10:49:34    183s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:34    183s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 10:49:34    183s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 10:49:34    183s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:34    183s] (I)      Started Import and model ( Curr Mem: 2673.29 MB )
[12/06 10:49:34    183s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:49:34    183s] (I)      == Non-default Options ==
[12/06 10:49:34    183s] (I)      Clean congestion better                            : true
[12/06 10:49:34    183s] (I)      Estimate vias on DPT layer                         : true
[12/06 10:49:34    183s] (I)      Clean congestion layer assignment rounds           : 3
[12/06 10:49:34    183s] (I)      Layer constraints as soft constraints              : true
[12/06 10:49:34    183s] (I)      Soft top layer                                     : true
[12/06 10:49:34    183s] (I)      Skip prospective layer relax nets                  : true
[12/06 10:49:34    183s] (I)      Better NDR handling                                : true
[12/06 10:49:34    183s] (I)      Improved NDR modeling in LA                        : true
[12/06 10:49:34    183s] (I)      Routing cost fix for NDR handling                  : true
[12/06 10:49:34    183s] (I)      Block tracks for preroutes                         : true
[12/06 10:49:34    183s] (I)      Assign IRoute by net group key                     : true
[12/06 10:49:34    183s] (I)      Block unroutable channels                          : true
[12/06 10:49:34    183s] (I)      Block unroutable channels 3D                       : true
[12/06 10:49:34    183s] (I)      Bound layer relaxed segment wl                     : true
[12/06 10:49:34    183s] (I)      Blocked pin reach length threshold                 : 2
[12/06 10:49:34    183s] (I)      Check blockage within NDR space in TA              : true
[12/06 10:49:34    183s] (I)      Skip must join for term with via pillar            : true
[12/06 10:49:34    183s] (I)      Model find APA for IO pin                          : true
[12/06 10:49:34    183s] (I)      On pin location for off pin term                   : true
[12/06 10:49:34    183s] (I)      Handle EOL spacing                                 : true
[12/06 10:49:34    183s] (I)      Merge PG vias by gap                               : true
[12/06 10:49:34    183s] (I)      Maximum routing layer                              : 10
[12/06 10:49:34    183s] (I)      Route selected nets only                           : true
[12/06 10:49:34    183s] (I)      Refine MST                                         : true
[12/06 10:49:34    183s] (I)      Honor PRL                                          : true
[12/06 10:49:34    183s] (I)      Strong congestion aware                            : true
[12/06 10:49:34    183s] (I)      Improved initial location for IRoutes              : true
[12/06 10:49:34    183s] (I)      Multi panel TA                                     : true
[12/06 10:49:34    183s] (I)      Penalize wire overlap                              : true
[12/06 10:49:34    183s] (I)      Expand small instance blockage                     : true
[12/06 10:49:34    183s] (I)      Reduce via in TA                                   : true
[12/06 10:49:34    183s] (I)      SS-aware routing                                   : true
[12/06 10:49:34    183s] (I)      Improve tree edge sharing                          : true
[12/06 10:49:34    183s] (I)      Improve 2D via estimation                          : true
[12/06 10:49:34    183s] (I)      Refine Steiner tree                                : true
[12/06 10:49:34    183s] (I)      Build spine tree                                   : true
[12/06 10:49:34    183s] (I)      Model pass through capacity                        : true
[12/06 10:49:35    183s] (I)      Extend blockages by a half GCell                   : true
[12/06 10:49:35    183s] (I)      Consider pin shapes                                : true
[12/06 10:49:35    183s] (I)      Consider pin shapes for all nodes                  : true
[12/06 10:49:35    183s] (I)      Consider NR APA                                    : true
[12/06 10:49:35    183s] (I)      Consider IO pin shape                              : true
[12/06 10:49:35    183s] (I)      Fix pin connection bug                             : true
[12/06 10:49:35    183s] (I)      Consider layer RC for local wires                  : true
[12/06 10:49:35    183s] (I)      Route to clock mesh pin                            : true
[12/06 10:49:35    183s] (I)      LA-aware pin escape length                         : 2
[12/06 10:49:35    183s] (I)      Connect multiple ports                             : true
[12/06 10:49:35    183s] (I)      Split for must join                                : true
[12/06 10:49:35    183s] (I)      Number of threads                                  : 1
[12/06 10:49:35    183s] (I)      Routing effort level                               : 10000
[12/06 10:49:35    183s] (I)      Prefer layer length threshold                      : 8
[12/06 10:49:35    183s] (I)      Overflow penalty cost                              : 10
[12/06 10:49:35    183s] (I)      A-star cost                                        : 0.300000
[12/06 10:49:35    183s] (I)      Misalignment cost                                  : 10.000000
[12/06 10:49:35    183s] (I)      Threshold for short IRoute                         : 6
[12/06 10:49:35    183s] (I)      Via cost during post routing                       : 1.000000
[12/06 10:49:35    183s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/06 10:49:35    183s] (I)      Source-to-sink ratio                               : 0.300000
[12/06 10:49:35    183s] (I)      Scenic ratio bound                                 : 3.000000
[12/06 10:49:35    183s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/06 10:49:35    183s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/06 10:49:35    183s] (I)      PG-aware similar topology routing                  : true
[12/06 10:49:35    183s] (I)      Maze routing via cost fix                          : true
[12/06 10:49:35    183s] (I)      Apply PRL on PG terms                              : true
[12/06 10:49:35    183s] (I)      Apply PRL on obs objects                           : true
[12/06 10:49:35    183s] (I)      Handle range-type spacing rules                    : true
[12/06 10:49:35    183s] (I)      PG gap threshold multiplier                        : 10.000000
[12/06 10:49:35    183s] (I)      Parallel spacing query fix                         : true
[12/06 10:49:35    183s] (I)      Force source to root IR                            : true
[12/06 10:49:35    183s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/06 10:49:35    183s] (I)      Do not relax to DPT layer                          : true
[12/06 10:49:35    183s] (I)      No DPT in post routing                             : true
[12/06 10:49:35    183s] (I)      Modeling PG via merging fix                        : true
[12/06 10:49:35    183s] (I)      Shield aware TA                                    : true
[12/06 10:49:35    183s] (I)      Strong shield aware TA                             : true
[12/06 10:49:35    183s] (I)      Overflow calculation fix in LA                     : true
[12/06 10:49:35    183s] (I)      Post routing fix                                   : true
[12/06 10:49:35    183s] (I)      Strong post routing                                : true
[12/06 10:49:35    183s] (I)      NDR via pillar fix                                 : true
[12/06 10:49:35    183s] (I)      Violation on path threshold                        : 1
[12/06 10:49:35    183s] (I)      Pass through capacity modeling                     : true
[12/06 10:49:35    183s] (I)      Select the non-relaxed segments in post routing stage : true
[12/06 10:49:35    183s] (I)      Select term pin box for io pin                     : true
[12/06 10:49:35    183s] (I)      Penalize NDR sharing                               : true
[12/06 10:49:35    183s] (I)      Enable special modeling                            : false
[12/06 10:49:35    183s] (I)      Keep fixed segments                                : true
[12/06 10:49:35    183s] (I)      Reorder net groups by key                          : true
[12/06 10:49:35    183s] (I)      Increase net scenic ratio                          : true
[12/06 10:49:35    183s] (I)      Method to set GCell size                           : row
[12/06 10:49:35    183s] (I)      Connect multiple ports and must join fix           : true
[12/06 10:49:35    183s] (I)      Avoid high resistance layers                       : true
[12/06 10:49:35    183s] (I)      Model find APA for IO pin fix                      : true
[12/06 10:49:35    183s] (I)      Avoid connecting non-metal layers                  : true
[12/06 10:49:35    183s] (I)      Use track pitch for NDR                            : true
[12/06 10:49:35    183s] (I)      Enable layer relax to lower layer                  : true
[12/06 10:49:35    183s] (I)      Enable layer relax to upper layer                  : true
[12/06 10:49:35    183s] (I)      Top layer relaxation fix                           : true
[12/06 10:49:35    183s] (I)      Handle non-default track width                     : false
[12/06 10:49:35    183s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 10:49:35    183s] (I)      Use row-based GCell size
[12/06 10:49:35    183s] (I)      Use row-based GCell align
[12/06 10:49:35    183s] (I)      layer 0 area = 168000
[12/06 10:49:35    183s] (I)      layer 1 area = 208000
[12/06 10:49:35    183s] (I)      layer 2 area = 208000
[12/06 10:49:35    183s] (I)      layer 3 area = 208000
[12/06 10:49:35    183s] (I)      layer 4 area = 208000
[12/06 10:49:35    183s] (I)      layer 5 area = 208000
[12/06 10:49:35    183s] (I)      layer 6 area = 208000
[12/06 10:49:35    183s] (I)      layer 7 area = 2259999
[12/06 10:49:35    183s] (I)      layer 8 area = 2259999
[12/06 10:49:35    183s] (I)      layer 9 area = 0
[12/06 10:49:35    183s] (I)      GCell unit size   : 3600
[12/06 10:49:35    183s] (I)      GCell multiplier  : 1
[12/06 10:49:35    183s] (I)      GCell row height  : 3600
[12/06 10:49:35    183s] (I)      Actual row height : 3600
[12/06 10:49:35    183s] (I)      GCell align ref   : 4000 4000
[12/06 10:49:35    183s] [NR-eGR] Track table information for default rule: 
[12/06 10:49:35    183s] [NR-eGR] M1 has single uniform track structure
[12/06 10:49:35    183s] [NR-eGR] M2 has single uniform track structure
[12/06 10:49:35    183s] [NR-eGR] M3 has single uniform track structure
[12/06 10:49:35    183s] [NR-eGR] M4 has single uniform track structure
[12/06 10:49:35    183s] [NR-eGR] M5 has single uniform track structure
[12/06 10:49:35    183s] [NR-eGR] M6 has single uniform track structure
[12/06 10:49:35    183s] [NR-eGR] M7 has single uniform track structure
[12/06 10:49:35    183s] [NR-eGR] M8 has single uniform track structure
[12/06 10:49:35    183s] [NR-eGR] M9 has single uniform track structure
[12/06 10:49:35    183s] [NR-eGR] AP has single uniform track structure
[12/06 10:49:35    183s] (I)      ================== Default via ==================
[12/06 10:49:35    183s] (I)      +---+--------------------+----------------------+
[12/06 10:49:35    183s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 10:49:35    183s] (I)      +---+--------------------+----------------------+
[12/06 10:49:35    183s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 10:49:35    183s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 10:49:35    183s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 10:49:35    183s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 10:49:35    183s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 10:49:35    183s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 10:49:35    183s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 10:49:35    183s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 10:49:35    183s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 10:49:35    183s] (I)      +---+--------------------+----------------------+
[12/06 10:49:35    184s] [NR-eGR] Read 2209622 PG shapes
[12/06 10:49:35    184s] [NR-eGR] Read 0 clock shapes
[12/06 10:49:35    184s] [NR-eGR] Read 0 other shapes
[12/06 10:49:35    184s] [NR-eGR] #Routing Blockages  : 0
[12/06 10:49:35    184s] [NR-eGR] #Instance Blockages : 0
[12/06 10:49:35    184s] [NR-eGR] #PG Blockages       : 2209622
[12/06 10:49:35    184s] [NR-eGR] #Halo Blockages     : 0
[12/06 10:49:35    184s] [NR-eGR] #Boundary Blockages : 0
[12/06 10:49:35    184s] [NR-eGR] #Clock Blockages    : 0
[12/06 10:49:35    184s] [NR-eGR] #Other Blockages    : 0
[12/06 10:49:35    184s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 10:49:35    184s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 10:49:35    184s] [NR-eGR] Read 7083 nets ( ignored 7041 )
[12/06 10:49:35    184s] [NR-eGR] Connected 0 must-join pins/ports
[12/06 10:49:35    184s] (I)      early_global_route_priority property id does not exist.
[12/06 10:49:35    184s] (I)      Read Num Blocks=2214276  Num Prerouted Wires=0  Num CS=0
[12/06 10:49:35    184s] (I)      Layer 1 (V) : #blockages 897 : #preroutes 0
[12/06 10:49:35    184s] (I)      Layer 2 (H) : #blockages 994708 : #preroutes 0
[12/06 10:49:35    184s] (I)      Layer 3 (V) : #blockages 897 : #preroutes 0
[12/06 10:49:35    184s] (I)      Layer 4 (H) : #blockages 857772 : #preroutes 0
[12/06 10:49:36    184s] (I)      Layer 5 (V) : #blockages 360002 : #preroutes 0
[12/06 10:49:36    185s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 10:49:36    185s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 10:49:36    185s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 10:49:36    185s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 10:49:36    185s] (I)      Moved 0 terms for better access 
[12/06 10:49:36    185s] (I)      Number of ignored nets                =      0
[12/06 10:49:36    185s] (I)      Number of connected nets              =      0
[12/06 10:49:36    185s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 10:49:36    185s] (I)      Number of clock nets                  =     42.  Ignored: No
[12/06 10:49:36    185s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 10:49:36    185s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 10:49:36    185s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 10:49:36    185s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 10:49:36    185s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 10:49:36    185s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 10:49:36    185s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 10:49:36    185s] [NR-eGR] There are 42 clock nets ( 42 with NDR ).
[12/06 10:49:36    185s] (I)      Ndr track 0 does not exist
[12/06 10:49:36    185s] (I)      ---------------------Grid Graph Info--------------------
[12/06 10:49:36    185s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 10:49:36    185s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 10:49:36    185s] (I)      Site width          :   400  (dbu)
[12/06 10:49:36    185s] (I)      Row height          :  3600  (dbu)
[12/06 10:49:36    185s] (I)      GCell row height    :  3600  (dbu)
[12/06 10:49:36    185s] (I)      GCell width         :  3600  (dbu)
[12/06 10:49:36    185s] (I)      GCell height        :  3600  (dbu)
[12/06 10:49:36    185s] (I)      Grid                :   834   834    10
[12/06 10:49:36    185s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 10:49:36    185s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 10:49:36    185s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 10:49:36    185s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 10:49:36    185s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 10:49:36    185s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 10:49:36    185s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 10:49:36    185s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 10:49:36    185s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 10:49:36    185s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 10:49:36    185s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 10:49:36    185s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 10:49:36    185s] (I)      --------------------------------------------------------
[12/06 10:49:36    185s] 
[12/06 10:49:36    185s] [NR-eGR] ============ Routing rule table ============
[12/06 10:49:36    185s] [NR-eGR] Rule id: 0  Nets: 42
[12/06 10:49:36    185s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/06 10:49:36    185s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 10:49:36    185s] (I)                    Pitch  800  800  800  800  800  800  3200  3200  26000 
[12/06 10:49:36    185s] (I)             #Used tracks    2    2    2    2    2    2     2     2      2 
[12/06 10:49:36    185s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 10:49:36    185s] [NR-eGR] ========================================
[12/06 10:49:36    185s] [NR-eGR] 
[12/06 10:49:36    185s] (I)      =============== Blocked Tracks ===============
[12/06 10:49:36    185s] (I)      +-------+---------+----------+---------------+
[12/06 10:49:36    185s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 10:49:36    185s] (I)      +-------+---------+----------+---------------+
[12/06 10:49:36    185s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 10:49:36    185s] (I)      |     2 | 6255000 |  1741376 |        27.84% |
[12/06 10:49:36    185s] (I)      |     3 | 6254166 |  2068355 |        33.07% |
[12/06 10:49:36    185s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 10:49:36    185s] (I)      |     5 | 6254166 |  5146593 |        82.29% |
[12/06 10:49:36    185s] (I)      |     6 | 6255000 |  4611620 |        73.73% |
[12/06 10:49:36    185s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 10:49:36    185s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 10:49:36    185s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 10:49:36    185s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 10:49:36    185s] (I)      +-------+---------+----------+---------------+
[12/06 10:49:36    185s] (I)      Finished Import and model ( CPU: 1.24 sec, Real: 1.25 sec, Curr Mem: 2815.19 MB )
[12/06 10:49:36    185s] (I)      Reset routing kernel
[12/06 10:49:36    185s] (I)      Started Global Routing ( Curr Mem: 2815.19 MB )
[12/06 10:49:36    185s] (I)      totalPins=3219  totalGlobalPin=3069 (95.34%)
[12/06 10:49:36    185s] (I)      total 2D Cap : 8701514 = (4186228 H, 4515286 V)
[12/06 10:49:36    185s] [NR-eGR] Layer group 1: route 42 net(s) in layer range [3, 4]
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1a Route ============
[12/06 10:49:36    185s] (I)      Usage: 8965 = (4365 H, 4600 V) = (0.10% H, 0.10% V) = (7.857e+03um H, 8.280e+03um V)
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1b Route ============
[12/06 10:49:36    185s] (I)      Usage: 8965 = (4365 H, 4600 V) = (0.10% H, 0.10% V) = (7.857e+03um H, 8.280e+03um V)
[12/06 10:49:36    185s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.613700e+04um
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1c Route ============
[12/06 10:49:36    185s] (I)      Usage: 8965 = (4365 H, 4600 V) = (0.10% H, 0.10% V) = (7.857e+03um H, 8.280e+03um V)
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1d Route ============
[12/06 10:49:36    185s] (I)      Usage: 8965 = (4365 H, 4600 V) = (0.10% H, 0.10% V) = (7.857e+03um H, 8.280e+03um V)
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1e Route ============
[12/06 10:49:36    185s] (I)      Usage: 8965 = (4365 H, 4600 V) = (0.10% H, 0.10% V) = (7.857e+03um H, 8.280e+03um V)
[12/06 10:49:36    185s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.613700e+04um
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1f Route ============
[12/06 10:49:36    185s] (I)      Usage: 8965 = (4365 H, 4600 V) = (0.10% H, 0.10% V) = (7.857e+03um H, 8.280e+03um V)
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1g Route ============
[12/06 10:49:36    185s] (I)      Usage: 8897 = (4322 H, 4575 V) = (0.10% H, 0.10% V) = (7.780e+03um H, 8.235e+03um V)
[12/06 10:49:36    185s] (I)      #Nets         : 42
[12/06 10:49:36    185s] (I)      #Relaxed nets : 8
[12/06 10:49:36    185s] (I)      Wire length   : 7478
[12/06 10:49:36    185s] [NR-eGR] Create a new net group with 8 nets and layer range [3, 6]
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1h Route ============
[12/06 10:49:36    185s] (I)      Usage: 8896 = (4322 H, 4574 V) = (0.10% H, 0.10% V) = (7.780e+03um H, 8.233e+03um V)
[12/06 10:49:36    185s] (I)      total 2D Cap : 13591092 = (6092878 H, 7498214 V)
[12/06 10:49:36    185s] [NR-eGR] Layer group 2: route 8 net(s) in layer range [3, 6]
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1a Route ============
[12/06 10:49:36    185s] (I)      Usage: 10370 = (5027 H, 5343 V) = (0.08% H, 0.07% V) = (9.049e+03um H, 9.617e+03um V)
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1b Route ============
[12/06 10:49:36    185s] (I)      Usage: 10370 = (5027 H, 5343 V) = (0.08% H, 0.07% V) = (9.049e+03um H, 9.617e+03um V)
[12/06 10:49:36    185s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.866600e+04um
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1c Route ============
[12/06 10:49:36    185s] (I)      Usage: 10370 = (5027 H, 5343 V) = (0.08% H, 0.07% V) = (9.049e+03um H, 9.617e+03um V)
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1d Route ============
[12/06 10:49:36    185s] (I)      Usage: 10370 = (5027 H, 5343 V) = (0.08% H, 0.07% V) = (9.049e+03um H, 9.617e+03um V)
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1e Route ============
[12/06 10:49:36    185s] (I)      Usage: 10370 = (5027 H, 5343 V) = (0.08% H, 0.07% V) = (9.049e+03um H, 9.617e+03um V)
[12/06 10:49:36    185s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.866600e+04um
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1f Route ============
[12/06 10:49:36    185s] (I)      Usage: 10370 = (5027 H, 5343 V) = (0.08% H, 0.07% V) = (9.049e+03um H, 9.617e+03um V)
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1g Route ============
[12/06 10:49:36    185s] (I)      Usage: 10315 = (4993 H, 5322 V) = (0.08% H, 0.07% V) = (8.987e+03um H, 9.580e+03um V)
[12/06 10:49:36    185s] (I)      #Nets         : 8
[12/06 10:49:36    185s] (I)      #Relaxed nets : 8
[12/06 10:49:36    185s] (I)      Wire length   : 0
[12/06 10:49:36    185s] [NR-eGR] Create a new net group with 8 nets and layer range [3, 8]
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1h Route ============
[12/06 10:49:36    185s] (I)      Usage: 10315 = (4993 H, 5322 V) = (0.08% H, 0.07% V) = (8.987e+03um H, 9.580e+03um V)
[12/06 10:49:36    185s] (I)      total 2D Cap : 21409008 = (12347044 H, 9061964 V)
[12/06 10:49:36    185s] [NR-eGR] Layer group 3: route 8 net(s) in layer range [3, 8]
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1a Route ============
[12/06 10:49:36    185s] (I)      Usage: 11789 = (5698 H, 6091 V) = (0.05% H, 0.07% V) = (1.026e+04um H, 1.096e+04um V)
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1b Route ============
[12/06 10:49:36    185s] (I)      Usage: 11789 = (5698 H, 6091 V) = (0.05% H, 0.07% V) = (1.026e+04um H, 1.096e+04um V)
[12/06 10:49:36    185s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.122020e+04um
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1c Route ============
[12/06 10:49:36    185s] (I)      Usage: 11789 = (5698 H, 6091 V) = (0.05% H, 0.07% V) = (1.026e+04um H, 1.096e+04um V)
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1d Route ============
[12/06 10:49:36    185s] (I)      Usage: 11789 = (5698 H, 6091 V) = (0.05% H, 0.07% V) = (1.026e+04um H, 1.096e+04um V)
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1e Route ============
[12/06 10:49:36    185s] (I)      Usage: 11789 = (5698 H, 6091 V) = (0.05% H, 0.07% V) = (1.026e+04um H, 1.096e+04um V)
[12/06 10:49:36    185s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.122020e+04um
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1f Route ============
[12/06 10:49:36    185s] (I)      Usage: 11789 = (5698 H, 6091 V) = (0.05% H, 0.07% V) = (1.026e+04um H, 1.096e+04um V)
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1g Route ============
[12/06 10:49:36    185s] (I)      Usage: 11733 = (5667 H, 6066 V) = (0.05% H, 0.07% V) = (1.020e+04um H, 1.092e+04um V)
[12/06 10:49:36    185s] (I)      #Nets         : 8
[12/06 10:49:36    185s] (I)      #Relaxed nets : 8
[12/06 10:49:36    185s] (I)      Wire length   : 0
[12/06 10:49:36    185s] [NR-eGR] Create a new net group with 8 nets and layer range [3, 10]
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1h Route ============
[12/06 10:49:36    185s] (I)      Usage: 11733 = (5667 H, 6066 V) = (0.05% H, 0.07% V) = (1.020e+04um H, 1.092e+04um V)
[12/06 10:49:36    185s] (I)      total 2D Cap : 23164578 = (13910794 H, 9253784 V)
[12/06 10:49:36    185s] [NR-eGR] Layer group 4: route 8 net(s) in layer range [3, 10]
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1a Route ============
[12/06 10:49:36    185s] (I)      Usage: 13207 = (6372 H, 6835 V) = (0.05% H, 0.07% V) = (1.147e+04um H, 1.230e+04um V)
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1b Route ============
[12/06 10:49:36    185s] (I)      Usage: 13207 = (6372 H, 6835 V) = (0.05% H, 0.07% V) = (1.147e+04um H, 1.230e+04um V)
[12/06 10:49:36    185s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.377260e+04um
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1c Route ============
[12/06 10:49:36    185s] (I)      Usage: 13207 = (6372 H, 6835 V) = (0.05% H, 0.07% V) = (1.147e+04um H, 1.230e+04um V)
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1d Route ============
[12/06 10:49:36    185s] (I)      Usage: 13207 = (6372 H, 6835 V) = (0.05% H, 0.07% V) = (1.147e+04um H, 1.230e+04um V)
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1e Route ============
[12/06 10:49:36    185s] (I)      Usage: 13207 = (6372 H, 6835 V) = (0.05% H, 0.07% V) = (1.147e+04um H, 1.230e+04um V)
[12/06 10:49:36    185s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.377260e+04um
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1f Route ============
[12/06 10:49:36    185s] (I)      Usage: 13207 = (6372 H, 6835 V) = (0.05% H, 0.07% V) = (1.147e+04um H, 1.230e+04um V)
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1g Route ============
[12/06 10:49:36    185s] (I)      Usage: 13152 = (6341 H, 6811 V) = (0.05% H, 0.07% V) = (1.141e+04um H, 1.226e+04um V)
[12/06 10:49:36    185s] (I)      #Nets         : 8
[12/06 10:49:36    185s] (I)      #Relaxed nets : 8
[12/06 10:49:36    185s] (I)      Wire length   : 0
[12/06 10:49:36    185s] [NR-eGR] Create a new net group with 8 nets and layer range [2, 10]
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1h Route ============
[12/06 10:49:36    185s] (I)      Usage: 13152 = (6341 H, 6811 V) = (0.05% H, 0.07% V) = (1.141e+04um H, 1.226e+04um V)
[12/06 10:49:36    185s] (I)      total 2D Cap : 27680926 = (13910794 H, 13770132 V)
[12/06 10:49:36    185s] [NR-eGR] Layer group 5: route 8 net(s) in layer range [2, 10]
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1a Route ============
[12/06 10:49:36    185s] (I)      Usage: 16063 = (7727 H, 8336 V) = (0.06% H, 0.06% V) = (1.391e+04um H, 1.500e+04um V)
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1b Route ============
[12/06 10:49:36    185s] (I)      Usage: 16063 = (7727 H, 8336 V) = (0.06% H, 0.06% V) = (1.391e+04um H, 1.500e+04um V)
[12/06 10:49:36    185s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.891340e+04um
[12/06 10:49:36    185s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/06 10:49:36    185s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1c Route ============
[12/06 10:49:36    185s] (I)      Usage: 16063 = (7727 H, 8336 V) = (0.06% H, 0.06% V) = (1.391e+04um H, 1.500e+04um V)
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1d Route ============
[12/06 10:49:36    185s] (I)      Usage: 16063 = (7727 H, 8336 V) = (0.06% H, 0.06% V) = (1.391e+04um H, 1.500e+04um V)
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1e Route ============
[12/06 10:49:36    185s] (I)      Usage: 16063 = (7727 H, 8336 V) = (0.06% H, 0.06% V) = (1.391e+04um H, 1.500e+04um V)
[12/06 10:49:36    185s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.891340e+04um
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1f Route ============
[12/06 10:49:36    185s] (I)      Usage: 16063 = (7727 H, 8336 V) = (0.06% H, 0.06% V) = (1.391e+04um H, 1.500e+04um V)
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1g Route ============
[12/06 10:49:36    185s] (I)      Usage: 16053 = (7725 H, 8328 V) = (0.06% H, 0.06% V) = (1.390e+04um H, 1.499e+04um V)
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] (I)      ============  Phase 1h Route ============
[12/06 10:49:36    185s] (I)      Usage: 16053 = (7725 H, 8328 V) = (0.06% H, 0.06% V) = (1.390e+04um H, 1.499e+04um V)
[12/06 10:49:36    185s] (I)      
[12/06 10:49:36    185s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 10:49:36    185s] [NR-eGR]                        OverCon            
[12/06 10:49:36    185s] [NR-eGR]                         #Gcell     %Gcell
[12/06 10:49:36    185s] [NR-eGR]        Layer             (1-0)    OverCon
[12/06 10:49:36    185s] [NR-eGR] ----------------------------------------------
[12/06 10:49:36    185s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:36    185s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:36    185s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:36    185s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:36    185s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:36    185s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:36    185s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:36    185s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:36    185s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:36    185s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:36    185s] [NR-eGR] ----------------------------------------------
[12/06 10:49:36    185s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/06 10:49:36    185s] [NR-eGR] 
[12/06 10:49:36    185s] (I)      Finished Global Routing ( CPU: 0.67 sec, Real: 0.68 sec, Curr Mem: 2815.19 MB )
[12/06 10:49:36    185s] (I)      total 2D Cap : 28288724 = (14218329 H, 14070395 V)
[12/06 10:49:37    186s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 10:49:37    186s] (I)      ============= Track Assignment ============
[12/06 10:49:37    186s] (I)      Started Track Assignment (1T) ( Curr Mem: 2815.19 MB )
[12/06 10:49:37    186s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 10:49:37    186s] (I)      Run Multi-thread track assignment
[12/06 10:49:37    186s] (I)      Finished Track Assignment (1T) ( CPU: 0.23 sec, Real: 0.23 sec, Curr Mem: 2815.19 MB )
[12/06 10:49:37    186s] (I)      Started Export ( Curr Mem: 2815.19 MB )
[12/06 10:49:37    186s] [NR-eGR]             Length (um)   Vias 
[12/06 10:49:37    186s] [NR-eGR] -------------------------------
[12/06 10:49:37    186s] [NR-eGR]  M1  (1H)             0  28068 
[12/06 10:49:37    186s] [NR-eGR]  M2  (2V)        138770  41835 
[12/06 10:49:37    186s] [NR-eGR]  M3  (3H)        169103   4976 
[12/06 10:49:37    186s] [NR-eGR]  M4  (4V)        186146   1369 
[12/06 10:49:37    186s] [NR-eGR]  M5  (5H)         26905    970 
[12/06 10:49:37    186s] [NR-eGR]  M6  (6V)         17645    913 
[12/06 10:49:37    186s] [NR-eGR]  M7  (7H)        160404     54 
[12/06 10:49:37    186s] [NR-eGR]  M8  (8V)         11959      0 
[12/06 10:49:37    186s] [NR-eGR]  M9  (9H)             0      0 
[12/06 10:49:37    186s] [NR-eGR]  AP  (10V)            0      0 
[12/06 10:49:37    186s] [NR-eGR] -------------------------------
[12/06 10:49:37    186s] [NR-eGR]      Total       710932  78185 
[12/06 10:49:37    186s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:37    186s] [NR-eGR] Total half perimeter of net bounding box: 703081um
[12/06 10:49:37    186s] [NR-eGR] Total length: 710932um, number of vias: 78185
[12/06 10:49:37    186s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:37    186s] [NR-eGR] Total eGR-routed clock nets wire length: 16632um, number of vias: 8739
[12/06 10:49:37    186s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:37    186s] [NR-eGR] Report for selected net(s) only.
[12/06 10:49:37    186s] [NR-eGR]             Length (um)  Vias 
[12/06 10:49:37    186s] [NR-eGR] ------------------------------
[12/06 10:49:37    186s] [NR-eGR]  M1  (1H)             0  3219 
[12/06 10:49:37    186s] [NR-eGR]  M2  (2V)          2585  3821 
[12/06 10:49:37    186s] [NR-eGR]  M3  (3H)          8224  1697 
[12/06 10:49:37    186s] [NR-eGR]  M4  (4V)          5821     2 
[12/06 10:49:37    186s] [NR-eGR]  M5  (5H)             1     0 
[12/06 10:49:37    186s] [NR-eGR]  M6  (6V)             0     0 
[12/06 10:49:37    186s] [NR-eGR]  M7  (7H)             0     0 
[12/06 10:49:37    186s] [NR-eGR]  M8  (8V)             0     0 
[12/06 10:49:37    186s] [NR-eGR]  M9  (9H)             0     0 
[12/06 10:49:37    186s] [NR-eGR]  AP  (10V)            0     0 
[12/06 10:49:37    186s] [NR-eGR] ------------------------------
[12/06 10:49:37    186s] [NR-eGR]      Total        16632  8739 
[12/06 10:49:37    186s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:37    186s] [NR-eGR] Total half perimeter of net bounding box: 8522um
[12/06 10:49:37    186s] [NR-eGR] Total length: 16632um, number of vias: 8739
[12/06 10:49:37    186s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:37    186s] [NR-eGR] Total routed clock nets wire length: 16632um, number of vias: 8739
[12/06 10:49:37    186s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:37    186s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.04 sec, Curr Mem: 2815.19 MB )
[12/06 10:49:37    186s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.41 sec, Real: 2.43 sec, Curr Mem: 2695.19 MB )
[12/06 10:49:37    186s] (I)      ==================================== Runtime Summary =====================================
[12/06 10:49:37    186s] (I)       Step                                         %      Start     Finish      Real       CPU 
[12/06 10:49:37    186s] (I)      ------------------------------------------------------------------------------------------
[12/06 10:49:37    186s] (I)       Early Global Route kernel              100.00%  74.66 sec  77.09 sec  2.43 sec  2.41 sec 
[12/06 10:49:37    186s] (I)       +-Import and model                      51.42%  74.66 sec  75.91 sec  1.25 sec  1.24 sec 
[12/06 10:49:37    186s] (I)       | +-Create place DB                      0.86%  74.66 sec  74.69 sec  0.02 sec  0.02 sec 
[12/06 10:49:37    186s] (I)       | | +-Import place data                  0.86%  74.66 sec  74.69 sec  0.02 sec  0.02 sec 
[12/06 10:49:37    186s] (I)       | | | +-Read instances and placement     0.24%  74.66 sec  74.67 sec  0.01 sec  0.01 sec 
[12/06 10:49:37    186s] (I)       | | | +-Read nets                        0.61%  74.67 sec  74.69 sec  0.01 sec  0.01 sec 
[12/06 10:49:37    186s] (I)       | +-Create route DB                     48.32%  74.69 sec  75.86 sec  1.17 sec  1.17 sec 
[12/06 10:49:37    186s] (I)       | | +-Import route data (1T)            48.11%  74.69 sec  75.86 sec  1.17 sec  1.16 sec 
[12/06 10:49:37    186s] (I)       | | | +-Read blockages ( Layer 2-10 )   20.41%  74.70 sec  75.19 sec  0.50 sec  0.49 sec 
[12/06 10:49:37    186s] (I)       | | | | +-Read routing blockages         0.00%  74.70 sec  74.70 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | | +-Read instance blockages        0.14%  74.70 sec  74.70 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | | +-Read PG blockages             20.21%  74.70 sec  75.19 sec  0.49 sec  0.49 sec 
[12/06 10:49:37    186s] (I)       | | | | +-Read clock blockages           0.00%  75.19 sec  75.19 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | | +-Read other blockages           0.02%  75.19 sec  75.19 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | | +-Read halo blockages            0.01%  75.19 sec  75.19 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | | +-Read boundary cut boxes        0.00%  75.19 sec  75.19 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | +-Read blackboxes                  0.00%  75.19 sec  75.19 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | +-Read prerouted                   0.10%  75.19 sec  75.20 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | +-Read unlegalized nets            0.04%  75.20 sec  75.20 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | +-Read nets                        0.01%  75.20 sec  75.20 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | +-Set up via pillars               0.00%  75.20 sec  75.20 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | +-Initialize 3D grid graph         1.31%  75.20 sec  75.23 sec  0.03 sec  0.03 sec 
[12/06 10:49:37    186s] (I)       | | | +-Model blockage capacity         25.80%  75.23 sec  75.86 sec  0.63 sec  0.62 sec 
[12/06 10:49:37    186s] (I)       | | | | +-Initialize 3D capacity        24.25%  75.23 sec  75.82 sec  0.59 sec  0.59 sec 
[12/06 10:49:37    186s] (I)       | | | +-Move terms for access (1T)       0.05%  75.86 sec  75.86 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | +-Read aux data                        0.00%  75.86 sec  75.86 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | +-Others data preparation              0.07%  75.86 sec  75.86 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | +-Create route kernel                  2.12%  75.86 sec  75.91 sec  0.05 sec  0.05 sec 
[12/06 10:49:37    186s] (I)       +-Global Routing                        27.92%  75.91 sec  76.59 sec  0.68 sec  0.67 sec 
[12/06 10:49:37    186s] (I)       | +-Initialization                       0.14%  75.91 sec  75.92 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | +-Net group 1                          5.38%  75.92 sec  76.05 sec  0.13 sec  0.13 sec 
[12/06 10:49:37    186s] (I)       | | +-Generate topology                  0.68%  75.92 sec  75.93 sec  0.02 sec  0.02 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1a                           0.21%  75.98 sec  75.98 sec  0.01 sec  0.01 sec 
[12/06 10:49:37    186s] (I)       | | | +-Pattern routing (1T)             0.17%  75.98 sec  75.98 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1b                           0.13%  75.98 sec  75.99 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1c                           0.00%  75.99 sec  75.99 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1d                           0.01%  75.99 sec  75.99 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1e                           0.09%  75.99 sec  75.99 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | +-Route legalization               0.00%  75.99 sec  75.99 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1f                           0.00%  75.99 sec  75.99 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1g                           0.70%  75.99 sec  76.01 sec  0.02 sec  0.02 sec 
[12/06 10:49:37    186s] (I)       | | | +-Post Routing                     0.70%  75.99 sec  76.01 sec  0.02 sec  0.02 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1h                           0.82%  76.01 sec  76.03 sec  0.02 sec  0.02 sec 
[12/06 10:49:37    186s] (I)       | | | +-Post Routing                     0.82%  76.01 sec  76.03 sec  0.02 sec  0.02 sec 
[12/06 10:49:37    186s] (I)       | | +-Layer assignment (1T)              0.81%  76.03 sec  76.05 sec  0.02 sec  0.02 sec 
[12/06 10:49:37    186s] (I)       | +-Net group 2                          3.23%  76.05 sec  76.12 sec  0.08 sec  0.08 sec 
[12/06 10:49:37    186s] (I)       | | +-Generate topology                  0.25%  76.05 sec  76.05 sec  0.01 sec  0.01 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1a                           0.15%  76.11 sec  76.11 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | +-Pattern routing (1T)             0.14%  76.11 sec  76.11 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1b                           0.09%  76.11 sec  76.11 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1c                           0.00%  76.11 sec  76.11 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1d                           0.01%  76.11 sec  76.11 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1e                           0.09%  76.11 sec  76.12 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | +-Route legalization               0.00%  76.11 sec  76.11 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1f                           0.00%  76.12 sec  76.12 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1g                           0.17%  76.12 sec  76.12 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | +-Post Routing                     0.17%  76.12 sec  76.12 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1h                           0.13%  76.12 sec  76.12 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | +-Post Routing                     0.13%  76.12 sec  76.12 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | +-Net group 3                          3.82%  76.12 sec  76.22 sec  0.09 sec  0.09 sec 
[12/06 10:49:37    186s] (I)       | | +-Generate topology                  0.18%  76.12 sec  76.13 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1a                           0.15%  76.20 sec  76.20 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | +-Pattern routing (1T)             0.14%  76.20 sec  76.20 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1b                           0.09%  76.21 sec  76.21 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1c                           0.00%  76.21 sec  76.21 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1d                           0.01%  76.21 sec  76.21 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1e                           0.09%  76.21 sec  76.21 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | +-Route legalization               0.00%  76.21 sec  76.21 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1f                           0.00%  76.21 sec  76.21 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1g                           0.17%  76.21 sec  76.21 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | +-Post Routing                     0.17%  76.21 sec  76.21 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1h                           0.13%  76.21 sec  76.22 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | +-Post Routing                     0.13%  76.21 sec  76.22 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | +-Net group 4                          4.67%  76.22 sec  76.33 sec  0.11 sec  0.11 sec 
[12/06 10:49:37    186s] (I)       | | +-Generate topology                  0.18%  76.22 sec  76.22 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1a                           0.16%  76.31 sec  76.32 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | +-Pattern routing (1T)             0.14%  76.31 sec  76.32 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1b                           0.09%  76.32 sec  76.32 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1c                           0.00%  76.32 sec  76.32 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1d                           0.00%  76.32 sec  76.32 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1e                           0.09%  76.32 sec  76.32 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | +-Route legalization               0.00%  76.32 sec  76.32 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1f                           0.00%  76.32 sec  76.32 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1g                           0.17%  76.32 sec  76.33 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | +-Post Routing                     0.17%  76.32 sec  76.33 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1h                           0.13%  76.33 sec  76.33 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | +-Post Routing                     0.13%  76.33 sec  76.33 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | +-Net group 5                          7.61%  76.33 sec  76.52 sec  0.18 sec  0.18 sec 
[12/06 10:49:37    186s] (I)       | | +-Generate topology                  0.00%  76.33 sec  76.33 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1a                           0.40%  76.44 sec  76.45 sec  0.01 sec  0.01 sec 
[12/06 10:49:37    186s] (I)       | | | +-Pattern routing (1T)             0.14%  76.44 sec  76.44 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | +-Add via demand to 2D             0.25%  76.44 sec  76.45 sec  0.01 sec  0.01 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1b                           0.09%  76.45 sec  76.45 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1c                           0.00%  76.45 sec  76.45 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1d                           0.01%  76.45 sec  76.45 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1e                           0.09%  76.45 sec  76.45 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | +-Route legalization               0.00%  76.45 sec  76.45 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1f                           0.00%  76.45 sec  76.45 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1g                           0.13%  76.45 sec  76.45 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | +-Post Routing                     0.13%  76.45 sec  76.45 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Phase 1h                           0.13%  76.45 sec  76.46 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | | +-Post Routing                     0.13%  76.45 sec  76.46 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | | +-Layer assignment (1T)              0.16%  76.51 sec  76.52 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       +-Export 3D cong map                     8.99%  76.59 sec  76.81 sec  0.22 sec  0.22 sec 
[12/06 10:49:37    186s] (I)       | +-Export 2D cong map                   0.73%  76.79 sec  76.81 sec  0.02 sec  0.02 sec 
[12/06 10:49:37    186s] (I)       +-Extract Global 3D Wires                0.01%  76.81 sec  76.81 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       +-Track Assignment (1T)                  9.55%  76.81 sec  77.04 sec  0.23 sec  0.23 sec 
[12/06 10:49:37    186s] (I)       | +-Initialization                       0.00%  76.81 sec  76.81 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | +-Track Assignment Kernel              9.50%  76.81 sec  77.04 sec  0.23 sec  0.23 sec 
[12/06 10:49:37    186s] (I)       | +-Free Memory                          0.00%  77.04 sec  77.04 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       +-Export                                 1.53%  77.04 sec  77.08 sec  0.04 sec  0.03 sec 
[12/06 10:49:37    186s] (I)       | +-Export DB wires                      0.30%  77.04 sec  77.05 sec  0.01 sec  0.01 sec 
[12/06 10:49:37    186s] (I)       | | +-Export all nets                    0.25%  77.04 sec  77.05 sec  0.01 sec  0.01 sec 
[12/06 10:49:37    186s] (I)       | | +-Set wire vias                      0.03%  77.05 sec  77.05 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       | +-Report wirelength                    0.74%  77.05 sec  77.07 sec  0.02 sec  0.02 sec 
[12/06 10:49:37    186s] (I)       | +-Update net boxes                     0.47%  77.07 sec  77.08 sec  0.01 sec  0.01 sec 
[12/06 10:49:37    186s] (I)       | +-Update timing                        0.00%  77.08 sec  77.08 sec  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)       +-Postprocess design                     0.27%  77.08 sec  77.08 sec  0.01 sec  0.01 sec 
[12/06 10:49:37    186s] (I)      ===================== Summary by functions =====================
[12/06 10:49:37    186s] (I)       Lv  Step                                 %      Real       CPU 
[12/06 10:49:37    186s] (I)      ----------------------------------------------------------------
[12/06 10:49:37    186s] (I)        0  Early Global Route kernel      100.00%  2.43 sec  2.41 sec 
[12/06 10:49:37    186s] (I)        1  Import and model                51.42%  1.25 sec  1.24 sec 
[12/06 10:49:37    186s] (I)        1  Global Routing                  27.92%  0.68 sec  0.67 sec 
[12/06 10:49:37    186s] (I)        1  Track Assignment (1T)            9.55%  0.23 sec  0.23 sec 
[12/06 10:49:37    186s] (I)        1  Export 3D cong map               8.99%  0.22 sec  0.22 sec 
[12/06 10:49:37    186s] (I)        1  Export                           1.53%  0.04 sec  0.03 sec 
[12/06 10:49:37    186s] (I)        1  Postprocess design               0.27%  0.01 sec  0.01 sec 
[12/06 10:49:37    186s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)        2  Create route DB                 48.32%  1.17 sec  1.17 sec 
[12/06 10:49:37    186s] (I)        2  Track Assignment Kernel          9.50%  0.23 sec  0.23 sec 
[12/06 10:49:37    186s] (I)        2  Net group 5                      7.61%  0.18 sec  0.18 sec 
[12/06 10:49:37    186s] (I)        2  Net group 1                      5.38%  0.13 sec  0.13 sec 
[12/06 10:49:37    186s] (I)        2  Net group 4                      4.67%  0.11 sec  0.11 sec 
[12/06 10:49:37    186s] (I)        2  Net group 3                      3.82%  0.09 sec  0.09 sec 
[12/06 10:49:37    186s] (I)        2  Net group 2                      3.23%  0.08 sec  0.08 sec 
[12/06 10:49:37    186s] (I)        2  Create route kernel              2.12%  0.05 sec  0.05 sec 
[12/06 10:49:37    186s] (I)        2  Create place DB                  0.86%  0.02 sec  0.02 sec 
[12/06 10:49:37    186s] (I)        2  Report wirelength                0.74%  0.02 sec  0.02 sec 
[12/06 10:49:37    186s] (I)        2  Export 2D cong map               0.73%  0.02 sec  0.02 sec 
[12/06 10:49:37    186s] (I)        2  Update net boxes                 0.47%  0.01 sec  0.01 sec 
[12/06 10:49:37    186s] (I)        2  Export DB wires                  0.30%  0.01 sec  0.01 sec 
[12/06 10:49:37    186s] (I)        2  Initialization                   0.14%  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)        2  Others data preparation          0.07%  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)        3  Import route data (1T)          48.11%  1.17 sec  1.16 sec 
[12/06 10:49:37    186s] (I)        3  Phase 1g                         1.36%  0.03 sec  0.03 sec 
[12/06 10:49:37    186s] (I)        3  Phase 1h                         1.34%  0.03 sec  0.03 sec 
[12/06 10:49:37    186s] (I)        3  Generate topology                1.29%  0.03 sec  0.03 sec 
[12/06 10:49:37    186s] (I)        3  Phase 1a                         1.08%  0.03 sec  0.03 sec 
[12/06 10:49:37    186s] (I)        3  Layer assignment (1T)            0.98%  0.02 sec  0.02 sec 
[12/06 10:49:37    186s] (I)        3  Import place data                0.86%  0.02 sec  0.02 sec 
[12/06 10:49:37    186s] (I)        3  Phase 1b                         0.50%  0.01 sec  0.01 sec 
[12/06 10:49:37    186s] (I)        3  Phase 1e                         0.44%  0.01 sec  0.01 sec 
[12/06 10:49:37    186s] (I)        3  Export all nets                  0.25%  0.01 sec  0.01 sec 
[12/06 10:49:37    186s] (I)        3  Phase 1d                         0.03%  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)        3  Set wire vias                    0.03%  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)        3  Phase 1f                         0.00%  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)        4  Model blockage capacity         25.80%  0.63 sec  0.62 sec 
[12/06 10:49:37    186s] (I)        4  Read blockages ( Layer 2-10 )   20.41%  0.50 sec  0.49 sec 
[12/06 10:49:37    186s] (I)        4  Post Routing                     2.67%  0.06 sec  0.06 sec 
[12/06 10:49:37    186s] (I)        4  Initialize 3D grid graph         1.31%  0.03 sec  0.03 sec 
[12/06 10:49:37    186s] (I)        4  Pattern routing (1T)             0.74%  0.02 sec  0.02 sec 
[12/06 10:49:37    186s] (I)        4  Read nets                        0.62%  0.01 sec  0.01 sec 
[12/06 10:49:37    186s] (I)        4  Add via demand to 2D             0.25%  0.01 sec  0.01 sec 
[12/06 10:49:37    186s] (I)        4  Read instances and placement     0.24%  0.01 sec  0.01 sec 
[12/06 10:49:37    186s] (I)        4  Read prerouted                   0.10%  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)        4  Move terms for access (1T)       0.05%  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)        4  Read unlegalized nets            0.04%  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)        5  Initialize 3D capacity          24.25%  0.59 sec  0.59 sec 
[12/06 10:49:37    186s] (I)        5  Read PG blockages               20.21%  0.49 sec  0.49 sec 
[12/06 10:49:37    186s] (I)        5  Read instance blockages          0.14%  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[12/06 10:49:37    186s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[12/06 10:49:37    186s]         Early Global Route - eGR only step done. (took cpu=0:00:02.6 real=0:00:02.6)
[12/06 10:49:37    186s]       Routing using eGR only done.
[12/06 10:49:37    186s] Net route status summary:
[12/06 10:49:37    186s]   Clock:        43 (unrouted=1, trialRouted=0, noStatus=0, routed=42, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 10:49:37    186s]   Non-clock: 19083 (unrouted=12042, trialRouted=7041, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12041, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 10:49:37    186s] 
[12/06 10:49:37    186s] CCOPT: Done with clock implementation routing.
[12/06 10:49:37    186s] 
[12/06 10:49:37    186s]       Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:02.6 real=0:00:02.7)
[12/06 10:49:37    186s]     Clock implementation routing done.
[12/06 10:49:37    186s]     Leaving CCOpt scope - extractRC...
[12/06 10:49:37    186s]     Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/06 10:49:37    186s] Extraction called for design 'torus_D_W32' of instances=7068 and nets=19126 using extraction engine 'preRoute' .
[12/06 10:49:37    186s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 10:49:37    186s] Type 'man IMPEXT-3530' for more detail.
[12/06 10:49:37    186s] PreRoute RC Extraction called for design torus_D_W32.
[12/06 10:49:37    186s] RC Extraction called in multi-corner(1) mode.
[12/06 10:49:37    186s] RCMode: PreRoute
[12/06 10:49:37    186s]       RC Corner Indexes            0   
[12/06 10:49:37    186s] Capacitance Scaling Factor   : 1.00000 
[12/06 10:49:37    186s] Resistance Scaling Factor    : 1.00000 
[12/06 10:49:37    186s] Clock Cap. Scaling Factor    : 1.00000 
[12/06 10:49:37    186s] Clock Res. Scaling Factor    : 1.00000 
[12/06 10:49:37    186s] Shrink Factor                : 1.00000
[12/06 10:49:37    186s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 10:49:37    186s] Using capacitance table file ...
[12/06 10:49:37    186s] 
[12/06 10:49:37    186s] Trim Metal Layers:
[12/06 10:49:37    186s] LayerId::1 widthSet size::4
[12/06 10:49:37    186s] LayerId::2 widthSet size::4
[12/06 10:49:37    186s] LayerId::3 widthSet size::4
[12/06 10:49:37    186s] LayerId::4 widthSet size::4
[12/06 10:49:37    186s] LayerId::5 widthSet size::4
[12/06 10:49:37    186s] LayerId::6 widthSet size::4
[12/06 10:49:37    186s] LayerId::7 widthSet size::4
[12/06 10:49:37    186s] LayerId::8 widthSet size::4
[12/06 10:49:37    186s] LayerId::9 widthSet size::4
[12/06 10:49:37    186s] LayerId::10 widthSet size::2
[12/06 10:49:37    186s] Updating RC grid for preRoute extraction ...
[12/06 10:49:37    186s] eee: pegSigSF::1.070000
[12/06 10:49:37    186s] Initializing multi-corner capacitance tables ... 
[12/06 10:49:37    186s] Initializing multi-corner resistance tables ...
[12/06 10:49:37    186s] eee: l::1 avDens::0.110237 usedTrk::70004.888911 availTrk::635040.000000 sigTrk::70004.888911
[12/06 10:49:37    186s] eee: l::2 avDens::0.079389 usedTrk::7709.432779 availTrk::97110.000000 sigTrk::7709.432779
[12/06 10:49:37    186s] eee: l::3 avDens::0.092050 usedTrk::9394.622224 availTrk::102060.000000 sigTrk::9394.622224
[12/06 10:49:37    186s] eee: l::4 avDens::0.116419 usedTrk::10341.466663 availTrk::88830.000000 sigTrk::10341.466663
[12/06 10:49:37    186s] eee: l::5 avDens::0.004170 usedTrk::2648.211150 availTrk::635040.000000 sigTrk::2648.211150
[12/06 10:49:37    186s] eee: l::6 avDens::0.003360 usedTrk::2133.777816 availTrk::635040.000000 sigTrk::2133.777816
[12/06 10:49:37    186s] eee: l::7 avDens::0.120750 usedTrk::8911.333342 availTrk::73800.000000 sigTrk::8911.333342
[12/06 10:49:37    186s] eee: l::8 avDens::0.070141 usedTrk::664.411111 availTrk::9472.500000 sigTrk::664.411111
[12/06 10:49:37    186s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:49:37    186s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:49:37    186s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 10:49:37    186s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.271737 uaWl=1.000000 uaWlH=0.572139 aWlH=0.000000 lMod=0 pMax=0.900600 pMod=78 wcR=0.693800 newSi=0.001600 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/06 10:49:37    186s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2695.191M)
[12/06 10:49:37    186s]     Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/06 10:49:37    186s]     Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 10:49:37    186s]     Leaving CCOpt scope - Initializing placement interface...
[12/06 10:49:37    186s] OPERPROF: Starting DPlace-Init at level 1, MEM:2695.2M, EPOCH TIME: 1733500177.800629
[12/06 10:49:37    186s] Processing tracks to init pin-track alignment.
[12/06 10:49:37    186s] z: 2, totalTracks: 1
[12/06 10:49:37    186s] z: 4, totalTracks: 1
[12/06 10:49:37    186s] z: 6, totalTracks: 1
[12/06 10:49:37    186s] z: 8, totalTracks: 1
[12/06 10:49:37    186s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:49:37    186s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2695.2M, EPOCH TIME: 1733500177.813383
[12/06 10:49:37    186s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:37    186s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:37    186s] 
[12/06 10:49:37    186s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:49:37    186s] OPERPROF:     Starting CMU at level 3, MEM:2695.2M, EPOCH TIME: 1733500177.880071
[12/06 10:49:37    186s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2695.2M, EPOCH TIME: 1733500177.881407
[12/06 10:49:37    186s] 
[12/06 10:49:37    186s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 10:49:37    186s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.078, REAL:0.078, MEM:2695.2M, EPOCH TIME: 1733500177.891722
[12/06 10:49:37    186s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2695.2M, EPOCH TIME: 1733500177.891772
[12/06 10:49:37    186s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2695.2M, EPOCH TIME: 1733500177.892140
[12/06 10:49:37    186s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2695.2MB).
[12/06 10:49:37    186s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.099, REAL:0.100, MEM:2695.2M, EPOCH TIME: 1733500177.900687
[12/06 10:49:37    186s]     Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:37    186s]     Legalizer reserving space for clock trees
[12/06 10:49:37    186s]     Calling post conditioning for eGRPC...
[12/06 10:49:37    186s]       eGRPC...
[12/06 10:49:37    186s]         eGRPC active optimizations:
[12/06 10:49:37    186s]          - Move Down
[12/06 10:49:37    186s]          - Downsizing before DRV sizing
[12/06 10:49:37    186s]          - DRV fixing with sizing
[12/06 10:49:37    186s]          - Move to fanout
[12/06 10:49:37    186s]          - Cloning
[12/06 10:49:37    186s]         
[12/06 10:49:37    186s]         Currently running CTS, using active skew data
[12/06 10:49:37    186s]         Reset bufferability constraints...
[12/06 10:49:37    186s]         Resetting previous bufferability status on all nets so that eGRPC will attempt to fix all clock tree violations.
[12/06 10:49:37    186s]         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 10:49:37    186s] End AAE Lib Interpolated Model. (MEM=2695.19 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 10:49:37    186s]         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:37    186s]         Reset bufferability constraints done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:38    186s]         Clock DAG stats eGRPC initial state:
[12/06 10:49:38    186s]           cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:38    186s]           sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:38    186s]           misc counts      : r=1, pp=0
[12/06 10:49:38    186s]           cell areas       : b=387.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=387.360um^2
[12/06 10:49:38    186s]           cell capacitance : b=0.182pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.182pF
[12/06 10:49:38    186s]           sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:38    186s]           wire capacitance : top=0.000pF, trunk=0.515pF, leaf=1.645pF, total=2.160pF
[12/06 10:49:38    186s]           wire lengths     : top=0.000um, trunk=4676.582um, leaf=11955.600um, total=16632.182um
[12/06 10:49:38    186s]           hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
[12/06 10:49:38    186s]         Clock DAG net violations eGRPC initial state:
[12/06 10:49:38    186s]           Remaining Transition : {count=2, worst=[0.004ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.005ns
[12/06 10:49:38    186s]         Clock DAG primary half-corner transition distribution eGRPC initial state:
[12/06 10:49:38    186s]           Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.094ns {2 <= 0.054ns, 3 <= 0.072ns, 5 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 10:49:38    186s]           Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.006ns min=0.070ns max=0.090ns {0 <= 0.054ns, 6 <= 0.072ns, 21 <= 0.081ns, 1 <= 0.085ns, 3 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 10:49:38    186s]         Clock DAG library cell distribution eGRPC initial state {count}:
[12/06 10:49:38    186s]            Bufs: CKBD16: 33 CKBD12: 4 CKBD8: 1 CKBD6: 4 
[12/06 10:49:38    186s]         Clock DAG hash eGRPC initial state: 3682107947604691985 15521611635633080307
[12/06 10:49:38    186s]         CTS services accumulated run-time stats eGRPC initial state:
[12/06 10:49:38    186s]           delay calculator: calls=17716, total_wall_time=0.976s, mean_wall_time=0.055ms
[12/06 10:49:38    186s]           legalizer: calls=4235, total_wall_time=0.114s, mean_wall_time=0.027ms
[12/06 10:49:38    186s]           steiner router: calls=13084, total_wall_time=2.883s, mean_wall_time=0.220ms
[12/06 10:49:38    186s]         Primary reporting skew groups eGRPC initial state:
[12/06 10:49:38    186s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.322, avg=0.304, sd=0.014], skew [0.048 vs 0.052], 100% {0.274, 0.322} (wid=0.054 ws=0.051) (gid=0.293 gs=0.036)
[12/06 10:49:38    186s]               min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:49:38    186s]               max path sink: ys[0].xs[1].torus_switch_xy/e_out_y_reg_reg[0]/CP
[12/06 10:49:38    186s]         Skew group summary eGRPC initial state:
[12/06 10:49:38    186s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.322, avg=0.304, sd=0.014], skew [0.048 vs 0.052], 100% {0.274, 0.322} (wid=0.054 ws=0.051) (gid=0.293 gs=0.036)
[12/06 10:49:38    186s]         eGRPC Moving buffers...
[12/06 10:49:38    186s]           Clock DAG hash before 'eGRPC Moving buffers': 3682107947604691985 15521611635633080307
[12/06 10:49:38    186s]           CTS services accumulated run-time stats before 'eGRPC Moving buffers':
[12/06 10:49:38    186s]             delay calculator: calls=17716, total_wall_time=0.976s, mean_wall_time=0.055ms
[12/06 10:49:38    186s]             legalizer: calls=4235, total_wall_time=0.114s, mean_wall_time=0.027ms
[12/06 10:49:38    186s]             steiner router: calls=13084, total_wall_time=2.883s, mean_wall_time=0.220ms
[12/06 10:49:38    186s]           Violation analysis...
[12/06 10:49:38    186s]           Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:38    186s]           Moving buffers down: ...20% ...40% ...60% ...80% ...100% 
[12/06 10:49:38    186s]           
[12/06 10:49:38    186s]             Nodes to move:         1
[12/06 10:49:38    186s]             Processed:             1
[12/06 10:49:38    186s]             Moved (slew improved): 0
[12/06 10:49:38    186s]             Moved (slew fixed):    0
[12/06 10:49:38    186s]             Not moved:             1
[12/06 10:49:38    186s]           Clock DAG stats after 'eGRPC Moving buffers':
[12/06 10:49:38    186s]             cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:38    186s]             sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:38    186s]             misc counts      : r=1, pp=0
[12/06 10:49:38    187s]             cell areas       : b=387.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=387.360um^2
[12/06 10:49:38    187s]             cell capacitance : b=0.182pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.182pF
[12/06 10:49:38    187s]             sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:38    187s]             wire capacitance : top=0.000pF, trunk=0.515pF, leaf=1.645pF, total=2.160pF
[12/06 10:49:38    187s]             wire lengths     : top=0.000um, trunk=4676.582um, leaf=11955.600um, total=16632.182um
[12/06 10:49:38    187s]             hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
[12/06 10:49:38    187s]           Clock DAG net violations after 'eGRPC Moving buffers':
[12/06 10:49:38    187s]             Remaining Transition : {count=2, worst=[0.004ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.005ns
[12/06 10:49:38    187s]           Clock DAG primary half-corner transition distribution after 'eGRPC Moving buffers':
[12/06 10:49:38    187s]             Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.094ns {2 <= 0.054ns, 3 <= 0.072ns, 5 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 10:49:38    187s]             Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.006ns min=0.070ns max=0.090ns {0 <= 0.054ns, 6 <= 0.072ns, 21 <= 0.081ns, 1 <= 0.085ns, 3 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 10:49:38    187s]           Clock DAG library cell distribution after 'eGRPC Moving buffers' {count}:
[12/06 10:49:38    187s]              Bufs: CKBD16: 33 CKBD12: 4 CKBD8: 1 CKBD6: 4 
[12/06 10:49:38    187s]           Clock DAG hash after 'eGRPC Moving buffers': 3682107947604691985 15521611635633080307
[12/06 10:49:38    187s]           CTS services accumulated run-time stats after 'eGRPC Moving buffers':
[12/06 10:49:38    187s]             delay calculator: calls=17719, total_wall_time=0.977s, mean_wall_time=0.055ms
[12/06 10:49:38    187s]             legalizer: calls=4238, total_wall_time=0.116s, mean_wall_time=0.027ms
[12/06 10:49:38    187s]             steiner router: calls=13085, total_wall_time=2.883s, mean_wall_time=0.220ms
[12/06 10:49:38    187s]           Primary reporting skew groups after 'eGRPC Moving buffers':
[12/06 10:49:38    187s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.322], skew [0.048 vs 0.052]
[12/06 10:49:38    187s]                 min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:49:38    187s]                 max path sink: ys[0].xs[1].torus_switch_xy/e_out_y_reg_reg[0]/CP
[12/06 10:49:38    187s]           Skew group summary after 'eGRPC Moving buffers':
[12/06 10:49:38    187s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.322], skew [0.048 vs 0.052]
[12/06 10:49:38    187s]           Legalizer API calls during this step: 3 succeeded with high effort: 3 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:38    187s]         eGRPC Moving buffers done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:38    187s]         eGRPC Initial Pass of Downsizing Clock Tree cells...
[12/06 10:49:38    187s]           Clock DAG hash before 'eGRPC Initial Pass of Downsizing Clock Tree cells': 3682107947604691985 15521611635633080307
[12/06 10:49:38    187s]           CTS services accumulated run-time stats before 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 10:49:38    187s]             delay calculator: calls=17719, total_wall_time=0.977s, mean_wall_time=0.055ms
[12/06 10:49:38    187s]             legalizer: calls=4238, total_wall_time=0.116s, mean_wall_time=0.027ms
[12/06 10:49:38    187s]             steiner router: calls=13085, total_wall_time=2.883s, mean_wall_time=0.220ms
[12/06 10:49:38    187s]           Artificially removing long paths...
[12/06 10:49:38    187s]             Clock DAG hash before 'Artificially removing long paths': 3682107947604691985 15521611635633080307
[12/06 10:49:38    187s]             CTS services accumulated run-time stats before 'Artificially removing long paths':
[12/06 10:49:38    187s]               delay calculator: calls=17719, total_wall_time=0.977s, mean_wall_time=0.055ms
[12/06 10:49:38    187s]               legalizer: calls=4238, total_wall_time=0.116s, mean_wall_time=0.027ms
[12/06 10:49:38    187s]               steiner router: calls=13085, total_wall_time=2.883s, mean_wall_time=0.220ms
[12/06 10:49:38    187s]             Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:38    187s]           Artificially removing long paths done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:38    187s]           Modifying slew-target multiplier from 1 to 0.9
[12/06 10:49:38    187s]           Downsizing prefiltering...
[12/06 10:49:38    187s]           Downsizing prefiltering done.
[12/06 10:49:38    187s]           Downsizing: ...20% ...40% ...60% ...80% ...100% 
[12/06 10:49:38    187s]           DoDownSizing Summary : numSized = 0, numUnchanged = 14, numSkippedDueToOther = 0, numSkippedDueToCloseToSlewTarget = 22, numSkippedDueToCloseToSkewTarget = 7
[12/06 10:49:38    187s]           CCOpt-eGRPC Downsizing: considered: 14, tested: 0, violation detected: 0, violation ignored (due to small violation): 0, cannot run: 0, attempted: 14, unsuccessful: 0, sized: 0
[12/06 10:49:38    187s]           Reverting slew-target multiplier from 0.9 to 1
[12/06 10:49:38    187s]           Clock DAG stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 10:49:38    187s]             cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:38    187s]             sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:38    187s]             misc counts      : r=1, pp=0
[12/06 10:49:38    187s]             cell areas       : b=387.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=387.360um^2
[12/06 10:49:38    187s]             cell capacitance : b=0.182pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.182pF
[12/06 10:49:38    187s]             sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:38    187s]             wire capacitance : top=0.000pF, trunk=0.515pF, leaf=1.645pF, total=2.160pF
[12/06 10:49:38    187s]             wire lengths     : top=0.000um, trunk=4676.582um, leaf=11955.600um, total=16632.182um
[12/06 10:49:38    187s]             hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
[12/06 10:49:38    187s]           Clock DAG net violations after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 10:49:38    187s]             Remaining Transition : {count=2, worst=[0.004ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.005ns
[12/06 10:49:38    187s]           Clock DAG primary half-corner transition distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 10:49:38    187s]             Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.094ns {2 <= 0.054ns, 3 <= 0.072ns, 5 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 10:49:38    187s]             Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.006ns min=0.070ns max=0.090ns {0 <= 0.054ns, 6 <= 0.072ns, 21 <= 0.081ns, 1 <= 0.085ns, 3 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 10:49:38    187s]           Clock DAG library cell distribution after 'eGRPC Initial Pass of Downsizing Clock Tree cells' {count}:
[12/06 10:49:38    187s]              Bufs: CKBD16: 33 CKBD12: 4 CKBD8: 1 CKBD6: 4 
[12/06 10:49:38    187s]           Clock DAG hash after 'eGRPC Initial Pass of Downsizing Clock Tree cells': 3682107947604691985 15521611635633080307
[12/06 10:49:38    187s]           CTS services accumulated run-time stats after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 10:49:38    187s]             delay calculator: calls=17999, total_wall_time=0.983s, mean_wall_time=0.055ms
[12/06 10:49:38    187s]             legalizer: calls=4252, total_wall_time=0.116s, mean_wall_time=0.027ms
[12/06 10:49:38    187s]             steiner router: calls=13337, total_wall_time=2.885s, mean_wall_time=0.216ms
[12/06 10:49:38    187s]           Primary reporting skew groups after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 10:49:38    187s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.322], skew [0.048 vs 0.052]
[12/06 10:49:38    187s]                 min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:49:38    187s]                 max path sink: ys[0].xs[1].torus_switch_xy/e_out_y_reg_reg[0]/CP
[12/06 10:49:38    187s]           Skew group summary after 'eGRPC Initial Pass of Downsizing Clock Tree cells':
[12/06 10:49:38    187s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.322], skew [0.048 vs 0.052]
[12/06 10:49:38    187s]           Legalizer API calls during this step: 14 succeeded with high effort: 14 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:38    187s]         eGRPC Initial Pass of Downsizing Clock Tree cells done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:38    187s]         eGRPC Fixing DRVs...
[12/06 10:49:38    187s]           Clock DAG hash before 'eGRPC Fixing DRVs': 3682107947604691985 15521611635633080307
[12/06 10:49:38    187s]           CTS services accumulated run-time stats before 'eGRPC Fixing DRVs':
[12/06 10:49:38    187s]             delay calculator: calls=17999, total_wall_time=0.983s, mean_wall_time=0.055ms
[12/06 10:49:38    187s]             legalizer: calls=4252, total_wall_time=0.116s, mean_wall_time=0.027ms
[12/06 10:49:38    187s]             steiner router: calls=13337, total_wall_time=2.885s, mean_wall_time=0.216ms
[12/06 10:49:38    187s]           Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/06 10:49:38    187s]           CCOpt-eGRPC: considered: 43, tested: 43, violation detected: 2, violation ignored (due to small violation): 1, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[12/06 10:49:38    187s]           
[12/06 10:49:38    187s]           Statistics: Fix DRVs (cell sizing):
[12/06 10:49:38    187s]           ===================================
[12/06 10:49:38    187s]           
[12/06 10:49:38    187s]           Cell changes by Net Type:
[12/06 10:49:38    187s]           
[12/06 10:49:38    187s]           -------------------------------------------------------------------------------------------------------------------
[12/06 10:49:38    187s]           Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/06 10:49:38    187s]           -------------------------------------------------------------------------------------------------------------------
[12/06 10:49:38    187s]           top                0                    0           0            0                    0                  0
[12/06 10:49:38    187s]           trunk              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[12/06 10:49:38    187s]           leaf               0                    0           0            0                    0                  0
[12/06 10:49:38    187s]           -------------------------------------------------------------------------------------------------------------------
[12/06 10:49:38    187s]           Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[12/06 10:49:38    187s]           -------------------------------------------------------------------------------------------------------------------
[12/06 10:49:38    187s]           
[12/06 10:49:38    187s]           Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[12/06 10:49:38    187s]           Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/06 10:49:38    187s]           
[12/06 10:49:38    187s]           Clock DAG stats after 'eGRPC Fixing DRVs':
[12/06 10:49:38    187s]             cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:38    187s]             sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:38    187s]             misc counts      : r=1, pp=0
[12/06 10:49:38    187s]             cell areas       : b=387.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=387.360um^2
[12/06 10:49:38    187s]             cell capacitance : b=0.182pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.182pF
[12/06 10:49:38    187s]             sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:38    187s]             wire capacitance : top=0.000pF, trunk=0.515pF, leaf=1.645pF, total=2.160pF
[12/06 10:49:38    187s]             wire lengths     : top=0.000um, trunk=4676.582um, leaf=11955.600um, total=16632.182um
[12/06 10:49:38    187s]             hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
[12/06 10:49:38    187s]           Clock DAG net violations after 'eGRPC Fixing DRVs':
[12/06 10:49:38    187s]             Remaining Transition : {count=2, worst=[0.004ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.005ns
[12/06 10:49:38    187s]           Clock DAG primary half-corner transition distribution after 'eGRPC Fixing DRVs':
[12/06 10:49:38    187s]             Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.094ns {2 <= 0.054ns, 3 <= 0.072ns, 5 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 10:49:38    187s]             Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.006ns min=0.070ns max=0.090ns {0 <= 0.054ns, 6 <= 0.072ns, 21 <= 0.081ns, 1 <= 0.085ns, 3 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 10:49:38    187s]           Clock DAG library cell distribution after 'eGRPC Fixing DRVs' {count}:
[12/06 10:49:38    187s]              Bufs: CKBD16: 33 CKBD12: 4 CKBD8: 1 CKBD6: 4 
[12/06 10:49:38    187s]           Clock DAG hash after 'eGRPC Fixing DRVs': 3682107947604691985 15521611635633080307
[12/06 10:49:38    187s]           CTS services accumulated run-time stats after 'eGRPC Fixing DRVs':
[12/06 10:49:38    187s]             delay calculator: calls=18018, total_wall_time=0.984s, mean_wall_time=0.055ms
[12/06 10:49:38    187s]             legalizer: calls=4253, total_wall_time=0.116s, mean_wall_time=0.027ms
[12/06 10:49:38    187s]             steiner router: calls=13355, total_wall_time=2.885s, mean_wall_time=0.216ms
[12/06 10:49:38    187s]           Primary reporting skew groups after 'eGRPC Fixing DRVs':
[12/06 10:49:38    187s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.322], skew [0.048 vs 0.052]
[12/06 10:49:38    187s]                 min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:49:38    187s]                 max path sink: ys[0].xs[1].torus_switch_xy/e_out_y_reg_reg[0]/CP
[12/06 10:49:38    187s]           Skew group summary after 'eGRPC Fixing DRVs':
[12/06 10:49:38    187s]             skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.322], skew [0.048 vs 0.052]
[12/06 10:49:38    187s]           Legalizer API calls during this step: 1 succeeded with high effort: 1 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:49:38    187s]         eGRPC Fixing DRVs done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:38    187s]         
[12/06 10:49:38    187s]         Slew Diagnostics: After DRV fixing
[12/06 10:49:38    187s]         ==================================
[12/06 10:49:38    187s]         
[12/06 10:49:38    187s]         Global Causes:
[12/06 10:49:38    187s]         
[12/06 10:49:38    187s]         -------------------------------------
[12/06 10:49:38    187s]         Cause
[12/06 10:49:38    187s]         -------------------------------------
[12/06 10:49:38    187s]         DRV fixing with buffering is disabled
[12/06 10:49:38    187s]         -------------------------------------
[12/06 10:49:38    187s]         
[12/06 10:49:38    187s]         Top 5 overslews:
[12/06 10:49:38    187s]         
[12/06 10:49:38    187s]         -----------------------------------------------------------------------------
[12/06 10:49:38    187s]         Overslew    Causes                                      Driving Pin
[12/06 10:49:38    187s]         -----------------------------------------------------------------------------
[12/06 10:49:38    187s]         0.004ns     Inst already optimally sized (CKBD16)       CTS_ccl_buf_00043/Z
[12/06 10:49:38    187s]         0.001ns     Violation below threshold for DRV sizing    CTS_ccl_a_buf_00012/Z
[12/06 10:49:38    187s]         -----------------------------------------------------------------------------
[12/06 10:49:38    187s]         
[12/06 10:49:38    187s]         Slew diagnostics counts from the 2 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/06 10:49:38    187s]         
[12/06 10:49:38    187s]         ------------------------------------------------------
[12/06 10:49:38    187s]         Cause                                       Occurences
[12/06 10:49:38    187s]         ------------------------------------------------------
[12/06 10:49:38    187s]         Violation below threshold for DRV sizing        1
[12/06 10:49:38    187s]         Inst already optimally sized                    1
[12/06 10:49:38    187s]         ------------------------------------------------------
[12/06 10:49:38    187s]         
[12/06 10:49:38    187s]         Violation diagnostics counts from the 2 nodes that have violations:
[12/06 10:49:38    187s]         
[12/06 10:49:38    187s]         ------------------------------------------------------
[12/06 10:49:38    187s]         Cause                                       Occurences
[12/06 10:49:38    187s]         ------------------------------------------------------
[12/06 10:49:38    187s]         Violation below threshold for DRV sizing        1
[12/06 10:49:38    187s]         Inst already optimally sized                    1
[12/06 10:49:38    187s]         ------------------------------------------------------
[12/06 10:49:38    187s]         
[12/06 10:49:38    187s]         Reconnecting optimized routes...
[12/06 10:49:38    187s]         Reset timing graph...
[12/06 10:49:38    187s] Ignoring AAE DB Resetting ...
[12/06 10:49:38    187s]         Reset timing graph done.
[12/06 10:49:38    187s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[12/06 10:49:38    187s]         Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:38    187s]         Violation analysis...
[12/06 10:49:38    187s] End AAE Lib Interpolated Model. (MEM=2733.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 10:49:38    187s]         Violation analysis done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:38    187s]         Moving clock insts towards fanout...
[12/06 10:49:38    187s]         Move to sink centre: considered=2, unsuccessful=0, alreadyClose=0, noImprovementFound=2, degradedSlew=0, degradedSkew=0, insufficientImprovement=0, accepted=0
[12/06 10:49:38    187s]         Moving clock insts towards fanout done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:49:38    187s]         Clock instances to consider for cloning: 0
[12/06 10:49:38    187s]         Reset timing graph...
[12/06 10:49:38    187s] Ignoring AAE DB Resetting ...
[12/06 10:49:38    187s]         Reset timing graph done.
[12/06 10:49:38    187s]         Set dirty flag on 0 instances, 0 nets
[12/06 10:49:38    187s] End AAE Lib Interpolated Model. (MEM=2733.35 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 10:49:38    187s]         Clock DAG stats before routing clock trees:
[12/06 10:49:38    187s]           cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:49:38    187s]           sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:49:38    187s]           misc counts      : r=1, pp=0
[12/06 10:49:38    187s]           cell areas       : b=387.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=387.360um^2
[12/06 10:49:38    187s]           cell capacitance : b=0.182pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.182pF
[12/06 10:49:38    187s]           sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:49:38    187s]           wire capacitance : top=0.000pF, trunk=0.515pF, leaf=1.645pF, total=2.160pF
[12/06 10:49:38    187s]           wire lengths     : top=0.000um, trunk=4676.582um, leaf=11955.600um, total=16632.182um
[12/06 10:49:38    187s]           hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
[12/06 10:49:38    187s]         Clock DAG net violations before routing clock trees:
[12/06 10:49:38    187s]           Remaining Transition : {count=2, worst=[0.004ns, 0.001ns]} avg=0.003ns sd=0.002ns sum=0.005ns
[12/06 10:49:38    187s]         Clock DAG primary half-corner transition distribution before routing clock trees:
[12/06 10:49:38    187s]           Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.094ns {2 <= 0.054ns, 3 <= 0.072ns, 5 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 10:49:38    187s]           Leaf  : target=0.089ns count=32 avg=0.075ns sd=0.006ns min=0.070ns max=0.090ns {0 <= 0.054ns, 6 <= 0.072ns, 21 <= 0.081ns, 1 <= 0.085ns, 3 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 10:49:38    187s]         Clock DAG library cell distribution before routing clock trees {count}:
[12/06 10:49:38    187s]            Bufs: CKBD16: 33 CKBD12: 4 CKBD8: 1 CKBD6: 4 
[12/06 10:49:38    187s]         Clock DAG hash before routing clock trees: 3682107947604691985 15521611635633080307
[12/06 10:49:38    187s]         CTS services accumulated run-time stats before routing clock trees:
[12/06 10:49:38    187s]           delay calculator: calls=18107, total_wall_time=0.991s, mean_wall_time=0.055ms
[12/06 10:49:38    187s]           legalizer: calls=4263, total_wall_time=0.117s, mean_wall_time=0.027ms
[12/06 10:49:38    187s]           steiner router: calls=13380, total_wall_time=2.898s, mean_wall_time=0.217ms
[12/06 10:49:38    187s]         Primary reporting skew groups before routing clock trees:
[12/06 10:49:38    187s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.322, avg=0.304, sd=0.014], skew [0.048 vs 0.052], 100% {0.274, 0.322} (wid=0.054 ws=0.051) (gid=0.293 gs=0.036)
[12/06 10:49:38    187s]               min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:49:38    187s]               max path sink: ys[0].xs[1].torus_switch_xy/e_out_y_reg_reg[0]/CP
[12/06 10:49:38    187s]         Skew group summary before routing clock trees:
[12/06 10:49:38    187s]           skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.322, avg=0.304, sd=0.014], skew [0.048 vs 0.052], 100% {0.274, 0.322} (wid=0.054 ws=0.051) (gid=0.293 gs=0.036)
[12/06 10:49:38    187s]       eGRPC done.
[12/06 10:49:38    187s]     Calling post conditioning for eGRPC done.
[12/06 10:49:38    187s]   eGR Post Conditioning loop iteration 0 done.
[12/06 10:49:38    187s]   Refine place not called during Post Conditioning. Calling it now the eGR->PC Loop is complete.
[12/06 10:49:38    187s]   Leaving CCOpt scope - Cleaning up placement interface...
[12/06 10:49:38    187s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2742.9M, EPOCH TIME: 1733500178.455733
[12/06 10:49:38    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:38    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:38    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:38    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:38    187s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.035, REAL:0.035, MEM:2725.9M, EPOCH TIME: 1733500178.491030
[12/06 10:49:38    187s]   Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:49:38    187s]   Leaving CCOpt scope - ClockRefiner...
[12/06 10:49:38    187s]   Assigned high priority to 0 instances.
[12/06 10:49:38    187s]   Soft fixed 42 clock instances.
[12/06 10:49:38    187s]   Performing Single Pass Refine Place.
[12/06 10:49:38    187s]   Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/06 10:49:38    187s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2716.3M, EPOCH TIME: 1733500178.494207
[12/06 10:49:38    187s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2716.3M, EPOCH TIME: 1733500178.494273
[12/06 10:49:38    187s] Processing tracks to init pin-track alignment.
[12/06 10:49:38    187s] z: 2, totalTracks: 1
[12/06 10:49:38    187s] z: 4, totalTracks: 1
[12/06 10:49:38    187s] z: 6, totalTracks: 1
[12/06 10:49:38    187s] z: 8, totalTracks: 1
[12/06 10:49:38    187s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:49:38    187s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2716.3M, EPOCH TIME: 1733500178.504969
[12/06 10:49:38    187s] Info: 42 insts are soft-fixed.
[12/06 10:49:38    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:38    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:38    187s] 
[12/06 10:49:38    187s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:49:38    187s] OPERPROF:       Starting CMU at level 4, MEM:2716.3M, EPOCH TIME: 1733500178.579588
[12/06 10:49:38    187s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2716.3M, EPOCH TIME: 1733500178.580957
[12/06 10:49:38    187s] 
[12/06 10:49:38    187s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 10:49:38    187s] Info: 42 insts are soft-fixed.
[12/06 10:49:38    187s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.086, REAL:0.087, MEM:2716.3M, EPOCH TIME: 1733500178.591476
[12/06 10:49:38    187s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2716.3M, EPOCH TIME: 1733500178.591523
[12/06 10:49:38    187s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2716.3M, EPOCH TIME: 1733500178.591942
[12/06 10:49:38    187s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2716.3MB).
[12/06 10:49:38    187s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.105, REAL:0.106, MEM:2716.3M, EPOCH TIME: 1733500178.600481
[12/06 10:49:38    187s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.106, REAL:0.106, MEM:2716.3M, EPOCH TIME: 1733500178.600513
[12/06 10:49:38    187s] TDRefine: refinePlace mode is spiral
[12/06 10:49:38    187s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1090620.4
[12/06 10:49:38    187s] OPERPROF: Starting RefinePlace at level 1, MEM:2716.3M, EPOCH TIME: 1733500178.600579
[12/06 10:49:38    187s] *** Starting refinePlace (0:03:07 mem=2716.3M) ***
[12/06 10:49:38    187s] Total net bbox length = 7.031e+05 (3.507e+05 3.524e+05) (ext = 2.010e+04)
[12/06 10:49:38    187s] 
[12/06 10:49:38    187s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:49:38    187s] Info: 42 insts are soft-fixed.
[12/06 10:49:38    187s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 10:49:38    187s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 10:49:38    187s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 10:49:38    187s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:49:38    187s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:49:38    187s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2716.3M, EPOCH TIME: 1733500178.630441
[12/06 10:49:38    187s] Starting refinePlace ...
[12/06 10:49:38    187s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:49:38    187s] One DDP V2 for no tweak run.
[12/06 10:49:38    187s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:49:38    187s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2716.3M, EPOCH TIME: 1733500178.699714
[12/06 10:49:38    187s] DDP initSite1 nrRow 831 nrJob 831
[12/06 10:49:38    187s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2716.3M, EPOCH TIME: 1733500178.699804
[12/06 10:49:38    187s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.015, REAL:0.015, MEM:2716.3M, EPOCH TIME: 1733500178.714532
[12/06 10:49:38    187s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2716.3M, EPOCH TIME: 1733500178.714574
[12/06 10:49:38    187s] DDP markSite nrRow 831 nrJob 831
[12/06 10:49:38    187s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.019, REAL:0.019, MEM:2716.3M, EPOCH TIME: 1733500178.733745
[12/06 10:49:38    187s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.034, REAL:0.034, MEM:2716.3M, EPOCH TIME: 1733500178.733851
[12/06 10:49:38    187s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 10:49:38    187s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2716.3MB) @(0:03:08 - 0:03:08).
[12/06 10:49:38    187s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 10:49:38    187s] wireLenOptFixPriorityInst 3136 inst fixed
[12/06 10:49:38    187s] 
[12/06 10:49:38    187s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 10:49:38    187s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:49:38    187s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:49:38    187s] Move report: legalization moves 24 insts, mean move: 1.79 um, max move: 6.00 um spiral
[12/06 10:49:38    187s] 	Max move on inst (ys[0].xs[2].torus_switch_xy/xbar_gen[14].xbar_inst/U1): (1320.60, 349.40) --> (1314.60, 349.40)
[12/06 10:49:38    187s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/06 10:49:38    187s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 10:49:38    187s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2700.3MB) @(0:03:08 - 0:03:08).
[12/06 10:49:38    187s] Move report: Detail placement moves 24 insts, mean move: 1.79 um, max move: 6.00 um 
[12/06 10:49:38    187s] 	Max move on inst (ys[0].xs[2].torus_switch_xy/xbar_gen[14].xbar_inst/U1): (1320.60, 349.40) --> (1314.60, 349.40)
[12/06 10:49:38    187s] 	Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2700.3MB
[12/06 10:49:38    187s] Statistics of distance of Instance movement in refine placement:
[12/06 10:49:38    187s]   maximum (X+Y) =         6.00 um
[12/06 10:49:38    187s]   inst (ys[0].xs[2].torus_switch_xy/xbar_gen[14].xbar_inst/U1) with max move: (1320.6, 349.4) -> (1314.6, 349.4)
[12/06 10:49:38    187s]   mean    (X+Y) =         1.79 um
[12/06 10:49:38    187s] Summary Report:
[12/06 10:49:38    187s] Instances move: 24 (out of 7068 movable)
[12/06 10:49:38    187s] Instances flipped: 0
[12/06 10:49:38    187s] Mean displacement: 1.79 um
[12/06 10:49:38    187s] Max displacement: 6.00 um (Instance: ys[0].xs[2].torus_switch_xy/xbar_gen[14].xbar_inst/U1) (1320.6, 349.4) -> (1314.6, 349.4)
[12/06 10:49:38    187s] 	Length: 8 sites, height: 1 rows, site name: core, cell type: MOAI22D1
[12/06 10:49:38    187s] 	Violation at original loc: Placement Blockage Violation
[12/06 10:49:38    187s] Total instances moved : 24
[12/06 10:49:38    187s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.360, REAL:0.360, MEM:2700.3M, EPOCH TIME: 1733500178.990269
[12/06 10:49:38    187s] Total net bbox length = 7.031e+05 (3.507e+05 3.524e+05) (ext = 2.010e+04)
[12/06 10:49:38    187s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2700.3MB
[12/06 10:49:38    187s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2700.3MB) @(0:03:07 - 0:03:08).
[12/06 10:49:38    187s] *** Finished refinePlace (0:03:08 mem=2700.3M) ***
[12/06 10:49:38    187s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1090620.4
[12/06 10:49:38    187s] OPERPROF: Finished RefinePlace at level 1, CPU:0.392, REAL:0.392, MEM:2700.3M, EPOCH TIME: 1733500178.992723
[12/06 10:49:38    187s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2700.3M, EPOCH TIME: 1733500178.992760
[12/06 10:49:38    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7068).
[12/06 10:49:38    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:39    187s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:39    187s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:49:39    187s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.034, REAL:0.034, MEM:2662.3M, EPOCH TIME: 1733500179.027038
[12/06 10:49:39    187s]   ClockRefiner summary
[12/06 10:49:39    187s]   All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3178).
[12/06 10:49:39    187s]   Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 42).
[12/06 10:49:39    187s]   Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3136).
[12/06 10:49:39    187s]   Restoring pStatusCts on 42 clock instances.
[12/06 10:49:39    187s]   Revert refine place priority changes on 0 instances.
[12/06 10:49:39    187s]   Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/06 10:49:39    187s]   CCOpt::Phase::eGRPC done. (took cpu=0:00:04.2 real=0:00:04.2)
[12/06 10:49:39    187s]   CCOpt::Phase::Routing...
[12/06 10:49:39    187s]   Clock implementation routing...
[12/06 10:49:39    187s]     Leaving CCOpt scope - Routing Tools...
[12/06 10:49:39    187s] Net route status summary:
[12/06 10:49:39    187s]   Clock:        43 (unrouted=0, trialRouted=0, noStatus=0, routed=43, fixed=0, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 10:49:39    187s]   Non-clock: 19083 (unrouted=12042, trialRouted=7041, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12041, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 10:49:39    187s]     Routing using eGR in eGR->NR Step...
[12/06 10:49:39    187s]       Early Global Route - eGR->Nr High Frequency step...
[12/06 10:49:39    187s] (ccopt eGR): There are 43 nets to be routed. 0 nets have skip routing designation.
[12/06 10:49:39    187s] (ccopt eGR): There are 43 nets for routing of which 43 have one or more fixed wires.
[12/06 10:49:39    188s] (ccopt eGR): Start to route 43 all nets
[12/06 10:49:39    188s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2662.35 MB )
[12/06 10:49:39    188s] (I)      ==================== Layers =====================
[12/06 10:49:39    188s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:39    188s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 10:49:39    188s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:39    188s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 10:49:39    188s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 10:49:39    188s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 10:49:39    188s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 10:49:39    188s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 10:49:39    188s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 10:49:39    188s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 10:49:39    188s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 10:49:39    188s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 10:49:39    188s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 10:49:39    188s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 10:49:39    188s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 10:49:39    188s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 10:49:39    188s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 10:49:39    188s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 10:49:39    188s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 10:49:39    188s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 10:49:39    188s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 10:49:39    188s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 10:49:39    188s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 10:49:39    188s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:39    188s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 10:49:39    188s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 10:49:39    188s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:49:39    188s] (I)      Started Import and model ( Curr Mem: 2662.35 MB )
[12/06 10:49:39    188s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:49:39    188s] (I)      == Non-default Options ==
[12/06 10:49:39    188s] (I)      Clean congestion better                            : true
[12/06 10:49:39    188s] (I)      Estimate vias on DPT layer                         : true
[12/06 10:49:39    188s] (I)      Clean congestion layer assignment rounds           : 3
[12/06 10:49:39    188s] (I)      Layer constraints as soft constraints              : true
[12/06 10:49:39    188s] (I)      Soft top layer                                     : true
[12/06 10:49:39    188s] (I)      Skip prospective layer relax nets                  : true
[12/06 10:49:39    188s] (I)      Better NDR handling                                : true
[12/06 10:49:39    188s] (I)      Improved NDR modeling in LA                        : true
[12/06 10:49:39    188s] (I)      Routing cost fix for NDR handling                  : true
[12/06 10:49:39    188s] (I)      Block tracks for preroutes                         : true
[12/06 10:49:39    188s] (I)      Assign IRoute by net group key                     : true
[12/06 10:49:39    188s] (I)      Block unroutable channels                          : true
[12/06 10:49:39    188s] (I)      Block unroutable channels 3D                       : true
[12/06 10:49:39    188s] (I)      Bound layer relaxed segment wl                     : true
[12/06 10:49:39    188s] (I)      Blocked pin reach length threshold                 : 2
[12/06 10:49:39    188s] (I)      Check blockage within NDR space in TA              : true
[12/06 10:49:39    188s] (I)      Skip must join for term with via pillar            : true
[12/06 10:49:39    188s] (I)      Model find APA for IO pin                          : true
[12/06 10:49:39    188s] (I)      On pin location for off pin term                   : true
[12/06 10:49:39    188s] (I)      Handle EOL spacing                                 : true
[12/06 10:49:39    188s] (I)      Merge PG vias by gap                               : true
[12/06 10:49:39    188s] (I)      Maximum routing layer                              : 10
[12/06 10:49:39    188s] (I)      Route selected nets only                           : true
[12/06 10:49:39    188s] (I)      Refine MST                                         : true
[12/06 10:49:39    188s] (I)      Honor PRL                                          : true
[12/06 10:49:39    188s] (I)      Strong congestion aware                            : true
[12/06 10:49:39    188s] (I)      Improved initial location for IRoutes              : true
[12/06 10:49:39    188s] (I)      Multi panel TA                                     : true
[12/06 10:49:39    188s] (I)      Penalize wire overlap                              : true
[12/06 10:49:39    188s] (I)      Expand small instance blockage                     : true
[12/06 10:49:39    188s] (I)      Reduce via in TA                                   : true
[12/06 10:49:39    188s] (I)      SS-aware routing                                   : true
[12/06 10:49:39    188s] (I)      Improve tree edge sharing                          : true
[12/06 10:49:39    188s] (I)      Improve 2D via estimation                          : true
[12/06 10:49:39    188s] (I)      Refine Steiner tree                                : true
[12/06 10:49:39    188s] (I)      Build spine tree                                   : true
[12/06 10:49:39    188s] (I)      Model pass through capacity                        : true
[12/06 10:49:39    188s] (I)      Extend blockages by a half GCell                   : true
[12/06 10:49:39    188s] (I)      Consider pin shapes                                : true
[12/06 10:49:39    188s] (I)      Consider pin shapes for all nodes                  : true
[12/06 10:49:39    188s] (I)      Consider NR APA                                    : true
[12/06 10:49:39    188s] (I)      Consider IO pin shape                              : true
[12/06 10:49:39    188s] (I)      Fix pin connection bug                             : true
[12/06 10:49:39    188s] (I)      Consider layer RC for local wires                  : true
[12/06 10:49:39    188s] (I)      Route to clock mesh pin                            : true
[12/06 10:49:39    188s] (I)      LA-aware pin escape length                         : 2
[12/06 10:49:39    188s] (I)      Connect multiple ports                             : true
[12/06 10:49:39    188s] (I)      Split for must join                                : true
[12/06 10:49:39    188s] (I)      Number of threads                                  : 1
[12/06 10:49:39    188s] (I)      Routing effort level                               : 10000
[12/06 10:49:39    188s] (I)      Prefer layer length threshold                      : 8
[12/06 10:49:39    188s] (I)      Overflow penalty cost                              : 10
[12/06 10:49:39    188s] (I)      A-star cost                                        : 0.300000
[12/06 10:49:39    188s] (I)      Misalignment cost                                  : 10.000000
[12/06 10:49:39    188s] (I)      Threshold for short IRoute                         : 6
[12/06 10:49:39    188s] (I)      Via cost during post routing                       : 1.000000
[12/06 10:49:39    188s] (I)      Layer congestion ratios                            : { { 1.0 } }
[12/06 10:49:39    188s] (I)      Source-to-sink ratio                               : 0.300000
[12/06 10:49:39    188s] (I)      Scenic ratio bound                                 : 3.000000
[12/06 10:49:39    188s] (I)      Segment layer relax scenic ratio                   : 1.250000
[12/06 10:49:39    188s] (I)      Source-sink aware LA ratio                         : 0.500000
[12/06 10:49:39    188s] (I)      PG-aware similar topology routing                  : true
[12/06 10:49:39    188s] (I)      Maze routing via cost fix                          : true
[12/06 10:49:39    188s] (I)      Apply PRL on PG terms                              : true
[12/06 10:49:39    188s] (I)      Apply PRL on obs objects                           : true
[12/06 10:49:39    188s] (I)      Handle range-type spacing rules                    : true
[12/06 10:49:39    188s] (I)      PG gap threshold multiplier                        : 10.000000
[12/06 10:49:39    188s] (I)      Parallel spacing query fix                         : true
[12/06 10:49:39    188s] (I)      Force source to root IR                            : true
[12/06 10:49:39    188s] (I)      Layer Weights                                      : L2:4 L3:2.5
[12/06 10:49:39    188s] (I)      Do not relax to DPT layer                          : true
[12/06 10:49:39    188s] (I)      No DPT in post routing                             : true
[12/06 10:49:39    188s] (I)      Modeling PG via merging fix                        : true
[12/06 10:49:39    188s] (I)      Shield aware TA                                    : true
[12/06 10:49:39    188s] (I)      Strong shield aware TA                             : true
[12/06 10:49:39    188s] (I)      Overflow calculation fix in LA                     : true
[12/06 10:49:39    188s] (I)      Post routing fix                                   : true
[12/06 10:49:39    188s] (I)      Strong post routing                                : true
[12/06 10:49:39    188s] (I)      NDR via pillar fix                                 : true
[12/06 10:49:39    188s] (I)      Violation on path threshold                        : 1
[12/06 10:49:39    188s] (I)      Pass through capacity modeling                     : true
[12/06 10:49:39    188s] (I)      Select the non-relaxed segments in post routing stage : true
[12/06 10:49:39    188s] (I)      Select term pin box for io pin                     : true
[12/06 10:49:39    188s] (I)      Penalize NDR sharing                               : true
[12/06 10:49:39    188s] (I)      Enable special modeling                            : false
[12/06 10:49:39    188s] (I)      Keep fixed segments                                : true
[12/06 10:49:39    188s] (I)      Reorder net groups by key                          : true
[12/06 10:49:39    188s] (I)      Increase net scenic ratio                          : true
[12/06 10:49:39    188s] (I)      Method to set GCell size                           : row
[12/06 10:49:39    188s] (I)      Connect multiple ports and must join fix           : true
[12/06 10:49:39    188s] (I)      Avoid high resistance layers                       : true
[12/06 10:49:39    188s] (I)      Model find APA for IO pin fix                      : true
[12/06 10:49:39    188s] (I)      Avoid connecting non-metal layers                  : true
[12/06 10:49:39    188s] (I)      Use track pitch for NDR                            : true
[12/06 10:49:39    188s] (I)      Enable layer relax to lower layer                  : true
[12/06 10:49:39    188s] (I)      Enable layer relax to upper layer                  : true
[12/06 10:49:39    188s] (I)      Top layer relaxation fix                           : true
[12/06 10:49:39    188s] (I)      Handle non-default track width                     : false
[12/06 10:49:39    188s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 10:49:39    188s] (I)      Use row-based GCell size
[12/06 10:49:39    188s] (I)      Use row-based GCell align
[12/06 10:49:39    188s] (I)      layer 0 area = 168000
[12/06 10:49:39    188s] (I)      layer 1 area = 208000
[12/06 10:49:39    188s] (I)      layer 2 area = 208000
[12/06 10:49:39    188s] (I)      layer 3 area = 208000
[12/06 10:49:39    188s] (I)      layer 4 area = 208000
[12/06 10:49:39    188s] (I)      layer 5 area = 208000
[12/06 10:49:39    188s] (I)      layer 6 area = 208000
[12/06 10:49:39    188s] (I)      layer 7 area = 2259999
[12/06 10:49:39    188s] (I)      layer 8 area = 2259999
[12/06 10:49:39    188s] (I)      layer 9 area = 0
[12/06 10:49:39    188s] (I)      GCell unit size   : 3600
[12/06 10:49:39    188s] (I)      GCell multiplier  : 1
[12/06 10:49:39    188s] (I)      GCell row height  : 3600
[12/06 10:49:39    188s] (I)      Actual row height : 3600
[12/06 10:49:39    188s] (I)      GCell align ref   : 4000 4000
[12/06 10:49:39    188s] [NR-eGR] Track table information for default rule: 
[12/06 10:49:39    188s] [NR-eGR] M1 has single uniform track structure
[12/06 10:49:39    188s] [NR-eGR] M2 has single uniform track structure
[12/06 10:49:39    188s] [NR-eGR] M3 has single uniform track structure
[12/06 10:49:39    188s] [NR-eGR] M4 has single uniform track structure
[12/06 10:49:39    188s] [NR-eGR] M5 has single uniform track structure
[12/06 10:49:39    188s] [NR-eGR] M6 has single uniform track structure
[12/06 10:49:39    188s] [NR-eGR] M7 has single uniform track structure
[12/06 10:49:39    188s] [NR-eGR] M8 has single uniform track structure
[12/06 10:49:39    188s] [NR-eGR] M9 has single uniform track structure
[12/06 10:49:39    188s] [NR-eGR] AP has single uniform track structure
[12/06 10:49:39    188s] (I)      ================== Default via ==================
[12/06 10:49:39    188s] (I)      +---+--------------------+----------------------+
[12/06 10:49:39    188s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut      |
[12/06 10:49:39    188s] (I)      +---+--------------------+----------------------+
[12/06 10:49:39    188s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N   |
[12/06 10:49:39    188s] (I)      | 2 |   18  VIA23_1cut   |   29  VIA23_2cut_N   |
[12/06 10:49:39    188s] (I)      | 3 |   32  VIA34_1cut   |   42  VIA34_2cut_W   |
[12/06 10:49:39    188s] (I)      | 4 |   46  VIA45_1cut   |   57  VIA45_2cut_N   |
[12/06 10:49:39    188s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N   |
[12/06 10:49:39    188s] (I)      | 6 |   74  VIA67_1cut   |   85  VIA67_2cut_N   |
[12/06 10:49:39    188s] (I)      | 7 |   90  VIA78_1cut   |   98  VIA78_2cut_W   |
[12/06 10:49:39    188s] (I)      | 8 |  102  VIA89_1cut   |  116  VIA89_2stack_N |
[12/06 10:49:39    188s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut    |
[12/06 10:49:39    188s] (I)      +---+--------------------+----------------------+
[12/06 10:49:39    188s] [NR-eGR] Read 2209622 PG shapes
[12/06 10:49:39    188s] [NR-eGR] Read 0 clock shapes
[12/06 10:49:39    188s] [NR-eGR] Read 0 other shapes
[12/06 10:49:39    188s] [NR-eGR] #Routing Blockages  : 0
[12/06 10:49:39    188s] [NR-eGR] #Instance Blockages : 0
[12/06 10:49:39    188s] [NR-eGR] #PG Blockages       : 2209622
[12/06 10:49:39    188s] [NR-eGR] #Halo Blockages     : 0
[12/06 10:49:39    188s] [NR-eGR] #Boundary Blockages : 0
[12/06 10:49:39    188s] [NR-eGR] #Clock Blockages    : 0
[12/06 10:49:39    188s] [NR-eGR] #Other Blockages    : 0
[12/06 10:49:39    188s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 10:49:39    188s] [NR-eGR] Num Prerouted Nets = 0  Num Prerouted Wires = 0
[12/06 10:49:39    188s] [NR-eGR] Read 7083 nets ( ignored 7041 )
[12/06 10:49:39    188s] [NR-eGR] Connected 0 must-join pins/ports
[12/06 10:49:39    188s] (I)      early_global_route_priority property id does not exist.
[12/06 10:49:39    188s] (I)      Read Num Blocks=2214276  Num Prerouted Wires=0  Num CS=0
[12/06 10:49:39    188s] (I)      Layer 1 (V) : #blockages 897 : #preroutes 0
[12/06 10:49:39    188s] (I)      Layer 2 (H) : #blockages 994708 : #preroutes 0
[12/06 10:49:40    188s] (I)      Layer 3 (V) : #blockages 897 : #preroutes 0
[12/06 10:49:40    189s] (I)      Layer 4 (H) : #blockages 857772 : #preroutes 0
[12/06 10:49:40    189s] (I)      Layer 5 (V) : #blockages 360002 : #preroutes 0
[12/06 10:49:40    189s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 10:49:40    189s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 10:49:40    189s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 10:49:40    189s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 10:49:40    189s] (I)      Moved 0 terms for better access 
[12/06 10:49:40    189s] (I)      Number of ignored nets                =      0
[12/06 10:49:40    189s] (I)      Number of connected nets              =      0
[12/06 10:49:40    189s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[12/06 10:49:40    189s] (I)      Number of clock nets                  =     42.  Ignored: No
[12/06 10:49:40    189s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 10:49:40    189s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 10:49:40    189s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 10:49:40    189s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 10:49:40    189s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 10:49:40    189s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 10:49:40    189s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 10:49:40    189s] [NR-eGR] There are 42 clock nets ( 42 with NDR ).
[12/06 10:49:40    189s] (I)      Ndr track 0 does not exist
[12/06 10:49:40    189s] (I)      ---------------------Grid Graph Info--------------------
[12/06 10:49:40    189s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 10:49:40    189s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 10:49:40    189s] (I)      Site width          :   400  (dbu)
[12/06 10:49:40    189s] (I)      Row height          :  3600  (dbu)
[12/06 10:49:40    189s] (I)      GCell row height    :  3600  (dbu)
[12/06 10:49:40    189s] (I)      GCell width         :  3600  (dbu)
[12/06 10:49:40    189s] (I)      GCell height        :  3600  (dbu)
[12/06 10:49:40    189s] (I)      Grid                :   834   834    10
[12/06 10:49:40    189s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 10:49:40    189s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 10:49:40    189s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 10:49:40    189s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 10:49:40    189s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 10:49:40    189s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 10:49:40    189s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 10:49:40    189s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 10:49:40    189s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 10:49:40    189s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 10:49:40    189s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 10:49:40    189s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 10:49:40    189s] (I)      --------------------------------------------------------
[12/06 10:49:40    189s] 
[12/06 10:49:40    189s] [NR-eGR] ============ Routing rule table ============
[12/06 10:49:40    189s] [NR-eGR] Rule id: 0  Nets: 42
[12/06 10:49:40    189s] (I)      ID:0 Default:no NDR Track ID:0 NDR ViaID:-1 Extra space:1 #Shields:0 Max Demand(H/V):2/2
[12/06 10:49:40    189s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 10:49:40    189s] (I)                    Pitch  800  800  800  800  800  800  3200  3200  26000 
[12/06 10:49:40    189s] (I)             #Used tracks    2    2    2    2    2    2     2     2      2 
[12/06 10:49:40    189s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 10:49:40    189s] [NR-eGR] ========================================
[12/06 10:49:40    189s] [NR-eGR] 
[12/06 10:49:40    189s] (I)      =============== Blocked Tracks ===============
[12/06 10:49:40    189s] (I)      +-------+---------+----------+---------------+
[12/06 10:49:40    189s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 10:49:40    189s] (I)      +-------+---------+----------+---------------+
[12/06 10:49:40    189s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 10:49:40    189s] (I)      |     2 | 6255000 |  1741376 |        27.84% |
[12/06 10:49:40    189s] (I)      |     3 | 6254166 |  2068355 |        33.07% |
[12/06 10:49:40    189s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 10:49:40    189s] (I)      |     5 | 6254166 |  5146593 |        82.29% |
[12/06 10:49:40    189s] (I)      |     6 | 6255000 |  4611620 |        73.73% |
[12/06 10:49:40    189s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 10:49:40    189s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 10:49:40    189s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 10:49:40    189s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 10:49:40    189s] (I)      +-------+---------+----------+---------------+
[12/06 10:49:40    189s] (I)      Finished Import and model ( CPU: 1.23 sec, Real: 1.23 sec, Curr Mem: 2804.25 MB )
[12/06 10:49:40    189s] (I)      Reset routing kernel
[12/06 10:49:40    189s] (I)      Started Global Routing ( Curr Mem: 2804.25 MB )
[12/06 10:49:40    189s] (I)      totalPins=3219  totalGlobalPin=3069 (95.34%)
[12/06 10:49:40    189s] (I)      total 2D Cap : 8701514 = (4186228 H, 4515286 V)
[12/06 10:49:40    189s] [NR-eGR] Layer group 1: route 42 net(s) in layer range [3, 4]
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1a Route ============
[12/06 10:49:40    189s] (I)      Usage: 8965 = (4365 H, 4600 V) = (0.10% H, 0.10% V) = (7.857e+03um H, 8.280e+03um V)
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1b Route ============
[12/06 10:49:40    189s] (I)      Usage: 8965 = (4365 H, 4600 V) = (0.10% H, 0.10% V) = (7.857e+03um H, 8.280e+03um V)
[12/06 10:49:40    189s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.613700e+04um
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1c Route ============
[12/06 10:49:40    189s] (I)      Usage: 8965 = (4365 H, 4600 V) = (0.10% H, 0.10% V) = (7.857e+03um H, 8.280e+03um V)
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1d Route ============
[12/06 10:49:40    189s] (I)      Usage: 8965 = (4365 H, 4600 V) = (0.10% H, 0.10% V) = (7.857e+03um H, 8.280e+03um V)
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1e Route ============
[12/06 10:49:40    189s] (I)      Usage: 8965 = (4365 H, 4600 V) = (0.10% H, 0.10% V) = (7.857e+03um H, 8.280e+03um V)
[12/06 10:49:40    189s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.613700e+04um
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1f Route ============
[12/06 10:49:40    189s] (I)      Usage: 8965 = (4365 H, 4600 V) = (0.10% H, 0.10% V) = (7.857e+03um H, 8.280e+03um V)
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1g Route ============
[12/06 10:49:40    189s] (I)      Usage: 8897 = (4322 H, 4575 V) = (0.10% H, 0.10% V) = (7.780e+03um H, 8.235e+03um V)
[12/06 10:49:40    189s] (I)      #Nets         : 42
[12/06 10:49:40    189s] (I)      #Relaxed nets : 8
[12/06 10:49:40    189s] (I)      Wire length   : 7478
[12/06 10:49:40    189s] [NR-eGR] Create a new net group with 8 nets and layer range [3, 6]
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1h Route ============
[12/06 10:49:40    189s] (I)      Usage: 8896 = (4322 H, 4574 V) = (0.10% H, 0.10% V) = (7.780e+03um H, 8.233e+03um V)
[12/06 10:49:40    189s] (I)      total 2D Cap : 13591092 = (6092878 H, 7498214 V)
[12/06 10:49:40    189s] [NR-eGR] Layer group 2: route 8 net(s) in layer range [3, 6]
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1a Route ============
[12/06 10:49:40    189s] (I)      Usage: 10370 = (5027 H, 5343 V) = (0.08% H, 0.07% V) = (9.049e+03um H, 9.617e+03um V)
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1b Route ============
[12/06 10:49:40    189s] (I)      Usage: 10370 = (5027 H, 5343 V) = (0.08% H, 0.07% V) = (9.049e+03um H, 9.617e+03um V)
[12/06 10:49:40    189s] (I)      Overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.866600e+04um
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1c Route ============
[12/06 10:49:40    189s] (I)      Usage: 10370 = (5027 H, 5343 V) = (0.08% H, 0.07% V) = (9.049e+03um H, 9.617e+03um V)
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1d Route ============
[12/06 10:49:40    189s] (I)      Usage: 10370 = (5027 H, 5343 V) = (0.08% H, 0.07% V) = (9.049e+03um H, 9.617e+03um V)
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1e Route ============
[12/06 10:49:40    189s] (I)      Usage: 10370 = (5027 H, 5343 V) = (0.08% H, 0.07% V) = (9.049e+03um H, 9.617e+03um V)
[12/06 10:49:40    189s] [NR-eGR] Early Global Route overflow of layer group 2: 0.00% H + 0.00% V. EstWL: 1.866600e+04um
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1f Route ============
[12/06 10:49:40    189s] (I)      Usage: 10370 = (5027 H, 5343 V) = (0.08% H, 0.07% V) = (9.049e+03um H, 9.617e+03um V)
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1g Route ============
[12/06 10:49:40    189s] (I)      Usage: 10315 = (4993 H, 5322 V) = (0.08% H, 0.07% V) = (8.987e+03um H, 9.580e+03um V)
[12/06 10:49:40    189s] (I)      #Nets         : 8
[12/06 10:49:40    189s] (I)      #Relaxed nets : 8
[12/06 10:49:40    189s] (I)      Wire length   : 0
[12/06 10:49:40    189s] [NR-eGR] Create a new net group with 8 nets and layer range [3, 8]
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1h Route ============
[12/06 10:49:40    189s] (I)      Usage: 10315 = (4993 H, 5322 V) = (0.08% H, 0.07% V) = (8.987e+03um H, 9.580e+03um V)
[12/06 10:49:40    189s] (I)      total 2D Cap : 21409008 = (12347044 H, 9061964 V)
[12/06 10:49:40    189s] [NR-eGR] Layer group 3: route 8 net(s) in layer range [3, 8]
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1a Route ============
[12/06 10:49:40    189s] (I)      Usage: 11789 = (5698 H, 6091 V) = (0.05% H, 0.07% V) = (1.026e+04um H, 1.096e+04um V)
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1b Route ============
[12/06 10:49:40    189s] (I)      Usage: 11789 = (5698 H, 6091 V) = (0.05% H, 0.07% V) = (1.026e+04um H, 1.096e+04um V)
[12/06 10:49:40    189s] (I)      Overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.122020e+04um
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1c Route ============
[12/06 10:49:40    189s] (I)      Usage: 11789 = (5698 H, 6091 V) = (0.05% H, 0.07% V) = (1.026e+04um H, 1.096e+04um V)
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1d Route ============
[12/06 10:49:40    189s] (I)      Usage: 11789 = (5698 H, 6091 V) = (0.05% H, 0.07% V) = (1.026e+04um H, 1.096e+04um V)
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1e Route ============
[12/06 10:49:40    189s] (I)      Usage: 11789 = (5698 H, 6091 V) = (0.05% H, 0.07% V) = (1.026e+04um H, 1.096e+04um V)
[12/06 10:49:40    189s] [NR-eGR] Early Global Route overflow of layer group 3: 0.00% H + 0.00% V. EstWL: 2.122020e+04um
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1f Route ============
[12/06 10:49:40    189s] (I)      Usage: 11789 = (5698 H, 6091 V) = (0.05% H, 0.07% V) = (1.026e+04um H, 1.096e+04um V)
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1g Route ============
[12/06 10:49:40    189s] (I)      Usage: 11733 = (5667 H, 6066 V) = (0.05% H, 0.07% V) = (1.020e+04um H, 1.092e+04um V)
[12/06 10:49:40    189s] (I)      #Nets         : 8
[12/06 10:49:40    189s] (I)      #Relaxed nets : 8
[12/06 10:49:40    189s] (I)      Wire length   : 0
[12/06 10:49:40    189s] [NR-eGR] Create a new net group with 8 nets and layer range [3, 10]
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1h Route ============
[12/06 10:49:40    189s] (I)      Usage: 11733 = (5667 H, 6066 V) = (0.05% H, 0.07% V) = (1.020e+04um H, 1.092e+04um V)
[12/06 10:49:40    189s] (I)      total 2D Cap : 23164578 = (13910794 H, 9253784 V)
[12/06 10:49:40    189s] [NR-eGR] Layer group 4: route 8 net(s) in layer range [3, 10]
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1a Route ============
[12/06 10:49:40    189s] (I)      Usage: 13207 = (6372 H, 6835 V) = (0.05% H, 0.07% V) = (1.147e+04um H, 1.230e+04um V)
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1b Route ============
[12/06 10:49:40    189s] (I)      Usage: 13207 = (6372 H, 6835 V) = (0.05% H, 0.07% V) = (1.147e+04um H, 1.230e+04um V)
[12/06 10:49:40    189s] (I)      Overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.377260e+04um
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1c Route ============
[12/06 10:49:40    189s] (I)      Usage: 13207 = (6372 H, 6835 V) = (0.05% H, 0.07% V) = (1.147e+04um H, 1.230e+04um V)
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1d Route ============
[12/06 10:49:40    189s] (I)      Usage: 13207 = (6372 H, 6835 V) = (0.05% H, 0.07% V) = (1.147e+04um H, 1.230e+04um V)
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1e Route ============
[12/06 10:49:40    189s] (I)      Usage: 13207 = (6372 H, 6835 V) = (0.05% H, 0.07% V) = (1.147e+04um H, 1.230e+04um V)
[12/06 10:49:40    189s] [NR-eGR] Early Global Route overflow of layer group 4: 0.00% H + 0.00% V. EstWL: 2.377260e+04um
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1f Route ============
[12/06 10:49:40    189s] (I)      Usage: 13207 = (6372 H, 6835 V) = (0.05% H, 0.07% V) = (1.147e+04um H, 1.230e+04um V)
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1g Route ============
[12/06 10:49:40    189s] (I)      Usage: 13152 = (6341 H, 6811 V) = (0.05% H, 0.07% V) = (1.141e+04um H, 1.226e+04um V)
[12/06 10:49:40    189s] (I)      #Nets         : 8
[12/06 10:49:40    189s] (I)      #Relaxed nets : 8
[12/06 10:49:40    189s] (I)      Wire length   : 0
[12/06 10:49:40    189s] [NR-eGR] Create a new net group with 8 nets and layer range [2, 10]
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1h Route ============
[12/06 10:49:40    189s] (I)      Usage: 13152 = (6341 H, 6811 V) = (0.05% H, 0.07% V) = (1.141e+04um H, 1.226e+04um V)
[12/06 10:49:40    189s] (I)      total 2D Cap : 27680926 = (13910794 H, 13770132 V)
[12/06 10:49:40    189s] [NR-eGR] Layer group 5: route 8 net(s) in layer range [2, 10]
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1a Route ============
[12/06 10:49:40    189s] (I)      Usage: 16063 = (7727 H, 8336 V) = (0.06% H, 0.06% V) = (1.391e+04um H, 1.500e+04um V)
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1b Route ============
[12/06 10:49:40    189s] (I)      Usage: 16063 = (7727 H, 8336 V) = (0.06% H, 0.06% V) = (1.391e+04um H, 1.500e+04um V)
[12/06 10:49:40    189s] (I)      Overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.891340e+04um
[12/06 10:49:40    189s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/06 10:49:40    189s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1c Route ============
[12/06 10:49:40    189s] (I)      Usage: 16063 = (7727 H, 8336 V) = (0.06% H, 0.06% V) = (1.391e+04um H, 1.500e+04um V)
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1d Route ============
[12/06 10:49:40    189s] (I)      Usage: 16063 = (7727 H, 8336 V) = (0.06% H, 0.06% V) = (1.391e+04um H, 1.500e+04um V)
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1e Route ============
[12/06 10:49:40    189s] (I)      Usage: 16063 = (7727 H, 8336 V) = (0.06% H, 0.06% V) = (1.391e+04um H, 1.500e+04um V)
[12/06 10:49:40    189s] [NR-eGR] Early Global Route overflow of layer group 5: 0.00% H + 0.00% V. EstWL: 2.891340e+04um
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1f Route ============
[12/06 10:49:40    189s] (I)      Usage: 16063 = (7727 H, 8336 V) = (0.06% H, 0.06% V) = (1.391e+04um H, 1.500e+04um V)
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1g Route ============
[12/06 10:49:40    189s] (I)      Usage: 16053 = (7725 H, 8328 V) = (0.06% H, 0.06% V) = (1.390e+04um H, 1.499e+04um V)
[12/06 10:49:40    189s] (I)      
[12/06 10:49:40    189s] (I)      ============  Phase 1h Route ============
[12/06 10:49:40    189s] (I)      Usage: 16053 = (7725 H, 8328 V) = (0.06% H, 0.06% V) = (1.390e+04um H, 1.499e+04um V)
[12/06 10:49:41    189s] (I)      
[12/06 10:49:41    189s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 10:49:41    189s] [NR-eGR]                        OverCon            
[12/06 10:49:41    189s] [NR-eGR]                         #Gcell     %Gcell
[12/06 10:49:41    189s] [NR-eGR]        Layer             (1-0)    OverCon
[12/06 10:49:41    189s] [NR-eGR] ----------------------------------------------
[12/06 10:49:41    189s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:41    189s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:41    189s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:41    189s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:41    189s] [NR-eGR]      M5 ( 5)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:41    189s] [NR-eGR]      M6 ( 6)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:41    189s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:41    189s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:41    189s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:41    189s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/06 10:49:41    189s] [NR-eGR] ----------------------------------------------
[12/06 10:49:41    189s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[12/06 10:49:41    189s] [NR-eGR] 
[12/06 10:49:41    189s] (I)      Finished Global Routing ( CPU: 0.66 sec, Real: 0.66 sec, Curr Mem: 2812.25 MB )
[12/06 10:49:41    190s] (I)      total 2D Cap : 28288724 = (14218329 H, 14070395 V)
[12/06 10:49:41    190s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 10:49:41    190s] (I)      ============= Track Assignment ============
[12/06 10:49:41    190s] (I)      Started Track Assignment (1T) ( Curr Mem: 2812.25 MB )
[12/06 10:49:41    190s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 10:49:41    190s] (I)      Run Multi-thread track assignment
[12/06 10:49:41    190s] (I)      Finished Track Assignment (1T) ( CPU: 0.24 sec, Real: 0.24 sec, Curr Mem: 2812.25 MB )
[12/06 10:49:41    190s] (I)      Started Export ( Curr Mem: 2812.25 MB )
[12/06 10:49:41    190s] [NR-eGR]             Length (um)   Vias 
[12/06 10:49:41    190s] [NR-eGR] -------------------------------
[12/06 10:49:41    190s] [NR-eGR]  M1  (1H)             0  28068 
[12/06 10:49:41    190s] [NR-eGR]  M2  (2V)        138770  41835 
[12/06 10:49:41    190s] [NR-eGR]  M3  (3H)        169103   4976 
[12/06 10:49:41    190s] [NR-eGR]  M4  (4V)        186146   1369 
[12/06 10:49:41    190s] [NR-eGR]  M5  (5H)         26905    970 
[12/06 10:49:41    190s] [NR-eGR]  M6  (6V)         17645    913 
[12/06 10:49:41    190s] [NR-eGR]  M7  (7H)        160404     54 
[12/06 10:49:41    190s] [NR-eGR]  M8  (8V)         11959      0 
[12/06 10:49:41    190s] [NR-eGR]  M9  (9H)             0      0 
[12/06 10:49:41    190s] [NR-eGR]  AP  (10V)            0      0 
[12/06 10:49:41    190s] [NR-eGR] -------------------------------
[12/06 10:49:41    190s] [NR-eGR]      Total       710932  78185 
[12/06 10:49:41    190s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:41    190s] [NR-eGR] Total half perimeter of net bounding box: 703129um
[12/06 10:49:41    190s] [NR-eGR] Total length: 710932um, number of vias: 78185
[12/06 10:49:41    190s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:41    190s] [NR-eGR] Total eGR-routed clock nets wire length: 16632um, number of vias: 8739
[12/06 10:49:41    190s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:41    190s] [NR-eGR] Report for selected net(s) only.
[12/06 10:49:41    190s] [NR-eGR]             Length (um)  Vias 
[12/06 10:49:41    190s] [NR-eGR] ------------------------------
[12/06 10:49:41    190s] [NR-eGR]  M1  (1H)             0  3219 
[12/06 10:49:41    190s] [NR-eGR]  M2  (2V)          2585  3821 
[12/06 10:49:41    190s] [NR-eGR]  M3  (3H)          8224  1697 
[12/06 10:49:41    190s] [NR-eGR]  M4  (4V)          5821     2 
[12/06 10:49:41    190s] [NR-eGR]  M5  (5H)             1     0 
[12/06 10:49:41    190s] [NR-eGR]  M6  (6V)             0     0 
[12/06 10:49:41    190s] [NR-eGR]  M7  (7H)             0     0 
[12/06 10:49:41    190s] [NR-eGR]  M8  (8V)             0     0 
[12/06 10:49:41    190s] [NR-eGR]  M9  (9H)             0     0 
[12/06 10:49:41    190s] [NR-eGR]  AP  (10V)            0     0 
[12/06 10:49:41    190s] [NR-eGR] ------------------------------
[12/06 10:49:41    190s] [NR-eGR]      Total        16632  8739 
[12/06 10:49:41    190s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:41    190s] [NR-eGR] Total half perimeter of net bounding box: 8522um
[12/06 10:49:41    190s] [NR-eGR] Total length: 16632um, number of vias: 8739
[12/06 10:49:41    190s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:41    190s] [NR-eGR] Total routed clock nets wire length: 16632um, number of vias: 8739
[12/06 10:49:41    190s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:49:41    190s] (I)      Finished Export ( CPU: 0.03 sec, Real: 0.03 sec, Curr Mem: 2812.25 MB )
[12/06 10:49:41    190s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.38 sec, Real: 2.40 sec, Curr Mem: 2688.25 MB )
[12/06 10:49:41    190s] (I)      ==================================== Runtime Summary =====================================
[12/06 10:49:41    190s] (I)       Step                                         %      Start     Finish      Real       CPU 
[12/06 10:49:41    190s] (I)      ------------------------------------------------------------------------------------------
[12/06 10:49:41    190s] (I)       Early Global Route kernel              100.00%  78.91 sec  81.30 sec  2.40 sec  2.38 sec 
[12/06 10:49:41    190s] (I)       +-Import and model                      51.49%  78.91 sec  80.15 sec  1.23 sec  1.23 sec 
[12/06 10:49:41    190s] (I)       | +-Create place DB                      0.85%  78.91 sec  78.93 sec  0.02 sec  0.02 sec 
[12/06 10:49:41    190s] (I)       | | +-Import place data                  0.85%  78.91 sec  78.93 sec  0.02 sec  0.02 sec 
[12/06 10:49:41    190s] (I)       | | | +-Read instances and placement     0.24%  78.91 sec  78.92 sec  0.01 sec  0.01 sec 
[12/06 10:49:41    190s] (I)       | | | +-Read nets                        0.60%  78.92 sec  78.93 sec  0.01 sec  0.01 sec 
[12/06 10:49:41    190s] (I)       | +-Create route DB                     48.37%  78.93 sec  80.09 sec  1.16 sec  1.16 sec 
[12/06 10:49:41    190s] (I)       | | +-Import route data (1T)            48.29%  78.93 sec  80.09 sec  1.16 sec  1.15 sec 
[12/06 10:49:41    190s] (I)       | | | +-Read blockages ( Layer 2-10 )   20.37%  78.94 sec  79.43 sec  0.49 sec  0.49 sec 
[12/06 10:49:41    190s] (I)       | | | | +-Read routing blockages         0.00%  78.94 sec  78.94 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | | +-Read instance blockages        0.05%  78.94 sec  78.94 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | | +-Read PG blockages             20.28%  78.94 sec  79.43 sec  0.49 sec  0.49 sec 
[12/06 10:49:41    190s] (I)       | | | | +-Read clock blockages           0.00%  79.43 sec  79.43 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | | +-Read other blockages           0.01%  79.43 sec  79.43 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | | +-Read halo blockages            0.01%  79.43 sec  79.43 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | | +-Read boundary cut boxes        0.00%  79.43 sec  79.43 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | +-Read blackboxes                  0.00%  79.43 sec  79.43 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | +-Read prerouted                   0.09%  79.43 sec  79.43 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | +-Read unlegalized nets            0.04%  79.43 sec  79.43 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | +-Read nets                        0.01%  79.43 sec  79.43 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | +-Set up via pillars               0.00%  79.43 sec  79.43 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | +-Initialize 3D grid graph         1.33%  79.43 sec  79.46 sec  0.03 sec  0.03 sec 
[12/06 10:49:41    190s] (I)       | | | +-Model blockage capacity         26.23%  79.46 sec  80.09 sec  0.63 sec  0.63 sec 
[12/06 10:49:41    190s] (I)       | | | | +-Initialize 3D capacity        24.66%  79.46 sec  80.05 sec  0.59 sec  0.59 sec 
[12/06 10:49:41    190s] (I)       | | | +-Move terms for access (1T)       0.05%  80.09 sec  80.09 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | +-Read aux data                        0.00%  80.09 sec  80.09 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | +-Others data preparation              0.06%  80.09 sec  80.09 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | +-Create route kernel                  2.15%  80.09 sec  80.15 sec  0.05 sec  0.05 sec 
[12/06 10:49:41    190s] (I)       +-Global Routing                        27.69%  80.15 sec  80.81 sec  0.66 sec  0.66 sec 
[12/06 10:49:41    190s] (I)       | +-Initialization                       0.14%  80.15 sec  80.15 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | +-Net group 1                          5.35%  80.15 sec  80.28 sec  0.13 sec  0.13 sec 
[12/06 10:49:41    190s] (I)       | | +-Generate topology                  0.69%  80.15 sec  80.17 sec  0.02 sec  0.02 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1a                           0.21%  80.21 sec  80.21 sec  0.01 sec  0.01 sec 
[12/06 10:49:41    190s] (I)       | | | +-Pattern routing (1T)             0.17%  80.21 sec  80.21 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1b                           0.13%  80.21 sec  80.22 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1c                           0.00%  80.22 sec  80.22 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1d                           0.01%  80.22 sec  80.22 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1e                           0.09%  80.22 sec  80.22 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | +-Route legalization               0.00%  80.22 sec  80.22 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1f                           0.00%  80.22 sec  80.22 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1g                           0.70%  80.22 sec  80.24 sec  0.02 sec  0.02 sec 
[12/06 10:49:41    190s] (I)       | | | +-Post Routing                     0.70%  80.22 sec  80.24 sec  0.02 sec  0.02 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1h                           0.83%  80.24 sec  80.26 sec  0.02 sec  0.02 sec 
[12/06 10:49:41    190s] (I)       | | | +-Post Routing                     0.82%  80.24 sec  80.26 sec  0.02 sec  0.02 sec 
[12/06 10:49:41    190s] (I)       | | +-Layer assignment (1T)              0.85%  80.26 sec  80.28 sec  0.02 sec  0.02 sec 
[12/06 10:49:41    190s] (I)       | +-Net group 2                          3.21%  80.28 sec  80.36 sec  0.08 sec  0.08 sec 
[12/06 10:49:41    190s] (I)       | | +-Generate topology                  0.25%  80.28 sec  80.28 sec  0.01 sec  0.01 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1a                           0.16%  80.34 sec  80.34 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | +-Pattern routing (1T)             0.15%  80.34 sec  80.34 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1b                           0.09%  80.34 sec  80.35 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1c                           0.00%  80.35 sec  80.35 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1d                           0.00%  80.35 sec  80.35 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1e                           0.09%  80.35 sec  80.35 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | +-Route legalization               0.00%  80.35 sec  80.35 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1f                           0.00%  80.35 sec  80.35 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1g                           0.17%  80.35 sec  80.35 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | +-Post Routing                     0.17%  80.35 sec  80.35 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1h                           0.13%  80.35 sec  80.36 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | +-Post Routing                     0.13%  80.35 sec  80.36 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | +-Net group 3                          3.77%  80.36 sec  80.45 sec  0.09 sec  0.09 sec 
[12/06 10:49:41    190s] (I)       | | +-Generate topology                  0.18%  80.36 sec  80.36 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1a                           0.15%  80.43 sec  80.43 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | +-Pattern routing (1T)             0.14%  80.43 sec  80.43 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1b                           0.09%  80.43 sec  80.44 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1c                           0.00%  80.44 sec  80.44 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1d                           0.00%  80.44 sec  80.44 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1e                           0.09%  80.44 sec  80.44 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | +-Route legalization               0.00%  80.44 sec  80.44 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1f                           0.00%  80.44 sec  80.44 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1g                           0.17%  80.44 sec  80.44 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | +-Post Routing                     0.17%  80.44 sec  80.44 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1h                           0.13%  80.44 sec  80.45 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | +-Post Routing                     0.13%  80.44 sec  80.45 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | +-Net group 4                          4.64%  80.45 sec  80.56 sec  0.11 sec  0.11 sec 
[12/06 10:49:41    190s] (I)       | | +-Generate topology                  0.18%  80.45 sec  80.45 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1a                           0.16%  80.54 sec  80.54 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | +-Pattern routing (1T)             0.15%  80.54 sec  80.54 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1b                           0.09%  80.54 sec  80.55 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1c                           0.00%  80.55 sec  80.55 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1d                           0.01%  80.55 sec  80.55 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1e                           0.09%  80.55 sec  80.55 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | +-Route legalization               0.00%  80.55 sec  80.55 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1f                           0.00%  80.55 sec  80.55 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1g                           0.17%  80.55 sec  80.55 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | +-Post Routing                     0.17%  80.55 sec  80.55 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1h                           0.13%  80.55 sec  80.56 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | +-Post Routing                     0.13%  80.55 sec  80.56 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | +-Net group 5                          7.47%  80.56 sec  80.74 sec  0.18 sec  0.18 sec 
[12/06 10:49:41    190s] (I)       | | +-Generate topology                  0.00%  80.56 sec  80.56 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1a                           0.34%  80.66 sec  80.67 sec  0.01 sec  0.01 sec 
[12/06 10:49:41    190s] (I)       | | | +-Pattern routing (1T)             0.14%  80.66 sec  80.66 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | +-Add via demand to 2D             0.19%  80.66 sec  80.67 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1b                           0.09%  80.67 sec  80.67 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1c                           0.00%  80.67 sec  80.67 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1d                           0.01%  80.67 sec  80.67 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1e                           0.09%  80.67 sec  80.67 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | +-Route legalization               0.00%  80.67 sec  80.67 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1f                           0.00%  80.67 sec  80.67 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1g                           0.13%  80.67 sec  80.68 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | +-Post Routing                     0.13%  80.67 sec  80.68 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Phase 1h                           0.13%  80.68 sec  80.68 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | | +-Post Routing                     0.13%  80.68 sec  80.68 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Layer assignment (1T)              0.17%  80.73 sec  80.74 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       +-Export 3D cong map                     8.83%  80.81 sec  81.02 sec  0.21 sec  0.21 sec 
[12/06 10:49:41    190s] (I)       | +-Export 2D cong map                   0.75%  81.00 sec  81.02 sec  0.02 sec  0.02 sec 
[12/06 10:49:41    190s] (I)       +-Extract Global 3D Wires                0.01%  81.02 sec  81.02 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       +-Track Assignment (1T)                  9.97%  81.02 sec  81.26 sec  0.24 sec  0.24 sec 
[12/06 10:49:41    190s] (I)       | +-Initialization                       0.00%  81.02 sec  81.02 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | +-Track Assignment Kernel              9.93%  81.02 sec  81.26 sec  0.24 sec  0.24 sec 
[12/06 10:49:41    190s] (I)       | +-Free Memory                          0.00%  81.26 sec  81.26 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       +-Export                                 1.41%  81.26 sec  81.30 sec  0.03 sec  0.03 sec 
[12/06 10:49:41    190s] (I)       | +-Export DB wires                      0.21%  81.26 sec  81.27 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Export all nets                    0.16%  81.26 sec  81.27 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | | +-Set wire vias                      0.03%  81.27 sec  81.27 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       | +-Report wirelength                    0.70%  81.27 sec  81.28 sec  0.02 sec  0.01 sec 
[12/06 10:49:41    190s] (I)       | +-Update net boxes                     0.48%  81.28 sec  81.29 sec  0.01 sec  0.01 sec 
[12/06 10:49:41    190s] (I)       | +-Update timing                        0.00%  81.30 sec  81.30 sec  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)       +-Postprocess design                     0.30%  81.30 sec  81.30 sec  0.01 sec  0.01 sec 
[12/06 10:49:41    190s] (I)      ===================== Summary by functions =====================
[12/06 10:49:41    190s] (I)       Lv  Step                                 %      Real       CPU 
[12/06 10:49:41    190s] (I)      ----------------------------------------------------------------
[12/06 10:49:41    190s] (I)        0  Early Global Route kernel      100.00%  2.40 sec  2.38 sec 
[12/06 10:49:41    190s] (I)        1  Import and model                51.49%  1.23 sec  1.23 sec 
[12/06 10:49:41    190s] (I)        1  Global Routing                  27.69%  0.66 sec  0.66 sec 
[12/06 10:49:41    190s] (I)        1  Track Assignment (1T)            9.97%  0.24 sec  0.24 sec 
[12/06 10:49:41    190s] (I)        1  Export 3D cong map               8.83%  0.21 sec  0.21 sec 
[12/06 10:49:41    190s] (I)        1  Export                           1.41%  0.03 sec  0.03 sec 
[12/06 10:49:41    190s] (I)        1  Postprocess design               0.30%  0.01 sec  0.01 sec 
[12/06 10:49:41    190s] (I)        1  Extract Global 3D Wires          0.01%  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)        2  Create route DB                 48.37%  1.16 sec  1.16 sec 
[12/06 10:49:41    190s] (I)        2  Track Assignment Kernel          9.93%  0.24 sec  0.24 sec 
[12/06 10:49:41    190s] (I)        2  Net group 5                      7.47%  0.18 sec  0.18 sec 
[12/06 10:49:41    190s] (I)        2  Net group 1                      5.35%  0.13 sec  0.13 sec 
[12/06 10:49:41    190s] (I)        2  Net group 4                      4.64%  0.11 sec  0.11 sec 
[12/06 10:49:41    190s] (I)        2  Net group 3                      3.77%  0.09 sec  0.09 sec 
[12/06 10:49:41    190s] (I)        2  Net group 2                      3.21%  0.08 sec  0.08 sec 
[12/06 10:49:41    190s] (I)        2  Create route kernel              2.15%  0.05 sec  0.05 sec 
[12/06 10:49:41    190s] (I)        2  Create place DB                  0.85%  0.02 sec  0.02 sec 
[12/06 10:49:41    190s] (I)        2  Export 2D cong map               0.75%  0.02 sec  0.02 sec 
[12/06 10:49:41    190s] (I)        2  Report wirelength                0.70%  0.02 sec  0.01 sec 
[12/06 10:49:41    190s] (I)        2  Update net boxes                 0.48%  0.01 sec  0.01 sec 
[12/06 10:49:41    190s] (I)        2  Export DB wires                  0.21%  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)        2  Initialization                   0.14%  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)        2  Others data preparation          0.06%  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)        3  Import route data (1T)          48.29%  1.16 sec  1.15 sec 
[12/06 10:49:41    190s] (I)        3  Phase 1g                         1.36%  0.03 sec  0.03 sec 
[12/06 10:49:41    190s] (I)        3  Phase 1h                         1.35%  0.03 sec  0.03 sec 
[12/06 10:49:41    190s] (I)        3  Generate topology                1.31%  0.03 sec  0.03 sec 
[12/06 10:49:41    190s] (I)        3  Phase 1a                         1.02%  0.02 sec  0.02 sec 
[12/06 10:49:41    190s] (I)        3  Layer assignment (1T)            1.01%  0.02 sec  0.02 sec 
[12/06 10:49:41    190s] (I)        3  Import place data                0.85%  0.02 sec  0.02 sec 
[12/06 10:49:41    190s] (I)        3  Phase 1b                         0.50%  0.01 sec  0.01 sec 
[12/06 10:49:41    190s] (I)        3  Phase 1e                         0.44%  0.01 sec  0.01 sec 
[12/06 10:49:41    190s] (I)        3  Export all nets                  0.16%  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)        3  Set wire vias                    0.03%  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)        3  Phase 1d                         0.03%  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)        3  Phase 1f                         0.00%  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)        4  Model blockage capacity         26.23%  0.63 sec  0.63 sec 
[12/06 10:49:41    190s] (I)        4  Read blockages ( Layer 2-10 )   20.37%  0.49 sec  0.49 sec 
[12/06 10:49:41    190s] (I)        4  Post Routing                     2.67%  0.06 sec  0.06 sec 
[12/06 10:49:41    190s] (I)        4  Initialize 3D grid graph         1.33%  0.03 sec  0.03 sec 
[12/06 10:49:41    190s] (I)        4  Pattern routing (1T)             0.75%  0.02 sec  0.02 sec 
[12/06 10:49:41    190s] (I)        4  Read nets                        0.61%  0.01 sec  0.01 sec 
[12/06 10:49:41    190s] (I)        4  Read instances and placement     0.24%  0.01 sec  0.01 sec 
[12/06 10:49:41    190s] (I)        4  Add via demand to 2D             0.19%  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)        4  Read prerouted                   0.09%  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)        4  Move terms for access (1T)       0.05%  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)        4  Read unlegalized nets            0.04%  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)        5  Initialize 3D capacity          24.66%  0.59 sec  0.59 sec 
[12/06 10:49:41    190s] (I)        5  Read PG blockages               20.28%  0.49 sec  0.49 sec 
[12/06 10:49:41    190s] (I)        5  Read instance blockages          0.05%  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)        5  Read other blockages             0.01%  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[12/06 10:49:41    190s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[12/06 10:49:41    190s]       Early Global Route - eGR->Nr High Frequency step done. (took cpu=0:00:02.5 real=0:00:02.6)
[12/06 10:49:41    190s]     Routing using eGR in eGR->NR Step done.
[12/06 10:49:41    190s]     Routing using NR in eGR->NR Step...
[12/06 10:49:41    190s] 
[12/06 10:49:41    190s] CCOPT: Preparing to route 43 clock nets with NanoRoute.
[12/06 10:49:41    190s]   All net are default rule.
[12/06 10:49:41    190s]   Preferred NanoRoute mode settings: Current
[12/06 10:49:41    190s] **WARN: (IMPTCM-77):	Option "-grouteExpUseNanoRoute2" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/06 10:49:41    190s] **WARN: (IMPTCM-77):	Option "-routeExpDeterministicMultiThread" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[12/06 10:49:41    190s]       Clock detailed routing...
[12/06 10:49:41    190s]         NanoRoute...
[12/06 10:49:41    190s] % Begin globalDetailRoute (date=12/06 10:49:41, mem=2334.7M)
[12/06 10:49:41    190s] 
[12/06 10:49:41    190s] globalDetailRoute
[12/06 10:49:41    190s] 
[12/06 10:49:41    190s] #Start globalDetailRoute on Fri Dec  6 10:49:41 2024
[12/06 10:49:41    190s] #
[12/06 10:49:41    190s] ### Time Record (globalDetailRoute) is installed.
[12/06 10:49:41    190s] ### Time Record (Pre Callback) is installed.
[12/06 10:49:41    190s] ### Time Record (Pre Callback) is uninstalled.
[12/06 10:49:41    190s] ### Time Record (DB Import) is installed.
[12/06 10:49:41    190s] ### Time Record (Timing Data Generation) is installed.
[12/06 10:49:41    190s] ### Time Record (Timing Data Generation) is uninstalled.
[12/06 10:49:41    190s] ### Net info: total nets: 19126
[12/06 10:49:41    190s] ### Net info: dirty nets: 0
[12/06 10:49:41    190s] ### Net info: marked as disconnected nets: 0
[12/06 10:49:41    190s] #num needed restored net=0
[12/06 10:49:41    190s] #need_extraction net=0 (total=19126)
[12/06 10:49:41    190s] ### Net info: fully routed nets: 42
[12/06 10:49:41    190s] ### Net info: trivial (< 2 pins) nets: 12043
[12/06 10:49:41    190s] ### Net info: unrouted nets: 7041
[12/06 10:49:41    190s] ### Net info: re-extraction nets: 0
[12/06 10:49:41    190s] ### Net info: selected nets: 43
[12/06 10:49:41    190s] ### Net info: ignored nets: 0
[12/06 10:49:41    190s] ### Net info: skip routing nets: 0
[12/06 10:49:42    190s] ### import design signature (5): route=15563160 fixed_route=627694764 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1871003095 dirty_area=0 del_dirty_area=0 cell=1649276144 placement=354467389 pin_access=1 inst_pattern=1 via=1358398383 routing_via=1
[12/06 10:49:42    190s] ### Time Record (DB Import) is uninstalled.
[12/06 10:49:42    190s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[12/06 10:49:42    190s] #
[12/06 10:49:42    190s] #Wire/Via statistics before line assignment ...
[12/06 10:49:42    190s] #Total number of nets with non-default rule or having extra spacing = 43
[12/06 10:49:42    190s] #Total wire length = 16632 um.
[12/06 10:49:42    190s] #Total half perimeter of net bounding box = 8580 um.
[12/06 10:49:42    190s] #Total wire length on LAYER M1 = 0 um.
[12/06 10:49:42    190s] #Total wire length on LAYER M2 = 2585 um.
[12/06 10:49:42    190s] #Total wire length on LAYER M3 = 8224 um.
[12/06 10:49:42    190s] #Total wire length on LAYER M4 = 5821 um.
[12/06 10:49:42    190s] #Total wire length on LAYER M5 = 1 um.
[12/06 10:49:42    190s] #Total wire length on LAYER M6 = 0 um.
[12/06 10:49:42    190s] #Total wire length on LAYER M7 = 0 um.
[12/06 10:49:42    190s] #Total wire length on LAYER M8 = 0 um.
[12/06 10:49:42    190s] #Total wire length on LAYER M9 = 0 um.
[12/06 10:49:42    190s] #Total wire length on LAYER AP = 0 um.
[12/06 10:49:42    190s] #Total number of vias = 8739
[12/06 10:49:42    190s] #Up-Via Summary (total 8739):
[12/06 10:49:42    190s] #           
[12/06 10:49:42    190s] #-----------------------
[12/06 10:49:42    190s] # M1               3219
[12/06 10:49:42    190s] # M2               3821
[12/06 10:49:42    190s] # M3               1697
[12/06 10:49:42    190s] # M4                  2
[12/06 10:49:42    190s] #-----------------------
[12/06 10:49:42    190s] #                  8739 
[12/06 10:49:42    190s] #
[12/06 10:49:42    190s] ### Time Record (Data Preparation) is installed.
[12/06 10:49:42    190s] #Start routing data preparation on Fri Dec  6 10:49:42 2024
[12/06 10:49:42    190s] #
[12/06 10:49:42    191s] #Minimum voltage of a net in the design = 0.000.
[12/06 10:49:42    191s] #Maximum voltage of a net in the design = 1.100.
[12/06 10:49:42    191s] #Voltage range [0.000 - 1.100] has 19124 nets.
[12/06 10:49:42    191s] #Voltage range [0.900 - 1.100] has 1 net.
[12/06 10:49:42    191s] #Voltage range [0.000 - 0.000] has 1 net.
[12/06 10:49:42    191s] #Build and mark too close pins for the same net.
[12/06 10:49:42    191s] ### Time Record (Cell Pin Access) is installed.
[12/06 10:49:42    191s] #Initial pin access analysis.
[12/06 10:49:45    194s] #Detail pin access analysis.
[12/06 10:49:45    194s] ### Time Record (Cell Pin Access) is uninstalled.
[12/06 10:49:45    194s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/06 10:49:45    194s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 10:49:45    194s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 10:49:45    194s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 10:49:45    194s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 10:49:45    194s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 10:49:45    194s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 10:49:45    194s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/06 10:49:45    194s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/06 10:49:45    194s] # AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
[12/06 10:49:45    194s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[12/06 10:49:45    194s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
[12/06 10:49:45    194s] #pin_access_rlayer=2(M2)
[12/06 10:49:45    194s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/06 10:49:45    194s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/06 10:49:46    194s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2344.71 (MB), peak = 2510.61 (MB)
[12/06 10:49:46    194s] #Regenerating Ggrids automatically.
[12/06 10:49:46    194s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/06 10:49:46    194s] #Using automatically generated G-grids.
[12/06 10:49:47    195s] #Done routing data preparation.
[12/06 10:49:47    195s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2349.14 (MB), peak = 2510.61 (MB)
[12/06 10:49:47    195s] ### Time Record (Data Preparation) is uninstalled.
[12/06 10:49:47    195s] 
[12/06 10:49:47    195s] Trim Metal Layers:
[12/06 10:49:47    195s] LayerId::1 widthSet size::4
[12/06 10:49:47    195s] LayerId::2 widthSet size::4
[12/06 10:49:47    195s] LayerId::3 widthSet size::4
[12/06 10:49:47    195s] LayerId::4 widthSet size::4
[12/06 10:49:47    195s] LayerId::5 widthSet size::4
[12/06 10:49:47    195s] LayerId::6 widthSet size::4
[12/06 10:49:47    195s] LayerId::7 widthSet size::4
[12/06 10:49:47    195s] LayerId::8 widthSet size::4
[12/06 10:49:47    195s] LayerId::9 widthSet size::4
[12/06 10:49:47    195s] LayerId::10 widthSet size::2
[12/06 10:49:47    195s] Updating RC grid for preRoute extraction ...
[12/06 10:49:47    195s] eee: pegSigSF::1.070000
[12/06 10:49:47    195s] Initializing multi-corner capacitance tables ... 
[12/06 10:49:47    195s] Initializing multi-corner resistance tables ...
[12/06 10:49:47    196s] eee: l::1 avDens::0.110237 usedTrk::70004.888911 availTrk::635040.000000 sigTrk::70004.888911
[12/06 10:49:47    196s] eee: l::2 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:49:47    196s] eee: l::3 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:49:47    196s] eee: l::4 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:49:47    196s] eee: l::5 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/06 10:49:47    196s] eee: l::6 avDens::0.001816 usedTrk::1153.511150 availTrk::635040.000000 sigTrk::1153.511150
[12/06 10:49:47    196s] eee: l::7 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:49:47    196s] eee: l::8 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:49:47    196s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:49:47    196s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:49:47    196s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 10:49:47    196s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.900600 pMod=78 wcR=0.693800 newSi=0.001600 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/06 10:49:47    196s] ### Successfully loaded pre-route RC model
[12/06 10:49:47    196s] ### Time Record (Line Assignment) is installed.
[12/06 10:49:47    196s] #
[12/06 10:49:47    196s] #Distribution of nets:
[12/06 10:49:47    196s] #  
[12/06 10:49:47    196s] # #pin range           #net       %
[12/06 10:49:47    196s] #------------------------------------
[12/06 10:49:47    196s] #          2            3891 ( 20.3%)
[12/06 10:49:47    196s] #          3            2587 ( 13.5%)
[12/06 10:49:47    196s] #          4             358 (  1.9%)
[12/06 10:49:47    196s] #          5              49 (  0.3%)
[12/06 10:49:47    196s] #          6              20 (  0.1%)
[12/06 10:49:47    196s] #          7              32 (  0.2%)
[12/06 10:49:47    196s] #          9               1 (  0.0%)
[12/06 10:49:47    196s] #  10  -  19              16 (  0.1%)
[12/06 10:49:47    196s] #  30  -  39              32 (  0.2%)
[12/06 10:49:47    196s] #  70  -  79              48 (  0.3%)
[12/06 10:49:47    196s] #  90  -  99              17 (  0.1%)
[12/06 10:49:47    196s] #  100 - 199              32 (  0.2%)
[12/06 10:49:47    196s] #     >=2000               0 (  0.0%)
[12/06 10:49:47    196s] #
[12/06 10:49:47    196s] #Total: 19126 nets, 7083 non-trivial nets
[12/06 10:49:47    196s] #                              #net       %
[12/06 10:49:47    196s] #-------------------------------------------
[12/06 10:49:47    196s] #  Fully global routed           42 ( 0.6%)
[12/06 10:49:47    196s] #  Clock                         42
[12/06 10:49:47    196s] #  Extra space                   42
[12/06 10:49:47    196s] #  Prefer layer range          7083
[12/06 10:49:47    196s] #
[12/06 10:49:47    196s] #Nets in 2 layer ranges:
[12/06 10:49:47    196s] #  Bottom Pref.Layer    Top Pref.Layer       #net       %
[12/06 10:49:47    196s] #---------------------------------------------------------
[12/06 10:49:47    196s] #              -----             9 M9*       7041 ( 99.4%)
[12/06 10:49:47    196s] #               3 M3             4 M4          42 (  0.6%)
[12/06 10:49:47    196s] #
[12/06 10:49:47    196s] #42 nets selected.
[12/06 10:49:47    196s] #
[12/06 10:49:48    196s] ### 
[12/06 10:49:48    196s] ### Net length summary before Line Assignment:
[12/06 10:49:48    196s] ### Layer   H-Len   V-Len         Total       #Up-Via
[12/06 10:49:48    196s] ### -------------------------------------------------
[12/06 10:49:48    196s] ###  1 M1       0       0       0(  0%)    3219( 37%)
[12/06 10:49:48    196s] ###  2 M2       0    2585    2585( 16%)    3821( 44%)
[12/06 10:49:48    196s] ###  3 M3    8224       0    8224( 49%)    1697( 19%)
[12/06 10:49:48    196s] ###  4 M4       0    5821    5821( 35%)       2(  0%)
[12/06 10:49:48    196s] ###  5 M5       1       0       1(  0%)       0(  0%)
[12/06 10:49:48    196s] ###  6 M6       0       0       0(  0%)       0(  0%)
[12/06 10:49:48    196s] ###  7 M7       0       0       0(  0%)       0(  0%)
[12/06 10:49:48    196s] ###  8 M8       0       0       0(  0%)       0(  0%)
[12/06 10:49:48    196s] ###  9 M9       0       0       0(  0%)       0(  0%)
[12/06 10:49:48    196s] ### 10 AP       0       0       0(  0%)       0(  0%)
[12/06 10:49:48    196s] ### -------------------------------------------------
[12/06 10:49:48    196s] ###          8225    8406   16631          8739      
[12/06 10:49:48    197s] ### 
[12/06 10:49:48    197s] ### Net length and overlap summary after Line Assignment:
[12/06 10:49:48    197s] ### Layer   H-Len   V-Len         Total       #Up-Via   #Overlap   Overlap-Len
[12/06 10:49:48    197s] ### --------------------------------------------------------------------------
[12/06 10:49:48    197s] ###  1 M1      19       0      19(  0%)    3218( 40%)    0(  0%)     0(  0.0%)
[12/06 10:49:48    197s] ###  2 M2       0    2822    2822( 17%)    3509( 43%)    0(  0%)     0(  0.0%)
[12/06 10:49:48    197s] ###  3 M3    8132       0    8132( 49%)    1389( 17%)    0(  0%)     0(  0.0%)
[12/06 10:49:48    197s] ###  4 M4       0    5659    5659( 34%)       0(  0%)    0(  0%)     0(  0.0%)
[12/06 10:49:48    197s] ###  5 M5       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/06 10:49:48    197s] ###  6 M6       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/06 10:49:48    197s] ###  7 M7       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/06 10:49:48    197s] ###  8 M8       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/06 10:49:48    197s] ###  9 M9       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/06 10:49:48    197s] ### 10 AP       0       0       0(  0%)       0(  0%)    0(  0%)     0(  0.0%)
[12/06 10:49:48    197s] ### --------------------------------------------------------------------------
[12/06 10:49:48    197s] ###          8151    8482   16633          8116          0           0        
[12/06 10:49:48    197s] #
[12/06 10:49:48    197s] #Line Assignment statistics:
[12/06 10:49:48    197s] #Cpu time = 00:00:01
[12/06 10:49:48    197s] #Elapsed time = 00:00:01
[12/06 10:49:48    197s] #Increased memory = -18.56 (MB)
[12/06 10:49:48    197s] #Total memory = 2339.54 (MB)
[12/06 10:49:48    197s] #Peak memory = 2510.61 (MB)
[12/06 10:49:48    197s] #End Line Assignment: cpu:00:00:02, real:00:00:02, mem:2.3 GB, peak:2.5 GB
[12/06 10:49:48    197s] ### Time Record (Line Assignment) is uninstalled.
[12/06 10:49:48    197s] #
[12/06 10:49:48    197s] #Wire/Via statistics after line assignment ...
[12/06 10:49:48    197s] #Total number of nets with non-default rule or having extra spacing = 43
[12/06 10:49:48    197s] #Total wire length = 16634 um.
[12/06 10:49:48    197s] #Total half perimeter of net bounding box = 8581 um.
[12/06 10:49:48    197s] #Total wire length on LAYER M1 = 19 um.
[12/06 10:49:48    197s] #Total wire length on LAYER M2 = 2822 um.
[12/06 10:49:48    197s] #Total wire length on LAYER M3 = 8132 um.
[12/06 10:49:48    197s] #Total wire length on LAYER M4 = 5660 um.
[12/06 10:49:48    197s] #Total wire length on LAYER M5 = 0 um.
[12/06 10:49:48    197s] #Total wire length on LAYER M6 = 0 um.
[12/06 10:49:48    197s] #Total wire length on LAYER M7 = 0 um.
[12/06 10:49:48    197s] #Total wire length on LAYER M8 = 0 um.
[12/06 10:49:48    197s] #Total wire length on LAYER M9 = 0 um.
[12/06 10:49:48    197s] #Total wire length on LAYER AP = 0 um.
[12/06 10:49:48    197s] #Total number of vias = 8116
[12/06 10:49:48    197s] #Up-Via Summary (total 8116):
[12/06 10:49:48    197s] #           
[12/06 10:49:48    197s] #-----------------------
[12/06 10:49:48    197s] # M1               3218
[12/06 10:49:48    197s] # M2               3509
[12/06 10:49:48    197s] # M3               1389
[12/06 10:49:48    197s] #-----------------------
[12/06 10:49:48    197s] #                  8116 
[12/06 10:49:48    197s] #
[12/06 10:49:48    197s] #Routing data preparation, pin analysis, line assignment statistics:
[12/06 10:49:48    197s] #Cpu time = 00:00:07
[12/06 10:49:48    197s] #Elapsed time = 00:00:07
[12/06 10:49:48    197s] #Increased memory = -0.65 (MB)
[12/06 10:49:48    197s] #Total memory = 2335.24 (MB)
[12/06 10:49:48    197s] #Peak memory = 2510.61 (MB)
[12/06 10:49:48    197s] #RTESIG:78da9593c14e843010863dfb1413760f98b8da69c196831713af6a36ba5782d02544680d
[12/06 10:49:48    197s] #       2d9a7d7b67d598b021548e852fffccff1556ebddfd16228e5728378ec9344778d872c104
[12/06 10:49:48    197s] #       531b2ed2e49a634eaf5eeea2f3d5faf1e999430485734d6df2ce56fab66c6df906bee91a
[12/06 10:49:48    197s] #       53ff3cc10862e77b3a5fc2e0740f4e7b4fa78bdf0009be1f34c4afd6b6938454b02f5af7
[12/06 10:49:48    197s] #       87540753744d0995de1743eb4f684c92313e355364c019c48df1bad6fd2423185b325650
[12/06 10:49:48    197s] #       64a047aa2444debedbd6d607682d09fa6c7a3daf274bf8a2f60c31581f51dc8c960d6462
[12/06 10:49:48    197s] #       8acbf065e92a252dc493086d866e7a654e1e027e514a12fc5d7ede294a1a89e9fcfdd35a
[12/06 10:49:48    197s] #       0aa20f118852c74b75be3055d157b30d94a23c63cd6c4f8e5c847af2a3b1e0274ef3fe01
[12/06 10:49:48    197s] #       65320cf1d33f610c9d7d013f8a5136
[12/06 10:49:48    197s] #
[12/06 10:49:48    197s] #Skip comparing routing design signature in db-snapshot flow
[12/06 10:49:48    197s] ### Time Record (Detail Routing) is installed.
[12/06 10:49:48    197s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/06 10:49:48    197s] #
[12/06 10:49:48    197s] #Start Detail Routing..
[12/06 10:49:49    197s] #start initial detail routing ...
[12/06 10:49:49    197s] ### Design has 45 dirty nets
[12/06 10:49:50    198s] #   Improving pin accessing ...
[12/06 10:49:50    198s] #    elapsed time = 00:00:01, memory = 2356.11 (MB)
[12/06 10:49:51    200s] #   Improving pin accessing ...
[12/06 10:49:51    200s] #    elapsed time = 00:00:03, memory = 2355.82 (MB)
[12/06 10:49:52    201s] #   Improving pin accessing ...
[12/06 10:49:52    201s] #    elapsed time = 00:00:04, memory = 2355.82 (MB)
[12/06 10:49:54    203s] #   Improving pin accessing ...
[12/06 10:49:54    203s] #    elapsed time = 00:00:05, memory = 2355.48 (MB)
[12/06 10:49:56    205s] #   Improving pin accessing ...
[12/06 10:49:56    205s] #    elapsed time = 00:00:07, memory = 2356.34 (MB)
[12/06 10:49:57    206s] #    completing 60% with 1 violations
[12/06 10:49:57    206s] #    elapsed time = 00:00:08, memory = 2356.35 (MB)
[12/06 10:49:58    207s] #    completing 70% with 2 violations
[12/06 10:49:58    207s] #    elapsed time = 00:00:10, memory = 2356.21 (MB)
[12/06 10:49:59    208s] #    completing 80% with 2 violations
[12/06 10:49:59    208s] #    elapsed time = 00:00:11, memory = 2356.17 (MB)
[12/06 10:50:01    210s] #    completing 90% with 1 violations
[12/06 10:50:01    210s] #    elapsed time = 00:00:13, memory = 2355.76 (MB)
[12/06 10:50:03    212s] #   Improving pin accessing ...
[12/06 10:50:03    212s] #    elapsed time = 00:00:14, memory = 2355.76 (MB)
[12/06 10:50:03    212s] ### Routing stats: routing = 6.04% drc-check-only = 4.87%
[12/06 10:50:03    212s] #   number of violations = 0
[12/06 10:50:03    212s] #cpu time = 00:00:14, elapsed time = 00:00:14, memory = 2337.92 (MB), peak = 2510.61 (MB)
[12/06 10:50:03    212s] #Complete Detail Routing.
[12/06 10:50:03    212s] #Total number of nets with non-default rule or having extra spacing = 43
[12/06 10:50:03    212s] #Total wire length = 17411 um.
[12/06 10:50:03    212s] #Total half perimeter of net bounding box = 8581 um.
[12/06 10:50:03    212s] #Total wire length on LAYER M1 = 28 um.
[12/06 10:50:03    212s] #Total wire length on LAYER M2 = 1158 um.
[12/06 10:50:03    212s] #Total wire length on LAYER M3 = 9499 um.
[12/06 10:50:03    212s] #Total wire length on LAYER M4 = 6726 um.
[12/06 10:50:03    212s] #Total wire length on LAYER M5 = 0 um.
[12/06 10:50:03    212s] #Total wire length on LAYER M6 = 0 um.
[12/06 10:50:03    212s] #Total wire length on LAYER M7 = 0 um.
[12/06 10:50:03    212s] #Total wire length on LAYER M8 = 0 um.
[12/06 10:50:03    212s] #Total wire length on LAYER M9 = 0 um.
[12/06 10:50:03    212s] #Total wire length on LAYER AP = 0 um.
[12/06 10:50:03    212s] #Total number of vias = 8425
[12/06 10:50:03    212s] #Total number of multi-cut vias = 42 (  0.5%)
[12/06 10:50:03    212s] #Total number of single cut vias = 8383 ( 99.5%)
[12/06 10:50:03    212s] #Up-Via Summary (total 8425):
[12/06 10:50:03    212s] #                   single-cut          multi-cut      Total
[12/06 10:50:03    212s] #-----------------------------------------------------------
[12/06 10:50:03    212s] # M1              3173 ( 98.7%)        42 (  1.3%)       3215
[12/06 10:50:03    212s] # M2              3000 (100.0%)         0 (  0.0%)       3000
[12/06 10:50:03    212s] # M3              2210 (100.0%)         0 (  0.0%)       2210
[12/06 10:50:03    212s] #-----------------------------------------------------------
[12/06 10:50:03    212s] #                 8383 ( 99.5%)        42 (  0.5%)       8425 
[12/06 10:50:03    212s] #
[12/06 10:50:03    212s] #Total number of DRC violations = 0
[12/06 10:50:03    212s] ### Time Record (Detail Routing) is uninstalled.
[12/06 10:50:03    212s] #Cpu time = 00:00:14
[12/06 10:50:03    212s] #Elapsed time = 00:00:14
[12/06 10:50:03    212s] #Increased memory = 2.68 (MB)
[12/06 10:50:03    212s] #Total memory = 2337.92 (MB)
[12/06 10:50:03    212s] #Peak memory = 2510.61 (MB)
[12/06 10:50:03    212s] #Skip updating routing design signature in db-snapshot flow
[12/06 10:50:03    212s] #detailRoute Statistics:
[12/06 10:50:03    212s] #Cpu time = 00:00:14
[12/06 10:50:03    212s] #Elapsed time = 00:00:14
[12/06 10:50:03    212s] #Increased memory = 2.68 (MB)
[12/06 10:50:03    212s] #Total memory = 2337.92 (MB)
[12/06 10:50:03    212s] #Peak memory = 2510.61 (MB)
[12/06 10:50:03    212s] ### Time Record (DB Export) is installed.
[12/06 10:50:03    212s] ### export design design signature (10): route=713921268 fixed_route=627694764 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1662517784 dirty_area=0 del_dirty_area=0 cell=1649276144 placement=354467389 pin_access=366248212 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 10:50:03    212s] ### Time Record (DB Export) is uninstalled.
[12/06 10:50:03    212s] ### Time Record (Post Callback) is installed.
[12/06 10:50:03    212s] ### Time Record (Post Callback) is uninstalled.
[12/06 10:50:03    212s] #
[12/06 10:50:03    212s] #globalDetailRoute statistics:
[12/06 10:50:03    212s] #Cpu time = 00:00:22
[12/06 10:50:03    212s] #Elapsed time = 00:00:22
[12/06 10:50:03    212s] #Increased memory = 7.95 (MB)
[12/06 10:50:03    212s] #Total memory = 2342.82 (MB)
[12/06 10:50:03    212s] #Peak memory = 2510.61 (MB)
[12/06 10:50:03    212s] #Number of warnings = 0
[12/06 10:50:03    212s] #Total number of warnings = 0
[12/06 10:50:03    212s] #Number of fails = 0
[12/06 10:50:03    212s] #Total number of fails = 0
[12/06 10:50:03    212s] #Complete globalDetailRoute on Fri Dec  6 10:50:03 2024
[12/06 10:50:03    212s] #
[12/06 10:50:03    212s] ### import design signature (11): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=366248212 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 10:50:03    212s] ### Time Record (globalDetailRoute) is uninstalled.
[12/06 10:50:03    212s] ### 
[12/06 10:50:03    212s] ###   Scalability Statistics
[12/06 10:50:03    212s] ### 
[12/06 10:50:03    212s] ### --------------------------------+----------------+----------------+----------------+
[12/06 10:50:03    212s] ###   globalDetailRoute             |        cpu time|    elapsed time|     scalability|
[12/06 10:50:03    212s] ### --------------------------------+----------------+----------------+----------------+
[12/06 10:50:03    212s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/06 10:50:03    212s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/06 10:50:03    212s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[12/06 10:50:03    212s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[12/06 10:50:03    212s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/06 10:50:03    212s] ###   Cell Pin Access               |        00:00:03|        00:00:03|             1.0|
[12/06 10:50:03    212s] ###   Data Preparation              |        00:00:02|        00:00:02|             1.0|
[12/06 10:50:03    212s] ###   Detail Routing                |        00:00:14|        00:00:14|             1.0|
[12/06 10:50:03    212s] ###   Line Assignment               |        00:00:02|        00:00:02|             1.0|
[12/06 10:50:03    212s] ###   Entire Command                |        00:00:22|        00:00:22|             1.0|
[12/06 10:50:03    212s] ### --------------------------------+----------------+----------------+----------------+
[12/06 10:50:03    212s] ### 
[12/06 10:50:03    212s] % End globalDetailRoute (date=12/06 10:50:03, total cpu=0:00:21.6, real=0:00:22.0, peak res=2356.6M, current mem=2342.6M)
[12/06 10:50:03    212s]         NanoRoute done. (took cpu=0:00:21.7 real=0:00:21.7)
[12/06 10:50:03    212s]       Clock detailed routing done.
[12/06 10:50:03    212s] Skipping check of guided vs. routed net lengths.
[12/06 10:50:03    212s] Set FIXED routing status on 42 net(s)
[12/06 10:50:03    212s] Set FIXED placed status on 42 instance(s)
[12/06 10:50:03    212s]       Route Remaining Unrouted Nets...
[12/06 10:50:03    212s] Running earlyGlobalRoute to complete any remaining unrouted nets.
[12/06 10:50:03    212s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2691.3M, EPOCH TIME: 1733500203.404539
[12/06 10:50:03    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:03    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:03    212s] All LLGs are deleted
[12/06 10:50:03    212s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:03    212s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:03    212s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2691.3M, EPOCH TIME: 1733500203.404624
[12/06 10:50:03    212s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2660.9M, EPOCH TIME: 1733500203.404961
[12/06 10:50:03    212s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2660.9M, EPOCH TIME: 1733500203.405066
[12/06 10:50:03    212s] ### Creating LA Mngr. totSessionCpu=0:03:32 mem=2660.9M
[12/06 10:50:03    212s] ### Creating LA Mngr, finished. totSessionCpu=0:03:32 mem=2660.9M
[12/06 10:50:03    212s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 2660.86 MB )
[12/06 10:50:03    212s] (I)      ==================== Layers =====================
[12/06 10:50:03    212s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:50:03    212s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 10:50:03    212s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:50:03    212s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 10:50:03    212s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 10:50:03    212s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 10:50:03    212s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 10:50:03    212s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 10:50:03    212s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 10:50:03    212s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 10:50:03    212s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 10:50:03    212s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 10:50:03    212s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 10:50:03    212s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 10:50:03    212s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 10:50:03    212s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 10:50:03    212s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 10:50:03    212s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 10:50:03    212s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 10:50:03    212s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 10:50:03    212s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 10:50:03    212s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 10:50:03    212s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 10:50:03    212s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:50:03    212s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 10:50:03    212s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 10:50:03    212s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:50:03    212s] (I)      Started Import and model ( Curr Mem: 2660.86 MB )
[12/06 10:50:03    212s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:50:03    212s] (I)      == Non-default Options ==
[12/06 10:50:03    212s] (I)      Maximum routing layer                              : 10
[12/06 10:50:03    212s] (I)      Number of threads                                  : 1
[12/06 10:50:03    212s] (I)      Method to set GCell size                           : row
[12/06 10:50:03    212s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 10:50:03    212s] (I)      Use row-based GCell size
[12/06 10:50:03    212s] (I)      Use row-based GCell align
[12/06 10:50:03    212s] (I)      layer 0 area = 168000
[12/06 10:50:03    212s] (I)      layer 1 area = 208000
[12/06 10:50:03    212s] (I)      layer 2 area = 208000
[12/06 10:50:03    212s] (I)      layer 3 area = 208000
[12/06 10:50:03    212s] (I)      layer 4 area = 208000
[12/06 10:50:03    212s] (I)      layer 5 area = 208000
[12/06 10:50:03    212s] (I)      layer 6 area = 208000
[12/06 10:50:03    212s] (I)      layer 7 area = 2259999
[12/06 10:50:03    212s] (I)      layer 8 area = 2259999
[12/06 10:50:03    212s] (I)      layer 9 area = 0
[12/06 10:50:03    212s] (I)      GCell unit size   : 3600
[12/06 10:50:03    212s] (I)      GCell multiplier  : 1
[12/06 10:50:03    212s] (I)      GCell row height  : 3600
[12/06 10:50:03    212s] (I)      Actual row height : 3600
[12/06 10:50:03    212s] (I)      GCell align ref   : 4000 4000
[12/06 10:50:03    212s] [NR-eGR] Track table information for default rule: 
[12/06 10:50:03    212s] [NR-eGR] M1 has single uniform track structure
[12/06 10:50:03    212s] [NR-eGR] M2 has single uniform track structure
[12/06 10:50:03    212s] [NR-eGR] M3 has single uniform track structure
[12/06 10:50:03    212s] [NR-eGR] M4 has single uniform track structure
[12/06 10:50:03    212s] [NR-eGR] M5 has single uniform track structure
[12/06 10:50:03    212s] [NR-eGR] M6 has single uniform track structure
[12/06 10:50:03    212s] [NR-eGR] M7 has single uniform track structure
[12/06 10:50:03    212s] [NR-eGR] M8 has single uniform track structure
[12/06 10:50:03    212s] [NR-eGR] M9 has single uniform track structure
[12/06 10:50:03    212s] [NR-eGR] AP has single uniform track structure
[12/06 10:50:03    212s] (I)      ================= Default via =================
[12/06 10:50:03    212s] (I)      +---+--------------------+--------------------+
[12/06 10:50:03    212s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[12/06 10:50:03    212s] (I)      +---+--------------------+--------------------+
[12/06 10:50:03    212s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N |
[12/06 10:50:03    212s] (I)      | 2 |   18  VIA23_1cut   |   27  VIA23_2cut_E |
[12/06 10:50:03    212s] (I)      | 3 |   32  VIA34_1cut   |   41  VIA34_2cut_E |
[12/06 10:50:03    212s] (I)      | 4 |   46  VIA45_1cut   |   55  VIA45_2cut_E |
[12/06 10:50:03    212s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N |
[12/06 10:50:03    212s] (I)      | 6 |   74  VIA67_1cut   |   83  VIA67_2cut_E |
[12/06 10:50:03    212s] (I)      | 7 |   90  VIA78_1cut   |   97  VIA78_2cut_E |
[12/06 10:50:03    212s] (I)      | 8 |  102  VIA89_1cut   |  111  VIA89_2cut_E |
[12/06 10:50:03    212s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut  |
[12/06 10:50:03    212s] (I)      +---+--------------------+--------------------+
[12/06 10:50:03    212s] [NR-eGR] Read 2100180 PG shapes
[12/06 10:50:03    212s] [NR-eGR] Read 0 clock shapes
[12/06 10:50:03    212s] [NR-eGR] Read 0 other shapes
[12/06 10:50:03    212s] [NR-eGR] #Routing Blockages  : 0
[12/06 10:50:03    212s] [NR-eGR] #Instance Blockages : 0
[12/06 10:50:03    212s] [NR-eGR] #PG Blockages       : 2100180
[12/06 10:50:03    212s] [NR-eGR] #Halo Blockages     : 0
[12/06 10:50:03    212s] [NR-eGR] #Boundary Blockages : 0
[12/06 10:50:03    212s] [NR-eGR] #Clock Blockages    : 0
[12/06 10:50:03    212s] [NR-eGR] #Other Blockages    : 0
[12/06 10:50:03    212s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 10:50:03    212s] [NR-eGR] Num Prerouted Nets = 42  Num Prerouted Wires = 7995
[12/06 10:50:03    212s] [NR-eGR] Read 7083 nets ( ignored 42 )
[12/06 10:50:03    212s] (I)      early_global_route_priority property id does not exist.
[12/06 10:50:03    212s] (I)      Read Num Blocks=2100180  Num Prerouted Wires=7995  Num CS=0
[12/06 10:50:03    212s] (I)      Layer 1 (V) : #blockages 497536 : #preroutes 3540
[12/06 10:50:03    212s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 3944
[12/06 10:50:03    212s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 511
[12/06 10:50:03    212s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 10:50:04    212s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 10:50:04    212s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 10:50:04    212s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 10:50:04    212s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 10:50:04    212s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 10:50:04    212s] (I)      Number of ignored nets                =     42
[12/06 10:50:04    212s] (I)      Number of connected nets              =      0
[12/06 10:50:04    212s] (I)      Number of fixed nets                  =     42.  Ignored: Yes
[12/06 10:50:04    212s] (I)      Number of clock nets                  =     42.  Ignored: No
[12/06 10:50:04    212s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 10:50:04    212s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 10:50:04    212s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 10:50:04    212s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 10:50:04    212s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 10:50:04    212s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 10:50:04    212s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 10:50:04    212s] (I)      Ndr track 0 does not exist
[12/06 10:50:04    213s] (I)      ---------------------Grid Graph Info--------------------
[12/06 10:50:04    213s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 10:50:04    213s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 10:50:04    213s] (I)      Site width          :   400  (dbu)
[12/06 10:50:04    213s] (I)      Row height          :  3600  (dbu)
[12/06 10:50:04    213s] (I)      GCell row height    :  3600  (dbu)
[12/06 10:50:04    213s] (I)      GCell width         :  3600  (dbu)
[12/06 10:50:04    213s] (I)      GCell height        :  3600  (dbu)
[12/06 10:50:04    213s] (I)      Grid                :   834   834    10
[12/06 10:50:04    213s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 10:50:04    213s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 10:50:04    213s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 10:50:04    213s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 10:50:04    213s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 10:50:04    213s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 10:50:04    213s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 10:50:04    213s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 10:50:04    213s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 10:50:04    213s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 10:50:04    213s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 10:50:04    213s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 10:50:04    213s] (I)      --------------------------------------------------------
[12/06 10:50:04    213s] 
[12/06 10:50:04    213s] [NR-eGR] ============ Routing rule table ============
[12/06 10:50:04    213s] [NR-eGR] Rule id: 1  Nets: 7041
[12/06 10:50:04    213s] (I)      ID:1 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 10:50:04    213s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 10:50:04    213s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 10:50:04    213s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 10:50:04    213s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 10:50:04    213s] [NR-eGR] ========================================
[12/06 10:50:04    213s] [NR-eGR] 
[12/06 10:50:04    213s] (I)      =============== Blocked Tracks ===============
[12/06 10:50:04    213s] (I)      +-------+---------+----------+---------------+
[12/06 10:50:04    213s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 10:50:04    213s] (I)      +-------+---------+----------+---------------+
[12/06 10:50:04    213s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 10:50:04    213s] (I)      |     2 | 6255000 |  1741376 |        27.84% |
[12/06 10:50:04    213s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/06 10:50:04    213s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 10:50:04    213s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/06 10:50:04    213s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/06 10:50:04    213s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 10:50:04    213s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 10:50:04    213s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 10:50:04    213s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 10:50:04    213s] (I)      +-------+---------+----------+---------------+
[12/06 10:50:04    213s] (I)      Finished Import and model ( CPU: 0.78 sec, Real: 0.79 sec, Curr Mem: 2793.88 MB )
[12/06 10:50:04    213s] (I)      Reset routing kernel
[12/06 10:50:04    213s] (I)      Started Global Routing ( Curr Mem: 2793.88 MB )
[12/06 10:50:04    213s] (I)      totalPins=24849  totalGlobalPin=23440 (94.33%)
[12/06 10:50:04    213s] (I)      total 2D Cap : 34439879 = (17412463 H, 17027416 V)
[12/06 10:50:04    213s] [NR-eGR] Layer group 1: route 7041 net(s) in layer range [2, 10]
[12/06 10:50:04    213s] (I)      
[12/06 10:50:04    213s] (I)      ============  Phase 1a Route ============
[12/06 10:50:04    213s] (I)      Usage: 382839 = (191987 H, 190852 V) = (1.10% H, 1.12% V) = (3.456e+05um H, 3.435e+05um V)
[12/06 10:50:04    213s] (I)      
[12/06 10:50:04    213s] (I)      ============  Phase 1b Route ============
[12/06 10:50:04    213s] (I)      Usage: 382839 = (191987 H, 190852 V) = (1.10% H, 1.12% V) = (3.456e+05um H, 3.435e+05um V)
[12/06 10:50:04    213s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.891102e+05um
[12/06 10:50:04    213s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/06 10:50:04    213s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 10:50:04    213s] (I)      
[12/06 10:50:04    213s] (I)      ============  Phase 1c Route ============
[12/06 10:50:04    213s] (I)      Usage: 382839 = (191987 H, 190852 V) = (1.10% H, 1.12% V) = (3.456e+05um H, 3.435e+05um V)
[12/06 10:50:04    213s] (I)      
[12/06 10:50:04    213s] (I)      ============  Phase 1d Route ============
[12/06 10:50:04    213s] (I)      Usage: 382839 = (191987 H, 190852 V) = (1.10% H, 1.12% V) = (3.456e+05um H, 3.435e+05um V)
[12/06 10:50:04    213s] (I)      
[12/06 10:50:04    213s] (I)      ============  Phase 1e Route ============
[12/06 10:50:04    213s] (I)      Usage: 382839 = (191987 H, 190852 V) = (1.10% H, 1.12% V) = (3.456e+05um H, 3.435e+05um V)
[12/06 10:50:04    213s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.891102e+05um
[12/06 10:50:04    213s] (I)      
[12/06 10:50:04    213s] (I)      ============  Phase 1l Route ============
[12/06 10:50:04    213s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/06 10:50:04    213s] (I)      Layer  2:    5655432     93066         8           0     6252498    ( 0.00%) 
[12/06 10:50:04    213s] (I)      Layer  3:    5717469     96230         0           0     6252498    ( 0.00%) 
[12/06 10:50:04    213s] (I)      Layer  4:    5655432    104778         0           0     6252498    ( 0.00%) 
[12/06 10:50:04    213s] (I)      Layer  5:    4127728     18473         3           0     6252498    ( 0.00%) 
[12/06 10:50:04    213s] (I)      Layer  6:    4332235     10109         1           0     6252498    ( 0.00%) 
[12/06 10:50:04    213s] (I)      Layer  7:    6246667     96351         0           0     6252498    ( 0.00%) 
[12/06 10:50:04    213s] (I)      Layer  8:    1561875      8653         0           0     1563124    ( 0.00%) 
[12/06 10:50:04    213s] (I)      Layer  9:    1561875         0         0           0     1563124    ( 0.00%) 
[12/06 10:50:04    213s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/06 10:50:04    213s] (I)      Total:      35050303    427660        12      139328    40694291    ( 0.34%) 
[12/06 10:50:04    213s] (I)      
[12/06 10:50:04    213s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 10:50:04    213s] [NR-eGR]                        OverCon            
[12/06 10:50:04    213s] [NR-eGR]                         #Gcell     %Gcell
[12/06 10:50:04    213s] [NR-eGR]        Layer             (1-2)    OverCon
[12/06 10:50:04    213s] [NR-eGR] ----------------------------------------------
[12/06 10:50:04    213s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/06 10:50:04    213s] [NR-eGR]      M2 ( 2)         6( 0.00%)   ( 0.00%) 
[12/06 10:50:04    213s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/06 10:50:04    213s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/06 10:50:04    213s] [NR-eGR]      M5 ( 5)         3( 0.00%)   ( 0.00%) 
[12/06 10:50:04    213s] [NR-eGR]      M6 ( 6)         1( 0.00%)   ( 0.00%) 
[12/06 10:50:04    213s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/06 10:50:04    213s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/06 10:50:04    213s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/06 10:50:04    213s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/06 10:50:04    213s] [NR-eGR] ----------------------------------------------
[12/06 10:50:04    213s] [NR-eGR]        Total        10( 0.00%)   ( 0.00%) 
[12/06 10:50:04    213s] [NR-eGR] 
[12/06 10:50:04    213s] (I)      Finished Global Routing ( CPU: 0.56 sec, Real: 0.56 sec, Curr Mem: 2793.88 MB )
[12/06 10:50:04    213s] (I)      total 2D Cap : 35125496 = (17696835 H, 17428661 V)
[12/06 10:50:04    213s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 10:50:04    213s] (I)      ============= Track Assignment ============
[12/06 10:50:04    213s] (I)      Started Track Assignment (1T) ( Curr Mem: 2793.88 MB )
[12/06 10:50:04    213s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 10:50:04    213s] (I)      Run Multi-thread track assignment
[12/06 10:50:05    214s] (I)      Finished Track Assignment (1T) ( CPU: 0.29 sec, Real: 0.29 sec, Curr Mem: 2805.82 MB )
[12/06 10:50:05    214s] (I)      Started Export ( Curr Mem: 2805.82 MB )
[12/06 10:50:05    214s] [NR-eGR]             Length (um)   Vias 
[12/06 10:50:05    214s] [NR-eGR] -------------------------------
[12/06 10:50:05    214s] [NR-eGR]  M1  (1H)            28  28064 
[12/06 10:50:05    214s] [NR-eGR]  M2  (2V)        146775  41150 
[12/06 10:50:05    214s] [NR-eGR]  M3  (3H)        152888   5462 
[12/06 10:50:05    214s] [NR-eGR]  M4  (4V)        174328   1490 
[12/06 10:50:05    214s] [NR-eGR]  M5  (5H)         31689   1058 
[12/06 10:50:05    214s] [NR-eGR]  M6  (6V)         17266   1010 
[12/06 10:50:05    214s] [NR-eGR]  M7  (7H)        173166     59 
[12/06 10:50:05    214s] [NR-eGR]  M8  (8V)         15579      0 
[12/06 10:50:05    214s] [NR-eGR]  M9  (9H)             0      0 
[12/06 10:50:05    214s] [NR-eGR]  AP  (10V)            0      0 
[12/06 10:50:05    214s] [NR-eGR] -------------------------------
[12/06 10:50:05    214s] [NR-eGR]      Total       711719  78293 
[12/06 10:50:05    214s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:50:05    214s] [NR-eGR] Total half perimeter of net bounding box: 703129um
[12/06 10:50:05    214s] [NR-eGR] Total length: 711719um, number of vias: 78293
[12/06 10:50:05    214s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:50:05    214s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/06 10:50:05    214s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:50:05    214s] (I)      Finished Export ( CPU: 0.05 sec, Real: 0.05 sec, Curr Mem: 2805.82 MB )
[12/06 10:50:05    214s] [NR-eGR] Finished Early Global Route kernel ( CPU: 1.91 sec, Real: 1.92 sec, Curr Mem: 2694.82 MB )
[12/06 10:50:05    214s] (I)      ===================================== Runtime Summary ======================================
[12/06 10:50:05    214s] (I)       Step                                         %       Start      Finish      Real       CPU 
[12/06 10:50:05    214s] (I)      --------------------------------------------------------------------------------------------
[12/06 10:50:05    214s] (I)       Early Global Route kernel              100.00%  103.10 sec  105.02 sec  1.92 sec  1.91 sec 
[12/06 10:50:05    214s] (I)       +-Import and model                      41.06%  103.10 sec  103.89 sec  0.79 sec  0.78 sec 
[12/06 10:50:05    214s] (I)       | +-Create place DB                      1.07%  103.10 sec  103.12 sec  0.02 sec  0.02 sec 
[12/06 10:50:05    214s] (I)       | | +-Import place data                  1.07%  103.10 sec  103.12 sec  0.02 sec  0.02 sec 
[12/06 10:50:05    214s] (I)       | | | +-Read instances and placement     0.32%  103.10 sec  103.11 sec  0.01 sec  0.01 sec 
[12/06 10:50:05    214s] (I)       | | | +-Read nets                        0.74%  103.11 sec  103.12 sec  0.01 sec  0.01 sec 
[12/06 10:50:05    214s] (I)       | +-Create route DB                     36.96%  103.12 sec  103.83 sec  0.71 sec  0.71 sec 
[12/06 10:50:05    214s] (I)       | | +-Import route data (1T)            36.95%  103.13 sec  103.83 sec  0.71 sec  0.71 sec 
[12/06 10:50:05    214s] (I)       | | | +-Read blockages ( Layer 2-10 )   11.93%  103.13 sec  103.36 sec  0.23 sec  0.23 sec 
[12/06 10:50:05    214s] (I)       | | | | +-Read routing blockages         0.00%  103.13 sec  103.13 sec  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)       | | | | +-Read instance blockages        0.06%  103.13 sec  103.13 sec  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)       | | | | +-Read PG blockages             11.83%  103.13 sec  103.36 sec  0.23 sec  0.23 sec 
[12/06 10:50:05    214s] (I)       | | | | +-Read clock blockages           0.00%  103.36 sec  103.36 sec  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)       | | | | +-Read other blockages           0.00%  103.36 sec  103.36 sec  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)       | | | | +-Read halo blockages            0.01%  103.36 sec  103.36 sec  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)       | | | | +-Read boundary cut boxes        0.00%  103.36 sec  103.36 sec  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)       | | | +-Read blackboxes                  0.01%  103.36 sec  103.36 sec  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)       | | | +-Read prerouted                   0.12%  103.36 sec  103.36 sec  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)       | | | +-Read unlegalized nets            0.04%  103.36 sec  103.36 sec  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)       | | | +-Read nets                        0.13%  103.36 sec  103.36 sec  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)       | | | +-Set up via pillars               0.00%  103.36 sec  103.36 sec  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)       | | | +-Initialize 3D grid graph         0.84%  103.36 sec  103.38 sec  0.02 sec  0.02 sec 
[12/06 10:50:05    214s] (I)       | | | +-Model blockage capacity         23.59%  103.38 sec  103.83 sec  0.45 sec  0.45 sec 
[12/06 10:50:05    214s] (I)       | | | | +-Initialize 3D capacity        22.35%  103.38 sec  103.81 sec  0.43 sec  0.43 sec 
[12/06 10:50:05    214s] (I)       | +-Read aux data                        0.00%  103.83 sec  103.83 sec  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)       | +-Others data preparation              0.16%  103.83 sec  103.84 sec  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)       | +-Create route kernel                  2.80%  103.84 sec  103.89 sec  0.05 sec  0.05 sec 
[12/06 10:50:05    214s] (I)       +-Global Routing                        29.10%  103.89 sec  104.45 sec  0.56 sec  0.56 sec 
[12/06 10:50:05    214s] (I)       | +-Initialization                       0.35%  103.89 sec  103.90 sec  0.01 sec  0.01 sec 
[12/06 10:50:05    214s] (I)       | +-Net group 1                         21.37%  103.90 sec  104.31 sec  0.41 sec  0.41 sec 
[12/06 10:50:05    214s] (I)       | | +-Generate topology                  0.36%  103.90 sec  103.91 sec  0.01 sec  0.01 sec 
[12/06 10:50:05    214s] (I)       | | +-Phase 1a                           3.16%  103.98 sec  104.04 sec  0.06 sec  0.06 sec 
[12/06 10:50:05    214s] (I)       | | | +-Pattern routing (1T)             2.79%  103.98 sec  104.03 sec  0.05 sec  0.05 sec 
[12/06 10:50:05    214s] (I)       | | | +-Add via demand to 2D             0.35%  104.03 sec  104.04 sec  0.01 sec  0.01 sec 
[12/06 10:50:05    214s] (I)       | | +-Phase 1b                           0.11%  104.04 sec  104.04 sec  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)       | | +-Phase 1c                           0.00%  104.04 sec  104.04 sec  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)       | | +-Phase 1d                           0.01%  104.04 sec  104.04 sec  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)       | | +-Phase 1e                           0.12%  104.04 sec  104.04 sec  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)       | | | +-Route legalization               0.00%  104.04 sec  104.04 sec  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)       | | +-Phase 1l                          13.80%  104.04 sec  104.31 sec  0.26 sec  0.26 sec 
[12/06 10:50:05    214s] (I)       | | | +-Layer assignment (1T)           11.12%  104.10 sec  104.31 sec  0.21 sec  0.21 sec 
[12/06 10:50:05    214s] (I)       | +-Clean cong LA                        0.00%  104.31 sec  104.31 sec  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)       +-Export 3D cong map                    10.72%  104.45 sec  104.66 sec  0.21 sec  0.21 sec 
[12/06 10:50:05    214s] (I)       | +-Export 2D cong map                   0.83%  104.64 sec  104.66 sec  0.02 sec  0.02 sec 
[12/06 10:50:05    214s] (I)       +-Extract Global 3D Wires                0.42%  104.66 sec  104.67 sec  0.01 sec  0.01 sec 
[12/06 10:50:05    214s] (I)       +-Track Assignment (1T)                 14.97%  104.67 sec  104.95 sec  0.29 sec  0.29 sec 
[12/06 10:50:05    214s] (I)       | +-Initialization                       0.02%  104.67 sec  104.67 sec  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)       | +-Track Assignment Kernel             14.84%  104.67 sec  104.95 sec  0.28 sec  0.28 sec 
[12/06 10:50:05    214s] (I)       | +-Free Memory                          0.00%  104.95 sec  104.95 sec  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)       +-Export                                 2.77%  104.95 sec  105.01 sec  0.05 sec  0.05 sec 
[12/06 10:50:05    214s] (I)       | +-Export DB wires                      1.64%  104.95 sec  104.98 sec  0.03 sec  0.03 sec 
[12/06 10:50:05    214s] (I)       | | +-Export all nets                    1.27%  104.95 sec  104.98 sec  0.02 sec  0.02 sec 
[12/06 10:50:05    214s] (I)       | | +-Set wire vias                      0.28%  104.98 sec  104.98 sec  0.01 sec  0.01 sec 
[12/06 10:50:05    214s] (I)       | +-Report wirelength                    0.57%  104.98 sec  105.00 sec  0.01 sec  0.01 sec 
[12/06 10:50:05    214s] (I)       | +-Update net boxes                     0.54%  105.00 sec  105.01 sec  0.01 sec  0.01 sec 
[12/06 10:50:05    214s] (I)       | +-Update timing                        0.00%  105.01 sec  105.01 sec  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)       +-Postprocess design                     0.37%  105.01 sec  105.01 sec  0.01 sec  0.01 sec 
[12/06 10:50:05    214s] (I)      ===================== Summary by functions =====================
[12/06 10:50:05    214s] (I)       Lv  Step                                 %      Real       CPU 
[12/06 10:50:05    214s] (I)      ----------------------------------------------------------------
[12/06 10:50:05    214s] (I)        0  Early Global Route kernel      100.00%  1.92 sec  1.91 sec 
[12/06 10:50:05    214s] (I)        1  Import and model                41.06%  0.79 sec  0.78 sec 
[12/06 10:50:05    214s] (I)        1  Global Routing                  29.10%  0.56 sec  0.56 sec 
[12/06 10:50:05    214s] (I)        1  Track Assignment (1T)           14.97%  0.29 sec  0.29 sec 
[12/06 10:50:05    214s] (I)        1  Export 3D cong map              10.72%  0.21 sec  0.21 sec 
[12/06 10:50:05    214s] (I)        1  Export                           2.77%  0.05 sec  0.05 sec 
[12/06 10:50:05    214s] (I)        1  Extract Global 3D Wires          0.42%  0.01 sec  0.01 sec 
[12/06 10:50:05    214s] (I)        1  Postprocess design               0.37%  0.01 sec  0.01 sec 
[12/06 10:50:05    214s] (I)        2  Create route DB                 36.96%  0.71 sec  0.71 sec 
[12/06 10:50:05    214s] (I)        2  Net group 1                     21.37%  0.41 sec  0.41 sec 
[12/06 10:50:05    214s] (I)        2  Track Assignment Kernel         14.84%  0.28 sec  0.28 sec 
[12/06 10:50:05    214s] (I)        2  Create route kernel              2.80%  0.05 sec  0.05 sec 
[12/06 10:50:05    214s] (I)        2  Export DB wires                  1.64%  0.03 sec  0.03 sec 
[12/06 10:50:05    214s] (I)        2  Create place DB                  1.07%  0.02 sec  0.02 sec 
[12/06 10:50:05    214s] (I)        2  Export 2D cong map               0.83%  0.02 sec  0.02 sec 
[12/06 10:50:05    214s] (I)        2  Report wirelength                0.57%  0.01 sec  0.01 sec 
[12/06 10:50:05    214s] (I)        2  Update net boxes                 0.54%  0.01 sec  0.01 sec 
[12/06 10:50:05    214s] (I)        2  Initialization                   0.37%  0.01 sec  0.01 sec 
[12/06 10:50:05    214s] (I)        2  Others data preparation          0.16%  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)        2  Update timing                    0.00%  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)        3  Import route data (1T)          36.95%  0.71 sec  0.71 sec 
[12/06 10:50:05    214s] (I)        3  Phase 1l                        13.80%  0.26 sec  0.26 sec 
[12/06 10:50:05    214s] (I)        3  Phase 1a                         3.16%  0.06 sec  0.06 sec 
[12/06 10:50:05    214s] (I)        3  Export all nets                  1.27%  0.02 sec  0.02 sec 
[12/06 10:50:05    214s] (I)        3  Import place data                1.07%  0.02 sec  0.02 sec 
[12/06 10:50:05    214s] (I)        3  Generate topology                0.36%  0.01 sec  0.01 sec 
[12/06 10:50:05    214s] (I)        3  Set wire vias                    0.28%  0.01 sec  0.01 sec 
[12/06 10:50:05    214s] (I)        3  Phase 1e                         0.12%  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)        3  Phase 1b                         0.11%  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)        3  Phase 1d                         0.01%  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)        3  Phase 1c                         0.00%  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)        4  Model blockage capacity         23.59%  0.45 sec  0.45 sec 
[12/06 10:50:05    214s] (I)        4  Read blockages ( Layer 2-10 )   11.93%  0.23 sec  0.23 sec 
[12/06 10:50:05    214s] (I)        4  Layer assignment (1T)           11.12%  0.21 sec  0.21 sec 
[12/06 10:50:05    214s] (I)        4  Pattern routing (1T)             2.79%  0.05 sec  0.05 sec 
[12/06 10:50:05    214s] (I)        4  Read nets                        0.87%  0.02 sec  0.02 sec 
[12/06 10:50:05    214s] (I)        4  Initialize 3D grid graph         0.84%  0.02 sec  0.02 sec 
[12/06 10:50:05    214s] (I)        4  Add via demand to 2D             0.35%  0.01 sec  0.01 sec 
[12/06 10:50:05    214s] (I)        4  Read instances and placement     0.32%  0.01 sec  0.01 sec 
[12/06 10:50:05    214s] (I)        4  Read prerouted                   0.12%  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)        4  Read unlegalized nets            0.04%  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)        4  Read blackboxes                  0.01%  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)        5  Initialize 3D capacity          22.35%  0.43 sec  0.43 sec 
[12/06 10:50:05    214s] (I)        5  Read PG blockages               11.83%  0.23 sec  0.23 sec 
[12/06 10:50:05    214s] (I)        5  Read instance blockages          0.06%  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)        5  Read other blockages             0.00%  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[12/06 10:50:05    214s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[12/06 10:50:05    214s]       Route Remaining Unrouted Nets done. (took cpu=0:00:01.9 real=0:00:02.0)
[12/06 10:50:05    214s]     Routing using NR in eGR->NR Step done.
[12/06 10:50:05    214s] Net route status summary:
[12/06 10:50:05    214s]   Clock:        43 (unrouted=1, trialRouted=0, noStatus=0, routed=0, fixed=42, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 10:50:05    214s]   Non-clock: 19083 (unrouted=12042, trialRouted=7041, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12041, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 10:50:05    214s] 
[12/06 10:50:05    214s] CCOPT: Done with clock implementation routing.
[12/06 10:50:05    214s] 
[12/06 10:50:05    214s]     Leaving CCOpt scope - Routing Tools done. (took cpu=0:00:26.2 real=0:00:26.3)
[12/06 10:50:05    214s]   Clock implementation routing done.
[12/06 10:50:05    214s]   Leaving CCOpt scope - extractRC...
[12/06 10:50:05    214s]   Updating RC parasitics by calling: "extractRC -noRouteCheck"...
[12/06 10:50:05    214s] Extraction called for design 'torus_D_W32' of instances=7068 and nets=19126 using extraction engine 'preRoute' .
[12/06 10:50:05    214s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 10:50:05    214s] Type 'man IMPEXT-3530' for more detail.
[12/06 10:50:05    214s] PreRoute RC Extraction called for design torus_D_W32.
[12/06 10:50:05    214s] RC Extraction called in multi-corner(1) mode.
[12/06 10:50:05    214s] RCMode: PreRoute
[12/06 10:50:05    214s]       RC Corner Indexes            0   
[12/06 10:50:05    214s] Capacitance Scaling Factor   : 1.00000 
[12/06 10:50:05    214s] Resistance Scaling Factor    : 1.00000 
[12/06 10:50:05    214s] Clock Cap. Scaling Factor    : 1.00000 
[12/06 10:50:05    214s] Clock Res. Scaling Factor    : 1.00000 
[12/06 10:50:05    214s] Shrink Factor                : 1.00000
[12/06 10:50:05    214s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 10:50:05    214s] Using capacitance table file ...
[12/06 10:50:05    214s] 
[12/06 10:50:05    214s] Trim Metal Layers:
[12/06 10:50:05    214s] LayerId::1 widthSet size::4
[12/06 10:50:05    214s] LayerId::2 widthSet size::4
[12/06 10:50:05    214s] LayerId::3 widthSet size::4
[12/06 10:50:05    214s] LayerId::4 widthSet size::4
[12/06 10:50:05    214s] LayerId::5 widthSet size::4
[12/06 10:50:05    214s] LayerId::6 widthSet size::4
[12/06 10:50:05    214s] LayerId::7 widthSet size::4
[12/06 10:50:05    214s] LayerId::8 widthSet size::4
[12/06 10:50:05    214s] LayerId::9 widthSet size::4
[12/06 10:50:05    214s] LayerId::10 widthSet size::2
[12/06 10:50:05    214s] Updating RC grid for preRoute extraction ...
[12/06 10:50:05    214s] eee: pegSigSF::1.070000
[12/06 10:50:05    214s] Initializing multi-corner capacitance tables ... 
[12/06 10:50:05    214s] Initializing multi-corner resistance tables ...
[12/06 10:50:05    214s] eee: l::1 avDens::0.110239 usedTrk::70006.444469 availTrk::635040.000000 sigTrk::70006.444469
[12/06 10:50:05    214s] eee: l::2 avDens::0.084046 usedTrk::8154.181390 availTrk::97020.000000 sigTrk::8154.181390
[12/06 10:50:05    214s] eee: l::3 avDens::0.085562 usedTrk::8493.783341 availTrk::99270.000000 sigTrk::8493.783341
[12/06 10:50:05    214s] eee: l::4 avDens::0.106862 usedTrk::9684.869442 availTrk::90630.000000 sigTrk::9684.869442
[12/06 10:50:05    214s] eee: l::5 avDens::0.004589 usedTrk::2914.033375 availTrk::635040.000000 sigTrk::2914.033375
[12/06 10:50:05    214s] eee: l::6 avDens::0.003327 usedTrk::2112.722262 availTrk::635040.000000 sigTrk::2112.722262
[12/06 10:50:05    214s] eee: l::7 avDens::0.129724 usedTrk::9620.322218 availTrk::74160.000000 sigTrk::9620.322218
[12/06 10:50:05    214s] eee: l::8 avDens::0.068938 usedTrk::865.522222 availTrk::12555.000000 sigTrk::865.522222
[12/06 10:50:05    214s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:50:05    214s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:50:05    214s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 10:50:05    214s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.274582 uaWl=1.000000 uaWlH=0.583749 aWlH=0.000000 lMod=0 pMax=0.903200 pMod=78 wcR=0.693800 newSi=0.001600 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/06 10:50:05    214s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2675.820M)
[12/06 10:50:05    214s]   Updating RC parasitics by calling: "extractRC -noRouteCheck" done.
[12/06 10:50:05    214s]   Leaving CCOpt scope - extractRC done. (took cpu=0:00:00.3 real=0:00:00.3)
[12/06 10:50:05    214s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 10:50:05    214s] End AAE Lib Interpolated Model. (MEM=2675.82 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 10:50:05    214s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:50:05    214s]   Clock DAG stats after routing clock trees:
[12/06 10:50:05    214s]     cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:50:05    214s]     sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:50:05    214s]     misc counts      : r=1, pp=0
[12/06 10:50:05    214s]     cell areas       : b=387.360um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=387.360um^2
[12/06 10:50:05    214s]     cell capacitance : b=0.182pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.182pF
[12/06 10:50:05    214s]     sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:50:05    214s]     wire capacitance : top=0.000pF, trunk=0.515pF, leaf=1.736pF, total=2.251pF
[12/06 10:50:05    214s]     wire lengths     : top=0.000um, trunk=4680.382um, leaf=12731.400um, total=17411.782um
[12/06 10:50:05    214s]     hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
[12/06 10:50:05    214s]   Clock DAG net violations after routing clock trees:
[12/06 10:50:05    214s]     Remaining Transition : {count=5, worst=[0.004ns, 0.002ns, 0.002ns, 0.002ns, 0.002ns]} avg=0.002ns sd=0.001ns sum=0.012ns
[12/06 10:50:05    214s]   Clock DAG primary half-corner transition distribution after routing clock trees:
[12/06 10:50:05    214s]     Trunk : target=0.089ns count=11 avg=0.065ns sd=0.023ns min=0.004ns max=0.093ns {2 <= 0.054ns, 4 <= 0.072ns, 4 <= 0.081ns, 0 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 10:50:05    214s]     Leaf  : target=0.089ns count=32 avg=0.077ns sd=0.006ns min=0.072ns max=0.092ns {0 <= 0.054ns, 0 <= 0.072ns, 27 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns} {4 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 10:50:05    214s]   Clock DAG library cell distribution after routing clock trees {count}:
[12/06 10:50:05    214s]      Bufs: CKBD16: 33 CKBD12: 4 CKBD8: 1 CKBD6: 4 
[12/06 10:50:05    214s]   Clock DAG hash after routing clock trees: 3682107947604691985 15521611635633080307
[12/06 10:50:05    214s]   CTS services accumulated run-time stats after routing clock trees:
[12/06 10:50:05    214s]     delay calculator: calls=18150, total_wall_time=0.997s, mean_wall_time=0.055ms
[12/06 10:50:05    214s]     legalizer: calls=4263, total_wall_time=0.117s, mean_wall_time=0.027ms
[12/06 10:50:05    214s]     steiner router: calls=13424, total_wall_time=2.927s, mean_wall_time=0.218ms
[12/06 10:50:05    214s]   Primary reporting skew groups after routing clock trees:
[12/06 10:50:05    214s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.324, avg=0.304, sd=0.014], skew [0.050 vs 0.052], 100% {0.274, 0.324} (wid=0.054 ws=0.051) (gid=0.295 gs=0.037)
[12/06 10:50:05    214s]         min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:50:05    214s]         max path sink: ys[0].xs[1].torus_switch_xy/e_out_y_reg_reg[0]/CP
[12/06 10:50:05    214s]   Skew group summary after routing clock trees:
[12/06 10:50:05    214s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.324, avg=0.304, sd=0.014], skew [0.050 vs 0.052], 100% {0.274, 0.324} (wid=0.054 ws=0.051) (gid=0.295 gs=0.037)
[12/06 10:50:05    214s]   CCOpt::Phase::Routing done. (took cpu=0:00:26.7 real=0:00:26.8)
[12/06 10:50:05    214s]   CCOpt::Phase::PostConditioning...
[12/06 10:50:05    214s]   Leaving CCOpt scope - Initializing placement interface...
[12/06 10:50:05    214s] OPERPROF: Starting DPlace-Init at level 1, MEM:2723.5M, EPOCH TIME: 1733500205.858489
[12/06 10:50:05    214s] Processing tracks to init pin-track alignment.
[12/06 10:50:05    214s] z: 2, totalTracks: 1
[12/06 10:50:05    214s] z: 4, totalTracks: 1
[12/06 10:50:05    214s] z: 6, totalTracks: 1
[12/06 10:50:05    214s] z: 8, totalTracks: 1
[12/06 10:50:05    214s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:50:05    214s] All LLGs are deleted
[12/06 10:50:05    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:05    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:05    214s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2723.5M, EPOCH TIME: 1733500205.871163
[12/06 10:50:05    214s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2723.5M, EPOCH TIME: 1733500205.871588
[12/06 10:50:05    214s] # Building torus_D_W32 llgBox search-tree.
[12/06 10:50:05    214s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2723.5M, EPOCH TIME: 1733500205.873266
[12/06 10:50:05    214s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:05    214s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:05    214s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2723.5M, EPOCH TIME: 1733500205.873903
[12/06 10:50:05    214s] Max number of tech site patterns supported in site array is 256.
[12/06 10:50:05    214s] Core basic site is core
[12/06 10:50:05    214s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2723.5M, EPOCH TIME: 1733500205.890055
[12/06 10:50:06    214s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 10:50:06    214s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 10:50:06    214s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.151, REAL:0.151, MEM:2723.5M, EPOCH TIME: 1733500206.041140
[12/06 10:50:06    214s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 10:50:06    214s] SiteArray: use 31,911,936 bytes
[12/06 10:50:06    214s] SiteArray: current memory after site array memory allocation 2753.9M
[12/06 10:50:06    214s] SiteArray: FP blocked sites are writable
[12/06 10:50:06    214s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 10:50:06    214s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2753.9M, EPOCH TIME: 1733500206.099985
[12/06 10:50:07    216s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.572, REAL:1.575, MEM:2753.9M, EPOCH TIME: 1733500207.674570
[12/06 10:50:07    216s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 10:50:07    216s] Atter site array init, number of instance map data is 0.
[12/06 10:50:07    216s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.852, REAL:1.855, MEM:2753.9M, EPOCH TIME: 1733500207.728918
[12/06 10:50:07    216s] 
[12/06 10:50:07    216s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:50:07    216s] OPERPROF:     Starting CMU at level 3, MEM:2753.9M, EPOCH TIME: 1733500207.761631
[12/06 10:50:07    216s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2753.9M, EPOCH TIME: 1733500207.762926
[12/06 10:50:07    216s] 
[12/06 10:50:07    216s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 10:50:07    216s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.897, REAL:1.900, MEM:2753.9M, EPOCH TIME: 1733500207.773253
[12/06 10:50:07    216s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2753.9M, EPOCH TIME: 1733500207.773303
[12/06 10:50:07    216s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2769.9M, EPOCH TIME: 1733500207.773939
[12/06 10:50:07    216s] [CPU] DPlace-Init (cpu=0:00:01.9, real=0:00:02.0, mem=2769.9MB).
[12/06 10:50:07    216s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.920, REAL:1.924, MEM:2769.9M, EPOCH TIME: 1733500207.782377
[12/06 10:50:07    216s]   Leaving CCOpt scope - Initializing placement interface done. (took cpu=0:00:01.9 real=0:00:01.9)
[12/06 10:50:07    216s]   Removing CTS place status from clock tree and sinks.
[12/06 10:50:07    216s]   Removed CTS place status from 42 clock cells (out of 44 ) and 0 clock sinks (out of 0 ).
[12/06 10:50:07    216s]   Legalizer reserving space for clock trees
[12/06 10:50:07    216s]   PostConditioning...
[12/06 10:50:07    216s]     PostConditioning active optimizations:
[12/06 10:50:07    216s]      - DRV fixing with initial upsizing, sizing and buffering
[12/06 10:50:07    216s]      - Skew fixing with sizing
[12/06 10:50:07    216s]     
[12/06 10:50:07    216s] **WARN: (IMPCCOPT-2276):	CCOpt/PRO found clock net 'clk' is not routed.
[12/06 10:50:07    216s]     Currently running CTS, using active skew data
[12/06 10:50:07    216s]     Reset bufferability constraints...
[12/06 10:50:07    216s]     Resetting previous bufferability status on all nets so that PostConditioning will attempt to fix all clock tree violations.
[12/06 10:50:07    216s]     Reset bufferability constraints done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:50:07    216s]     PostConditioning Upsizing To Fix DRVs...
[12/06 10:50:07    216s]       Clock DAG hash before 'PostConditioning Upsizing To Fix DRVs': 3682107947604691985 15521611635633080307
[12/06 10:50:07    216s]       CTS services accumulated run-time stats before 'PostConditioning Upsizing To Fix DRVs':
[12/06 10:50:07    216s]         delay calculator: calls=18150, total_wall_time=0.997s, mean_wall_time=0.055ms
[12/06 10:50:07    216s]         legalizer: calls=4305, total_wall_time=0.118s, mean_wall_time=0.027ms
[12/06 10:50:07    216s]         steiner router: calls=13424, total_wall_time=2.927s, mean_wall_time=0.218ms
[12/06 10:50:07    216s]       Fixing clock tree DRVs with upsizing: .End AAE Lib Interpolated Model. (MEM=2760.41 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 10:50:07    216s] ..20% ...40% ...60% ...80% ...100% 
[12/06 10:50:07    216s]       CCOpt-PostConditioning: considered: 43, tested: 43, violation detected: 5, violation ignored (due to small violation): 0, cannot run: 0, attempted: 5, unsuccessful: 0, sized: 4
[12/06 10:50:07    216s]       
[12/06 10:50:07    216s]       Statistics: Fix DRVs (initial upsizing):
[12/06 10:50:07    216s]       ========================================
[12/06 10:50:07    216s]       
[12/06 10:50:07    216s]       Cell changes by Net Type:
[12/06 10:50:07    216s]       
[12/06 10:50:07    216s]       ------------------------------------------------------------------------------------------------------------------------------
[12/06 10:50:07    216s]       Net Type    Attempted            Upsized              Downsized    Swapped Same Size    Total Changed        Not Sized
[12/06 10:50:07    216s]       ------------------------------------------------------------------------------------------------------------------------------
[12/06 10:50:07    216s]       top                0                    0                    0            0                    0                    0
[12/06 10:50:07    216s]       trunk              1 [20.0%]            0                    0            0                    0 (0.0%)             1 (100.0%)
[12/06 10:50:07    216s]       leaf               4 [80.0%]            4 (100.0%)           0            0                    4 (100.0%)           0 (0.0%)
[12/06 10:50:07    216s]       ------------------------------------------------------------------------------------------------------------------------------
[12/06 10:50:07    216s]       Total              5 [100.0%]           4 (80.0%)            0            0                    4 (80.0%)            1 (20.0%)
[12/06 10:50:07    216s]       ------------------------------------------------------------------------------------------------------------------------------
[12/06 10:50:07    216s]       
[12/06 10:50:07    216s]       Upsized: 4, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 8.640um^2 (2.230%)
[12/06 10:50:07    216s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/06 10:50:07    216s]       
[12/06 10:50:07    216s]       Clock DAG stats after 'PostConditioning Upsizing To Fix DRVs':
[12/06 10:50:07    216s]         cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:50:07    216s]         sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:50:07    216s]         misc counts      : r=1, pp=0
[12/06 10:50:07    216s]         cell areas       : b=396.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=396.000um^2
[12/06 10:50:07    216s]         cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
[12/06 10:50:07    216s]         sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:50:07    216s]         wire capacitance : top=0.000pF, trunk=0.515pF, leaf=1.736pF, total=2.251pF
[12/06 10:50:07    216s]         wire lengths     : top=0.000um, trunk=4680.382um, leaf=12731.400um, total=17411.782um
[12/06 10:50:07    216s]         hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
[12/06 10:50:07    216s]       Clock DAG net violations after 'PostConditioning Upsizing To Fix DRVs':
[12/06 10:50:07    216s]         Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
[12/06 10:50:07    216s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Upsizing To Fix DRVs':
[12/06 10:50:07    216s]         Trunk : target=0.089ns count=11 avg=0.066ns sd=0.023ns min=0.004ns max=0.093ns {2 <= 0.054ns, 4 <= 0.072ns, 3 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 10:50:07    216s]         Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.003ns min=0.071ns max=0.085ns {0 <= 0.054ns, 1 <= 0.072ns, 30 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:50:07    216s]       Clock DAG library cell distribution after 'PostConditioning Upsizing To Fix DRVs' {count}:
[12/06 10:50:07    216s]          Bufs: CKBD16: 37 CKBD8: 1 CKBD6: 4 
[12/06 10:50:07    216s]       Clock DAG hash after 'PostConditioning Upsizing To Fix DRVs': 8888506093605493053 17789425257638707199
[12/06 10:50:07    216s]       CTS services accumulated run-time stats after 'PostConditioning Upsizing To Fix DRVs':
[12/06 10:50:07    216s]         delay calculator: calls=18247, total_wall_time=1.000s, mean_wall_time=0.055ms
[12/06 10:50:07    216s]         legalizer: calls=4314, total_wall_time=0.118s, mean_wall_time=0.027ms
[12/06 10:50:07    216s]         steiner router: calls=13496, total_wall_time=2.927s, mean_wall_time=0.217ms
[12/06 10:50:07    216s]       Primary reporting skew groups after 'PostConditioning Upsizing To Fix DRVs':
[12/06 10:50:07    216s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.320], skew [0.046 vs 0.052]
[12/06 10:50:07    216s]             min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:50:07    216s]             max path sink: ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[11]/CP
[12/06 10:50:07    216s]       Skew group summary after 'PostConditioning Upsizing To Fix DRVs':
[12/06 10:50:07    216s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.320], skew [0.046 vs 0.052]
[12/06 10:50:07    216s]       Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:50:07    216s]     PostConditioning Upsizing To Fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:50:07    216s]     Recomputing CTS skew targets...
[12/06 10:50:07    216s]     Resolving skew group constraints...
[12/06 10:50:08    216s]       Solving LP: 1 skew groups; 2 fragments, 2 fraglets and 3 vertices; 25 variables and 66 constraints; tolerance 1
[12/06 10:50:08    216s]     Resolving skew group constraints done.
[12/06 10:50:08    216s]     Recomputing CTS skew targets done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 10:50:08    216s]     PostConditioning Fixing DRVs...
[12/06 10:50:08    216s]       Clock DAG hash before 'PostConditioning Fixing DRVs': 8888506093605493053 17789425257638707199
[12/06 10:50:08    216s]       CTS services accumulated run-time stats before 'PostConditioning Fixing DRVs':
[12/06 10:50:08    216s]         delay calculator: calls=18247, total_wall_time=1.000s, mean_wall_time=0.055ms
[12/06 10:50:08    216s]         legalizer: calls=4314, total_wall_time=0.118s, mean_wall_time=0.027ms
[12/06 10:50:08    216s]         steiner router: calls=13496, total_wall_time=2.927s, mean_wall_time=0.217ms
[12/06 10:50:08    216s]       Fixing clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/06 10:50:08    217s]       CCOpt-PostConditioning: considered: 43, tested: 43, violation detected: 1, violation ignored (due to small violation): 0, cannot run: 0, attempted: 1, unsuccessful: 0, sized: 0
[12/06 10:50:08    217s]       
[12/06 10:50:08    217s]       Statistics: Fix DRVs (cell sizing):
[12/06 10:50:08    217s]       ===================================
[12/06 10:50:08    217s]       
[12/06 10:50:08    217s]       Cell changes by Net Type:
[12/06 10:50:08    217s]       
[12/06 10:50:08    217s]       -------------------------------------------------------------------------------------------------------------------
[12/06 10:50:08    217s]       Net Type    Attempted            Upsized     Downsized    Swapped Same Size    Total Changed      Not Sized
[12/06 10:50:08    217s]       -------------------------------------------------------------------------------------------------------------------
[12/06 10:50:08    217s]       top                0                    0           0            0                    0                  0
[12/06 10:50:08    217s]       trunk              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[12/06 10:50:08    217s]       leaf               0                    0           0            0                    0                  0
[12/06 10:50:08    217s]       -------------------------------------------------------------------------------------------------------------------
[12/06 10:50:08    217s]       Total              1 [100.0%]           0           0            0                    0 (0.0%)           1 (100.0%)
[12/06 10:50:08    217s]       -------------------------------------------------------------------------------------------------------------------
[12/06 10:50:08    217s]       
[12/06 10:50:08    217s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 1, Area change: 0.000um^2 (0.000%)
[12/06 10:50:08    217s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: 0.000um
[12/06 10:50:08    217s]       
[12/06 10:50:08    217s]       Clock DAG stats after 'PostConditioning Fixing DRVs':
[12/06 10:50:08    217s]         cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:50:08    217s]         sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:50:08    217s]         misc counts      : r=1, pp=0
[12/06 10:50:08    217s]         cell areas       : b=396.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=396.000um^2
[12/06 10:50:08    217s]         cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
[12/06 10:50:08    217s]         sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:50:08    217s]         wire capacitance : top=0.000pF, trunk=0.515pF, leaf=1.736pF, total=2.251pF
[12/06 10:50:08    217s]         wire lengths     : top=0.000um, trunk=4680.382um, leaf=12731.400um, total=17411.782um
[12/06 10:50:08    217s]         hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
[12/06 10:50:08    217s]       Clock DAG net violations after 'PostConditioning Fixing DRVs':
[12/06 10:50:08    217s]         Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
[12/06 10:50:08    217s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing DRVs':
[12/06 10:50:08    217s]         Trunk : target=0.089ns count=11 avg=0.066ns sd=0.023ns min=0.004ns max=0.093ns {2 <= 0.054ns, 4 <= 0.072ns, 3 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 10:50:08    217s]         Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.003ns min=0.071ns max=0.085ns {0 <= 0.054ns, 1 <= 0.072ns, 30 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:50:08    217s]       Clock DAG library cell distribution after 'PostConditioning Fixing DRVs' {count}:
[12/06 10:50:08    217s]          Bufs: CKBD16: 37 CKBD8: 1 CKBD6: 4 
[12/06 10:50:08    217s]       Clock DAG hash after 'PostConditioning Fixing DRVs': 8888506093605493053 17789425257638707199
[12/06 10:50:08    217s]       CTS services accumulated run-time stats after 'PostConditioning Fixing DRVs':
[12/06 10:50:08    217s]         delay calculator: calls=18439, total_wall_time=1.022s, mean_wall_time=0.055ms
[12/06 10:50:08    217s]         legalizer: calls=4323, total_wall_time=0.118s, mean_wall_time=0.027ms
[12/06 10:50:08    217s]         steiner router: calls=13497, total_wall_time=2.927s, mean_wall_time=0.217ms
[12/06 10:50:08    217s]       Primary reporting skew groups after 'PostConditioning Fixing DRVs':
[12/06 10:50:08    217s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.320], skew [0.046 vs 0.052]
[12/06 10:50:08    217s]             min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:50:08    217s]             max path sink: ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[11]/CP
[12/06 10:50:08    217s]       Skew group summary after 'PostConditioning Fixing DRVs':
[12/06 10:50:08    217s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.320], skew [0.046 vs 0.052]
[12/06 10:50:08    217s]       Legalizer API calls during this step: 9 succeeded with high effort: 9 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:50:08    217s]     PostConditioning Fixing DRVs done. (took cpu=0:00:00.2 real=0:00:00.2)
[12/06 10:50:08    217s]     Buffering to fix DRVs...
[12/06 10:50:08    217s]     Fixing DRVs with route buffering pass 1. Quick buffering: enabled
[12/06 10:50:08    217s]     Rebuffering to fix clock tree DRVs: ...20% ...40% ...60% ...80% ...100% 
[12/06 10:50:08    217s]     Inserted 0 buffers and inverters.
[12/06 10:50:08    217s]     success count. Default: 0, QS: 0, QD: 0, FS: 0, MQS: 0
[12/06 10:50:08    217s]     CCOpt-PostConditioning: nets considered: 43, nets tested: 43, nets violation detected: 1, nets violation ignored (due to small violation): 0, nets cannot run: 0, nets attempted: 1, nets unsuccessful: 1, buffered: 0
[12/06 10:50:08    217s]     Clock DAG stats PostConditioning after re-buffering DRV fixing:
[12/06 10:50:08    217s]       cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:50:08    217s]       sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:50:08    217s]       misc counts      : r=1, pp=0
[12/06 10:50:08    217s]       cell areas       : b=396.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=396.000um^2
[12/06 10:50:08    217s]       cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
[12/06 10:50:08    217s]       sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:50:08    217s]       wire capacitance : top=0.000pF, trunk=0.515pF, leaf=1.736pF, total=2.251pF
[12/06 10:50:08    217s]       wire lengths     : top=0.000um, trunk=4680.382um, leaf=12731.400um, total=17411.782um
[12/06 10:50:08    217s]       hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
[12/06 10:50:08    217s]     Clock DAG net violations PostConditioning after re-buffering DRV fixing:
[12/06 10:50:08    217s]       Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
[12/06 10:50:08    217s]     Clock DAG primary half-corner transition distribution PostConditioning after re-buffering DRV fixing:
[12/06 10:50:08    217s]       Trunk : target=0.089ns count=11 avg=0.066ns sd=0.023ns min=0.004ns max=0.093ns {2 <= 0.054ns, 4 <= 0.072ns, 3 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 10:50:08    217s]       Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.003ns min=0.071ns max=0.085ns {0 <= 0.054ns, 1 <= 0.072ns, 30 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:50:08    217s]     Clock DAG library cell distribution PostConditioning after re-buffering DRV fixing {count}:
[12/06 10:50:08    217s]        Bufs: CKBD16: 37 CKBD8: 1 CKBD6: 4 
[12/06 10:50:08    217s]     Clock DAG hash PostConditioning after re-buffering DRV fixing: 8888506093605493053 17789425257638707199
[12/06 10:50:08    217s]     CTS services accumulated run-time stats PostConditioning after re-buffering DRV fixing:
[12/06 10:50:08    217s]       delay calculator: calls=18563, total_wall_time=1.028s, mean_wall_time=0.055ms
[12/06 10:50:08    217s]       legalizer: calls=4341, total_wall_time=0.121s, mean_wall_time=0.028ms
[12/06 10:50:08    217s]       steiner router: calls=13501, total_wall_time=2.927s, mean_wall_time=0.217ms
[12/06 10:50:08    217s]     Primary reporting skew groups PostConditioning after re-buffering DRV fixing:
[12/06 10:50:08    217s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.320, avg=0.303, sd=0.013], skew [0.046 vs 0.052], 100% {0.274, 0.320} (wid=0.054 ws=0.052) (gid=0.285 gs=0.029)
[12/06 10:50:08    217s]           min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:50:08    217s]           max path sink: ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[11]/CP
[12/06 10:50:08    217s]     Skew group summary PostConditioning after re-buffering DRV fixing:
[12/06 10:50:08    217s]       skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.320, avg=0.303, sd=0.013], skew [0.046 vs 0.052], 100% {0.274, 0.320} (wid=0.054 ws=0.052) (gid=0.285 gs=0.029)
[12/06 10:50:08    217s]     Buffering to fix DRVs done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:50:08    217s]     
[12/06 10:50:08    217s]     Slew Diagnostics: After DRV fixing
[12/06 10:50:08    217s]     ==================================
[12/06 10:50:08    217s]     
[12/06 10:50:08    217s]     Global Causes:
[12/06 10:50:08    217s]     
[12/06 10:50:08    217s]     -----
[12/06 10:50:08    217s]     Cause
[12/06 10:50:08    217s]     -----
[12/06 10:50:08    217s]       (empty table)
[12/06 10:50:08    217s]     -----
[12/06 10:50:08    217s]     
[12/06 10:50:08    217s]     Top 5 overslews:
[12/06 10:50:08    217s]     
[12/06 10:50:08    217s]     ---------------------------------------------------------------------------
[12/06 10:50:08    217s]     Overslew    Causes                                      Driving Pin
[12/06 10:50:08    217s]     ---------------------------------------------------------------------------
[12/06 10:50:08    217s]     0.004ns     1. Inst already optimally sized (CKBD16)    CTS_ccl_buf_00043/Z
[12/06 10:50:08    217s]        -        2. Skew would be damaged                             -
[12/06 10:50:08    217s]     ---------------------------------------------------------------------------
[12/06 10:50:08    217s]     
[12/06 10:50:08    217s]     Slew diagnostics counts from the 1 nodes with slew violations (the 0 nodes with only other violation types are excluded):
[12/06 10:50:08    217s]     
[12/06 10:50:08    217s]     ------------------------------------------
[12/06 10:50:08    217s]     Cause                           Occurences
[12/06 10:50:08    217s]     ------------------------------------------
[12/06 10:50:08    217s]     Inst already optimally sized        1
[12/06 10:50:08    217s]     Skew would be damaged               1
[12/06 10:50:08    217s]     ------------------------------------------
[12/06 10:50:08    217s]     
[12/06 10:50:08    217s]     Violation diagnostics counts from the 1 nodes that have violations:
[12/06 10:50:08    217s]     
[12/06 10:50:08    217s]     ------------------------------------------
[12/06 10:50:08    217s]     Cause                           Occurences
[12/06 10:50:08    217s]     ------------------------------------------
[12/06 10:50:08    217s]     Inst already optimally sized        1
[12/06 10:50:08    217s]     Skew would be damaged               1
[12/06 10:50:08    217s]     ------------------------------------------
[12/06 10:50:08    217s]     
[12/06 10:50:08    217s]     PostConditioning Fixing Skew by cell sizing...
[12/06 10:50:08    217s]       Clock DAG hash before 'PostConditioning Fixing Skew by cell sizing': 8888506093605493053 17789425257638707199
[12/06 10:50:08    217s]       CTS services accumulated run-time stats before 'PostConditioning Fixing Skew by cell sizing':
[12/06 10:50:08    217s]         delay calculator: calls=18563, total_wall_time=1.028s, mean_wall_time=0.055ms
[12/06 10:50:08    217s]         legalizer: calls=4341, total_wall_time=0.121s, mean_wall_time=0.028ms
[12/06 10:50:08    217s]         steiner router: calls=13501, total_wall_time=2.927s, mean_wall_time=0.217ms
[12/06 10:50:08    217s]       Path optimization required 0 stage delay updates 
[12/06 10:50:08    217s]       Resized 0 clock insts to decrease delay.
[12/06 10:50:08    217s]       Fixing short paths with downsize only
[12/06 10:50:08    217s]       Path optimization required 0 stage delay updates 
[12/06 10:50:08    217s]       Resized 0 clock insts to increase delay.
[12/06 10:50:08    217s]       
[12/06 10:50:08    217s]       Statistics: Fix Skew (cell sizing):
[12/06 10:50:08    217s]       ===================================
[12/06 10:50:08    217s]       
[12/06 10:50:08    217s]       Cell changes by Net Type:
[12/06 10:50:08    217s]       
[12/06 10:50:08    217s]       -------------------------------------------------------------------------------------------------
[12/06 10:50:08    217s]       Net Type    Attempted    Upsized     Downsized    Swapped Same Size    Total Changed    Not Sized
[12/06 10:50:08    217s]       -------------------------------------------------------------------------------------------------
[12/06 10:50:08    217s]       top                0            0           0            0                    0                0
[12/06 10:50:08    217s]       trunk              0            0           0            0                    0                0
[12/06 10:50:08    217s]       leaf               0            0           0            0                    0                0
[12/06 10:50:08    217s]       -------------------------------------------------------------------------------------------------
[12/06 10:50:08    217s]       Total              0            0           0            0                    0                0
[12/06 10:50:08    217s]       -------------------------------------------------------------------------------------------------
[12/06 10:50:08    217s]       
[12/06 10:50:08    217s]       Upsized: 0, Downsized: 0, Sized but same area: 0, Unchanged: 0, Area change: 0.000um^2 (0.000%)
[12/06 10:50:08    217s]       Max. move: 0.000um, Min. move: 0.000um, Avg. move: N/A
[12/06 10:50:08    217s]       
[12/06 10:50:08    217s]       Clock DAG stats after 'PostConditioning Fixing Skew by cell sizing':
[12/06 10:50:08    217s]         cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:50:08    217s]         sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:50:08    217s]         misc counts      : r=1, pp=0
[12/06 10:50:08    217s]         cell areas       : b=396.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=396.000um^2
[12/06 10:50:08    217s]         cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
[12/06 10:50:08    217s]         sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:50:08    217s]         wire capacitance : top=0.000pF, trunk=0.515pF, leaf=1.736pF, total=2.251pF
[12/06 10:50:08    217s]         wire lengths     : top=0.000um, trunk=4680.382um, leaf=12731.400um, total=17411.782um
[12/06 10:50:08    217s]         hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
[12/06 10:50:08    217s]       Clock DAG net violations after 'PostConditioning Fixing Skew by cell sizing':
[12/06 10:50:08    217s]         Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
[12/06 10:50:08    217s]       Clock DAG primary half-corner transition distribution after 'PostConditioning Fixing Skew by cell sizing':
[12/06 10:50:08    217s]         Trunk : target=0.089ns count=11 avg=0.066ns sd=0.023ns min=0.004ns max=0.093ns {2 <= 0.054ns, 4 <= 0.072ns, 3 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 10:50:08    217s]         Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.003ns min=0.071ns max=0.085ns {0 <= 0.054ns, 1 <= 0.072ns, 30 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:50:08    217s]       Clock DAG library cell distribution after 'PostConditioning Fixing Skew by cell sizing' {count}:
[12/06 10:50:08    217s]          Bufs: CKBD16: 37 CKBD8: 1 CKBD6: 4 
[12/06 10:50:08    217s]       Clock DAG hash after 'PostConditioning Fixing Skew by cell sizing': 8888506093605493053 17789425257638707199
[12/06 10:50:08    217s]       CTS services accumulated run-time stats after 'PostConditioning Fixing Skew by cell sizing':
[12/06 10:50:08    217s]         delay calculator: calls=18563, total_wall_time=1.028s, mean_wall_time=0.055ms
[12/06 10:50:08    217s]         legalizer: calls=4341, total_wall_time=0.121s, mean_wall_time=0.028ms
[12/06 10:50:08    217s]         steiner router: calls=13501, total_wall_time=2.927s, mean_wall_time=0.217ms
[12/06 10:50:08    217s]       Primary reporting skew groups after 'PostConditioning Fixing Skew by cell sizing':
[12/06 10:50:08    217s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.320, avg=0.303, sd=0.013], skew [0.046 vs 0.052], 100% {0.274, 0.320} (wid=0.054 ws=0.052) (gid=0.285 gs=0.029)
[12/06 10:50:08    217s]             min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:50:08    217s]             max path sink: ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[11]/CP
[12/06 10:50:08    217s]       Skew group summary after 'PostConditioning Fixing Skew by cell sizing':
[12/06 10:50:08    217s]         skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.320, avg=0.303, sd=0.013], skew [0.046 vs 0.052], 100% {0.274, 0.320} (wid=0.054 ws=0.052) (gid=0.285 gs=0.029)
[12/06 10:50:08    217s]       Legalizer API calls during this step: 0 succeeded with high effort: 0 succeeded with medium effort: 0 succeeded with low effort: 0 succeeded with basic effort: 0 succeeded with basic unbounded effort: 0
[12/06 10:50:08    217s]     PostConditioning Fixing Skew by cell sizing done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:50:08    217s]     Reconnecting optimized routes...
[12/06 10:50:08    217s]     Reset timing graph...
[12/06 10:50:08    217s] Ignoring AAE DB Resetting ...
[12/06 10:50:08    217s]     Reset timing graph done.
[12/06 10:50:08    217s] **WARN: (IMPCCOPT-1304):	Net clk unexpectedly has no routing present after clock post-route optimization. Net will be implemented by a later routing step.
[12/06 10:50:08    217s]     Reconnecting optimized routes done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:50:08    217s]     Leaving CCOpt scope - Cleaning up placement interface...
[12/06 10:50:08    217s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2763.5M, EPOCH TIME: 1733500208.432384
[12/06 10:50:08    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:3136).
[12/06 10:50:08    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:08    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:08    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:08    217s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.035, REAL:0.035, MEM:2722.5M, EPOCH TIME: 1733500208.467821
[12/06 10:50:08    217s]     Leaving CCOpt scope - Cleaning up placement interface done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:50:08    217s]     Leaving CCOpt scope - ClockRefiner...
[12/06 10:50:08    217s]     Assigned high priority to 0 instances.
[12/06 10:50:08    217s]     Soft fixed 42 clock instances.
[12/06 10:50:08    217s]     Performing Single Pass Refine Place.
[12/06 10:50:08    217s]     Refine Place Checks - Clock Cells : full DRC checks enabled, Clock Sinks : full DRC checks enabled, Datapath : full DRC checks enabled
[12/06 10:50:08    217s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2722.5M, EPOCH TIME: 1733500208.471620
[12/06 10:50:08    217s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2722.5M, EPOCH TIME: 1733500208.471706
[12/06 10:50:08    217s] Processing tracks to init pin-track alignment.
[12/06 10:50:08    217s] z: 2, totalTracks: 1
[12/06 10:50:08    217s] z: 4, totalTracks: 1
[12/06 10:50:08    217s] z: 6, totalTracks: 1
[12/06 10:50:08    217s] z: 8, totalTracks: 1
[12/06 10:50:08    217s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:50:08    217s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2722.5M, EPOCH TIME: 1733500208.482385
[12/06 10:50:08    217s] Info: 42 insts are soft-fixed.
[12/06 10:50:08    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:08    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:08    217s] 
[12/06 10:50:08    217s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:50:08    217s] OPERPROF:       Starting CMU at level 4, MEM:2722.5M, EPOCH TIME: 1733500208.543386
[12/06 10:50:08    217s] OPERPROF:       Finished CMU at level 4, CPU:0.001, REAL:0.001, MEM:2722.5M, EPOCH TIME: 1733500208.544706
[12/06 10:50:08    217s] 
[12/06 10:50:08    217s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 10:50:08    217s] Info: 42 insts are soft-fixed.
[12/06 10:50:08    217s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.072, REAL:0.073, MEM:2722.5M, EPOCH TIME: 1733500208.555222
[12/06 10:50:08    217s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2722.5M, EPOCH TIME: 1733500208.555265
[12/06 10:50:08    217s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2722.5M, EPOCH TIME: 1733500208.555625
[12/06 10:50:08    217s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2722.5MB).
[12/06 10:50:08    217s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.092, REAL:0.092, MEM:2722.5M, EPOCH TIME: 1733500208.564136
[12/06 10:50:08    217s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.092, REAL:0.093, MEM:2722.5M, EPOCH TIME: 1733500208.564165
[12/06 10:50:08    217s] TDRefine: refinePlace mode is spiral
[12/06 10:50:08    217s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1090620.5
[12/06 10:50:08    217s] OPERPROF: Starting RefinePlace at level 1, MEM:2722.5M, EPOCH TIME: 1733500208.564241
[12/06 10:50:08    217s] *** Starting refinePlace (0:03:37 mem=2722.5M) ***
[12/06 10:50:08    217s] Total net bbox length = 7.031e+05 (3.507e+05 3.524e+05) (ext = 2.010e+04)
[12/06 10:50:08    217s] 
[12/06 10:50:08    217s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:50:08    217s] Info: 42 insts are soft-fixed.
[12/06 10:50:08    217s] Move report: Pre Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 10:50:08    217s] Move report: Soft Fixed moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 10:50:08    217s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 10:50:08    217s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:50:08    217s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:50:08    217s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2722.5M, EPOCH TIME: 1733500208.594215
[12/06 10:50:08    217s] Starting refinePlace ...
[12/06 10:50:08    217s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:50:08    217s] One DDP V2 for no tweak run.
[12/06 10:50:08    217s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:50:08    217s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2724.4M, EPOCH TIME: 1733500208.663413
[12/06 10:50:08    217s] DDP initSite1 nrRow 831 nrJob 831
[12/06 10:50:08    217s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2724.4M, EPOCH TIME: 1733500208.663508
[12/06 10:50:08    217s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.012, REAL:0.012, MEM:2724.4M, EPOCH TIME: 1733500208.675314
[12/06 10:50:08    217s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2724.4M, EPOCH TIME: 1733500208.675358
[12/06 10:50:08    217s] DDP markSite nrRow 831 nrJob 831
[12/06 10:50:08    217s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.019, REAL:0.019, MEM:2724.4M, EPOCH TIME: 1733500208.694785
[12/06 10:50:08    217s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.031, REAL:0.032, MEM:2724.4M, EPOCH TIME: 1733500208.694914
[12/06 10:50:08    217s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 10:50:08    217s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.1, real=0:00:00.0, mem=2724.4MB) @(0:03:37 - 0:03:37).
[12/06 10:50:08    217s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 10:50:08    217s] wireLenOptFixPriorityInst 3136 inst fixed
[12/06 10:50:08    217s] 
[12/06 10:50:08    217s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 10:50:08    217s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:50:08    217s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:50:08    217s] Move report: legalization moves 2 insts, mean move: 2.80 um, max move: 4.40 um spiral
[12/06 10:50:08    217s] 	Max move on inst (ys[2].xs[2].torus_switch_xy/xbar_gen[2].xbar_inst/U1): (1321.60, 1321.40) --> (1322.40, 1325.00)
[12/06 10:50:08    217s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/06 10:50:08    217s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 10:50:08    217s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:00.0, mem=2695.5MB) @(0:03:37 - 0:03:38).
[12/06 10:50:08    217s] Move report: Detail placement moves 2 insts, mean move: 2.80 um, max move: 4.40 um 
[12/06 10:50:08    217s] 	Max move on inst (ys[2].xs[2].torus_switch_xy/xbar_gen[2].xbar_inst/U1): (1321.60, 1321.40) --> (1322.40, 1325.00)
[12/06 10:50:08    217s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2695.5MB
[12/06 10:50:08    217s] Statistics of distance of Instance movement in refine placement:
[12/06 10:50:08    217s]   maximum (X+Y) =         4.40 um
[12/06 10:50:08    217s]   inst (ys[2].xs[2].torus_switch_xy/xbar_gen[2].xbar_inst/U1) with max move: (1321.6, 1321.4) -> (1322.4, 1325)
[12/06 10:50:08    217s]   mean    (X+Y) =         2.80 um
[12/06 10:50:08    217s] Summary Report:
[12/06 10:50:08    217s] Instances move: 2 (out of 7068 movable)
[12/06 10:50:08    217s] Instances flipped: 0
[12/06 10:50:08    217s] Mean displacement: 2.80 um
[12/06 10:50:08    217s] Max displacement: 4.40 um (Instance: ys[2].xs[2].torus_switch_xy/xbar_gen[2].xbar_inst/U1) (1321.6, 1321.4) -> (1322.4, 1325)
[12/06 10:50:08    217s] 	Length: 8 sites, height: 1 rows, site name: core, cell type: MOAI22D1
[12/06 10:50:08    217s] Total instances moved : 2
[12/06 10:50:08    217s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.354, REAL:0.353, MEM:2695.5M, EPOCH TIME: 1733500208.947366
[12/06 10:50:08    217s] Total net bbox length = 7.031e+05 (3.507e+05 3.524e+05) (ext = 2.010e+04)
[12/06 10:50:08    217s] Runtime: CPU: 0:00:00.4 REAL: 0:00:00.0 MEM: 2695.5MB
[12/06 10:50:08    217s] [CPU] RefinePlace/total (cpu=0:00:00.4, real=0:00:00.0, mem=2695.5MB) @(0:03:37 - 0:03:38).
[12/06 10:50:08    217s] *** Finished refinePlace (0:03:38 mem=2695.5M) ***
[12/06 10:50:08    217s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1090620.5
[12/06 10:50:08    217s] OPERPROF: Finished RefinePlace at level 1, CPU:0.386, REAL:0.386, MEM:2695.5M, EPOCH TIME: 1733500208.949839
[12/06 10:50:08    217s] OPERPROF: Starting spDPlaceCleanup(auto) at level 1, MEM:2695.5M, EPOCH TIME: 1733500208.949875
[12/06 10:50:08    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7068).
[12/06 10:50:08    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:08    217s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:08    217s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:08    217s] OPERPROF: Finished spDPlaceCleanup(auto) at level 1, CPU:0.036, REAL:0.036, MEM:2692.5M, EPOCH TIME: 1733500208.985791
[12/06 10:50:08    217s]     ClockRefiner summary
[12/06 10:50:08    217s]     All clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3178).
[12/06 10:50:08    217s]     Non-sink clock instances: Moved 0, flipped 0 and cell swapped 0 (out of a total of 42).
[12/06 10:50:08    217s]     Clock sinks: Moved 0, flipped 0 and cell swapped 0 (out of a total of 3136).
[12/06 10:50:08    217s]     Restoring pStatusCts on 42 clock instances.
[12/06 10:50:08    217s]     Revert refine place priority changes on 0 instances.
[12/06 10:50:08    217s]     Leaving CCOpt scope - ClockRefiner done. (took cpu=0:00:00.5 real=0:00:00.5)
[12/06 10:50:08    217s]     Set dirty flag on 6 instances, 8 nets
[12/06 10:50:08    217s]   PostConditioning done.
[12/06 10:50:08    217s] Net route status summary:
[12/06 10:50:08    217s]   Clock:        43 (unrouted=0, trialRouted=0, noStatus=0, routed=1, fixed=42, [crossesIlmBoundary=0, tooFewTerms=0, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 10:50:08    217s]   Non-clock: 19083 (unrouted=12042, trialRouted=7041, noStatus=0, routed=0, fixed=0, [crossesIlmBoundary=0, tooFewTerms=12041, (crossesIlmBoundary AND tooFewTerms=0)])
[12/06 10:50:08    217s]   Update timing and DAG stats after post-conditioning...
[12/06 10:50:08    217s]   Update timing and DAG stats after post-conditioning done. (took cpu=0:00:00.0 real=0:00:00.0)
[12/06 10:50:08    217s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late...
[12/06 10:50:08    217s] End AAE Lib Interpolated Model. (MEM=2692.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 10:50:09    217s]   Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:50:09    217s]   Clock DAG stats after post-conditioning:
[12/06 10:50:09    217s]     cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:50:09    217s]     sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:50:09    217s]     misc counts      : r=1, pp=0
[12/06 10:50:09    217s]     cell areas       : b=396.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=396.000um^2
[12/06 10:50:09    217s]     cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
[12/06 10:50:09    217s]     sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:50:09    217s]     wire capacitance : top=0.000pF, trunk=0.515pF, leaf=1.736pF, total=2.251pF
[12/06 10:50:09    217s]     wire lengths     : top=0.000um, trunk=4680.382um, leaf=12731.400um, total=17411.782um
[12/06 10:50:09    217s]     hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
[12/06 10:50:09    217s]   Clock DAG net violations after post-conditioning:
[12/06 10:50:09    217s]     Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
[12/06 10:50:09    217s]   Clock DAG primary half-corner transition distribution after post-conditioning:
[12/06 10:50:09    217s]     Trunk : target=0.089ns count=11 avg=0.066ns sd=0.023ns min=0.004ns max=0.093ns {2 <= 0.054ns, 4 <= 0.072ns, 3 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 10:50:09    217s]     Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.003ns min=0.071ns max=0.085ns {0 <= 0.054ns, 1 <= 0.072ns, 30 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:50:09    217s]   Clock DAG library cell distribution after post-conditioning {count}:
[12/06 10:50:09    217s]      Bufs: CKBD16: 37 CKBD8: 1 CKBD6: 4 
[12/06 10:50:09    217s]   Clock DAG hash after post-conditioning: 8888506093605493053 17789425257638707199
[12/06 10:50:09    217s]   CTS services accumulated run-time stats after post-conditioning:
[12/06 10:50:09    217s]     delay calculator: calls=18606, total_wall_time=1.033s, mean_wall_time=0.056ms
[12/06 10:50:09    217s]     legalizer: calls=4341, total_wall_time=0.121s, mean_wall_time=0.028ms
[12/06 10:50:09    217s]     steiner router: calls=13502, total_wall_time=2.927s, mean_wall_time=0.217ms
[12/06 10:50:09    217s]   Primary reporting skew groups after post-conditioning:
[12/06 10:50:09    217s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.320, avg=0.303, sd=0.013], skew [0.046 vs 0.052], 100% {0.274, 0.320} (wid=0.054 ws=0.052) (gid=0.285 gs=0.029)
[12/06 10:50:09    217s]         min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:50:09    217s]         max path sink: ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[11]/CP
[12/06 10:50:09    217s]   Skew group summary after post-conditioning:
[12/06 10:50:09    217s]     skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.320, avg=0.303, sd=0.013], skew [0.046 vs 0.052], 100% {0.274, 0.320} (wid=0.054 ws=0.052) (gid=0.285 gs=0.029)
[12/06 10:50:09    217s]   CCOpt::Phase::PostConditioning done. (took cpu=0:00:03.3 real=0:00:03.3)
[12/06 10:50:09    217s]   Setting CTS place status to fixed for clock tree and sinks.
[12/06 10:50:09    217s]   numClockCells = 44, numClockCellsFixed = 44, numClockCellsRestored = 0, numClockLatches = 0, numClockLatchesFixed =  0, numClockLatchesRestored = 0
[12/06 10:50:09    217s]   Post-balance tidy up or trial balance steps...
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   Clock DAG stats at end of CTS:
[12/06 10:50:09    217s]   ==============================
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   ---------------------------------------------------------
[12/06 10:50:09    217s]   Cell type                 Count    Area       Capacitance
[12/06 10:50:09    217s]   ---------------------------------------------------------
[12/06 10:50:09    217s]   Buffers                    42      396.000       0.186
[12/06 10:50:09    217s]   Inverters                   0        0.000       0.000
[12/06 10:50:09    217s]   Integrated Clock Gates      0        0.000       0.000
[12/06 10:50:09    217s]   Discrete Clock Gates        0        0.000       0.000
[12/06 10:50:09    217s]   Clock Logic                 0        0.000       0.000
[12/06 10:50:09    217s]   All                        42      396.000       0.186
[12/06 10:50:09    217s]   ---------------------------------------------------------
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   Clock DAG sink counts at end of CTS:
[12/06 10:50:09    217s]   ====================================
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   -------------------------
[12/06 10:50:09    217s]   Sink type           Count
[12/06 10:50:09    217s]   -------------------------
[12/06 10:50:09    217s]   Regular             3136
[12/06 10:50:09    217s]   Enable Latch           0
[12/06 10:50:09    217s]   Load Capacitance       0
[12/06 10:50:09    217s]   Antenna Diode          0
[12/06 10:50:09    217s]   Node Sink              0
[12/06 10:50:09    217s]   Total               3136
[12/06 10:50:09    217s]   -------------------------
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   Clock DAG wire lengths at end of CTS:
[12/06 10:50:09    217s]   =====================================
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   --------------------
[12/06 10:50:09    217s]   Type     Wire Length
[12/06 10:50:09    217s]   --------------------
[12/06 10:50:09    217s]   Top           0.000
[12/06 10:50:09    217s]   Trunk      4680.382
[12/06 10:50:09    217s]   Leaf      12731.400
[12/06 10:50:09    217s]   Total     17411.782
[12/06 10:50:09    217s]   --------------------
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   Clock DAG hp wire lengths at end of CTS:
[12/06 10:50:09    217s]   ========================================
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   -----------------------
[12/06 10:50:09    217s]   Type     hp Wire Length
[12/06 10:50:09    217s]   -----------------------
[12/06 10:50:09    217s]   Top            0.000
[12/06 10:50:09    217s]   Trunk       4460.600
[12/06 10:50:09    217s]   Leaf        4115.500
[12/06 10:50:09    217s]   Total       8576.100
[12/06 10:50:09    217s]   -----------------------
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   Clock DAG capacitances at end of CTS:
[12/06 10:50:09    217s]   =====================================
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   --------------------------------
[12/06 10:50:09    217s]   Type     Gate     Wire     Total
[12/06 10:50:09    217s]   --------------------------------
[12/06 10:50:09    217s]   Top      0.000    0.000    0.000
[12/06 10:50:09    217s]   Trunk    0.186    0.515    0.701
[12/06 10:50:09    217s]   Leaf     2.126    1.736    3.862
[12/06 10:50:09    217s]   Total    2.312    2.251    4.563
[12/06 10:50:09    217s]   --------------------------------
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   Clock DAG sink capacitances at end of CTS:
[12/06 10:50:09    217s]   ==========================================
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   -----------------------------------------------
[12/06 10:50:09    217s]   Total    Average    Std. Dev.    Min      Max
[12/06 10:50:09    217s]   -----------------------------------------------
[12/06 10:50:09    217s]   2.126     0.001       0.000      0.001    0.001
[12/06 10:50:09    217s]   -----------------------------------------------
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   Clock DAG net violations at end of CTS:
[12/06 10:50:09    217s]   =======================================
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   --------------------------------------------------------------------------------------------
[12/06 10:50:09    217s]   Type                    Units    Count    Average    Std. Dev.    Sum      Top 10 violations
[12/06 10:50:09    217s]   --------------------------------------------------------------------------------------------
[12/06 10:50:09    217s]   Remaining Transition    ns         1       0.004       0.000      0.004    [0.004]
[12/06 10:50:09    217s]   --------------------------------------------------------------------------------------------
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   Clock DAG primary half-corner transition distribution at end of CTS:
[12/06 10:50:09    217s]   ====================================================================
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 10:50:09    217s]   Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                               Over Target
[12/06 10:50:09    217s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 10:50:09    217s]   Trunk       0.089      11       0.066       0.023      0.004    0.093    {2 <= 0.054ns, 4 <= 0.072ns, 3 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}     {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 10:50:09    217s]   Leaf        0.089      32       0.074       0.003      0.071    0.085    {0 <= 0.054ns, 1 <= 0.072ns, 30 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}                                      -
[12/06 10:50:09    217s]   -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   Clock DAG library cell distribution at end of CTS:
[12/06 10:50:09    217s]   ==================================================
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   ---------------------------------------
[12/06 10:50:09    217s]   Name      Type      Inst     Inst Area 
[12/06 10:50:09    217s]                       Count    (um^2)
[12/06 10:50:09    217s]   ---------------------------------------
[12/06 10:50:09    217s]   CKBD16    buffer     37       372.960
[12/06 10:50:09    217s]   CKBD8     buffer      1         5.760
[12/06 10:50:09    217s]   CKBD6     buffer      4        17.280
[12/06 10:50:09    217s]   ---------------------------------------
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   Clock DAG hash at end of CTS: 8888506093605493053 17789425257638707199
[12/06 10:50:09    217s]   CTS services accumulated run-time stats at end of CTS:
[12/06 10:50:09    217s]     delay calculator: calls=18606, total_wall_time=1.033s, mean_wall_time=0.056ms
[12/06 10:50:09    217s]     legalizer: calls=4341, total_wall_time=0.121s, mean_wall_time=0.028ms
[12/06 10:50:09    217s]     steiner router: calls=13502, total_wall_time=2.927s, mean_wall_time=0.217ms
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   Primary reporting skew groups summary at end of CTS:
[12/06 10:50:09    217s]   ====================================================
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 10:50:09    217s]   Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/06 10:50:09    217s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 10:50:09    217s]   delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.274     0.320     0.046       0.052         0.052           0.010           0.303        0.013     100% {0.274, 0.320}
[12/06 10:50:09    217s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   Skew group summary at end of CTS:
[12/06 10:50:09    217s]   =================================
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 10:50:09    217s]   Half-corner                        Skew Group                         Min ID    Max ID    Skew     Skew target    Wire skew    Worst sink skew    Average ID    Std.Dev    Skew window occupancy
[12/06 10:50:09    217s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 10:50:09    217s]   delay_corner_wcl_slow:both.late    ideal_clock/functional_wcl_fast    0.274     0.320     0.046       0.052         0.052           0.010           0.303        0.013     100% {0.274, 0.320}
[12/06 10:50:09    217s]   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   Found a total of 2 clock tree pins with a slew violation.
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   Slew violation summary across all clock trees - Top 2 violating pins:
[12/06 10:50:09    217s]   =====================================================================
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   Target and measured clock slews (in ns):
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   ----------------------------------------------------------------------------------------------------------------
[12/06 10:50:09    217s]   Half corner                      Violation  Slew    Slew      Dont   Ideal  Target         Pin
[12/06 10:50:09    217s]                                    amount     target  achieved  touch  net?   source         
[12/06 10:50:09    217s]                                                                 net?                         
[12/06 10:50:09    217s]   ----------------------------------------------------------------------------------------------------------------
[12/06 10:50:09    217s]   delay_corner_wcl_slow:both.late    0.004    0.089    0.093    N      N      auto computed  CTS_ccl_a_buf_00035/I
[12/06 10:50:09    217s]   delay_corner_wcl_slow:both.late    0.004    0.089    0.093    N      N      auto computed  CTS_ccl_a_buf_00034/I
[12/06 10:50:09    217s]   ----------------------------------------------------------------------------------------------------------------
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   Target sources:
[12/06 10:50:09    217s]   auto extracted - target was extracted from SDC.
[12/06 10:50:09    217s]   auto computed - target was computed when balancing trees.
[12/06 10:50:09    217s]   explicit - target is explicitly set via target_max_trans property.
[12/06 10:50:09    217s]   pin explicit - target is explicitly set for this pin via pin_target_max_trans property.
[12/06 10:50:09    217s]   liberty explicit - target is explicitly set via max_transition from liberty library.
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   Found 0 pins on nets marked dont_touch that have slew violations.
[12/06 10:50:09    217s]   Found 0 pins on nets marked dont_touch that do not have slew violations.
[12/06 10:50:09    217s]   Found 0 pins on nets marked ideal_network that have slew violations.
[12/06 10:50:09    217s]   Found 0 pins on nets marked ideal_network that do not have slew violations.
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   
[12/06 10:50:09    217s]   Post-balance tidy up or trial balance steps done. (took cpu=0:00:00.1 real=0:00:00.1)
[12/06 10:50:09    217s] Synthesizing clock trees done.
[12/06 10:50:09    217s] Tidy Up And Update Timing...
[12/06 10:50:09    218s] External - Set all clocks to propagated mode...
[12/06 10:50:09    218s] Innovus updating I/O latencies
[12/06 10:50:09    218s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 10:50:09    218s] #################################################################################
[12/06 10:50:09    218s] # Design Stage: PreRoute
[12/06 10:50:09    218s] # Design Name: torus_D_W32
[12/06 10:50:09    218s] # Design Mode: 90nm
[12/06 10:50:09    218s] # Analysis Mode: MMMC Non-OCV 
[12/06 10:50:09    218s] # Parasitics Mode: No SPEF/RCDB 
[12/06 10:50:09    218s] # Signoff Settings: SI Off 
[12/06 10:50:09    218s] #################################################################################
[12/06 10:50:10    219s] Topological Sorting (REAL = 0:00:00.0, MEM = 2746.2M, InitMEM = 2746.2M)
[12/06 10:50:10    219s] Start delay calculation (fullDC) (1 T). (MEM=2746.19)
[12/06 10:50:10    219s] End AAE Lib Interpolated Model. (MEM=2752.96 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 10:50:11    219s] Total number of fetched objects 7165
[12/06 10:50:11    219s] Total number of fetched objects 7165
[12/06 10:50:11    220s] Total number of fetched objects 7165
[12/06 10:50:11    220s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[12/06 10:50:11    220s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[12/06 10:50:11    220s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[12/06 10:50:11    220s] End delay calculation. (MEM=2805.18 CPU=0:00:00.9 REAL=0:00:01.0)
[12/06 10:50:11    220s] End delay calculation (fullDC). (MEM=2805.18 CPU=0:00:01.4 REAL=0:00:01.0)
[12/06 10:50:11    220s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 2805.2M) ***
[12/06 10:50:11    220s] Setting all clocks to propagated mode.
[12/06 10:50:11    220s] External - Set all clocks to propagated mode done. (took cpu=0:00:02.7 real=0:00:02.7)
[12/06 10:50:11    220s] Clock DAG stats after update timingGraph:
[12/06 10:50:11    220s]   cell counts      : b=42, i=0, icg=0, dcg=0, l=0, total=42
[12/06 10:50:11    220s]   sink counts      : regular=3136, enable_latch=0, load_capacitance=0, antenna=0, node_sink=0, total=3136
[12/06 10:50:11    220s]   misc counts      : r=1, pp=0
[12/06 10:50:11    220s]   cell areas       : b=396.000um^2, i=0.000um^2, icg=0.000um^2, dcg=0.000um^2, l=0.000um^2, total=396.000um^2
[12/06 10:50:11    220s]   cell capacitance : b=0.186pF, i=0.000pF, icg=0.000pF, dcg=0.000pF, l=0.000pF, total=0.186pF
[12/06 10:50:11    220s]   sink capacitance : total=2.126pF, avg=0.001pF, sd=0.000pF, min=0.001pF, max=0.001pF
[12/06 10:50:11    220s]   wire capacitance : top=0.000pF, trunk=0.515pF, leaf=1.736pF, total=2.251pF
[12/06 10:50:11    220s]   wire lengths     : top=0.000um, trunk=4680.382um, leaf=12731.400um, total=17411.782um
[12/06 10:50:11    220s]   hp wire lengths  : top=0.000um, trunk=4460.600um, leaf=4115.500um, total=8576.100um
[12/06 10:50:11    220s] Clock DAG net violations after update timingGraph:
[12/06 10:50:11    220s]   Remaining Transition : {count=1, worst=[0.004ns]} avg=0.004ns sd=0.000ns sum=0.004ns
[12/06 10:50:11    220s] Clock DAG primary half-corner transition distribution after update timingGraph:
[12/06 10:50:11    220s]   Trunk : target=0.089ns count=11 avg=0.066ns sd=0.023ns min=0.004ns max=0.093ns {2 <= 0.054ns, 4 <= 0.072ns, 3 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns} {1 <= 0.094ns, 0 <= 0.098ns, 0 <= 0.107ns, 0 <= 0.134ns, 0 > 0.134ns}
[12/06 10:50:11    220s]   Leaf  : target=0.089ns count=32 avg=0.074ns sd=0.003ns min=0.071ns max=0.085ns {0 <= 0.054ns, 1 <= 0.072ns, 30 <= 0.081ns, 1 <= 0.085ns, 0 <= 0.089ns}
[12/06 10:50:11    220s] Clock DAG library cell distribution after update timingGraph {count}:
[12/06 10:50:11    220s]    Bufs: CKBD16: 37 CKBD8: 1 CKBD6: 4 
[12/06 10:50:12    220s] Clock DAG hash after update timingGraph: 8888506093605493053 17789425257638707199
[12/06 10:50:12    220s] CTS services accumulated run-time stats after update timingGraph:
[12/06 10:50:12    220s]   delay calculator: calls=18606, total_wall_time=1.033s, mean_wall_time=0.056ms
[12/06 10:50:12    220s]   legalizer: calls=4341, total_wall_time=0.121s, mean_wall_time=0.028ms
[12/06 10:50:12    220s]   steiner router: calls=13502, total_wall_time=2.927s, mean_wall_time=0.217ms
[12/06 10:50:12    220s] Primary reporting skew groups after update timingGraph:
[12/06 10:50:12    220s]   skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.320, avg=0.303, sd=0.013], skew [0.046 vs 0.052], 100% {0.274, 0.320} (wid=0.054 ws=0.052) (gid=0.285 gs=0.029)
[12/06 10:50:12    220s]       min path sink: ys[1].xs[3].client_xy/regulator/rate_counter_reg[2]/CP
[12/06 10:50:12    220s]       max path sink: ys[3].xs[2].torus_switch_xy/n_in_data_reg_reg[11]/CP
[12/06 10:50:12    220s] Skew group summary after update timingGraph:
[12/06 10:50:12    220s]   skew_group ideal_clock/functional_wcl_fast: insertion delay [min=0.274, max=0.320, avg=0.303, sd=0.013], skew [0.046 vs 0.052], 100% {0.274, 0.320} (wid=0.054 ws=0.052) (gid=0.285 gs=0.029)
[12/06 10:50:12    220s] Logging CTS constraint violations...
[12/06 10:50:12    220s]   Clock tree ideal_clock has 1 slew violation.
[12/06 10:50:12    220s] **WARN: (IMPCCOPT-1007):	Did not meet the max transition constraint. Found 2 slew violations below cell CTS_ccl_buf_00043 (a lib_cell CKBD16) at (523.600,963.200), in power domain auto-default with half corner delay_corner_wcl_slow:both.late. The worst violation was at the pin CTS_ccl_a_buf_00034/I with a slew time target of 0.089ns. Achieved a slew time of 0.093ns.
[12/06 10:50:12    220s] 
[12/06 10:50:12    220s] Type 'man IMPCCOPT-1007' for more detail.
[12/06 10:50:12    220s] Logging CTS constraint violations done.
[12/06 10:50:12    220s] Tidy Up And Update Timing done. (took cpu=0:00:02.8 real=0:00:02.8)
[12/06 10:50:12    220s] Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
[12/06 10:50:12    220s] Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_slow (the duplicate skew group).
[12/06 10:50:12    220s] Copying last skew targets (including wire skew targets) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
[12/06 10:50:12    220s] Copying last insertion target (including wire insertion delay target) from ideal_clock/functional_wcl_fast to ideal_clock/functional_wcl_typical (the duplicate skew group).
[12/06 10:50:12    220s] Runtime done. (took cpu=0:01:07 real=0:01:07)
[12/06 10:50:12    220s] Runtime Report Coverage % = 98.8
[12/06 10:50:12    220s] Runtime Summary
[12/06 10:50:12    220s] ===============
[12/06 10:50:12    220s] Clock Runtime:  (37%) Core CTS          24.92 (Init 4.97, Construction 4.27, Implementation 9.06, eGRPC 0.77, PostConditioning 2.77, Other 3.07)
[12/06 10:50:12    220s] Clock Runtime:  (48%) CTS services      32.05 (RefinePlace 2.15, EarlyGlobalClock 7.24, NanoRoute 21.68, ExtractRC 0.99, TimingAnalysis 0.00)
[12/06 10:50:12    220s] Clock Runtime:  (13%) Other CTS          9.17 (Init 2.62, CongRepair/EGR-DP 3.87, TimingUpdate 2.68, Other 0.00)
[12/06 10:50:12    220s] Clock Runtime: (100%) Total             66.14
[12/06 10:50:12    220s] 
[12/06 10:50:12    220s] 
[12/06 10:50:12    220s] Runtime Summary:
[12/06 10:50:12    220s] ================
[12/06 10:50:12    220s] 
[12/06 10:50:12    220s] -------------------------------------------------------------------------------------------------------------------------------
[12/06 10:50:12    220s] wall   % time  children  called  name
[12/06 10:50:12    220s] -------------------------------------------------------------------------------------------------------------------------------
[12/06 10:50:12    220s] 66.93  100.00   66.93      0       
[12/06 10:50:12    220s] 66.93  100.00   66.14      1     Runtime
[12/06 10:50:12    220s]  0.44    0.66    0.44      1     CCOpt::Phase::Initialization
[12/06 10:50:12    220s]  0.44    0.66    0.44      1       Check Prerequisites
[12/06 10:50:12    220s]  0.44    0.66    0.00      1         Leaving CCOpt scope - CheckPlace
[12/06 10:50:12    220s]  7.01   10.48    6.99      1     CCOpt::Phase::PreparingToBalance
[12/06 10:50:12    220s]  0.00    0.00    0.00      1       Leaving CCOpt scope - Initializing power interface
[12/06 10:50:12    220s]  2.18    3.26    0.00      1       Leaving CCOpt scope - optDesignGlobalRouteStep
[12/06 10:50:12    220s]  2.13    3.18    2.10      1       Legalization setup
[12/06 10:50:12    220s]  2.07    3.10    0.00      2         Leaving CCOpt scope - Initializing placement interface
[12/06 10:50:12    220s]  0.03    0.04    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/06 10:50:12    220s]  2.68    4.01    0.00      1       Validating CTS configuration
[12/06 10:50:12    220s]  0.00    0.00    0.00      1         Checking module port directions
[12/06 10:50:12    220s]  0.00    0.00    0.00      1         Checking for illegal sizes of clock logic instances
[12/06 10:50:12    220s]  0.14    0.21    0.13      1     Preparing To Balance
[12/06 10:50:12    220s]  0.04    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/06 10:50:12    220s]  0.10    0.14    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/06 10:50:12    220s] 12.08   18.04   12.08      1     CCOpt::Phase::Construction
[12/06 10:50:12    220s]  9.11   13.61    9.10      1       Stage::Clustering
[12/06 10:50:12    220s]  2.05    3.06    1.98      1         Clustering
[12/06 10:50:12    220s]  0.01    0.02    0.00      1           Initialize for clustering
[12/06 10:50:12    220s]  0.00    0.00    0.00      1             Computing optimal clock node locations
[12/06 10:50:12    220s]  0.71    1.06    0.08      1           Bottom-up phase
[12/06 10:50:12    220s]  0.08    0.11    0.00      1             Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 10:50:12    220s]  1.26    1.88    1.14      1           Legalizing clock trees
[12/06 10:50:12    220s]  0.93    1.39    0.00      1             Leaving CCOpt scope - ClockRefiner
[12/06 10:50:12    220s]  0.03    0.05    0.00      1             Leaving CCOpt scope - Cleaning up placement interface
[12/06 10:50:12    220s]  0.10    0.15    0.00      1             Leaving CCOpt scope - Initializing placement interface
[12/06 10:50:12    220s]  0.08    0.12    0.00      1             Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 10:50:12    220s]  7.05   10.54    6.96      1         CongRepair After Initial Clustering
[12/06 10:50:12    220s]  6.55    9.79    4.50      1           Leaving CCOpt scope - Early Global Route
[12/06 10:50:12    220s]  2.59    3.87    0.00      1             Early Global Route - eGR only step
[12/06 10:50:12    220s]  1.91    2.86    0.00      1             Congestion Repair
[12/06 10:50:12    220s]  0.32    0.48    0.00      1           Leaving CCOpt scope - extractRC
[12/06 10:50:12    220s]  0.08    0.12    0.00      1           Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 10:50:12    220s]  0.10    0.14    0.10      1       Stage::DRV Fixing
[12/06 10:50:12    220s]  0.04    0.06    0.00      1         Fixing clock tree slew time and max cap violations
[12/06 10:50:12    220s]  0.05    0.08    0.00      1         Fixing clock tree slew time and max cap violations - detailed pass
[12/06 10:50:12    220s]  2.87    4.29    2.86      1       Stage::Insertion Delay Reduction
[12/06 10:50:12    220s]  0.09    0.14    0.00      1         Removing unnecessary root buffering
[12/06 10:50:12    220s]  0.03    0.04    0.00      1         Removing unconstrained drivers
[12/06 10:50:12    220s]  0.05    0.07    0.00      1         Reducing insertion delay 1
[12/06 10:50:12    220s]  0.94    1.40    0.00      1         Removing longest path buffering
[12/06 10:50:12    220s]  1.75    2.62    0.00      1         Reducing insertion delay 2
[12/06 10:50:12    220s]  9.23   13.79    9.23      1     CCOpt::Phase::Implementation
[12/06 10:50:12    220s]  1.37    2.05    1.37      1       Stage::Reducing Power
[12/06 10:50:12    220s]  0.12    0.18    0.00      1         Improving clock tree routing
[12/06 10:50:12    220s]  1.20    1.79    0.01      1         Reducing clock tree power 1
[12/06 10:50:12    220s]  0.01    0.01    0.00      3           Legalizing clock trees
[12/06 10:50:12    220s]  0.05    0.07    0.00      1         Reducing clock tree power 2
[12/06 10:50:12    220s]  0.97    1.45    0.92      1       Stage::Balancing
[12/06 10:50:12    220s]  0.64    0.96    0.61      1         Approximately balancing fragments step
[12/06 10:50:12    220s]  0.15    0.23    0.00      1           Resolve constraints - Approximately balancing fragments
[12/06 10:50:12    220s]  0.06    0.09    0.00      1           Estimate delay to be added in balancing - Approximately balancing fragments
[12/06 10:50:12    220s]  0.04    0.06    0.00      1           Moving gates to improve sub-tree skew
[12/06 10:50:12    220s]  0.32    0.49    0.00      1           Approximately balancing fragments bottom up
[12/06 10:50:12    220s]  0.04    0.05    0.00      1           Approximately balancing fragments, wire and cell delays
[12/06 10:50:12    220s]  0.06    0.09    0.00      1         Improving fragments clock skew
[12/06 10:50:12    220s]  0.14    0.22    0.12      1         Approximately balancing step
[12/06 10:50:12    220s]  0.08    0.12    0.00      1           Resolve constraints - Approximately balancing
[12/06 10:50:12    220s]  0.04    0.05    0.00      1           Approximately balancing, wire and cell delays
[12/06 10:50:12    220s]  0.03    0.05    0.00      1         Fixing clock tree overload
[12/06 10:50:12    220s]  0.05    0.07    0.00      1         Approximately balancing paths
[12/06 10:50:12    220s]  6.67    9.96    6.62      1       Stage::Polishing
[12/06 10:50:12    220s]  0.08    0.12    0.00      1         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 10:50:12    220s]  0.03    0.04    0.00      1         Merging balancing drivers for power
[12/06 10:50:12    220s]  0.05    0.08    0.00      1         Improving clock skew
[12/06 10:50:12    220s]  3.92    5.86    3.84      1         Moving gates to reduce wire capacitance
[12/06 10:50:12    220s]  0.05    0.07    0.00      2           Artificially removing short and long paths
[12/06 10:50:12    220s]  0.41    0.61    0.01      1           Moving gates to reduce wire capacitance - iteration 1: WireCapReduction
[12/06 10:50:12    220s]  0.01    0.01    0.00      1             Legalizing clock trees
[12/06 10:50:12    220s]  1.71    2.55    0.00      1           Moving gates to reduce wire capacitance - iteration 1: MoveGates
[12/06 10:50:12    220s]  0.00    0.00    0.00      1             Legalizing clock trees
[12/06 10:50:12    220s]  0.38    0.57    0.01      1           Moving gates to reduce wire capacitance - iteration 2: WireCapReduction
[12/06 10:50:12    220s]  0.01    0.02    0.00      1             Legalizing clock trees
[12/06 10:50:12    220s]  1.29    1.93    0.00      1           Moving gates to reduce wire capacitance - iteration 2: MoveGates
[12/06 10:50:12    220s]  0.00    0.00    0.00      1             Legalizing clock trees
[12/06 10:50:12    220s]  0.59    0.88    0.02      1         Reducing clock tree power 3
[12/06 10:50:12    220s]  0.02    0.03    0.00      1           Artificially removing short and long paths
[12/06 10:50:12    220s]  0.00    0.00    0.00      1           Legalizing clock trees
[12/06 10:50:12    220s]  0.05    0.07    0.00      1         Improving insertion delay
[12/06 10:50:12    220s]  1.90    2.83    1.74      1         Wire Opt OverFix
[12/06 10:50:12    220s]  1.63    2.44    1.57      1           Wire Reduction extra effort
[12/06 10:50:12    220s]  0.02    0.03    0.00      1             Artificially removing short and long paths
[12/06 10:50:12    220s]  0.04    0.06    0.00      1             Global shorten wires A0
[12/06 10:50:12    220s]  1.18    1.76    0.00      2             Move For Wirelength - core
[12/06 10:50:12    220s]  0.02    0.03    0.00      1             Global shorten wires A1
[12/06 10:50:12    220s]  0.22    0.33    0.00      1             Global shorten wires B
[12/06 10:50:12    220s]  0.08    0.13    0.00      1             Move For Wirelength - branch
[12/06 10:50:12    220s]  0.11    0.17    0.11      1           Optimizing orientation
[12/06 10:50:12    220s]  0.11    0.17    0.00      1             FlipOpt
[12/06 10:50:12    220s]  0.22    0.32    0.20      1       Stage::Updating netlist
[12/06 10:50:12    220s]  0.04    0.05    0.00      1         Leaving CCOpt scope - Cleaning up placement interface
[12/06 10:50:12    220s]  0.17    0.25    0.00      1         Leaving CCOpt scope - ClockRefiner
[12/06 10:50:12    220s]  4.23    6.32    4.08      1     CCOpt::Phase::eGRPC
[12/06 10:50:12    220s]  2.66    3.98    2.60      1       Leaving CCOpt scope - Routing Tools
[12/06 10:50:12    220s]  2.60    3.88    0.00      1         Early Global Route - eGR only step
[12/06 10:50:12    220s]  0.33    0.49    0.00      1       Leaving CCOpt scope - extractRC
[12/06 10:50:12    220s]  0.10    0.15    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/06 10:50:12    220s]  0.08    0.13    0.08      1       Reset bufferability constraints
[12/06 10:50:12    220s]  0.08    0.12    0.00      1         Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 10:50:12    220s]  0.06    0.09    0.01      1       eGRPC Moving buffers
[12/06 10:50:12    220s]  0.01    0.02    0.00      1         Violation analysis
[12/06 10:50:12    220s]  0.14    0.20    0.01      1       eGRPC Initial Pass of Downsizing Clock Tree cells
[12/06 10:50:12    220s]  0.01    0.02    0.00      1         Artificially removing long paths
[12/06 10:50:12    220s]  0.04    0.06    0.00      1       eGRPC Fixing DRVs
[12/06 10:50:12    220s]  0.02    0.02    0.00      1       Reconnecting optimized routes
[12/06 10:50:12    220s]  0.01    0.02    0.00      1       Violation analysis
[12/06 10:50:12    220s]  0.08    0.11    0.00      1       Moving clock insts towards fanout
[12/06 10:50:12    220s]  0.04    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/06 10:50:12    220s]  0.54    0.80    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/06 10:50:12    220s] 26.82   40.08   26.74      1     CCOpt::Phase::Routing
[12/06 10:50:12    220s] 26.32   39.32   26.20      1       Leaving CCOpt scope - Routing Tools
[12/06 10:50:12    220s]  2.57    3.84    0.00      1         Early Global Route - eGR->Nr High Frequency step
[12/06 10:50:12    220s] 21.68   32.39    0.00      1         NanoRoute
[12/06 10:50:12    220s]  1.95    2.92    0.00      1         Route Remaining Unrouted Nets
[12/06 10:50:12    220s]  0.33    0.50    0.00      1       Leaving CCOpt scope - extractRC
[12/06 10:50:12    220s]  0.09    0.13    0.00      1       Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 10:50:12    220s]  3.29    4.91    3.20      1     CCOpt::Phase::PostConditioning
[12/06 10:50:12    220s]  1.92    2.88    0.00      1       Leaving CCOpt scope - Initializing placement interface
[12/06 10:50:12    220s]  0.00    0.00    0.00      1       Reset bufferability constraints
[12/06 10:50:12    220s]  0.12    0.18    0.00      1       PostConditioning Upsizing To Fix DRVs
[12/06 10:50:12    220s]  0.17    0.26    0.00      1       Recomputing CTS skew targets
[12/06 10:50:12    220s]  0.18    0.26    0.00      1       PostConditioning Fixing DRVs
[12/06 10:50:12    220s]  0.11    0.16    0.00      1       Buffering to fix DRVs
[12/06 10:50:12    220s]  0.05    0.07    0.00      1       PostConditioning Fixing Skew by cell sizing
[12/06 10:50:12    220s]  0.02    0.03    0.00      1       Reconnecting optimized routes
[12/06 10:50:12    220s]  0.04    0.05    0.00      1       Leaving CCOpt scope - Cleaning up placement interface
[12/06 10:50:12    220s]  0.52    0.77    0.00      1       Leaving CCOpt scope - ClockRefiner
[12/06 10:50:12    220s]  0.00    0.00    0.00      1       Update timing and DAG stats after post-conditioning
[12/06 10:50:12    220s]  0.08    0.12    0.00      1       Clock tree timing engine global stage delay update for delay_corner_wcl_slow:both.late
[12/06 10:50:12    220s]  0.06    0.09    0.00      1     Post-balance tidy up or trial balance steps
[12/06 10:50:12    220s]  2.83    4.23    2.68      1     Tidy Up And Update Timing
[12/06 10:50:12    220s]  2.68    4.01    0.00      1       External - Set all clocks to propagated mode
[12/06 10:50:12    220s] -------------------------------------------------------------------------------------------------------------------------------
[12/06 10:50:12    220s] 
[12/06 10:50:12    220s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[12/06 10:50:12    220s] *** CTS #1 [finish] (ccopt_design #1) : cpu/real = 0:01:05.4/0:01:05.7 (1.0), totSession cpu/real = 0:03:40.8/0:03:43.9 (1.0), mem = 2788.9M
[12/06 10:50:12    220s] 
[12/06 10:50:12    220s] =============================================================================================
[12/06 10:50:12    220s]  Step TAT Report : CTS #1 / ccopt_design #1                                     21.17-s075_1
[12/06 10:50:12    220s] =============================================================================================
[12/06 10:50:12    220s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 10:50:12    220s] ---------------------------------------------------------------------------------------------
[12/06 10:50:12    220s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:50:12    220s] [ IncrReplace            ]      1   0:00:01.9  (   2.9 % )     0:00:01.9 /  0:00:01.9    1.0
[12/06 10:50:12    220s] [ EarlyGlobalRoute       ]      5   0:00:11.2  (  17.1 % )     0:00:11.2 /  0:00:11.0    1.0
[12/06 10:50:12    220s] [ DetailRoute            ]      1   0:00:14.3  (  21.8 % )     0:00:14.3 /  0:00:14.3    1.0
[12/06 10:50:12    220s] [ ExtractRC              ]      3   0:00:01.0  (   1.5 % )     0:00:01.0 /  0:00:01.0    1.0
[12/06 10:50:12    220s] [ FullDelayCalc          ]      1   0:00:01.8  (   2.7 % )     0:00:01.8 /  0:00:01.8    1.0
[12/06 10:50:12    220s] [ MISC                   ]          0:00:35.5  (  54.0 % )     0:00:35.5 /  0:00:35.3    1.0
[12/06 10:50:12    220s] ---------------------------------------------------------------------------------------------
[12/06 10:50:12    220s]  CTS #1 TOTAL                       0:01:05.7  ( 100.0 % )     0:01:05.7 /  0:01:05.4    1.0
[12/06 10:50:12    220s] ---------------------------------------------------------------------------------------------
[12/06 10:50:12    220s] 
[12/06 10:50:12    220s] Synthesizing clock trees with CCOpt done.
[12/06 10:50:12    220s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[12/06 10:50:12    220s] Type 'man IMPSP-9025' for more detail.
[12/06 10:50:12    220s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 2220.9M, totSessionCpu=0:03:41 **
[12/06 10:50:12    220s] **WARN: (IMPOPT-576):	36 nets have unplaced terms. 
[12/06 10:50:12    220s] GigaOpt running with 1 threads.
[12/06 10:50:12    220s] *** InitOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:40.8/0:03:43.9 (1.0), mem = 2578.9M
[12/06 10:50:12    220s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[12/06 10:50:12    221s] Need call spDPlaceInit before registerPrioInstLoc.
[12/06 10:50:12    221s] OPERPROF: Starting DPlace-Init at level 1, MEM:2586.9M, EPOCH TIME: 1733500212.430310
[12/06 10:50:12    221s] Processing tracks to init pin-track alignment.
[12/06 10:50:12    221s] z: 2, totalTracks: 1
[12/06 10:50:12    221s] z: 4, totalTracks: 1
[12/06 10:50:12    221s] z: 6, totalTracks: 1
[12/06 10:50:12    221s] z: 8, totalTracks: 1
[12/06 10:50:12    221s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:50:12    221s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2586.9M, EPOCH TIME: 1733500212.441798
[12/06 10:50:12    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:12    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:12    221s] 
[12/06 10:50:12    221s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:50:12    221s] OPERPROF:     Starting CMU at level 3, MEM:2586.9M, EPOCH TIME: 1733500212.505639
[12/06 10:50:12    221s] OPERPROF:     Finished CMU at level 3, CPU:0.001, REAL:0.001, MEM:2586.9M, EPOCH TIME: 1733500212.506714
[12/06 10:50:12    221s] 
[12/06 10:50:12    221s] Bad Lib Cell Checking (CMU) is done! (0)
[12/06 10:50:12    221s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.075, REAL:0.075, MEM:2586.9M, EPOCH TIME: 1733500212.517014
[12/06 10:50:12    221s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2586.9M, EPOCH TIME: 1733500212.517065
[12/06 10:50:12    221s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2602.9M, EPOCH TIME: 1733500212.517684
[12/06 10:50:12    221s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2602.9MB).
[12/06 10:50:12    221s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.096, REAL:0.096, MEM:2602.9M, EPOCH TIME: 1733500212.526251
[12/06 10:50:12    221s] Cell 'LVLLHD8' is marked internal dont-use due to tech site checking failure.
[12/06 10:50:12    221s] Cell 'LVLLHD4' is marked internal dont-use due to tech site checking failure.
[12/06 10:50:12    221s] Cell 'LVLLHD2' is marked internal dont-use due to tech site checking failure.
[12/06 10:50:12    221s] Cell 'LVLLHD1' is marked internal dont-use due to tech site checking failure.
[12/06 10:50:12    221s] Cell 'LVLLHCD8' is marked internal dont-use due to tech site checking failure.
[12/06 10:50:12    221s] Cell 'LVLLHCD4' is marked internal dont-use due to tech site checking failure.
[12/06 10:50:12    221s] Cell 'LVLLHCD2' is marked internal dont-use due to tech site checking failure.
[12/06 10:50:12    221s] Cell 'LVLLHCD1' is marked internal dont-use due to tech site checking failure.
[12/06 10:50:12    221s] **WARN: (IMPOPT-3564):	The following cells are set dont_use temporarily by the tool because there are no rows defined for their technology site, or they are not placeable in any power domain, or their pins cannot be snapped to the tracks. To avoid this message, review the floorplan, msv setting, the library setting or set manually those cells as dont_use.
[12/06 10:50:12    221s] 	Cell LVLLHCD1, site bcoreExt.
[12/06 10:50:12    221s] 	Cell LVLLHCD2, site bcoreExt.
[12/06 10:50:12    221s] 	Cell LVLLHCD4, site bcoreExt.
[12/06 10:50:12    221s] 	Cell LVLLHCD8, site bcoreExt.
[12/06 10:50:12    221s] 	Cell LVLLHD1, site bcoreExt.
[12/06 10:50:12    221s] 	Cell LVLLHD2, site bcoreExt.
[12/06 10:50:12    221s] 	Cell LVLLHD4, site bcoreExt.
[12/06 10:50:12    221s] 	Cell LVLLHD8, site bcoreExt.
[12/06 10:50:12    221s] .
[12/06 10:50:12    221s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2602.9M, EPOCH TIME: 1733500212.527136
[12/06 10:50:12    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[12/06 10:50:12    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:12    221s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:12    221s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:12    221s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.032, REAL:0.032, MEM:2602.9M, EPOCH TIME: 1733500212.559091
[12/06 10:50:12    221s] 
[12/06 10:50:12    221s] Creating Lib Analyzer ...
[12/06 10:50:12    221s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[12/06 10:50:12    221s] Total number of usable inverters from Lib Analyzer: 18 ( INVD1 INVD0 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 INVD12 CKND12 INVD16 CKND16)
[12/06 10:50:12    221s] Total number of usable delay cells from Lib Analyzer: 9 ( DEL005 DEL01 DEL015 DEL02 DEL0 DEL1 DEL2 DEL3 DEL4)
[12/06 10:50:12    221s] 
[12/06 10:50:12    221s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 10:50:13    222s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:43 mem=2610.9M
[12/06 10:50:13    222s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:43 mem=2610.9M
[12/06 10:50:13    222s] Creating Lib Analyzer, finished. 
[12/06 10:50:13    222s] **WARN: (IMPOPT-665):	clk : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 10:50:13    222s] Type 'man IMPOPT-665' for more detail.
[12/06 10:50:13    222s] **WARN: (IMPOPT-665):	rst : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 10:50:13    222s] Type 'man IMPOPT-665' for more detail.
[12/06 10:50:13    222s] **WARN: (IMPOPT-665):	out_v : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 10:50:13    222s] Type 'man IMPOPT-665' for more detail.
[12/06 10:50:13    222s] **WARN: (IMPOPT-665):	out[31] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 10:50:13    222s] Type 'man IMPOPT-665' for more detail.
[12/06 10:50:13    222s] **WARN: (IMPOPT-665):	out[30] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 10:50:13    222s] Type 'man IMPOPT-665' for more detail.
[12/06 10:50:13    222s] **WARN: (IMPOPT-665):	out[29] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 10:50:13    222s] Type 'man IMPOPT-665' for more detail.
[12/06 10:50:13    222s] **WARN: (IMPOPT-665):	out[28] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 10:50:13    222s] Type 'man IMPOPT-665' for more detail.
[12/06 10:50:13    222s] **WARN: (IMPOPT-665):	out[27] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 10:50:13    222s] Type 'man IMPOPT-665' for more detail.
[12/06 10:50:13    222s] **WARN: (IMPOPT-665):	out[26] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 10:50:13    222s] Type 'man IMPOPT-665' for more detail.
[12/06 10:50:13    222s] **WARN: (IMPOPT-665):	out[25] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 10:50:13    222s] Type 'man IMPOPT-665' for more detail.
[12/06 10:50:13    222s] **WARN: (IMPOPT-665):	out[24] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 10:50:13    222s] Type 'man IMPOPT-665' for more detail.
[12/06 10:50:13    222s] **WARN: (IMPOPT-665):	out[23] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 10:50:13    222s] Type 'man IMPOPT-665' for more detail.
[12/06 10:50:13    222s] **WARN: (IMPOPT-665):	out[22] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 10:50:13    222s] Type 'man IMPOPT-665' for more detail.
[12/06 10:50:13    222s] **WARN: (IMPOPT-665):	out[21] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 10:50:13    222s] Type 'man IMPOPT-665' for more detail.
[12/06 10:50:13    222s] **WARN: (IMPOPT-665):	out[20] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 10:50:13    222s] Type 'man IMPOPT-665' for more detail.
[12/06 10:50:13    222s] **WARN: (IMPOPT-665):	out[19] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 10:50:13    222s] Type 'man IMPOPT-665' for more detail.
[12/06 10:50:13    222s] **WARN: (IMPOPT-665):	out[18] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 10:50:13    222s] Type 'man IMPOPT-665' for more detail.
[12/06 10:50:13    222s] **WARN: (IMPOPT-665):	out[17] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 10:50:13    222s] Type 'man IMPOPT-665' for more detail.
[12/06 10:50:13    222s] **WARN: (IMPOPT-665):	out[16] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 10:50:13    222s] Type 'man IMPOPT-665' for more detail.
[12/06 10:50:13    222s] **WARN: (IMPOPT-665):	out[15] : Net has unplaced terms or is connected to uplaced instances in design. 
[12/06 10:50:13    222s] Type 'man IMPOPT-665' for more detail.
[12/06 10:50:13    222s] **WARN: (EMS-27):	Message (IMPOPT-665) has exceeded the current message display limit of 20.
[12/06 10:50:13    222s] To increase the message display limit, refer to the product command reference manual.
[12/06 10:50:14    222s] Effort level <high> specified for reg2reg path_group
[12/06 10:50:14    223s] Setting timing_disable_library_data_to_data_checks to 'true'.
[12/06 10:50:14    223s] Setting timing_disable_user_data_to_data_checks to 'true'.
[12/06 10:50:14    223s] **optDesign ... cpu = 0:00:02, real = 0:00:02, mem = 2200.6M, totSessionCpu=0:03:43 **
[12/06 10:50:14    223s] *** optDesign -postCTS ***
[12/06 10:50:14    223s] DRC Margin: user margin 0.0; extra margin 0.2
[12/06 10:50:14    223s] Hold Target Slack: user slack 0
[12/06 10:50:14    223s] Setup Target Slack: user slack 0; extra slack 0.0
[12/06 10:50:14    223s] setUsefulSkewMode -ecoRoute false
[12/06 10:50:14    223s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[12/06 10:50:14    223s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2557.8M, EPOCH TIME: 1733500214.396251
[12/06 10:50:14    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:14    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:14    223s] 
[12/06 10:50:14    223s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:50:14    223s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.078, REAL:0.078, MEM:2557.8M, EPOCH TIME: 1733500214.474380
[12/06 10:50:14    223s] 
[12/06 10:50:14    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[12/06 10:50:14    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:14    223s] 
[12/06 10:50:14    223s] TimeStamp Deleting Cell Server Begin ...
[12/06 10:50:14    223s] Deleting Lib Analyzer.
[12/06 10:50:14    223s] 
[12/06 10:50:14    223s] TimeStamp Deleting Cell Server End ...
[12/06 10:50:14    223s] Multi-VT timing optimization disabled based on library information.
[12/06 10:50:14    223s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/06 10:50:14    223s] 
[12/06 10:50:14    223s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/06 10:50:14    223s] Summary for sequential cells identification: 
[12/06 10:50:14    223s]   Identified SBFF number: 199
[12/06 10:50:14    223s]   Identified MBFF number: 0
[12/06 10:50:14    223s]   Identified SB Latch number: 0
[12/06 10:50:14    223s]   Identified MB Latch number: 0
[12/06 10:50:14    223s]   Not identified SBFF number: 0
[12/06 10:50:14    223s]   Not identified MBFF number: 0
[12/06 10:50:14    223s]   Not identified SB Latch number: 0
[12/06 10:50:14    223s]   Not identified MB Latch number: 0
[12/06 10:50:14    223s]   Number of sequential cells which are not FFs: 104
[12/06 10:50:14    223s]  Visiting view : view_functional_wcl_slow
[12/06 10:50:14    223s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 10:50:14    223s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 10:50:14    223s]  Visiting view : view_functional_wcl_fast
[12/06 10:50:14    223s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/06 10:50:14    223s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/06 10:50:14    223s]  Visiting view : view_functional_wcl_typical
[12/06 10:50:14    223s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/06 10:50:14    223s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/06 10:50:14    223s]  Visiting view : view_functional_wcl_slow
[12/06 10:50:14    223s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 10:50:14    223s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 10:50:14    223s]  Visiting view : view_functional_wcl_fast
[12/06 10:50:14    223s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/06 10:50:14    223s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/06 10:50:14    223s]  Visiting view : view_functional_wcl_typical
[12/06 10:50:14    223s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/06 10:50:14    223s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/06 10:50:14    223s] TLC MultiMap info (StdDelay):
[12/06 10:50:14    223s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 9.2ps
[12/06 10:50:14    223s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 5.3ps
[12/06 10:50:14    223s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 6.9ps
[12/06 10:50:14    223s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 7.2ps
[12/06 10:50:14    223s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/06 10:50:14    223s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/06 10:50:14    223s]  Setting StdDelay to: 13.6ps
[12/06 10:50:14    223s] 
[12/06 10:50:14    223s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/06 10:50:14    223s] 
[12/06 10:50:14    223s] TimeStamp Deleting Cell Server Begin ...
[12/06 10:50:14    223s] 
[12/06 10:50:14    223s] TimeStamp Deleting Cell Server End ...
[12/06 10:50:14    223s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2557.8M, EPOCH TIME: 1733500214.646199
[12/06 10:50:14    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:14    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:14    223s] All LLGs are deleted
[12/06 10:50:14    223s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:14    223s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:14    223s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2557.8M, EPOCH TIME: 1733500214.646288
[12/06 10:50:14    223s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2527.3M, EPOCH TIME: 1733500214.646638
[12/06 10:50:14    223s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2517.3M, EPOCH TIME: 1733500214.647288
[12/06 10:50:14    223s] Start to check current routing status for nets...
[12/06 10:50:14    223s] All nets are already routed correctly.
[12/06 10:50:14    223s] End to check current routing status for nets (mem=2517.3M)
[12/06 10:50:14    223s] 
[12/06 10:50:14    223s] Creating Lib Analyzer ...
[12/06 10:50:14    223s] 
[12/06 10:50:14    223s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/06 10:50:14    223s] Summary for sequential cells identification: 
[12/06 10:50:14    223s]   Identified SBFF number: 199
[12/06 10:50:14    223s]   Identified MBFF number: 0
[12/06 10:50:14    223s]   Identified SB Latch number: 0
[12/06 10:50:14    223s]   Identified MB Latch number: 0
[12/06 10:50:14    223s]   Not identified SBFF number: 0
[12/06 10:50:14    223s]   Not identified MBFF number: 0
[12/06 10:50:14    223s]   Not identified SB Latch number: 0
[12/06 10:50:14    223s]   Not identified MB Latch number: 0
[12/06 10:50:14    223s]   Number of sequential cells which are not FFs: 104
[12/06 10:50:14    223s]  Visiting view : view_functional_wcl_slow
[12/06 10:50:14    223s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 10:50:14    223s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 10:50:14    223s]  Visiting view : view_functional_wcl_fast
[12/06 10:50:14    223s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/06 10:50:14    223s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/06 10:50:14    223s]  Visiting view : view_functional_wcl_typical
[12/06 10:50:14    223s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/06 10:50:14    223s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/06 10:50:14    223s]  Visiting view : view_functional_wcl_slow
[12/06 10:50:14    223s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 10:50:14    223s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 10:50:14    223s]  Visiting view : view_functional_wcl_fast
[12/06 10:50:14    223s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 0
[12/06 10:50:14    223s]    : PowerDomain = none : Weighted F : unweighted  = 5.30 (1.000) with rcCorner = -1
[12/06 10:50:14    223s]  Visiting view : view_functional_wcl_typical
[12/06 10:50:14    223s]    : PowerDomain = none : Weighted F : unweighted  = 9.20 (1.000) with rcCorner = 0
[12/06 10:50:14    223s]    : PowerDomain = none : Weighted F : unweighted  = 7.20 (1.000) with rcCorner = -1
[12/06 10:50:14    223s] TLC MultiMap info (StdDelay):
[12/06 10:50:14    223s]   : delay_corner_wcl_typical + wcl_typical + 1 + rc_corner := 9.2ps
[12/06 10:50:14    223s]   : delay_corner_wcl_fast + wcl_fast + 1 + no RcCorner := 5.3ps
[12/06 10:50:14    223s]   : delay_corner_wcl_fast + wcl_fast + 1 + rc_corner := 6.9ps
[12/06 10:50:14    223s]   : delay_corner_wcl_typical + wcl_typical + 1 + no RcCorner := 7.2ps
[12/06 10:50:14    223s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/06 10:50:14    223s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/06 10:50:14    223s]  Setting StdDelay to: 13.6ps
[12/06 10:50:14    223s] 
[12/06 10:50:14    223s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/06 10:50:14    223s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[12/06 10:50:14    223s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/06 10:50:14    223s] Total number of usable delay cells from Lib Analyzer: 9 ( DEL005 DEL01 DEL015 DEL02 DEL0 DEL1 DEL2 DEL3 DEL4)
[12/06 10:50:14    223s] 
[12/06 10:50:14    223s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 10:50:16    224s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:45 mem=2527.4M
[12/06 10:50:16    224s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:45 mem=2527.4M
[12/06 10:50:16    224s] Creating Lib Analyzer, finished. 
[12/06 10:50:16    224s] AAE DB initialization (MEM=2565.52 CPU=0:00:00.0 REAL=0:00:00.0) 
[12/06 10:50:16    224s] ### Creating TopoMgr, started
[12/06 10:50:16    224s] ### Creating TopoMgr, finished
[12/06 10:50:16    224s] 
[12/06 10:50:16    224s] Footprint cell information for calculating maxBufDist
[12/06 10:50:16    224s] *info: There are 18 candidate Buffer cells
[12/06 10:50:16    224s] *info: There are 15 candidate Inverter cells
[12/06 10:50:16    224s] 
[12/06 10:50:16    225s] #optDebug: Start CG creation (mem=2565.5M)
[12/06 10:50:16    225s]  ...initializing CG  maxDriveDist 604.643000 stdCellHgt 1.800000 defLenToSkip 12.600000 IgnoreMultFactor 7.000000 RTBasedMultFactor 0.100000  length 60.464000 
[12/06 10:50:17    225s] (cpu=0:00:00.1, mem=2731.1M)
[12/06 10:50:17    225s]  ...processing cgPrt (cpu=0:00:00.1, mem=2731.1M)
[12/06 10:50:17    225s]  ...processing cgEgp (cpu=0:00:00.1, mem=2731.1M)
[12/06 10:50:17    225s]  ...processing cgPbk (cpu=0:00:00.1, mem=2731.1M)
[12/06 10:50:17    225s]  ...processing cgNrb(cpu=0:00:00.1, mem=2731.1M)
[12/06 10:50:17    225s]  ...processing cgObs (cpu=0:00:00.1, mem=2731.1M)
[12/06 10:50:17    225s]  ...processing cgCon (cpu=0:00:00.1, mem=2731.1M)
[12/06 10:50:17    225s]  ...processing cgPdm (cpu=0:00:00.1, mem=2731.1M)
[12/06 10:50:17    225s] #optDebug: Finish CG creation (cpu=0:00:00.1, mem=2731.1M)
[12/06 10:50:17    226s] Compute RC Scale Done ...
[12/06 10:50:17    226s] All LLGs are deleted
[12/06 10:50:17    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:17    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:17    226s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2721.6M, EPOCH TIME: 1733500217.381623
[12/06 10:50:17    226s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2721.6M, EPOCH TIME: 1733500217.381981
[12/06 10:50:17    226s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2721.6M, EPOCH TIME: 1733500217.383550
[12/06 10:50:17    226s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:17    226s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:17    226s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:2721.6M, EPOCH TIME: 1733500217.384106
[12/06 10:50:17    226s] Max number of tech site patterns supported in site array is 256.
[12/06 10:50:17    226s] Core basic site is core
[12/06 10:50:17    226s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:2721.6M, EPOCH TIME: 1733500217.398847
[12/06 10:50:17    226s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 10:50:17    226s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 10:50:17    226s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.162, REAL:0.163, MEM:2721.6M, EPOCH TIME: 1733500217.561461
[12/06 10:50:17    226s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 10:50:17    226s] SiteArray: use 31,911,936 bytes
[12/06 10:50:17    226s] SiteArray: current memory after site array memory allocation 2752.0M
[12/06 10:50:17    226s] SiteArray: FP blocked sites are writable
[12/06 10:50:17    226s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:2752.0M, EPOCH TIME: 1733500217.624501
[12/06 10:50:19    227s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:1.574, REAL:1.577, MEM:2752.0M, EPOCH TIME: 1733500219.201102
[12/06 10:50:19    228s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 10:50:19    228s] Atter site array init, number of instance map data is 0.
[12/06 10:50:19    228s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:1.868, REAL:1.872, MEM:2752.0M, EPOCH TIME: 1733500219.255902
[12/06 10:50:19    228s] 
[12/06 10:50:19    228s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:50:19    228s] OPERPROF: Finished spInitSiteArr at level 1, CPU:1.907, REAL:1.911, MEM:2752.0M, EPOCH TIME: 1733500219.294084
[12/06 10:50:19    228s] 
[12/06 10:50:19    228s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[12/06 10:50:19    228s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:19    228s] Starting delay calculation for Setup views
[12/06 10:50:19    228s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 10:50:19    228s] #################################################################################
[12/06 10:50:19    228s] # Design Stage: PreRoute
[12/06 10:50:19    228s] # Design Name: torus_D_W32
[12/06 10:50:19    228s] # Design Mode: 90nm
[12/06 10:50:19    228s] # Analysis Mode: MMMC Non-OCV 
[12/06 10:50:19    228s] # Parasitics Mode: No SPEF/RCDB 
[12/06 10:50:19    228s] # Signoff Settings: SI Off 
[12/06 10:50:19    228s] #################################################################################
[12/06 10:50:19    228s] Calculate delays in Single mode...
[12/06 10:50:19    228s] Calculate delays in Single mode...
[12/06 10:50:19    228s] Calculate delays in Single mode...
[12/06 10:50:19    228s] Topological Sorting (REAL = 0:00:00.0, MEM = 2752.0M, InitMEM = 2752.0M)
[12/06 10:50:19    228s] Start delay calculation (fullDC) (1 T). (MEM=2752.04)
[12/06 10:50:19    228s] siFlow : Timing analysis mode is single, using late cdB files
[12/06 10:50:19    228s] Start AAE Lib Loading. (MEM=2761.83)
[12/06 10:50:19    228s] End AAE Lib Loading. (MEM=2790.45 CPU=0:00:00.0 Real=0:00:00.0)
[12/06 10:50:19    228s] End AAE Lib Interpolated Model. (MEM=2790.45 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 10:50:21    230s] Total number of fetched objects 7165
[12/06 10:50:22    231s] Total number of fetched objects 7165
[12/06 10:50:23    232s] Total number of fetched objects 7165
[12/06 10:50:23    232s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/06 10:50:23    232s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/06 10:50:23    232s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/06 10:50:23    232s] End delay calculation. (MEM=2791.99 CPU=0:00:03.2 REAL=0:00:03.0)
[12/06 10:50:23    232s] End delay calculation (fullDC). (MEM=2791.99 CPU=0:00:03.9 REAL=0:00:04.0)
[12/06 10:50:23    232s] *** CDM Built up (cpu=0:00:04.3  real=0:00:04.0  mem= 2792.0M) ***
[12/06 10:50:24    232s] *** Done Building Timing Graph (cpu=0:00:04.8 real=0:00:05.0 totSessionCpu=0:03:53 mem=2784.0M)
[12/06 10:50:24    233s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow view_functional_wcl_fast 
 view_functional_wcl_typical 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  2.617  |  2.617  |  4.674  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5808   |  3328   |  3152   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |    463 (463)     |   -0.135   |    463 (463)     |
|   max_tran     |    513 (7433)    |   -1.231   |    513 (7433)    |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2800.0M, EPOCH TIME: 1733500224.550625
[12/06 10:50:24    233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:24    233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:24    233s] 
[12/06 10:50:24    233s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:50:24    233s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.075, REAL:0.076, MEM:2800.0M, EPOCH TIME: 1733500224.626434
[12/06 10:50:24    233s] 
[12/06 10:50:24    233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[12/06 10:50:24    233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:24    233s] Density: 1.456%
------------------------------------------------------------------

[12/06 10:50:24    233s] **optDesign ... cpu = 0:00:13, real = 0:00:12, mem = 2351.7M, totSessionCpu=0:03:53 **
[12/06 10:50:24    233s] *** InitOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:12.6/0:00:12.6 (1.0), totSession cpu/real = 0:03:53.4/0:03:56.5 (1.0), mem = 2716.0M
[12/06 10:50:24    233s] 
[12/06 10:50:24    233s] =============================================================================================
[12/06 10:50:24    233s]  Step TAT Report : InitOpt #1 / ccopt_design #1                                 21.17-s075_1
[12/06 10:50:24    233s] =============================================================================================
[12/06 10:50:24    233s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 10:50:24    233s] ---------------------------------------------------------------------------------------------
[12/06 10:50:24    233s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:50:24    233s] [ OptSummaryReport       ]      1   0:00:02.2  (  17.1 % )     0:00:07.3 /  0:00:07.3    1.0
[12/06 10:50:24    233s] [ DrvReport              ]      1   0:00:00.2  (   1.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/06 10:50:24    233s] [ CellServerInit         ]      2   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    0.9
[12/06 10:50:24    233s] [ LibAnalyzerInit        ]      2   0:00:02.7  (  21.1 % )     0:00:02.7 /  0:00:02.7    1.0
[12/06 10:50:24    233s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:50:24    233s] [ SteinerInterfaceInit   ]      1   0:00:01.1  (   8.3 % )     0:00:01.1 /  0:00:01.1    1.0
[12/06 10:50:24    233s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:50:24    233s] [ TimingUpdate           ]      1   0:00:00.5  (   4.3 % )     0:00:04.8 /  0:00:04.8    1.0
[12/06 10:50:24    233s] [ FullDelayCalc          ]      1   0:00:04.3  (  33.7 % )     0:00:04.3 /  0:00:04.3    1.0
[12/06 10:50:24    233s] [ TimingReport           ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 10:50:24    233s] [ MISC                   ]          0:00:01.5  (  12.0 % )     0:00:01.5 /  0:00:01.5    1.0
[12/06 10:50:24    233s] ---------------------------------------------------------------------------------------------
[12/06 10:50:24    233s]  InitOpt #1 TOTAL                   0:00:12.6  ( 100.0 % )     0:00:12.6 /  0:00:12.6    1.0
[12/06 10:50:24    233s] ---------------------------------------------------------------------------------------------
[12/06 10:50:24    233s] 
[12/06 10:50:24    233s] ** INFO : this run is activating low effort ccoptDesign flow
[12/06 10:50:24    233s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 10:50:24    233s] ### Creating PhyDesignMc. totSessionCpu=0:03:53 mem=2716.0M
[12/06 10:50:24    233s] OPERPROF: Starting DPlace-Init at level 1, MEM:2716.0M, EPOCH TIME: 1733500224.705957
[12/06 10:50:24    233s] Processing tracks to init pin-track alignment.
[12/06 10:50:24    233s] z: 2, totalTracks: 1
[12/06 10:50:24    233s] z: 4, totalTracks: 1
[12/06 10:50:24    233s] z: 6, totalTracks: 1
[12/06 10:50:24    233s] z: 8, totalTracks: 1
[12/06 10:50:24    233s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:50:24    233s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2716.0M, EPOCH TIME: 1733500224.716924
[12/06 10:50:24    233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:24    233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:24    233s] 
[12/06 10:50:24    233s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:50:24    233s] 
[12/06 10:50:24    233s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 10:50:24    233s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.077, REAL:0.078, MEM:2716.0M, EPOCH TIME: 1733500224.794746
[12/06 10:50:24    233s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2716.0M, EPOCH TIME: 1733500224.794823
[12/06 10:50:24    233s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2716.0M, EPOCH TIME: 1733500224.795168
[12/06 10:50:24    233s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2716.0MB).
[12/06 10:50:24    233s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.097, REAL:0.098, MEM:2716.0M, EPOCH TIME: 1733500224.803658
[12/06 10:50:24    233s] TotalInstCnt at PhyDesignMc Initialization: 7068
[12/06 10:50:24    233s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:54 mem=2716.0M
[12/06 10:50:24    233s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2716.0M, EPOCH TIME: 1733500224.812014
[12/06 10:50:24    233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[12/06 10:50:24    233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:24    233s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:24    233s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:24    233s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.031, REAL:0.032, MEM:2716.0M, EPOCH TIME: 1733500224.843543
[12/06 10:50:24    233s] TotalInstCnt at PhyDesignMc Destruction: 7068
[12/06 10:50:24    233s] OPTC: m1 20.0 20.0
[12/06 10:50:25    233s] #optDebug: fT-E <X 2 0 0 1>
[12/06 10:50:25    233s] -congRepairInPostCTS false                 # bool, default=false, private
[12/06 10:50:25    234s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -congThreshold 0.001 -rescheduleForCongestion -resetVeryShortNets -resetShortNets -useSpineBased -rescheduleForAdherence -minSlack 27.2
[12/06 10:50:25    234s] Begin: GigaOpt Route Type Constraints Refinement
[12/06 10:50:25    234s] *** CongRefineRouteType #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:54.2/0:03:57.3 (1.0), mem = 2716.0M
[12/06 10:50:25    234s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090620.1
[12/06 10:50:25    234s] ### Creating RouteCongInterface, started
[12/06 10:50:25    234s] 
[12/06 10:50:25    234s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/06 10:50:25    234s] 
[12/06 10:50:25    234s] #optDebug: {0, 1.000}
[12/06 10:50:25    234s] ### Creating RouteCongInterface, finished
[12/06 10:50:25    234s] Updated routing constraints on 0 nets.
[12/06 10:50:25    234s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090620.1
[12/06 10:50:25    234s] Bottom Preferred Layer:
[12/06 10:50:25    234s] +-----------+------------+----------+
[12/06 10:50:25    234s] |   Layer   |    CLK     |   Rule   |
[12/06 10:50:25    234s] +-----------+------------+----------+
[12/06 10:50:25    234s] | M3 (z=3)  |         43 | default  |
[12/06 10:50:25    234s] +-----------+------------+----------+
[12/06 10:50:25    234s] Via Pillar Rule:
[12/06 10:50:25    234s]     None
[12/06 10:50:25    234s] *** CongRefineRouteType #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:03:54.4/0:03:57.4 (1.0), mem = 2716.0M
[12/06 10:50:25    234s] 
[12/06 10:50:25    234s] =============================================================================================
[12/06 10:50:25    234s]  Step TAT Report : CongRefineRouteType #1 / ccopt_design #1                     21.17-s075_1
[12/06 10:50:25    234s] =============================================================================================
[12/06 10:50:25    234s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 10:50:25    234s] ---------------------------------------------------------------------------------------------
[12/06 10:50:25    234s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  65.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 10:50:25    234s] [ MISC                   ]          0:00:00.1  (  34.3 % )     0:00:00.1 /  0:00:00.1    1.1
[12/06 10:50:25    234s] ---------------------------------------------------------------------------------------------
[12/06 10:50:25    234s]  CongRefineRouteType #1 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/06 10:50:25    234s] ---------------------------------------------------------------------------------------------
[12/06 10:50:25    234s] 
[12/06 10:50:25    234s] End: GigaOpt Route Type Constraints Refinement
[12/06 10:50:25    234s] Deleting Lib Analyzer.
[12/06 10:50:25    234s] *** SimplifyNetlist #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:54.4/0:03:57.5 (1.0), mem = 2716.0M
[12/06 10:50:25    234s] Info: 42 nets with fixed/cover wires excluded.
[12/06 10:50:25    234s] Info: 43 clock nets excluded from IPO operation.
[12/06 10:50:25    234s] ### Creating LA Mngr. totSessionCpu=0:03:54 mem=2716.0M
[12/06 10:50:25    234s] ### Creating LA Mngr, finished. totSessionCpu=0:03:54 mem=2716.0M
[12/06 10:50:25    234s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/06 10:50:25    234s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090620.2
[12/06 10:50:25    234s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 10:50:25    234s] ### Creating PhyDesignMc. totSessionCpu=0:03:54 mem=2716.0M
[12/06 10:50:25    234s] OPERPROF: Starting DPlace-Init at level 1, MEM:2716.0M, EPOCH TIME: 1733500225.701109
[12/06 10:50:25    234s] Processing tracks to init pin-track alignment.
[12/06 10:50:25    234s] z: 2, totalTracks: 1
[12/06 10:50:25    234s] z: 4, totalTracks: 1
[12/06 10:50:25    234s] z: 6, totalTracks: 1
[12/06 10:50:25    234s] z: 8, totalTracks: 1
[12/06 10:50:25    234s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:50:25    234s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2716.0M, EPOCH TIME: 1733500225.712794
[12/06 10:50:25    234s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:25    234s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:25    234s] 
[12/06 10:50:25    234s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:50:25    234s] 
[12/06 10:50:25    234s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 10:50:25    234s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.074, REAL:0.074, MEM:2716.0M, EPOCH TIME: 1733500225.787103
[12/06 10:50:25    234s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2716.0M, EPOCH TIME: 1733500225.787175
[12/06 10:50:25    234s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2716.0M, EPOCH TIME: 1733500225.787606
[12/06 10:50:25    234s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2716.0MB).
[12/06 10:50:25    234s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.094, REAL:0.095, MEM:2716.0M, EPOCH TIME: 1733500225.796158
[12/06 10:50:25    234s] TotalInstCnt at PhyDesignMc Initialization: 7068
[12/06 10:50:25    234s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:55 mem=2716.0M
[12/06 10:50:25    234s] ### Creating RouteCongInterface, started
[12/06 10:50:25    234s] 
[12/06 10:50:25    234s] Creating Lib Analyzer ...
[12/06 10:50:26    234s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[12/06 10:50:26    234s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/06 10:50:26    234s] Total number of usable delay cells from Lib Analyzer: 9 ( DEL005 DEL01 DEL015 DEL02 DEL0 DEL1 DEL2 DEL3 DEL4)
[12/06 10:50:26    234s] 
[12/06 10:50:26    234s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 10:50:27    236s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:03:56 mem=2716.0M
[12/06 10:50:27    236s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:03:56 mem=2716.0M
[12/06 10:50:27    236s] Creating Lib Analyzer, finished. 
[12/06 10:50:27    236s] 
[12/06 10:50:27    236s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/06 10:50:27    236s] 
[12/06 10:50:27    236s] #optDebug: {0, 1.000}
[12/06 10:50:27    236s] ### Creating RouteCongInterface, finished
[12/06 10:50:27    236s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/06 10:50:27    236s] ### Creating LA Mngr. totSessionCpu=0:03:56 mem=2716.0M
[12/06 10:50:27    236s] ### Creating LA Mngr, finished. totSessionCpu=0:03:56 mem=2716.0M
[12/06 10:50:27    236s] Usable buffer cells for single buffer setup transform:
[12/06 10:50:27    236s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[12/06 10:50:27    236s] Number of usable buffer cells above: 18
[12/06 10:50:27    236s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2773.2M, EPOCH TIME: 1733500227.662125
[12/06 10:50:27    236s] Found 0 hard placement blockage before merging.
[12/06 10:50:27    236s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2773.2M, EPOCH TIME: 1733500227.662295
[12/06 10:50:27    236s] 
[12/06 10:50:27    236s] Netlist preparation processing... 
[12/06 10:50:27    236s] Removed 128 instances
[12/06 10:50:27    236s] *info: Marking 0 isolation instances dont touch
[12/06 10:50:27    236s] *info: Marking 0 level shifter instances dont touch
[12/06 10:50:28    237s] Deleting 0 temporary hard placement blockage(s).
[12/06 10:50:28    237s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2812.8M, EPOCH TIME: 1733500228.277085
[12/06 10:50:28    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7068).
[12/06 10:50:28    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:28    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:28    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:28    237s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.039, REAL:0.039, MEM:2729.8M, EPOCH TIME: 1733500228.315967
[12/06 10:50:28    237s] TotalInstCnt at PhyDesignMc Destruction: 6940
[12/06 10:50:28    237s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090620.2
[12/06 10:50:28    237s] *** SimplifyNetlist #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.7/0:00:02.7 (1.0), totSession cpu/real = 0:03:57.1/0:04:00.1 (1.0), mem = 2729.8M
[12/06 10:50:28    237s] 
[12/06 10:50:28    237s] =============================================================================================
[12/06 10:50:28    237s]  Step TAT Report : SimplifyNetlist #1 / ccopt_design #1                         21.17-s075_1
[12/06 10:50:28    237s] =============================================================================================
[12/06 10:50:28    237s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 10:50:28    237s] ---------------------------------------------------------------------------------------------
[12/06 10:50:28    237s] [ LibAnalyzerInit        ]      1   0:00:01.4  (  52.1 % )     0:00:01.4 /  0:00:01.4    1.0
[12/06 10:50:28    237s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:50:28    237s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   9.4 % )     0:00:00.3 /  0:00:00.3    1.0
[12/06 10:50:28    237s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[12/06 10:50:28    237s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.0 % )     0:00:01.5 /  0:00:01.5    1.0
[12/06 10:50:28    237s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:50:28    237s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   1.4 % )     0:00:00.6 /  0:00:00.6    1.1
[12/06 10:50:28    237s] [ IncrDelayCalc          ]      6   0:00:00.5  (  19.6 % )     0:00:00.5 /  0:00:00.6    1.1
[12/06 10:50:28    237s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:50:28    237s] [ MISC                   ]          0:00:00.3  (  11.7 % )     0:00:00.3 /  0:00:00.3    1.0
[12/06 10:50:28    237s] ---------------------------------------------------------------------------------------------
[12/06 10:50:28    237s]  SimplifyNetlist #1 TOTAL           0:00:02.7  ( 100.0 % )     0:00:02.7 /  0:00:02.7    1.0
[12/06 10:50:28    237s] ---------------------------------------------------------------------------------------------
[12/06 10:50:28    237s] 
[12/06 10:50:28    237s] *** Starting optimizing excluded clock nets MEM= 2729.8M) ***
[12/06 10:50:28    237s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2729.8M) ***
[12/06 10:50:28    237s] *** Starting optimizing excluded clock nets MEM= 2729.8M) ***
[12/06 10:50:28    237s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 2729.8M) ***
[12/06 10:50:28    237s] Info: Done creating the CCOpt slew target map.
[12/06 10:50:28    237s] Begin: GigaOpt high fanout net optimization
[12/06 10:50:28    237s] GigaOpt HFN: use maxLocalDensity 1.2
[12/06 10:50:28    237s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[12/06 10:50:28    237s] *** DrvOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:57.1/0:04:00.2 (1.0), mem = 2729.8M
[12/06 10:50:28    237s] Info: 42 nets with fixed/cover wires excluded.
[12/06 10:50:28    237s] Info: 43 clock nets excluded from IPO operation.
[12/06 10:50:28    237s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090620.3
[12/06 10:50:28    237s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 10:50:28    237s] ### Creating PhyDesignMc. totSessionCpu=0:03:57 mem=2729.8M
[12/06 10:50:28    237s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/06 10:50:28    237s] OPERPROF: Starting DPlace-Init at level 1, MEM:2729.8M, EPOCH TIME: 1733500228.362770
[12/06 10:50:28    237s] Processing tracks to init pin-track alignment.
[12/06 10:50:28    237s] z: 2, totalTracks: 1
[12/06 10:50:28    237s] z: 4, totalTracks: 1
[12/06 10:50:28    237s] z: 6, totalTracks: 1
[12/06 10:50:28    237s] z: 8, totalTracks: 1
[12/06 10:50:28    237s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:50:28    237s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2729.8M, EPOCH TIME: 1733500228.373796
[12/06 10:50:28    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:28    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:28    237s] 
[12/06 10:50:28    237s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:50:28    237s] 
[12/06 10:50:28    237s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 10:50:28    237s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.077, REAL:0.078, MEM:2729.8M, EPOCH TIME: 1733500228.451358
[12/06 10:50:28    237s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2729.8M, EPOCH TIME: 1733500228.451434
[12/06 10:50:28    237s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2729.8M, EPOCH TIME: 1733500228.451837
[12/06 10:50:28    237s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2729.8MB).
[12/06 10:50:28    237s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.097, REAL:0.098, MEM:2729.8M, EPOCH TIME: 1733500228.460379
[12/06 10:50:28    237s] TotalInstCnt at PhyDesignMc Initialization: 6940
[12/06 10:50:28    237s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:57 mem=2729.8M
[12/06 10:50:28    237s] ### Creating RouteCongInterface, started
[12/06 10:50:28    237s] 
[12/06 10:50:28    237s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.6997} {7, 0.083, 0.3889} {8, 0.083, 0.3889} {9, 0.006, 0.3249} {10, 0.006, 0.3249} 
[12/06 10:50:28    237s] 
[12/06 10:50:28    237s] #optDebug: {0, 1.000}
[12/06 10:50:28    237s] ### Creating RouteCongInterface, finished
[12/06 10:50:28    237s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/06 10:50:28    237s] ### Creating LA Mngr. totSessionCpu=0:03:58 mem=2729.8M
[12/06 10:50:28    237s] ### Creating LA Mngr, finished. totSessionCpu=0:03:58 mem=2729.8M
[12/06 10:50:29    237s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 10:50:29    237s] Total-nets :: 7005, Stn-nets :: 153, ratio :: 2.18415 %, Total-len 711338, Stn-len 24970
[12/06 10:50:29    237s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2768.0M, EPOCH TIME: 1733500229.171616
[12/06 10:50:29    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[12/06 10:50:29    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:29    237s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:29    237s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:29    237s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:2730.0M, EPOCH TIME: 1733500229.201852
[12/06 10:50:29    237s] TotalInstCnt at PhyDesignMc Destruction: 6940
[12/06 10:50:29    237s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090620.3
[12/06 10:50:29    237s] *** DrvOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:00.8/0:00:00.9 (1.0), totSession cpu/real = 0:03:58.0/0:04:01.0 (1.0), mem = 2730.0M
[12/06 10:50:29    237s] 
[12/06 10:50:29    237s] =============================================================================================
[12/06 10:50:29    237s]  Step TAT Report : DrvOpt #1 / ccopt_design #1                                  21.17-s075_1
[12/06 10:50:29    237s] =============================================================================================
[12/06 10:50:29    237s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 10:50:29    237s] ---------------------------------------------------------------------------------------------
[12/06 10:50:29    237s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:50:29    237s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  29.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/06 10:50:29    237s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  14.5 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 10:50:29    237s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:50:29    237s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:50:29    237s] [ MISC                   ]          0:00:00.5  (  55.8 % )     0:00:00.5 /  0:00:00.5    1.0
[12/06 10:50:29    237s] ---------------------------------------------------------------------------------------------
[12/06 10:50:29    237s]  DrvOpt #1 TOTAL                    0:00:00.9  ( 100.0 % )     0:00:00.9 /  0:00:00.8    1.0
[12/06 10:50:29    237s] ---------------------------------------------------------------------------------------------
[12/06 10:50:29    237s] 
[12/06 10:50:29    237s] GigaOpt HFN: restore maxLocalDensity to 0.98
[12/06 10:50:29    237s] End: GigaOpt high fanout net optimization
[12/06 10:50:29    238s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/06 10:50:29    238s] Deleting Lib Analyzer.
[12/06 10:50:29    238s] Begin: GigaOpt DRV Optimization
[12/06 10:50:29    238s] GigaOpt Checkpoint: Internal optDRV -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -smallScaleFixing -maxIter 3 -setupTNSCostFactor 3.0 -postCTS
[12/06 10:50:29    238s] *** DrvOpt #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:03:58.3/0:04:01.4 (1.0), mem = 2730.0M
[12/06 10:50:29    238s] Info: 42 nets with fixed/cover wires excluded.
[12/06 10:50:29    238s] Info: 43 clock nets excluded from IPO operation.
[12/06 10:50:29    238s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090620.4
[12/06 10:50:29    238s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 10:50:29    238s] ### Creating PhyDesignMc. totSessionCpu=0:03:58 mem=2730.0M
[12/06 10:50:29    238s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/06 10:50:29    238s] OPERPROF: Starting DPlace-Init at level 1, MEM:2730.0M, EPOCH TIME: 1733500229.565904
[12/06 10:50:29    238s] Processing tracks to init pin-track alignment.
[12/06 10:50:29    238s] z: 2, totalTracks: 1
[12/06 10:50:29    238s] z: 4, totalTracks: 1
[12/06 10:50:29    238s] z: 6, totalTracks: 1
[12/06 10:50:29    238s] z: 8, totalTracks: 1
[12/06 10:50:29    238s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:50:29    238s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2730.0M, EPOCH TIME: 1733500229.577280
[12/06 10:50:29    238s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:29    238s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:29    238s] 
[12/06 10:50:29    238s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:50:29    238s] 
[12/06 10:50:29    238s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 10:50:29    238s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.076, REAL:0.077, MEM:2730.0M, EPOCH TIME: 1733500229.653905
[12/06 10:50:29    238s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2730.0M, EPOCH TIME: 1733500229.653976
[12/06 10:50:29    238s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2730.0M, EPOCH TIME: 1733500229.654324
[12/06 10:50:29    238s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2730.0MB).
[12/06 10:50:29    238s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.096, REAL:0.097, MEM:2730.0M, EPOCH TIME: 1733500229.662944
[12/06 10:50:29    238s] TotalInstCnt at PhyDesignMc Initialization: 6940
[12/06 10:50:29    238s] ### Creating PhyDesignMc, finished. totSessionCpu=0:03:59 mem=2730.0M
[12/06 10:50:29    238s] ### Creating RouteCongInterface, started
[12/06 10:50:29    238s] 
[12/06 10:50:29    238s] Creating Lib Analyzer ...
[12/06 10:50:29    238s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[12/06 10:50:29    238s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/06 10:50:29    238s] Total number of usable delay cells from Lib Analyzer: 9 ( DEL005 DEL01 DEL015 DEL02 DEL0 DEL1 DEL2 DEL3 DEL4)
[12/06 10:50:29    238s] 
[12/06 10:50:30    238s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 10:50:31    239s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:00 mem=2730.0M
[12/06 10:50:31    239s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:00 mem=2730.0M
[12/06 10:50:31    239s] Creating Lib Analyzer, finished. 
[12/06 10:50:31    239s] 
[12/06 10:50:31    239s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.6997} {7, 0.083, 0.3889} {8, 0.083, 0.3889} {9, 0.006, 0.3249} {10, 0.006, 0.3249} 
[12/06 10:50:31    239s] 
[12/06 10:50:31    239s] #optDebug: {0, 1.000}
[12/06 10:50:31    239s] ### Creating RouteCongInterface, finished
[12/06 10:50:31    239s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/06 10:50:31    239s] ### Creating LA Mngr. totSessionCpu=0:04:00 mem=2730.0M
[12/06 10:50:31    239s] ### Creating LA Mngr, finished. totSessionCpu=0:04:00 mem=2730.0M
[12/06 10:50:31    240s] [GPS-DRV] Optimizer parameters ============================= 
[12/06 10:50:31    240s] [GPS-DRV] maxDensity (design): 0.95
[12/06 10:50:31    240s] [GPS-DRV] maxLocalDensity: 0.98
[12/06 10:50:31    240s] [GPS-DRV] MaxBufDistForPlaceBlk: 360 Microns
[12/06 10:50:31    240s] [GPS-DRV] All active and enabled setup views
[12/06 10:50:31    240s] [GPS-DRV]     view_functional_wcl_slow
[12/06 10:50:31    240s] [GPS-DRV]     view_functional_wcl_fast
[12/06 10:50:31    240s] [GPS-DRV]     view_functional_wcl_typical
[12/06 10:50:31    240s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/06 10:50:31    240s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/06 10:50:31    240s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/06 10:50:31    240s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/06 10:50:31    240s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[12/06 10:50:31    240s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2787.2M, EPOCH TIME: 1733500231.491338
[12/06 10:50:31    240s] Found 0 hard placement blockage before merging.
[12/06 10:50:31    240s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2787.2M, EPOCH TIME: 1733500231.491502
[12/06 10:50:31    240s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 10:50:31    240s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/06 10:50:31    240s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 10:50:31    240s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/06 10:50:31    240s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 10:50:31    240s] Info: violation cost 36122.613281 (cap = 817.040955, tran = 35305.582031, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 10:50:31    240s] |   674|  8037|    -1.37|   673|  2019|    -0.15|     0|     0|     0|     0|     2.61|     0.00|       0|       0|       0|  1.45%|          |         |
[12/06 10:50:45    253s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 10:50:45    253s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.89|     0.00|     603|      30|      77|  1.49%| 0:00:14.0|  2899.7M|
[12/06 10:50:45    253s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 10:50:45    253s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.89|     0.00|       0|       0|       0|  1.49%| 0:00:00.0|  2899.7M|
[12/06 10:50:45    253s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 10:50:45    253s] 
[12/06 10:50:45    253s] ###############################################################################
[12/06 10:50:45    253s] #
[12/06 10:50:45    253s] #  Large fanout net report:  
[12/06 10:50:45    253s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/06 10:50:45    253s] #     - current density: 1.49
[12/06 10:50:45    253s] #
[12/06 10:50:45    253s] #  List of high fanout nets:
[12/06 10:50:45    253s] #        Net(1):  rst: (fanouts = 144)
[12/06 10:50:45    253s] #
[12/06 10:50:45    253s] ###############################################################################
[12/06 10:50:45    253s] Bottom Preferred Layer:
[12/06 10:50:45    253s] +-----------+------------+----------+
[12/06 10:50:45    253s] |   Layer   |    CLK     |   Rule   |
[12/06 10:50:45    253s] +-----------+------------+----------+
[12/06 10:50:45    253s] | M3 (z=3)  |         43 | default  |
[12/06 10:50:45    253s] +-----------+------------+----------+
[12/06 10:50:45    253s] Via Pillar Rule:
[12/06 10:50:45    253s]     None
[12/06 10:50:45    253s] 
[12/06 10:50:45    253s] 
[12/06 10:50:45    253s] =======================================================================
[12/06 10:50:45    253s]                 Reasons for remaining drv violations
[12/06 10:50:45    253s] =======================================================================
[12/06 10:50:45    253s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[12/06 10:50:45    253s] 
[12/06 10:50:45    253s] MultiBuffering failure reasons
[12/06 10:50:45    253s] ------------------------------------------------
[12/06 10:50:45    253s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[12/06 10:50:45    253s] 
[12/06 10:50:45    253s] 
[12/06 10:50:45    253s] *** Finish DRV Fixing (cpu=0:00:13.6 real=0:00:14.0 mem=2899.7M) ***
[12/06 10:50:45    253s] 
[12/06 10:50:45    253s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2899.7M, EPOCH TIME: 1733500245.161371
[12/06 10:50:45    253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7573).
[12/06 10:50:45    253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:45    253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:45    253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:45    253s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.042, REAL:0.042, MEM:2825.7M, EPOCH TIME: 1733500245.203758
[12/06 10:50:45    253s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2825.7M, EPOCH TIME: 1733500245.209854
[12/06 10:50:45    253s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2825.7M, EPOCH TIME: 1733500245.209929
[12/06 10:50:45    253s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2825.7M, EPOCH TIME: 1733500245.221711
[12/06 10:50:45    253s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:45    253s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:45    254s] 
[12/06 10:50:45    254s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:50:45    254s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.078, REAL:0.078, MEM:2825.7M, EPOCH TIME: 1733500245.299709
[12/06 10:50:45    254s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2825.7M, EPOCH TIME: 1733500245.299782
[12/06 10:50:45    254s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2825.7M, EPOCH TIME: 1733500245.300191
[12/06 10:50:45    254s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2825.7M, EPOCH TIME: 1733500245.308804
[12/06 10:50:45    254s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2825.7M, EPOCH TIME: 1733500245.308992
[12/06 10:50:45    254s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.099, REAL:0.099, MEM:2825.7M, EPOCH TIME: 1733500245.309058
[12/06 10:50:45    254s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.099, REAL:0.099, MEM:2825.7M, EPOCH TIME: 1733500245.309221
[12/06 10:50:45    254s] TDRefine: refinePlace mode is spiral
[12/06 10:50:45    254s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1090620.6
[12/06 10:50:45    254s] OPERPROF: Starting RefinePlace at level 1, MEM:2825.7M, EPOCH TIME: 1733500245.309293
[12/06 10:50:45    254s] *** Starting refinePlace (0:04:14 mem=2825.7M) ***
[12/06 10:50:45    254s] Total net bbox length = 7.037e+05 (3.510e+05 3.528e+05) (ext = 2.010e+04)
[12/06 10:50:45    254s] 
[12/06 10:50:45    254s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:50:45    254s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 10:50:45    254s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:50:45    254s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:50:45    254s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2825.7M, EPOCH TIME: 1733500245.337512
[12/06 10:50:45    254s] Starting refinePlace ...
[12/06 10:50:45    254s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:50:45    254s] One DDP V2 for no tweak run.
[12/06 10:50:45    254s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:50:45    254s] OPERPROF:     Starting AdvanceDataManager::initSiteMarkMT at level 3, MEM:2827.6M, EPOCH TIME: 1733500245.407469
[12/06 10:50:45    254s] DDP initSite1 nrRow 831 nrJob 831
[12/06 10:50:45    254s] OPERPROF:       Starting AdvanceDataManager::initSite1 at level 4, MEM:2827.6M, EPOCH TIME: 1733500245.407570
[12/06 10:50:45    254s] OPERPROF:       Finished AdvanceDataManager::initSite1 at level 4, CPU:0.013, REAL:0.013, MEM:2827.6M, EPOCH TIME: 1733500245.420260
[12/06 10:50:45    254s] OPERPROF:       Starting AdvanceDataManager::markSite at level 4, MEM:2827.6M, EPOCH TIME: 1733500245.420341
[12/06 10:50:45    254s] DDP markSite nrRow 831 nrJob 831
[12/06 10:50:45    254s] OPERPROF:       Finished AdvanceDataManager::markSite at level 4, CPU:0.019, REAL:0.019, MEM:2827.6M, EPOCH TIME: 1733500245.439675
[12/06 10:50:45    254s] OPERPROF:     Finished AdvanceDataManager::initSiteMarkMT at level 3, CPU:0.032, REAL:0.032, MEM:2827.6M, EPOCH TIME: 1733500245.439737
[12/06 10:50:45    254s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[12/06 10:50:45    254s] OPERPROF:     Starting AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, MEM:2827.6M, EPOCH TIME: 1733500245.601198
[12/06 10:50:45    254s] OPERPROF:       Starting AdvanceRowAssigner::cut row at level 4, MEM:2827.6M, EPOCH TIME: 1733500245.601401
[12/06 10:50:45    254s] OPERPROF:       Finished AdvanceRowAssigner::cut row at level 4, CPU:0.097, REAL:0.098, MEM:2827.6M, EPOCH TIME: 1733500245.698911
[12/06 10:50:45    254s] ** Cut row section cpu time 0:00:00.1.
[12/06 10:50:45    254s]  ** Cut row section real time 0:00:00.0.
[12/06 10:50:45    254s]  OPERPROF:     Finished AdvanceRowAssigner::collectAndSplitActiveRowMT() at level 3, CPU:0.098, REAL:0.098, MEM:2827.6M, EPOCH TIME: 1733500245.699537
[12/06 10:50:45    254s]   Spread Effort: high, standalone mode, useDDP on.
[12/06 10:50:45    254s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.5, real=0:00:00.0, mem=2827.6MB) @(0:04:14 - 0:04:15).
[12/06 10:50:45    254s] Move report: preRPlace moves 498 insts, mean move: 0.52 um, max move: 2.80 um 
[12/06 10:50:45    254s] 	Max move on inst (ys[0].xs[1].torus_switch_xy/FE_OFC618_n18): (963.00, 344.00) --> (962.00, 342.20)
[12/06 10:50:45    254s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
[12/06 10:50:45    254s] wireLenOptFixPriorityInst 3136 inst fixed
[12/06 10:50:45    254s] 
[12/06 10:50:45    254s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 10:50:46    254s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:50:46    254s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:50:46    254s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/06 10:50:46    254s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/06 10:50:46    254s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 10:50:46    254s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=2811.6MB) @(0:04:15 - 0:04:15).
[12/06 10:50:46    254s] Move report: Detail placement moves 498 insts, mean move: 0.52 um, max move: 2.80 um 
[12/06 10:50:46    254s] 	Max move on inst (ys[0].xs[1].torus_switch_xy/FE_OFC618_n18): (963.00, 344.00) --> (962.00, 342.20)
[12/06 10:50:46    254s] 	Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2811.6MB
[12/06 10:50:46    254s] Statistics of distance of Instance movement in refine placement:
[12/06 10:50:46    254s]   maximum (X+Y) =         2.80 um
[12/06 10:50:46    254s]   inst (ys[0].xs[1].torus_switch_xy/FE_OFC618_n18) with max move: (963, 344) -> (962, 342.2)
[12/06 10:50:46    254s]   mean    (X+Y) =         0.52 um
[12/06 10:50:46    254s] Summary Report:
[12/06 10:50:46    254s] Instances move: 498 (out of 7531 movable)
[12/06 10:50:46    254s] Instances flipped: 0
[12/06 10:50:46    254s] Mean displacement: 0.52 um
[12/06 10:50:46    254s] Max displacement: 2.80 um (Instance: ys[0].xs[1].torus_switch_xy/FE_OFC618_n18) (963, 344) -> (962, 342.2)
[12/06 10:50:46    254s] 	Length: 7 sites, height: 1 rows, site name: core, cell type: CKBD3
[12/06 10:50:46    254s] Total instances moved : 498
[12/06 10:50:46    254s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.798, REAL:0.799, MEM:2811.6M, EPOCH TIME: 1733500246.136831
[12/06 10:50:46    254s] Total net bbox length = 7.038e+05 (3.510e+05 3.528e+05) (ext = 2.010e+04)
[12/06 10:50:46    254s] Runtime: CPU: 0:00:00.8 REAL: 0:00:01.0 MEM: 2811.6MB
[12/06 10:50:46    254s] [CPU] RefinePlace/total (cpu=0:00:00.8, real=0:00:01.0, mem=2811.6MB) @(0:04:14 - 0:04:15).
[12/06 10:50:46    254s] *** Finished refinePlace (0:04:15 mem=2811.6M) ***
[12/06 10:50:46    254s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1090620.6
[12/06 10:50:46    254s] OPERPROF: Finished RefinePlace at level 1, CPU:0.828, REAL:0.830, MEM:2811.6M, EPOCH TIME: 1733500246.139096
[12/06 10:50:46    254s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2811.6M, EPOCH TIME: 1733500246.163843
[12/06 10:50:46    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7573).
[12/06 10:50:46    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:46    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:46    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:46    254s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.033, REAL:0.033, MEM:2811.6M, EPOCH TIME: 1733500246.197140
[12/06 10:50:46    254s] *** maximum move = 2.80 um ***
[12/06 10:50:46    254s] *** Finished re-routing un-routed nets (2811.6M) ***
[12/06 10:50:46    254s] OPERPROF: Starting DPlace-Init at level 1, MEM:2811.6M, EPOCH TIME: 1733500246.212106
[12/06 10:50:46    254s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2811.6M, EPOCH TIME: 1733500246.223539
[12/06 10:50:46    254s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:46    254s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:46    255s] 
[12/06 10:50:46    255s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:50:46    255s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.076, REAL:0.076, MEM:2811.6M, EPOCH TIME: 1733500246.299934
[12/06 10:50:46    255s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2811.6M, EPOCH TIME: 1733500246.300010
[12/06 10:50:46    255s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2827.6M, EPOCH TIME: 1733500246.300646
[12/06 10:50:46    255s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2827.6M, EPOCH TIME: 1733500246.309258
[12/06 10:50:46    255s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2827.6M, EPOCH TIME: 1733500246.309458
[12/06 10:50:46    255s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.096, REAL:0.098, MEM:2827.6M, EPOCH TIME: 1733500246.309700
[12/06 10:50:46    255s] 
[12/06 10:50:46    255s] *** Finish Physical Update (cpu=0:00:01.3 real=0:00:01.0 mem=2827.6M) ***
[12/06 10:50:46    255s] Deleting 0 temporary hard placement blockage(s).
[12/06 10:50:46    255s] Total-nets :: 7638, Stn-nets :: 1381, ratio :: 18.0806 %, Total-len 709378, Stn-len 406031
[12/06 10:50:46    255s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2808.6M, EPOCH TIME: 1733500246.535479
[12/06 10:50:46    255s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[12/06 10:50:46    255s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:46    255s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:46    255s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:46    255s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.030, REAL:0.030, MEM:2743.6M, EPOCH TIME: 1733500246.565291
[12/06 10:50:46    255s] TotalInstCnt at PhyDesignMc Destruction: 7573
[12/06 10:50:46    255s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090620.4
[12/06 10:50:46    255s] *** DrvOpt #2 [finish] (ccopt_design #1) : cpu/real = 0:00:17.0/0:00:17.0 (1.0), totSession cpu/real = 0:04:15.3/0:04:18.4 (1.0), mem = 2743.6M
[12/06 10:50:46    255s] 
[12/06 10:50:46    255s] =============================================================================================
[12/06 10:50:46    255s]  Step TAT Report : DrvOpt #2 / ccopt_design #1                                  21.17-s075_1
[12/06 10:50:46    255s] =============================================================================================
[12/06 10:50:46    255s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 10:50:46    255s] ---------------------------------------------------------------------------------------------
[12/06 10:50:46    255s] [ SlackTraversorInit     ]      2   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 10:50:46    255s] [ LibAnalyzerInit        ]      1   0:00:01.3  (   7.4 % )     0:00:01.3 /  0:00:01.3    1.0
[12/06 10:50:46    255s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:50:46    255s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/06 10:50:46    255s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[12/06 10:50:46    255s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.8 % )     0:00:01.4 /  0:00:01.4    1.0
[12/06 10:50:46    255s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:50:46    255s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:13.6 /  0:00:13.6    1.0
[12/06 10:50:46    255s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:13.4 /  0:00:13.4    1.0
[12/06 10:50:46    255s] [ OptGetWeight           ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:50:46    255s] [ OptEval                ]      4   0:00:09.8  (  57.4 % )     0:00:09.8 /  0:00:09.7    1.0
[12/06 10:50:46    255s] [ OptCommit              ]      4   0:00:00.4  (   2.2 % )     0:00:00.4 /  0:00:00.4    1.0
[12/06 10:50:46    255s] [ PostCommitDelayUpdate  ]      3   0:00:00.2  (   0.9 % )     0:00:02.7 /  0:00:02.6    1.0
[12/06 10:50:46    255s] [ IncrDelayCalc          ]     16   0:00:02.5  (  14.8 % )     0:00:02.5 /  0:00:02.5    1.0
[12/06 10:50:46    255s] [ DrvFindVioNets         ]      3   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.2    1.1
[12/06 10:50:46    255s] [ DrvComputeSummary      ]      3   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.0    0.9
[12/06 10:50:46    255s] [ RefinePlace            ]      1   0:00:01.3  (   7.7 % )     0:00:01.3 /  0:00:01.3    1.0
[12/06 10:50:46    255s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:50:46    255s] [ IncrTimingUpdate       ]      3   0:00:00.6  (   3.4 % )     0:00:00.6 /  0:00:00.6    1.0
[12/06 10:50:46    255s] [ MISC                   ]          0:00:00.3  (   2.0 % )     0:00:00.3 /  0:00:00.3    1.0
[12/06 10:50:46    255s] ---------------------------------------------------------------------------------------------
[12/06 10:50:46    255s]  DrvOpt #2 TOTAL                    0:00:17.0  ( 100.0 % )     0:00:17.0 /  0:00:17.0    1.0
[12/06 10:50:46    255s] ---------------------------------------------------------------------------------------------
[12/06 10:50:46    255s] 
[12/06 10:50:46    255s] End: GigaOpt DRV Optimization
[12/06 10:50:46    255s] GigaOpt DRV: restore maxLocalDensity to 0.98
[12/06 10:50:46    255s] **optDesign ... cpu = 0:00:34, real = 0:00:34, mem = 2362.5M, totSessionCpu=0:04:15 **
[12/06 10:50:47    256s] Deleting Lib Analyzer.
[12/06 10:50:47    256s] 
[12/06 10:50:47    256s] Optimization is working on the following views:
[12/06 10:50:47    256s]   Setup views: view_functional_wcl_slow view_functional_wcl_fast 
[12/06 10:50:47    256s]   Hold  views: view_functional_wcl_slow view_functional_wcl_fast 
[12/06 10:50:47    256s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/06 10:50:47    256s] Begin: GigaOpt Global Optimization
[12/06 10:50:47    256s] *info: use new DP (enabled)
[12/06 10:50:47    256s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 1 -postCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[12/06 10:50:47    256s] Info: 42 nets with fixed/cover wires excluded.
[12/06 10:50:47    256s] Info: 43 clock nets excluded from IPO operation.
[12/06 10:50:47    256s] *** GlobalOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:16.2/0:04:19.3 (1.0), mem = 2781.7M
[12/06 10:50:47    256s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090620.5
[12/06 10:50:47    256s] PhyDesignGrid: maxLocalDensity 1.20, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 10:50:47    256s] ### Creating PhyDesignMc. totSessionCpu=0:04:16 mem=2781.7M
[12/06 10:50:47    256s] Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[12/06 10:50:47    256s] OPERPROF: Starting DPlace-Init at level 1, MEM:2781.7M, EPOCH TIME: 1733500247.520289
[12/06 10:50:47    256s] Processing tracks to init pin-track alignment.
[12/06 10:50:47    256s] z: 2, totalTracks: 1
[12/06 10:50:47    256s] z: 4, totalTracks: 1
[12/06 10:50:47    256s] z: 6, totalTracks: 1
[12/06 10:50:47    256s] z: 8, totalTracks: 1
[12/06 10:50:47    256s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:50:47    256s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2781.7M, EPOCH TIME: 1733500247.533046
[12/06 10:50:47    256s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:47    256s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:47    256s] 
[12/06 10:50:47    256s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:50:47    256s] 
[12/06 10:50:47    256s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 10:50:47    256s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.085, REAL:0.086, MEM:2781.7M, EPOCH TIME: 1733500247.618933
[12/06 10:50:47    256s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2781.7M, EPOCH TIME: 1733500247.619004
[12/06 10:50:47    256s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2781.7M, EPOCH TIME: 1733500247.619408
[12/06 10:50:47    256s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2781.7MB).
[12/06 10:50:47    256s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.107, REAL:0.108, MEM:2781.7M, EPOCH TIME: 1733500247.628078
[12/06 10:50:47    256s] TotalInstCnt at PhyDesignMc Initialization: 7573
[12/06 10:50:47    256s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:16 mem=2781.7M
[12/06 10:50:47    256s] ### Creating RouteCongInterface, started
[12/06 10:50:47    256s] 
[12/06 10:50:47    256s] Creating Lib Analyzer ...
[12/06 10:50:47    256s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[12/06 10:50:47    256s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/06 10:50:47    256s] Total number of usable delay cells from Lib Analyzer: 9 ( DEL005 DEL01 DEL015 DEL02 DEL0 DEL1 DEL2 DEL3 DEL4)
[12/06 10:50:47    256s] 
[12/06 10:50:48    256s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 10:50:48    257s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:18 mem=2781.7M
[12/06 10:50:48    257s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:18 mem=2781.7M
[12/06 10:50:48    257s] Creating Lib Analyzer, finished. 
[12/06 10:50:48    257s] 
[12/06 10:50:48    257s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/06 10:50:48    257s] 
[12/06 10:50:48    257s] #optDebug: {0, 1.000}
[12/06 10:50:48    257s] ### Creating RouteCongInterface, finished
[12/06 10:50:48    257s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/06 10:50:48    257s] ### Creating LA Mngr. totSessionCpu=0:04:18 mem=2781.7M
[12/06 10:50:48    257s] ### Creating LA Mngr, finished. totSessionCpu=0:04:18 mem=2781.7M
[12/06 10:50:49    257s] *info: 43 clock nets excluded
[12/06 10:50:49    257s] *info: 2496 no-driver nets excluded.
[12/06 10:50:49    257s] *info: 42 nets with fixed/cover wires excluded.
[12/06 10:50:49    258s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2800.8M, EPOCH TIME: 1733500249.387430
[12/06 10:50:49    258s] Found 0 hard placement blockage before merging.
[12/06 10:50:49    258s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2800.8M, EPOCH TIME: 1733500249.387644
[12/06 10:50:50    258s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[12/06 10:50:50    258s] +--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 10:50:50    258s] |  WNS   |  TNS   | Density |    Real    |  Mem   |        Worst View         |Pathgroup|                     End Point                      |
[12/06 10:50:50    258s] +--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 10:50:50    258s] |   0.000|   0.000|    1.49%|   0:00:00.0| 2800.8M|   view_functional_wcl_slow|       NA| NA                                                 |
[12/06 10:50:50    258s] +--------+--------+---------+------------+--------+---------------------------+---------+----------------------------------------------------+
[12/06 10:50:50    258s] 
[12/06 10:50:50    258s] *** Finish post-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2800.8M) ***
[12/06 10:50:50    258s] 
[12/06 10:50:50    258s] *** Finish post-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=2800.8M) ***
[12/06 10:50:50    258s] Deleting 0 temporary hard placement blockage(s).
[12/06 10:50:50    258s] Bottom Preferred Layer:
[12/06 10:50:50    258s] +-----------+------------+----------+
[12/06 10:50:50    258s] |   Layer   |    CLK     |   Rule   |
[12/06 10:50:50    258s] +-----------+------------+----------+
[12/06 10:50:50    258s] | M3 (z=3)  |         43 | default  |
[12/06 10:50:50    258s] +-----------+------------+----------+
[12/06 10:50:50    258s] Via Pillar Rule:
[12/06 10:50:50    258s]     None
[12/06 10:50:50    258s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[12/06 10:50:50    258s] Total-nets :: 7638, Stn-nets :: 1381, ratio :: 18.0806 %, Total-len 709378, Stn-len 406031
[12/06 10:50:50    258s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2781.7M, EPOCH TIME: 1733500250.109749
[12/06 10:50:50    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7573).
[12/06 10:50:50    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:50    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:50    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:50    258s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.034, REAL:0.034, MEM:2741.7M, EPOCH TIME: 1733500250.144166
[12/06 10:50:50    258s] TotalInstCnt at PhyDesignMc Destruction: 7573
[12/06 10:50:50    258s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090620.5
[12/06 10:50:50    258s] *** GlobalOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), totSession cpu/real = 0:04:18.8/0:04:22.0 (1.0), mem = 2741.7M
[12/06 10:50:50    258s] 
[12/06 10:50:50    258s] =============================================================================================
[12/06 10:50:50    258s]  Step TAT Report : GlobalOpt #1 / ccopt_design #1                               21.17-s075_1
[12/06 10:50:50    258s] =============================================================================================
[12/06 10:50:50    258s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 10:50:50    258s] ---------------------------------------------------------------------------------------------
[12/06 10:50:50    258s] [ SlackTraversorInit     ]      1   0:00:00.1  (   3.9 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 10:50:50    258s] [ LibAnalyzerInit        ]      1   0:00:01.1  (  40.1 % )     0:00:01.1 /  0:00:01.1    1.0
[12/06 10:50:50    258s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:50:50    258s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (  10.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/06 10:50:50    258s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   1.0 % )     0:00:00.0 /  0:00:00.0    0.8
[12/06 10:50:50    258s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.2 % )     0:00:01.2 /  0:00:01.2    1.0
[12/06 10:50:50    258s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:50:50    258s] [ TransformInit          ]      1   0:00:00.4  (  15.6 % )     0:00:00.4 /  0:00:00.4    1.0
[12/06 10:50:50    258s] [ MISC                   ]          0:00:00.6  (  24.0 % )     0:00:00.6 /  0:00:00.6    1.0
[12/06 10:50:50    258s] ---------------------------------------------------------------------------------------------
[12/06 10:50:50    258s]  GlobalOpt #1 TOTAL                 0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[12/06 10:50:50    258s] ---------------------------------------------------------------------------------------------
[12/06 10:50:50    258s] 
[12/06 10:50:50    258s] End: GigaOpt Global Optimization
[12/06 10:50:50    258s] *** Timing Is met
[12/06 10:50:50    258s] *** Check timing (0:00:00.0)
[12/06 10:50:50    258s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/06 10:50:50    258s] Deleting Lib Analyzer.
[12/06 10:50:50    258s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -postCTS -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow
[12/06 10:50:50    258s] Info: 42 nets with fixed/cover wires excluded.
[12/06 10:50:50    258s] Info: 43 clock nets excluded from IPO operation.
[12/06 10:50:50    258s] ### Creating LA Mngr. totSessionCpu=0:04:19 mem=2741.7M
[12/06 10:50:50    258s] ### Creating LA Mngr, finished. totSessionCpu=0:04:19 mem=2741.7M
[12/06 10:50:50    258s] Tech dependent Parameter, Build TLibAnalyzer for: SkipAdjustMaxLocalDensityReclaim
[12/06 10:50:50    258s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2741.7M, EPOCH TIME: 1733500250.189319
[12/06 10:50:50    258s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:50    258s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:50    258s] 
[12/06 10:50:50    258s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:50:50    258s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.071, REAL:0.071, MEM:2741.7M, EPOCH TIME: 1733500250.260375
[12/06 10:50:50    259s] 
[12/06 10:50:50    259s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[12/06 10:50:50    259s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:51    259s] 
[12/06 10:50:51    259s] Optimization is working on the following views:
[12/06 10:50:51    259s]   Setup views: view_functional_wcl_slow 
[12/06 10:50:51    259s]   Hold  views: view_functional_wcl_slow 
[12/06 10:50:51    259s] 
[12/06 10:50:51    259s] Active setup views:
[12/06 10:50:51    259s]  view_functional_wcl_slow
[12/06 10:50:51    259s]   Dominating endpoints: 0
[12/06 10:50:51    259s]   Dominating TNS: -0.000
[12/06 10:50:51    259s] 
[12/06 10:50:51    259s] **INFO: Flow update: Design timing is met.
[12/06 10:50:51    259s] **INFO: Flow update: Design timing is met.
[12/06 10:50:51    259s] GigaOpt Checkpoint: Internal reclaim -numThreads 1 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -postCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[12/06 10:50:51    259s] Info: 42 nets with fixed/cover wires excluded.
[12/06 10:50:51    259s] Info: 43 clock nets excluded from IPO operation.
[12/06 10:50:51    259s] ### Creating LA Mngr. totSessionCpu=0:04:20 mem=2737.9M
[12/06 10:50:51    259s] ### Creating LA Mngr, finished. totSessionCpu=0:04:20 mem=2737.9M
[12/06 10:50:51    259s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 10:50:51    259s] ### Creating PhyDesignMc. totSessionCpu=0:04:20 mem=2795.1M
[12/06 10:50:51    259s] OPERPROF: Starting DPlace-Init at level 1, MEM:2795.1M, EPOCH TIME: 1733500251.300007
[12/06 10:50:51    260s] Processing tracks to init pin-track alignment.
[12/06 10:50:51    260s] z: 2, totalTracks: 1
[12/06 10:50:51    260s] z: 4, totalTracks: 1
[12/06 10:50:51    260s] z: 6, totalTracks: 1
[12/06 10:50:51    260s] z: 8, totalTracks: 1
[12/06 10:50:51    260s] #spOpts: mergeVia=F hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:50:51    260s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2795.1M, EPOCH TIME: 1733500251.312587
[12/06 10:50:51    260s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:51    260s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:50:51    260s] 
[12/06 10:50:51    260s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:50:51    260s] 
[12/06 10:50:51    260s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 10:50:51    260s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.078, REAL:0.078, MEM:2795.1M, EPOCH TIME: 1733500251.390690
[12/06 10:50:51    260s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2795.1M, EPOCH TIME: 1733500251.390760
[12/06 10:50:51    260s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.000, REAL:0.000, MEM:2795.1M, EPOCH TIME: 1733500251.391157
[12/06 10:50:51    260s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2795.1MB).
[12/06 10:50:51    260s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.099, REAL:0.100, MEM:2795.1M, EPOCH TIME: 1733500251.399946
[12/06 10:50:51    260s] TotalInstCnt at PhyDesignMc Initialization: 7573
[12/06 10:50:51    260s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:20 mem=2795.1M
[12/06 10:50:51    260s] Begin: Area Reclaim Optimization
[12/06 10:50:51    260s] *** AreaOpt #1 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:20.3/0:04:23.4 (1.0), mem = 2795.1M
[12/06 10:50:51    260s] 
[12/06 10:50:51    260s] Creating Lib Analyzer ...
[12/06 10:50:51    260s] Total number of usable buffers from Lib Analyzer: 18 ( CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16)
[12/06 10:50:51    260s] Total number of usable inverters from Lib Analyzer: 15 ( INVD1 CKND1 CKND0 INVD2 CKND2 INVD3 CKND3 INVD4 CKND4 INVD6 CKND6 INVD8 CKND8 CKND12 CKND16)
[12/06 10:50:51    260s] Total number of usable delay cells from Lib Analyzer: 9 ( DEL005 DEL01 DEL015 DEL02 DEL0 DEL1 DEL2 DEL3 DEL4)
[12/06 10:50:51    260s] 
[12/06 10:50:51    260s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 10:50:52    261s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:04:21 mem=2801.1M
[12/06 10:50:52    261s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:04:21 mem=2801.1M
[12/06 10:50:52    261s] Creating Lib Analyzer, finished. 
[12/06 10:50:52    261s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090620.6
[12/06 10:50:52    261s] ### Creating RouteCongInterface, started
[12/06 10:50:52    261s] 
[12/06 10:50:52    261s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/06 10:50:52    261s] 
[12/06 10:50:52    261s] #optDebug: {0, 1.000}
[12/06 10:50:52    261s] ### Creating RouteCongInterface, finished
[12/06 10:50:52    261s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/06 10:50:52    261s] ### Creating LA Mngr. totSessionCpu=0:04:21 mem=2801.1M
[12/06 10:50:52    261s] ### Creating LA Mngr, finished. totSessionCpu=0:04:21 mem=2801.1M
[12/06 10:50:52    261s] Usable buffer cells for single buffer setup transform:
[12/06 10:50:52    261s] CKBD1 CKBD0 BUFFD1 BUFFD0 CKBD2 BUFFD2 CKBD3 BUFFD3 CKBD4 BUFFD4 CKBD6 BUFFD6 CKBD8 BUFFD8 CKBD12 BUFFD12 CKBD16 BUFFD16 
[12/06 10:50:52    261s] Number of usable buffer cells above: 18
[12/06 10:50:52    261s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2801.1M, EPOCH TIME: 1733500252.871901
[12/06 10:50:52    261s] Found 0 hard placement blockage before merging.
[12/06 10:50:52    261s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2801.1M, EPOCH TIME: 1733500252.872074
[12/06 10:50:52    261s] Reclaim Optimization WNS Slack 0.027  TNS Slack 0.000 Density 1.49
[12/06 10:50:52    261s] +---------+---------+--------+--------+------------+--------+
[12/06 10:50:52    261s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[12/06 10:50:52    261s] +---------+---------+--------+--------+------------+--------+
[12/06 10:50:52    261s] |    1.49%|        -|   0.027|   0.000|   0:00:00.0| 2801.1M|
[12/06 10:51:06    275s] |    1.49%|        0|   0.027|   0.000|   0:00:14.0| 2801.1M|
[12/06 10:51:06    275s] #optDebug: <stH: 1.8000 MiSeL: 27.7875>
[12/06 10:51:06    275s] |    1.49%|        0|   0.027|   0.000|   0:00:00.0| 2801.1M|
[12/06 10:51:07    275s] |    1.49%|        1|   0.027|   0.000|   0:00:01.0| 2824.7M|
[12/06 10:51:08    276s] |    1.49%|       50|   0.027|   0.000|   0:00:01.0| 2824.7M|
[12/06 10:51:08    277s] |    1.49%|        0|   0.027|   0.000|   0:00:00.0| 2824.7M|
[12/06 10:51:08    277s] #optDebug: <stH: 1.8000 MiSeL: 27.7875>
[12/06 10:51:08    277s] #optDebug: RTR_SNLTF <10.0000 1.8000> <18.0000> 
[12/06 10:51:08    277s] |    1.49%|        0|   0.027|   0.000|   0:00:00.0| 2824.7M|
[12/06 10:51:08    277s] +---------+---------+--------+--------+------------+--------+
[12/06 10:51:08    277s] Reclaim Optimization End WNS Slack 0.027  TNS Slack 0.000 Density 1.49
[12/06 10:51:08    277s] 
[12/06 10:51:08    277s] ** Summary: Restruct = 0 Buffer Deletion = 1 Declone = 0 Resize = 50 **
[12/06 10:51:08    277s] --------------------------------------------------------------
[12/06 10:51:08    277s] |                                   | Total     | Sequential |
[12/06 10:51:08    277s] --------------------------------------------------------------
[12/06 10:51:08    277s] | Num insts resized                 |      50  |       0    |
[12/06 10:51:08    277s] | Num insts undone                  |       0  |       0    |
[12/06 10:51:08    277s] | Num insts Downsized               |      50  |       0    |
[12/06 10:51:08    277s] | Num insts Samesized               |       0  |       0    |
[12/06 10:51:08    277s] | Num insts Upsized                 |       0  |       0    |
[12/06 10:51:08    277s] | Num multiple commits+uncommits    |       0  |       -    |
[12/06 10:51:08    277s] --------------------------------------------------------------
[12/06 10:51:08    277s] Bottom Preferred Layer:
[12/06 10:51:08    277s] +-----------+------------+----------+
[12/06 10:51:08    277s] |   Layer   |    CLK     |   Rule   |
[12/06 10:51:08    277s] +-----------+------------+----------+
[12/06 10:51:08    277s] | M3 (z=3)  |         43 | default  |
[12/06 10:51:08    277s] +-----------+------------+----------+
[12/06 10:51:08    277s] Via Pillar Rule:
[12/06 10:51:08    277s]     None
[12/06 10:51:08    277s] 
[12/06 10:51:08    277s] Number of times islegalLocAvaiable called = 100 skipped = 0, called in commitmove = 50, skipped in commitmove = 0
[12/06 10:51:08    277s] End: Core Area Reclaim Optimization (cpu = 0:00:16.8) (real = 0:00:17.0) **
[12/06 10:51:08    277s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2824.7M, EPOCH TIME: 1733500268.382335
[12/06 10:51:08    277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7572).
[12/06 10:51:08    277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:08    277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:08    277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:08    277s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.042, REAL:0.042, MEM:2824.7M, EPOCH TIME: 1733500268.424088
[12/06 10:51:08    277s] OPERPROF: Starting RefinePlaceInit at level 1, MEM:2824.7M, EPOCH TIME: 1733500268.429513
[12/06 10:51:08    277s] OPERPROF:   Starting DPlace-Init at level 2, MEM:2824.7M, EPOCH TIME: 1733500268.429589
[12/06 10:51:08    277s] OPERPROF:     Starting spInitSiteArr at level 3, MEM:2824.7M, EPOCH TIME: 1733500268.441694
[12/06 10:51:08    277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:08    277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:08    277s] 
[12/06 10:51:08    277s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:51:08    277s] OPERPROF:     Finished spInitSiteArr at level 3, CPU:0.078, REAL:0.079, MEM:2824.7M, EPOCH TIME: 1733500268.520393
[12/06 10:51:08    277s] OPERPROF:     Starting PlacementInitSBTree at level 3, MEM:2824.7M, EPOCH TIME: 1733500268.520464
[12/06 10:51:08    277s] OPERPROF:     Finished PlacementInitSBTree at level 3, CPU:0.000, REAL:0.000, MEM:2824.7M, EPOCH TIME: 1733500268.520920
[12/06 10:51:08    277s] OPERPROF:     Starting PlacementFarEyeInit at level 3, MEM:2824.7M, EPOCH TIME: 1733500268.529528
[12/06 10:51:08    277s] OPERPROF:     Finished PlacementFarEyeInit at level 3, CPU:0.000, REAL:0.000, MEM:2824.7M, EPOCH TIME: 1733500268.529719
[12/06 10:51:08    277s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.100, REAL:0.100, MEM:2824.7M, EPOCH TIME: 1733500268.529785
[12/06 10:51:08    277s] OPERPROF: Finished RefinePlaceInit at level 1, CPU:0.100, REAL:0.101, MEM:2824.7M, EPOCH TIME: 1733500268.530030
[12/06 10:51:08    277s] TDRefine: refinePlace mode is spiral
[12/06 10:51:08    277s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1090620.7
[12/06 10:51:08    277s] OPERPROF: Starting RefinePlace at level 1, MEM:2824.7M, EPOCH TIME: 1733500268.530106
[12/06 10:51:08    277s] *** Starting refinePlace (0:04:37 mem=2824.7M) ***
[12/06 10:51:08    277s] Total net bbox length = 7.038e+05 (3.510e+05 3.528e+05) (ext = 2.010e+04)
[12/06 10:51:08    277s] 
[12/06 10:51:08    277s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:51:08    277s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 10:51:08    277s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:51:08    277s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:51:08    277s] OPERPROF:   Starting RefinePlace2 at level 2, MEM:2824.7M, EPOCH TIME: 1733500268.558632
[12/06 10:51:08    277s] Starting refinePlace ...
[12/06 10:51:08    277s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:51:08    277s] One DDP V2 for no tweak run.
[12/06 10:51:08    277s] 
[12/06 10:51:08    277s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 10:51:08    277s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:51:08    277s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:51:08    277s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/06 10:51:08    277s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/06 10:51:08    277s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 10:51:08    277s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:00.0, mem=2808.7MB) @(0:04:37 - 0:04:37).
[12/06 10:51:08    277s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 10:51:08    277s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2808.7MB
[12/06 10:51:08    277s] Statistics of distance of Instance movement in refine placement:
[12/06 10:51:08    277s]   maximum (X+Y) =         0.00 um
[12/06 10:51:08    277s]   mean    (X+Y) =         0.00 um
[12/06 10:51:08    277s] Summary Report:
[12/06 10:51:08    277s] Instances move: 0 (out of 7530 movable)
[12/06 10:51:08    277s] Instances flipped: 0
[12/06 10:51:08    277s] Mean displacement: 0.00 um
[12/06 10:51:08    277s] Max displacement: 0.00 um 
[12/06 10:51:08    277s] Total instances moved : 0
[12/06 10:51:08    277s] OPERPROF:   Finished RefinePlace2 at level 2, CPU:0.272, REAL:0.271, MEM:2808.7M, EPOCH TIME: 1733500268.829630
[12/06 10:51:08    277s] Total net bbox length = 7.038e+05 (3.510e+05 3.528e+05) (ext = 2.010e+04)
[12/06 10:51:08    277s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 2808.7MB
[12/06 10:51:08    277s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=2808.7MB) @(0:04:37 - 0:04:38).
[12/06 10:51:08    277s] *** Finished refinePlace (0:04:38 mem=2808.7M) ***
[12/06 10:51:08    277s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1090620.7
[12/06 10:51:08    277s] OPERPROF: Finished RefinePlace at level 1, CPU:0.303, REAL:0.302, MEM:2808.7M, EPOCH TIME: 1733500268.831923
[12/06 10:51:08    277s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2808.7M, EPOCH TIME: 1733500268.856604
[12/06 10:51:08    277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7572).
[12/06 10:51:08    277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:08    277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:08    277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:08    277s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.032, REAL:0.032, MEM:2808.7M, EPOCH TIME: 1733500268.889010
[12/06 10:51:08    277s] *** maximum move = 0.00 um ***
[12/06 10:51:08    277s] *** Finished re-routing un-routed nets (2808.7M) ***
[12/06 10:51:08    277s] OPERPROF: Starting DPlace-Init at level 1, MEM:2808.7M, EPOCH TIME: 1733500268.906066
[12/06 10:51:08    277s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2808.7M, EPOCH TIME: 1733500268.917609
[12/06 10:51:08    277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:08    277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:08    277s] 
[12/06 10:51:08    277s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:51:08    277s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.067, REAL:0.067, MEM:2808.7M, EPOCH TIME: 1733500268.984866
[12/06 10:51:08    277s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2808.7M, EPOCH TIME: 1733500268.984935
[12/06 10:51:08    277s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2824.7M, EPOCH TIME: 1733500268.985514
[12/06 10:51:08    277s] OPERPROF:   Starting PlacementFarEyeInit at level 2, MEM:2824.7M, EPOCH TIME: 1733500268.994101
[12/06 10:51:08    277s] OPERPROF:   Finished PlacementFarEyeInit at level 2, CPU:0.000, REAL:0.000, MEM:2824.7M, EPOCH TIME: 1733500268.994292
[12/06 10:51:08    277s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.088, REAL:0.088, MEM:2824.7M, EPOCH TIME: 1733500268.994357
[12/06 10:51:09    277s] 
[12/06 10:51:09    277s] *** Finish Physical Update (cpu=0:00:00.8 real=0:00:01.0 mem=2824.7M) ***
[12/06 10:51:09    277s] Deleting 0 temporary hard placement blockage(s).
[12/06 10:51:09    277s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090620.6
[12/06 10:51:09    277s] *** AreaOpt #1 [finish] (ccopt_design #1) : cpu/real = 0:00:17.6/0:00:17.6 (1.0), totSession cpu/real = 0:04:37.8/0:04:41.0 (1.0), mem = 2824.7M
[12/06 10:51:09    277s] 
[12/06 10:51:09    277s] =============================================================================================
[12/06 10:51:09    277s]  Step TAT Report : AreaOpt #1 / ccopt_design #1                                 21.17-s075_1
[12/06 10:51:09    277s] =============================================================================================
[12/06 10:51:09    277s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 10:51:09    277s] ---------------------------------------------------------------------------------------------
[12/06 10:51:09    277s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.9
[12/06 10:51:09    277s] [ LibAnalyzerInit        ]      1   0:00:01.0  (   5.6 % )     0:00:01.0 /  0:00:01.0    1.0
[12/06 10:51:09    277s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:51:09    277s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.8
[12/06 10:51:09    277s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.7 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 10:51:09    277s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:51:09    277s] [ OptimizationStep       ]      1   0:00:00.1  (   0.8 % )     0:00:15.4 /  0:00:15.4    1.0
[12/06 10:51:09    277s] [ OptSingleIteration     ]      6   0:00:00.1  (   0.3 % )     0:00:15.3 /  0:00:15.2    1.0
[12/06 10:51:09    277s] [ OptGetWeight           ]     68   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:51:09    277s] [ OptEval                ]     68   0:00:14.3  (  81.1 % )     0:00:14.3 /  0:00:14.2    1.0
[12/06 10:51:09    277s] [ OptCommit              ]     68   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    2.0
[12/06 10:51:09    277s] [ PostCommitDelayUpdate  ]     68   0:00:00.1  (   0.4 % )     0:00:00.7 /  0:00:00.7    1.0
[12/06 10:51:09    277s] [ IncrDelayCalc          ]     15   0:00:00.6  (   3.5 % )     0:00:00.6 /  0:00:00.6    1.0
[12/06 10:51:09    277s] [ RefinePlace            ]      1   0:00:00.8  (   4.4 % )     0:00:00.8 /  0:00:00.8    1.0
[12/06 10:51:09    277s] [ TimingUpdate           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:51:09    277s] [ IncrTimingUpdate       ]      4   0:00:00.3  (   1.5 % )     0:00:00.3 /  0:00:00.3    1.0
[12/06 10:51:09    277s] [ MISC                   ]          0:00:00.2  (   1.1 % )     0:00:00.2 /  0:00:00.2    1.0
[12/06 10:51:09    277s] ---------------------------------------------------------------------------------------------
[12/06 10:51:09    277s]  AreaOpt #1 TOTAL                   0:00:17.6  ( 100.0 % )     0:00:17.6 /  0:00:17.6    1.0
[12/06 10:51:09    277s] ---------------------------------------------------------------------------------------------
[12/06 10:51:09    277s] 
[12/06 10:51:09    277s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2805.6M, EPOCH TIME: 1733500269.161298
[12/06 10:51:09    277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[12/06 10:51:09    277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:09    277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:09    277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:09    277s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.033, REAL:0.033, MEM:2744.6M, EPOCH TIME: 1733500269.193939
[12/06 10:51:09    277s] TotalInstCnt at PhyDesignMc Destruction: 7572
[12/06 10:51:09    277s] End: Area Reclaim Optimization (cpu=0:00:18, real=0:00:18, mem=2744.64M, totSessionCpu=0:04:38).
[12/06 10:51:09    277s] postCtsLateCongRepair #1 0
[12/06 10:51:09    277s] postCtsLateCongRepair #1 0
[12/06 10:51:09    277s] postCtsLateCongRepair #1 0
[12/06 10:51:09    277s] postCtsLateCongRepair #1 0
[12/06 10:51:09    277s] Starting local wire reclaim
[12/06 10:51:09    277s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2744.6M, EPOCH TIME: 1733500269.227403
[12/06 10:51:09    277s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2744.6M, EPOCH TIME: 1733500269.227469
[12/06 10:51:09    277s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2744.6M, EPOCH TIME: 1733500269.227521
[12/06 10:51:09    277s] Processing tracks to init pin-track alignment.
[12/06 10:51:09    277s] z: 2, totalTracks: 1
[12/06 10:51:09    277s] z: 4, totalTracks: 1
[12/06 10:51:09    277s] z: 6, totalTracks: 1
[12/06 10:51:09    277s] z: 8, totalTracks: 1
[12/06 10:51:09    277s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:51:09    277s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2744.6M, EPOCH TIME: 1733500269.239269
[12/06 10:51:09    277s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:09    277s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:09    277s] 
[12/06 10:51:09    277s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:51:09    277s] 
[12/06 10:51:09    277s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 10:51:09    277s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.074, REAL:0.075, MEM:2744.6M, EPOCH TIME: 1733500269.314135
[12/06 10:51:09    277s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2744.6M, EPOCH TIME: 1733500269.314212
[12/06 10:51:09    277s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.001, REAL:0.001, MEM:2744.6M, EPOCH TIME: 1733500269.314775
[12/06 10:51:09    277s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2744.6MB).
[12/06 10:51:09    277s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.095, REAL:0.096, MEM:2744.6M, EPOCH TIME: 1733500269.323405
[12/06 10:51:09    277s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.095, REAL:0.096, MEM:2744.6M, EPOCH TIME: 1733500269.323434
[12/06 10:51:09    277s] TDRefine: refinePlace mode is spiral
[12/06 10:51:09    277s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1090620.8
[12/06 10:51:09    277s] OPERPROF:   Starting RefinePlace at level 2, MEM:2744.6M, EPOCH TIME: 1733500269.323512
[12/06 10:51:09    277s] *** Starting refinePlace (0:04:38 mem=2744.6M) ***
[12/06 10:51:09    277s] Total net bbox length = 7.038e+05 (3.510e+05 3.528e+05) (ext = 2.010e+04)
[12/06 10:51:09    277s] 
[12/06 10:51:09    277s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:51:09    278s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:51:09    278s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:51:09    278s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2744.6M, EPOCH TIME: 1733500269.351814
[12/06 10:51:09    278s] Starting refinePlace ...
[12/06 10:51:09    278s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:51:09    278s] One DDP V2 for no tweak run.
[12/06 10:51:09    278s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:2744.6M, EPOCH TIME: 1733500269.357136
[12/06 10:51:09    278s] OPERPROF:         Starting spMPad at level 5, MEM:2748.0M, EPOCH TIME: 1733500269.369213
[12/06 10:51:09    278s] OPERPROF:           Starting spContextMPad at level 6, MEM:2748.0M, EPOCH TIME: 1733500269.369581
[12/06 10:51:09    278s] OPERPROF:           Finished spContextMPad at level 6, CPU:0.000, REAL:0.000, MEM:2748.0M, EPOCH TIME: 1733500269.369796
[12/06 10:51:09    278s] MP Top (7530): mp=1.050. U=0.015.
[12/06 10:51:09    278s] OPERPROF:         Finished spMPad at level 5, CPU:0.010, REAL:0.010, MEM:2748.0M, EPOCH TIME: 1733500269.379049
[12/06 10:51:09    278s] OPERPROF:         Starting spsTweakCongDB::buildTimingInfo at level 5, MEM:2748.0M, EPOCH TIME: 1733500269.379941
[12/06 10:51:09    278s] OPERPROF:           Starting initAAETimingInfo at level 6, MEM:2748.0M, EPOCH TIME: 1733500269.379982
[12/06 10:51:09    278s] OPERPROF:             Starting InitSKP at level 7, MEM:2748.0M, EPOCH TIME: 1733500269.380427
[12/06 10:51:09    278s] no activity file in design. spp won't run.
[12/06 10:51:09    278s] no activity file in design. spp won't run.
[12/06 10:51:09    278s] **WARN: [IO pin not placed] clk
[12/06 10:51:09    278s] **WARN: [IO pin not placed] rst
[12/06 10:51:09    278s] **WARN: [IO pin not placed] out_v
[12/06 10:51:09    278s] **WARN: [IO pin not placed] out[31]
[12/06 10:51:09    278s] **WARN: [IO pin not placed] out[30]
[12/06 10:51:09    278s] **WARN: [IO pin not placed] out[29]
[12/06 10:51:09    278s] **WARN: [IO pin not placed] out[28]
[12/06 10:51:09    278s] **WARN: [IO pin not placed] out[27]
[12/06 10:51:09    278s] **WARN: [IO pin not placed] out[26]
[12/06 10:51:09    278s] **WARN: [IO pin not placed] out[25]
[12/06 10:51:09    278s] **WARN: [IO pin not placed] ...
[12/06 10:51:09    278s] **WARN: [IO pin not placed] The ratio of IO pins are not placed: 36 / 36 = 100.00%
[12/06 10:51:09    278s] *** Finished SKP initialization (cpu=0:00:00.4, real=0:00:00.0)***
[12/06 10:51:09    278s] OPERPROF:             Finished InitSKP at level 7, CPU:0.417, REAL:0.418, MEM:2753.5M, EPOCH TIME: 1733500269.798305
[12/06 10:51:09    278s] Timing cost in AAE based: 1336.5445946614381683
[12/06 10:51:09    278s] OPERPROF:           Finished initAAETimingInfo at level 6, CPU:0.539, REAL:0.540, MEM:2755.6M, EPOCH TIME: 1733500269.919696
[12/06 10:51:09    278s] OPERPROF:         Finished spsTweakCongDB::buildTimingInfo at level 5, CPU:0.540, REAL:0.541, MEM:2755.6M, EPOCH TIME: 1733500269.920559
[12/06 10:51:09    278s] SKP cleared!
[12/06 10:51:09    278s] AAE Timing clean up.
[12/06 10:51:09    278s] Tweakage: fix icg 1, fix clk 0.
[12/06 10:51:09    278s] Tweakage: density cost 1, scale 0.4.
[12/06 10:51:09    278s] Tweakage: activity cost 0, scale 1.0.
[12/06 10:51:09    278s] Tweakage: timing cost on, scale 1.0.
[12/06 10:51:09    278s] OPERPROF:         Starting CoreOperation at level 5, MEM:2755.6M, EPOCH TIME: 1733500269.924176
[12/06 10:51:09    278s] OPERPROF:           Starting spsTweakCongEngine::runCongAwareTweak at level 6, MEM:2755.6M, EPOCH TIME: 1733500269.931469
[12/06 10:51:09    278s] Tweakage swap 83 pairs.
[12/06 10:51:10    278s] Tweakage swap 142 pairs.
[12/06 10:51:10    278s] Tweakage swap 207 pairs.
[12/06 10:51:10    278s] Tweakage swap 241 pairs.
[12/06 10:51:10    278s] Tweakage swap 11 pairs.
[12/06 10:51:10    278s] Tweakage swap 27 pairs.
[12/06 10:51:10    278s] Tweakage swap 61 pairs.
[12/06 10:51:10    278s] Tweakage swap 55 pairs.
[12/06 10:51:10    278s] Tweakage swap 1 pairs.
[12/06 10:51:10    279s] Tweakage swap 7 pairs.
[12/06 10:51:10    279s] Tweakage swap 13 pairs.
[12/06 10:51:10    279s] Tweakage swap 9 pairs.
[12/06 10:51:10    279s] Tweakage swap 8 pairs.
[12/06 10:51:10    279s] Tweakage swap 7 pairs.
[12/06 10:51:10    279s] Tweakage swap 20 pairs.
[12/06 10:51:10    279s] Tweakage swap 21 pairs.
[12/06 10:51:10    279s] Tweakage swap 1 pairs.
[12/06 10:51:10    279s] Tweakage swap 0 pairs.
[12/06 10:51:10    279s] Tweakage swap 1 pairs.
[12/06 10:51:10    279s] Tweakage swap 0 pairs.
[12/06 10:51:10    279s] Tweakage swap 0 pairs.
[12/06 10:51:10    279s] Tweakage swap 0 pairs.
[12/06 10:51:10    279s] Tweakage swap 0 pairs.
[12/06 10:51:10    279s] Tweakage swap 0 pairs.
[12/06 10:51:10    279s] Tweakage move 691 insts.
[12/06 10:51:10    279s] Tweakage move 220 insts.
[12/06 10:51:10    279s] Tweakage move 75 insts.
[12/06 10:51:10    279s] Tweakage move 23 insts.
[12/06 10:51:10    279s] OPERPROF:           Finished spsTweakCongEngine::runCongAwareTweak at level 6, CPU:0.965, REAL:0.978, MEM:2771.6M, EPOCH TIME: 1733500270.909356
[12/06 10:51:10    279s] OPERPROF:         Finished CoreOperation at level 5, CPU:0.974, REAL:0.987, MEM:2771.6M, EPOCH TIME: 1733500270.911059
[12/06 10:51:10    279s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.543, REAL:1.557, MEM:2763.6M, EPOCH TIME: 1733500270.914018
[12/06 10:51:10    279s] Move report: Congestion aware Tweak moves 1892 insts, mean move: 3.65 um, max move: 36.00 um 
[12/06 10:51:10    279s] 	Max move on inst (ys[3].xs[0].torus_switch_xy/FE_OFC81_n_0__3__26): (339.80, 972.20) --> (336.20, 939.80)
[12/06 10:51:10    279s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.5, real=0:00:01.0, mem=2763.6mb) @(0:04:38 - 0:04:40).
[12/06 10:51:10    279s] 
[12/06 10:51:10    279s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 10:51:11    279s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:51:11    279s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:51:11    279s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/06 10:51:11    279s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/06 10:51:11    279s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 10:51:11    279s] [CPU] RefinePlace/Legalization (cpu=0:00:00.3, real=0:00:01.0, mem=2731.6MB) @(0:04:40 - 0:04:40).
[12/06 10:51:11    279s] Move report: Detail placement moves 1892 insts, mean move: 3.65 um, max move: 36.00 um 
[12/06 10:51:11    279s] 	Max move on inst (ys[3].xs[0].torus_switch_xy/FE_OFC81_n_0__3__26): (339.80, 972.20) --> (336.20, 939.80)
[12/06 10:51:11    279s] 	Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2731.6MB
[12/06 10:51:11    279s] Statistics of distance of Instance movement in refine placement:
[12/06 10:51:11    279s]   maximum (X+Y) =        36.00 um
[12/06 10:51:11    279s]   inst (ys[3].xs[0].torus_switch_xy/FE_OFC81_n_0__3__26) with max move: (339.8, 972.2) -> (336.2, 939.8)
[12/06 10:51:11    279s]   mean    (X+Y) =         3.65 um
[12/06 10:51:11    279s] Summary Report:
[12/06 10:51:11    279s] Instances move: 1892 (out of 7530 movable)
[12/06 10:51:11    279s] Instances flipped: 0
[12/06 10:51:11    279s] Mean displacement: 3.65 um
[12/06 10:51:11    279s] Max displacement: 36.00 um (Instance: ys[3].xs[0].torus_switch_xy/FE_OFC81_n_0__3__26) (339.8, 972.2) -> (336.2, 939.8)
[12/06 10:51:11    279s] 	Length: 4 sites, height: 1 rows, site name: core, cell type: CKBD1
[12/06 10:51:11    279s] Total instances moved : 1892
[12/06 10:51:11    279s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:1.807, REAL:1.820, MEM:2731.6M, EPOCH TIME: 1733500271.172302
[12/06 10:51:11    279s] Total net bbox length = 7.018e+05 (3.501e+05 3.518e+05) (ext = 2.011e+04)
[12/06 10:51:11    279s] Runtime: CPU: 0:00:01.8 REAL: 0:00:02.0 MEM: 2731.6MB
[12/06 10:51:11    279s] [CPU] RefinePlace/total (cpu=0:00:01.8, real=0:00:02.0, mem=2731.6MB) @(0:04:38 - 0:04:40).
[12/06 10:51:11    279s] *** Finished refinePlace (0:04:40 mem=2731.6M) ***
[12/06 10:51:11    279s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1090620.8
[12/06 10:51:11    279s] OPERPROF:   Finished RefinePlace at level 2, CPU:1.837, REAL:1.851, MEM:2731.6M, EPOCH TIME: 1733500271.174641
[12/06 10:51:11    279s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2731.6M, EPOCH TIME: 1733500271.174678
[12/06 10:51:11    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7572).
[12/06 10:51:11    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:11    279s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:11    279s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:11    279s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.036, REAL:0.037, MEM:2721.6M, EPOCH TIME: 1733500271.211352
[12/06 10:51:11    279s] OPERPROF: Finished RefinePlace2 at level 1, CPU:1.969, REAL:1.984, MEM:2721.6M, EPOCH TIME: 1733500271.211414
[12/06 10:51:11    280s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 10:51:11    280s] #################################################################################
[12/06 10:51:11    280s] # Design Stage: PreRoute
[12/06 10:51:11    280s] # Design Name: torus_D_W32
[12/06 10:51:11    280s] # Design Mode: 90nm
[12/06 10:51:11    280s] # Analysis Mode: MMMC Non-OCV 
[12/06 10:51:11    280s] # Parasitics Mode: No SPEF/RCDB 
[12/06 10:51:11    280s] # Signoff Settings: SI Off 
[12/06 10:51:11    280s] #################################################################################
[12/06 10:51:11    280s] Calculate delays in Single mode...
[12/06 10:51:11    280s] Topological Sorting (REAL = 0:00:00.0, MEM = 2703.8M, InitMEM = 2703.8M)
[12/06 10:51:11    280s] Start delay calculation (fullDC) (1 T). (MEM=2703.79)
[12/06 10:51:11    280s] End AAE Lib Interpolated Model. (MEM=2713.58 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 10:51:13    281s] Total number of fetched objects 7669
[12/06 10:51:13    281s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/06 10:51:13    281s] End delay calculation. (MEM=2761.28 CPU=0:00:01.1 REAL=0:00:01.0)
[12/06 10:51:13    281s] End delay calculation (fullDC). (MEM=2761.28 CPU=0:00:01.4 REAL=0:00:02.0)
[12/06 10:51:13    281s] *** CDM Built up (cpu=0:00:01.8  real=0:00:02.0  mem= 2761.3M) ***
[12/06 10:51:13    282s] eGR doReRoute: optGuide
[12/06 10:51:13    282s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:2761.3M, EPOCH TIME: 1733500273.695424
[12/06 10:51:13    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:13    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:13    282s] All LLGs are deleted
[12/06 10:51:13    282s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:13    282s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:13    282s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2761.3M, EPOCH TIME: 1733500273.695502
[12/06 10:51:13    282s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2730.8M, EPOCH TIME: 1733500273.695757
[12/06 10:51:13    282s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.001, REAL:0.001, MEM:2679.8M, EPOCH TIME: 1733500273.696441
[12/06 10:51:13    282s] {MMLU 43 43 7653}
[12/06 10:51:13    282s] ### Creating LA Mngr. totSessionCpu=0:04:42 mem=2679.8M
[12/06 10:51:13    282s] ### Creating LA Mngr, finished. totSessionCpu=0:04:42 mem=2679.8M
[12/06 10:51:13    282s] [PSP]    Started Early Global Route kernel ( Curr Mem: 2679.84 MB )
[12/06 10:51:13    282s] (I)      ==================== Layers =====================
[12/06 10:51:13    282s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:51:13    282s] (I)      | DB# | ID |    Name |    Type | #Masks | Extra |
[12/06 10:51:13    282s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:51:13    282s] (I)      |  33 |  0 |      CO |     cut |      1 |       |
[12/06 10:51:13    282s] (I)      |   1 |  1 |      M1 |    wire |      1 |       |
[12/06 10:51:13    282s] (I)      |  34 |  1 |    VIA1 |     cut |      1 |       |
[12/06 10:51:13    282s] (I)      |   2 |  2 |      M2 |    wire |      1 |       |
[12/06 10:51:13    282s] (I)      |  35 |  2 |    VIA2 |     cut |      1 |       |
[12/06 10:51:13    282s] (I)      |   3 |  3 |      M3 |    wire |      1 |       |
[12/06 10:51:13    282s] (I)      |  36 |  3 |    VIA3 |     cut |      1 |       |
[12/06 10:51:13    282s] (I)      |   4 |  4 |      M4 |    wire |      1 |       |
[12/06 10:51:13    282s] (I)      |  37 |  4 |    VIA4 |     cut |      1 |       |
[12/06 10:51:13    282s] (I)      |   5 |  5 |      M5 |    wire |      1 |       |
[12/06 10:51:13    282s] (I)      |  38 |  5 |    VIA5 |     cut |      1 |       |
[12/06 10:51:13    282s] (I)      |   6 |  6 |      M6 |    wire |      1 |       |
[12/06 10:51:13    282s] (I)      |  39 |  6 |    VIA6 |     cut |      1 |       |
[12/06 10:51:13    282s] (I)      |   7 |  7 |      M7 |    wire |      1 |       |
[12/06 10:51:13    282s] (I)      |  40 |  7 |    VIA7 |     cut |      1 |       |
[12/06 10:51:13    282s] (I)      |   8 |  8 |      M8 |    wire |      1 |       |
[12/06 10:51:13    282s] (I)      |  41 |  8 |    VIA8 |     cut |      1 |       |
[12/06 10:51:13    282s] (I)      |   9 |  9 |      M9 |    wire |      1 |       |
[12/06 10:51:13    282s] (I)      |  42 |  9 |      RV |     cut |      1 |       |
[12/06 10:51:13    282s] (I)      |  10 | 10 |      AP |    wire |      1 |       |
[12/06 10:51:13    282s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:51:13    282s] (I)      |   0 |  0 |      PO |   other |        |    MS |
[12/06 10:51:13    282s] (I)      |  64 | 64 | OVERLAP | overlap |        |       |
[12/06 10:51:13    282s] (I)      +-----+----+---------+---------+--------+-------+
[12/06 10:51:13    282s] (I)      Started Import and model ( Curr Mem: 2679.84 MB )
[12/06 10:51:13    282s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:51:13    282s] (I)      == Non-default Options ==
[12/06 10:51:13    282s] (I)      Maximum routing layer                              : 10
[12/06 10:51:13    282s] (I)      Number of threads                                  : 1
[12/06 10:51:13    282s] (I)      Method to set GCell size                           : row
[12/06 10:51:13    282s] (I)      Counted 1175906 PG shapes. We will not process PG shapes layer by layer.
[12/06 10:51:13    282s] (I)      Use row-based GCell size
[12/06 10:51:13    282s] (I)      Use row-based GCell align
[12/06 10:51:13    282s] (I)      layer 0 area = 168000
[12/06 10:51:13    282s] (I)      layer 1 area = 208000
[12/06 10:51:13    282s] (I)      layer 2 area = 208000
[12/06 10:51:13    282s] (I)      layer 3 area = 208000
[12/06 10:51:13    282s] (I)      layer 4 area = 208000
[12/06 10:51:13    282s] (I)      layer 5 area = 208000
[12/06 10:51:13    282s] (I)      layer 6 area = 208000
[12/06 10:51:13    282s] (I)      layer 7 area = 2259999
[12/06 10:51:13    282s] (I)      layer 8 area = 2259999
[12/06 10:51:13    282s] (I)      layer 9 area = 0
[12/06 10:51:13    282s] (I)      GCell unit size   : 3600
[12/06 10:51:13    282s] (I)      GCell multiplier  : 1
[12/06 10:51:13    282s] (I)      GCell row height  : 3600
[12/06 10:51:13    282s] (I)      Actual row height : 3600
[12/06 10:51:13    282s] (I)      GCell align ref   : 4000 4000
[12/06 10:51:13    282s] [NR-eGR] Track table information for default rule: 
[12/06 10:51:13    282s] [NR-eGR] M1 has single uniform track structure
[12/06 10:51:13    282s] [NR-eGR] M2 has single uniform track structure
[12/06 10:51:13    282s] [NR-eGR] M3 has single uniform track structure
[12/06 10:51:13    282s] [NR-eGR] M4 has single uniform track structure
[12/06 10:51:13    282s] [NR-eGR] M5 has single uniform track structure
[12/06 10:51:13    282s] [NR-eGR] M6 has single uniform track structure
[12/06 10:51:13    282s] [NR-eGR] M7 has single uniform track structure
[12/06 10:51:13    282s] [NR-eGR] M8 has single uniform track structure
[12/06 10:51:13    282s] [NR-eGR] M9 has single uniform track structure
[12/06 10:51:13    282s] [NR-eGR] AP has single uniform track structure
[12/06 10:51:13    282s] (I)      ================= Default via =================
[12/06 10:51:13    282s] (I)      +---+--------------------+--------------------+
[12/06 10:51:13    282s] (I)      | Z | Code  Single-Cut   | Code  Multi-Cut    |
[12/06 10:51:13    282s] (I)      +---+--------------------+--------------------+
[12/06 10:51:13    282s] (I)      | 1 |    3  VIA12_1cut_V |   11  VIA12_2cut_N |
[12/06 10:51:13    282s] (I)      | 2 |   18  VIA23_1cut   |   27  VIA23_2cut_E |
[12/06 10:51:13    282s] (I)      | 3 |   32  VIA34_1cut   |   41  VIA34_2cut_E |
[12/06 10:51:13    282s] (I)      | 4 |   46  VIA45_1cut   |   55  VIA45_2cut_E |
[12/06 10:51:13    282s] (I)      | 5 |   60  VIA56_1cut   |   71  VIA56_2cut_N |
[12/06 10:51:13    282s] (I)      | 6 |   74  VIA67_1cut   |   83  VIA67_2cut_E |
[12/06 10:51:13    282s] (I)      | 7 |   90  VIA78_1cut   |   97  VIA78_2cut_E |
[12/06 10:51:13    282s] (I)      | 8 |  102  VIA89_1cut   |  111  VIA89_2cut_E |
[12/06 10:51:13    282s] (I)      | 9 |  118  VIA9AP_1cut  |  118  VIA9AP_1cut  |
[12/06 10:51:13    282s] (I)      +---+--------------------+--------------------+
[12/06 10:51:13    282s] [NR-eGR] Read 2100180 PG shapes
[12/06 10:51:13    282s] [NR-eGR] Read 0 clock shapes
[12/06 10:51:13    282s] [NR-eGR] Read 0 other shapes
[12/06 10:51:13    282s] [NR-eGR] #Routing Blockages  : 0
[12/06 10:51:13    282s] [NR-eGR] #Instance Blockages : 0
[12/06 10:51:13    282s] [NR-eGR] #PG Blockages       : 2100180
[12/06 10:51:13    282s] [NR-eGR] #Halo Blockages     : 0
[12/06 10:51:13    282s] [NR-eGR] #Boundary Blockages : 0
[12/06 10:51:13    282s] [NR-eGR] #Clock Blockages    : 0
[12/06 10:51:13    282s] [NR-eGR] #Other Blockages    : 0
[12/06 10:51:13    282s] (I)      Design has 0 blackboxes considered as all layer blockages.
[12/06 10:51:13    282s] [NR-eGR] Num Prerouted Nets = 42  Num Prerouted Wires = 8135
[12/06 10:51:13    282s] [NR-eGR] Read 7635 nets ( ignored 42 )
[12/06 10:51:13    282s] (I)      early_global_route_priority property id does not exist.
[12/06 10:51:13    282s] (I)      Read Num Blocks=2100180  Num Prerouted Wires=8135  Num CS=0
[12/06 10:51:14    282s] (I)      Layer 1 (V) : #blockages 497536 : #preroutes 3565
[12/06 10:51:14    282s] (I)      Layer 2 (H) : #blockages 497536 : #preroutes 4059
[12/06 10:51:14    282s] (I)      Layer 3 (V) : #blockages 497536 : #preroutes 511
[12/06 10:51:14    282s] (I)      Layer 4 (H) : #blockages 428170 : #preroutes 0
[12/06 10:51:14    282s] (I)      Layer 5 (V) : #blockages 179402 : #preroutes 0
[12/06 10:51:14    283s] (I)      Layer 6 (H) : #blockages 0 : #preroutes 0
[12/06 10:51:14    283s] (I)      Layer 7 (V) : #blockages 0 : #preroutes 0
[12/06 10:51:14    283s] (I)      Layer 8 (H) : #blockages 0 : #preroutes 0
[12/06 10:51:14    283s] (I)      Layer 9 (V) : #blockages 0 : #preroutes 0
[12/06 10:51:14    283s] (I)      Number of ignored nets                =     42
[12/06 10:51:14    283s] (I)      Number of connected nets              =      0
[12/06 10:51:14    283s] (I)      Number of fixed nets                  =     42.  Ignored: Yes
[12/06 10:51:14    283s] (I)      Number of clock nets                  =     42.  Ignored: No
[12/06 10:51:14    283s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[12/06 10:51:14    283s] (I)      Number of special nets                =      0.  Ignored: Yes
[12/06 10:51:14    283s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[12/06 10:51:14    283s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[12/06 10:51:14    283s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[12/06 10:51:14    283s] (I)      Number of nets with one or no pins    =      0.  Ignored: Yes
[12/06 10:51:14    283s] (I)      Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[12/06 10:51:14    283s] (I)      Ndr track 0 does not exist
[12/06 10:51:14    283s] (I)      ---------------------Grid Graph Info--------------------
[12/06 10:51:14    283s] (I)      Routing area        : (0, 0) - (3000000, 3000000)
[12/06 10:51:14    283s] (I)      Core area           : (4000, 4000) - (2996000, 2996000)
[12/06 10:51:14    283s] (I)      Site width          :   400  (dbu)
[12/06 10:51:14    283s] (I)      Row height          :  3600  (dbu)
[12/06 10:51:14    283s] (I)      GCell row height    :  3600  (dbu)
[12/06 10:51:14    283s] (I)      GCell width         :  3600  (dbu)
[12/06 10:51:14    283s] (I)      GCell height        :  3600  (dbu)
[12/06 10:51:14    283s] (I)      Grid                :   834   834    10
[12/06 10:51:14    283s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10
[12/06 10:51:14    283s] (I)      Vertical capacity   :     0  3600     0  3600     0  3600     0  3600     0  3600
[12/06 10:51:14    283s] (I)      Horizontal capacity :     0     0  3600     0  3600     0  3600     0  3600     0
[12/06 10:51:14    283s] (I)      Default wire width  :   180   200   200   200   200   200   200   800   800  6000
[12/06 10:51:14    283s] (I)      Default wire space  :   180   200   200   200   200   200   200   800   800  4000
[12/06 10:51:14    283s] (I)      Default wire pitch  :   360   400   400   400   400   400   400  1600  1600 10000
[12/06 10:51:14    283s] (I)      Default pitch size  :   360   400   400   400   400   400   400  1600  1600 13000
[12/06 10:51:14    283s] (I)      First track coord   :   400   200   400   200   400   200   400  1000   800 17200
[12/06 10:51:14    283s] (I)      Num tracks per GCell: 10.00  9.00  9.00  9.00  9.00  9.00  9.00  2.25  2.25  0.28
[12/06 10:51:14    283s] (I)      Total num of tracks :  7499  7500  7499  7500  7499  7500  7499  1875  1875   230
[12/06 10:51:14    283s] (I)      Num of masks        :     1     1     1     1     1     1     1     1     1     1
[12/06 10:51:14    283s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0
[12/06 10:51:14    283s] (I)      --------------------------------------------------------
[12/06 10:51:14    283s] 
[12/06 10:51:14    283s] [NR-eGR] ============ Routing rule table ============
[12/06 10:51:14    283s] [NR-eGR] Rule id: 0  Nets: 7593
[12/06 10:51:14    283s] (I)      ID:0 Default:yes NDR Track ID:0 NDR ViaID:-1 Extra space:0 #Shields:0 Max Demand(H/V):1/1
[12/06 10:51:14    283s] (I)                    Layer    2    3    4    5    6    7     8     9     10 
[12/06 10:51:14    283s] (I)                    Pitch  400  400  400  400  400  400  1600  1600  13000 
[12/06 10:51:14    283s] (I)             #Used tracks    1    1    1    1    1    1     1     1      1 
[12/06 10:51:14    283s] (I)       #Fully used tracks    1    1    1    1    1    1     1     1      1 
[12/06 10:51:14    283s] [NR-eGR] ========================================
[12/06 10:51:14    283s] [NR-eGR] 
[12/06 10:51:14    283s] (I)      =============== Blocked Tracks ===============
[12/06 10:51:14    283s] (I)      +-------+---------+----------+---------------+
[12/06 10:51:14    283s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[12/06 10:51:14    283s] (I)      +-------+---------+----------+---------------+
[12/06 10:51:14    283s] (I)      |     1 |       0 |        0 |         0.00% |
[12/06 10:51:14    283s] (I)      |     2 | 6255000 |  1741376 |        27.84% |
[12/06 10:51:14    283s] (I)      |     3 | 6254166 |   953074 |        15.24% |
[12/06 10:51:14    283s] (I)      |     4 | 6255000 |  1741376 |        27.84% |
[12/06 10:51:14    283s] (I)      |     5 | 6254166 |  3987373 |        63.76% |
[12/06 10:51:14    283s] (I)      |     6 | 6255000 |  3987906 |        63.76% |
[12/06 10:51:14    283s] (I)      |     7 | 6254166 |        0 |         0.00% |
[12/06 10:51:14    283s] (I)      |     8 | 1563750 |        0 |         0.00% |
[12/06 10:51:14    283s] (I)      |     9 | 1563750 |        0 |         0.00% |
[12/06 10:51:14    283s] (I)      |    10 |  191820 |        0 |         0.00% |
[12/06 10:51:14    283s] (I)      +-------+---------+----------+---------------+
[12/06 10:51:14    283s] (I)      Finished Import and model ( CPU: 0.79 sec, Real: 0.79 sec, Curr Mem: 2787.34 MB )
[12/06 10:51:14    283s] (I)      Reset routing kernel
[12/06 10:51:14    283s] (I)      Started Global Routing ( Curr Mem: 2787.34 MB )
[12/06 10:51:14    283s] (I)      totalPins=25777  totalGlobalPin=24344 (94.44%)
[12/06 10:51:14    283s] (I)      total 2D Cap : 34439879 = (17412463 H, 17027416 V)
[12/06 10:51:14    283s] [NR-eGR] Layer group 1: route 7593 net(s) in layer range [2, 10]
[12/06 10:51:14    283s] (I)      
[12/06 10:51:14    283s] (I)      ============  Phase 1a Route ============
[12/06 10:51:14    283s] (I)      Usage: 381290 = (191315 H, 189975 V) = (1.10% H, 1.12% V) = (3.444e+05um H, 3.420e+05um V)
[12/06 10:51:14    283s] (I)      
[12/06 10:51:14    283s] (I)      ============  Phase 1b Route ============
[12/06 10:51:14    283s] (I)      Usage: 381290 = (191315 H, 189975 V) = (1.10% H, 1.12% V) = (3.444e+05um H, 3.420e+05um V)
[12/06 10:51:14    283s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.863220e+05um
[12/06 10:51:14    283s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[12/06 10:51:14    283s] (I)      Congestion threshold : each 60.00, sum 90.00
[12/06 10:51:14    283s] (I)      
[12/06 10:51:14    283s] (I)      ============  Phase 1c Route ============
[12/06 10:51:14    283s] (I)      Usage: 381290 = (191315 H, 189975 V) = (1.10% H, 1.12% V) = (3.444e+05um H, 3.420e+05um V)
[12/06 10:51:14    283s] (I)      
[12/06 10:51:14    283s] (I)      ============  Phase 1d Route ============
[12/06 10:51:14    283s] (I)      Usage: 381290 = (191315 H, 189975 V) = (1.10% H, 1.12% V) = (3.444e+05um H, 3.420e+05um V)
[12/06 10:51:14    283s] (I)      
[12/06 10:51:14    283s] (I)      ============  Phase 1e Route ============
[12/06 10:51:14    283s] (I)      Usage: 381290 = (191315 H, 189975 V) = (1.10% H, 1.12% V) = (3.444e+05um H, 3.420e+05um V)
[12/06 10:51:14    283s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 6.863220e+05um
[12/06 10:51:14    283s] (I)      
[12/06 10:51:14    283s] (I)      ============  Phase 1l Route ============
[12/06 10:51:14    283s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[12/06 10:51:14    283s] (I)      Layer  2:    5655432    107277         2           0     6252498    ( 0.00%) 
[12/06 10:51:14    283s] (I)      Layer  3:    5717469    112493         0           0     6252498    ( 0.00%) 
[12/06 10:51:14    283s] (I)      Layer  4:    5655432     97529         0           0     6252498    ( 0.00%) 
[12/06 10:51:14    283s] (I)      Layer  5:    4127728     16524         8           0     6252498    ( 0.00%) 
[12/06 10:51:14    283s] (I)      Layer  6:    4332235      6377         3           0     6252498    ( 0.00%) 
[12/06 10:51:14    283s] (I)      Layer  7:    6246667     81853         0           0     6252498    ( 0.00%) 
[12/06 10:51:14    283s] (I)      Layer  8:    1561875      5428         0           0     1563124    ( 0.00%) 
[12/06 10:51:14    283s] (I)      Layer  9:    1561875         0         0           0     1563124    ( 0.00%) 
[12/06 10:51:14    283s] (I)      Layer 10:     191590         0         0      139329       53056    (72.42%) 
[12/06 10:51:14    283s] (I)      Total:      35050303    427481        13      139328    40694291    ( 0.34%) 
[12/06 10:51:15    283s] (I)      
[12/06 10:51:15    283s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[12/06 10:51:15    283s] [NR-eGR]                        OverCon            
[12/06 10:51:15    283s] [NR-eGR]                         #Gcell     %Gcell
[12/06 10:51:15    283s] [NR-eGR]        Layer             (1-2)    OverCon
[12/06 10:51:15    283s] [NR-eGR] ----------------------------------------------
[12/06 10:51:15    283s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[12/06 10:51:15    283s] [NR-eGR]      M2 ( 2)         2( 0.00%)   ( 0.00%) 
[12/06 10:51:15    283s] [NR-eGR]      M3 ( 3)         0( 0.00%)   ( 0.00%) 
[12/06 10:51:15    283s] [NR-eGR]      M4 ( 4)         0( 0.00%)   ( 0.00%) 
[12/06 10:51:15    283s] [NR-eGR]      M5 ( 5)         7( 0.00%)   ( 0.00%) 
[12/06 10:51:15    283s] [NR-eGR]      M6 ( 6)         3( 0.00%)   ( 0.00%) 
[12/06 10:51:15    283s] [NR-eGR]      M7 ( 7)         0( 0.00%)   ( 0.00%) 
[12/06 10:51:15    283s] [NR-eGR]      M8 ( 8)         0( 0.00%)   ( 0.00%) 
[12/06 10:51:15    283s] [NR-eGR]      M9 ( 9)         0( 0.00%)   ( 0.00%) 
[12/06 10:51:15    283s] [NR-eGR]      AP (10)         0( 0.00%)   ( 0.00%) 
[12/06 10:51:15    283s] [NR-eGR] ----------------------------------------------
[12/06 10:51:15    283s] [NR-eGR]        Total        12( 0.00%)   ( 0.00%) 
[12/06 10:51:15    283s] [NR-eGR] 
[12/06 10:51:15    283s] (I)      Finished Global Routing ( CPU: 0.55 sec, Real: 0.55 sec, Curr Mem: 2795.34 MB )
[12/06 10:51:15    283s] (I)      total 2D Cap : 35125496 = (17696835 H, 17428661 V)
[12/06 10:51:15    283s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[12/06 10:51:15    283s] (I)      ============= Track Assignment ============
[12/06 10:51:15    283s] (I)      Started Track Assignment (1T) ( Curr Mem: 2795.34 MB )
[12/06 10:51:15    283s] (I)      Initialize Track Assignment ( max pin layer : 10 )
[12/06 10:51:15    283s] (I)      Run Multi-thread track assignment
[12/06 10:51:15    284s] (I)      Finished Track Assignment (1T) ( CPU: 0.30 sec, Real: 0.30 sec, Curr Mem: 2819.22 MB )
[12/06 10:51:15    284s] (I)      Started Export ( Curr Mem: 2819.22 MB )
[12/06 10:51:15    284s] [NR-eGR]             Length (um)   Vias 
[12/06 10:51:15    284s] [NR-eGR] -------------------------------
[12/06 10:51:15    284s] [NR-eGR]  M1  (1H)            28  28994 
[12/06 10:51:15    284s] [NR-eGR]  M2  (2V)        171418  41216 
[12/06 10:51:15    284s] [NR-eGR]  M3  (3H)        181594   5673 
[12/06 10:51:15    284s] [NR-eGR]  M4  (4V)        161024   1644 
[12/06 10:51:15    284s] [NR-eGR]  M5  (5H)         27913   1175 
[12/06 10:51:15    284s] [NR-eGR]  M6  (6V)         10280   1127 
[12/06 10:51:15    284s] [NR-eGR]  M7  (7H)        147009     59 
[12/06 10:51:15    284s] [NR-eGR]  M8  (8V)          9772      0 
[12/06 10:51:15    284s] [NR-eGR]  M9  (9H)             0      0 
[12/06 10:51:15    284s] [NR-eGR]  AP  (10V)            0      0 
[12/06 10:51:15    284s] [NR-eGR] -------------------------------
[12/06 10:51:15    284s] [NR-eGR]      Total       709038  79888 
[12/06 10:51:15    284s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:51:15    284s] [NR-eGR] Total half perimeter of net bounding box: 701849um
[12/06 10:51:15    284s] [NR-eGR] Total length: 709038um, number of vias: 79888
[12/06 10:51:15    284s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:51:15    284s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[12/06 10:51:15    284s] [NR-eGR] --------------------------------------------------------------------------
[12/06 10:51:15    284s] (I)      Finished Export ( CPU: 0.12 sec, Real: 0.12 sec, Curr Mem: 2811.42 MB )
[12/06 10:51:15    284s] [NR-eGR] Finished Early Global Route kernel ( CPU: 2.00 sec, Real: 2.01 sec, Curr Mem: 2686.42 MB )
[12/06 10:51:15    284s] (I)      ===================================== Runtime Summary ======================================
[12/06 10:51:15    284s] (I)       Step                                         %       Start      Finish      Real       CPU 
[12/06 10:51:15    284s] (I)      --------------------------------------------------------------------------------------------
[12/06 10:51:15    284s] (I)       Early Global Route kernel              100.00%  173.39 sec  175.40 sec  2.01 sec  2.00 sec 
[12/06 10:51:15    284s] (I)       +-Import and model                      39.52%  173.39 sec  174.19 sec  0.79 sec  0.79 sec 
[12/06 10:51:15    284s] (I)       | +-Create place DB                      1.09%  173.39 sec  173.42 sec  0.02 sec  0.02 sec 
[12/06 10:51:15    284s] (I)       | | +-Import place data                  1.09%  173.39 sec  173.41 sec  0.02 sec  0.02 sec 
[12/06 10:51:15    284s] (I)       | | | +-Read instances and placement     0.35%  173.39 sec  173.40 sec  0.01 sec  0.01 sec 
[12/06 10:51:15    284s] (I)       | | | +-Read nets                        0.73%  173.40 sec  173.41 sec  0.01 sec  0.01 sec 
[12/06 10:51:15    284s] (I)       | +-Create route DB                     35.60%  173.42 sec  174.13 sec  0.72 sec  0.71 sec 
[12/06 10:51:15    284s] (I)       | | +-Import route data (1T)            35.58%  173.42 sec  174.13 sec  0.72 sec  0.71 sec 
[12/06 10:51:15    284s] (I)       | | | +-Read blockages ( Layer 2-10 )   11.70%  173.42 sec  173.65 sec  0.24 sec  0.23 sec 
[12/06 10:51:15    284s] (I)       | | | | +-Read routing blockages         0.00%  173.42 sec  173.42 sec  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)       | | | | +-Read instance blockages        0.07%  173.42 sec  173.42 sec  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)       | | | | +-Read PG blockages             11.56%  173.42 sec  173.65 sec  0.23 sec  0.23 sec 
[12/06 10:51:15    284s] (I)       | | | | +-Read clock blockages           0.00%  173.65 sec  173.65 sec  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)       | | | | +-Read other blockages           0.02%  173.65 sec  173.65 sec  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)       | | | | +-Read halo blockages            0.01%  173.65 sec  173.65 sec  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)       | | | | +-Read boundary cut boxes        0.00%  173.65 sec  173.65 sec  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)       | | | +-Read blackboxes                  0.00%  173.65 sec  173.65 sec  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)       | | | +-Read prerouted                   0.23%  173.65 sec  173.66 sec  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)       | | | +-Read unlegalized nets            0.05%  173.66 sec  173.66 sec  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)       | | | +-Read nets                        0.13%  173.66 sec  173.66 sec  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)       | | | +-Set up via pillars               0.00%  173.66 sec  173.66 sec  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)       | | | +-Initialize 3D grid graph         0.72%  173.66 sec  173.68 sec  0.01 sec  0.01 sec 
[12/06 10:51:15    284s] (I)       | | | +-Model blockage capacity         22.47%  173.68 sec  174.13 sec  0.45 sec  0.45 sec 
[12/06 10:51:15    284s] (I)       | | | | +-Initialize 3D capacity        21.28%  173.68 sec  174.11 sec  0.43 sec  0.43 sec 
[12/06 10:51:15    284s] (I)       | +-Read aux data                        0.00%  174.13 sec  174.13 sec  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)       | +-Others data preparation              0.10%  174.13 sec  174.13 sec  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)       | +-Create route kernel                  2.65%  174.13 sec  174.19 sec  0.05 sec  0.05 sec 
[12/06 10:51:15    284s] (I)       +-Global Routing                        27.43%  174.19 sec  174.74 sec  0.55 sec  0.55 sec 
[12/06 10:51:15    284s] (I)       | +-Initialization                       0.33%  174.19 sec  174.19 sec  0.01 sec  0.01 sec 
[12/06 10:51:15    284s] (I)       | +-Net group 1                         20.10%  174.19 sec  174.60 sec  0.40 sec  0.40 sec 
[12/06 10:51:15    284s] (I)       | | +-Generate topology                  0.31%  174.19 sec  174.20 sec  0.01 sec  0.01 sec 
[12/06 10:51:15    284s] (I)       | | +-Phase 1a                           2.52%  174.27 sec  174.32 sec  0.05 sec  0.05 sec 
[12/06 10:51:15    284s] (I)       | | | +-Pattern routing (1T)             2.09%  174.27 sec  174.31 sec  0.04 sec  0.04 sec 
[12/06 10:51:15    284s] (I)       | | | +-Add via demand to 2D             0.41%  174.31 sec  174.32 sec  0.01 sec  0.01 sec 
[12/06 10:51:15    284s] (I)       | | +-Phase 1b                           0.10%  174.32 sec  174.32 sec  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)       | | +-Phase 1c                           0.01%  174.32 sec  174.32 sec  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)       | | +-Phase 1d                           0.00%  174.32 sec  174.32 sec  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)       | | +-Phase 1e                           0.11%  174.32 sec  174.33 sec  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)       | | | +-Route legalization               0.00%  174.32 sec  174.32 sec  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)       | | +-Phase 1l                          13.52%  174.33 sec  174.60 sec  0.27 sec  0.27 sec 
[12/06 10:51:15    284s] (I)       | | | +-Layer assignment (1T)           10.92%  174.38 sec  174.60 sec  0.22 sec  0.22 sec 
[12/06 10:51:15    284s] (I)       | +-Clean cong LA                        0.00%  174.60 sec  174.60 sec  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)       +-Export 3D cong map                    10.45%  174.74 sec  174.95 sec  0.21 sec  0.21 sec 
[12/06 10:51:15    284s] (I)       | +-Export 2D cong map                   0.85%  174.93 sec  174.95 sec  0.02 sec  0.02 sec 
[12/06 10:51:15    284s] (I)       +-Extract Global 3D Wires                0.29%  174.96 sec  174.97 sec  0.01 sec  0.01 sec 
[12/06 10:51:15    284s] (I)       +-Track Assignment (1T)                 14.99%  174.97 sec  175.27 sec  0.30 sec  0.30 sec 
[12/06 10:51:15    284s] (I)       | +-Initialization                       0.02%  174.97 sec  174.97 sec  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)       | +-Track Assignment Kernel             14.87%  174.97 sec  175.27 sec  0.30 sec  0.30 sec 
[12/06 10:51:15    284s] (I)       | +-Free Memory                          0.00%  175.27 sec  175.27 sec  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)       +-Export                                 5.82%  175.27 sec  175.38 sec  0.12 sec  0.12 sec 
[12/06 10:51:15    284s] (I)       | +-Export DB wires                      1.46%  175.27 sec  175.30 sec  0.03 sec  0.03 sec 
[12/06 10:51:15    284s] (I)       | | +-Export all nets                    1.09%  175.27 sec  175.29 sec  0.02 sec  0.02 sec 
[12/06 10:51:15    284s] (I)       | | +-Set wire vias                      0.29%  175.29 sec  175.30 sec  0.01 sec  0.01 sec 
[12/06 10:51:15    284s] (I)       | +-Report wirelength                    0.53%  175.30 sec  175.31 sec  0.01 sec  0.01 sec 
[12/06 10:51:15    284s] (I)       | +-Update net boxes                     0.50%  175.31 sec  175.32 sec  0.01 sec  0.01 sec 
[12/06 10:51:15    284s] (I)       | +-Update timing                        3.31%  175.32 sec  175.38 sec  0.07 sec  0.07 sec 
[12/06 10:51:15    284s] (I)       +-Postprocess design                     0.42%  175.38 sec  175.39 sec  0.01 sec  0.01 sec 
[12/06 10:51:15    284s] (I)      ===================== Summary by functions =====================
[12/06 10:51:15    284s] (I)       Lv  Step                                 %      Real       CPU 
[12/06 10:51:15    284s] (I)      ----------------------------------------------------------------
[12/06 10:51:15    284s] (I)        0  Early Global Route kernel      100.00%  2.01 sec  2.00 sec 
[12/06 10:51:15    284s] (I)        1  Import and model                39.52%  0.79 sec  0.79 sec 
[12/06 10:51:15    284s] (I)        1  Global Routing                  27.43%  0.55 sec  0.55 sec 
[12/06 10:51:15    284s] (I)        1  Track Assignment (1T)           14.99%  0.30 sec  0.30 sec 
[12/06 10:51:15    284s] (I)        1  Export 3D cong map              10.45%  0.21 sec  0.21 sec 
[12/06 10:51:15    284s] (I)        1  Export                           5.82%  0.12 sec  0.12 sec 
[12/06 10:51:15    284s] (I)        1  Postprocess design               0.42%  0.01 sec  0.01 sec 
[12/06 10:51:15    284s] (I)        1  Extract Global 3D Wires          0.29%  0.01 sec  0.01 sec 
[12/06 10:51:15    284s] (I)        2  Create route DB                 35.60%  0.72 sec  0.71 sec 
[12/06 10:51:15    284s] (I)        2  Net group 1                     20.10%  0.40 sec  0.40 sec 
[12/06 10:51:15    284s] (I)        2  Track Assignment Kernel         14.87%  0.30 sec  0.30 sec 
[12/06 10:51:15    284s] (I)        2  Update timing                    3.31%  0.07 sec  0.07 sec 
[12/06 10:51:15    284s] (I)        2  Create route kernel              2.65%  0.05 sec  0.05 sec 
[12/06 10:51:15    284s] (I)        2  Export DB wires                  1.46%  0.03 sec  0.03 sec 
[12/06 10:51:15    284s] (I)        2  Create place DB                  1.09%  0.02 sec  0.02 sec 
[12/06 10:51:15    284s] (I)        2  Export 2D cong map               0.85%  0.02 sec  0.02 sec 
[12/06 10:51:15    284s] (I)        2  Report wirelength                0.53%  0.01 sec  0.01 sec 
[12/06 10:51:15    284s] (I)        2  Update net boxes                 0.50%  0.01 sec  0.01 sec 
[12/06 10:51:15    284s] (I)        2  Initialization                   0.35%  0.01 sec  0.01 sec 
[12/06 10:51:15    284s] (I)        2  Others data preparation          0.10%  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)        2  Free Memory                      0.00%  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)        2  Clean cong LA                    0.00%  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)        2  Read aux data                    0.00%  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)        3  Import route data (1T)          35.58%  0.72 sec  0.71 sec 
[12/06 10:51:15    284s] (I)        3  Phase 1l                        13.52%  0.27 sec  0.27 sec 
[12/06 10:51:15    284s] (I)        3  Phase 1a                         2.52%  0.05 sec  0.05 sec 
[12/06 10:51:15    284s] (I)        3  Import place data                1.09%  0.02 sec  0.02 sec 
[12/06 10:51:15    284s] (I)        3  Export all nets                  1.09%  0.02 sec  0.02 sec 
[12/06 10:51:15    284s] (I)        3  Generate topology                0.31%  0.01 sec  0.01 sec 
[12/06 10:51:15    284s] (I)        3  Set wire vias                    0.29%  0.01 sec  0.01 sec 
[12/06 10:51:15    284s] (I)        3  Phase 1e                         0.11%  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)        3  Phase 1b                         0.10%  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)        3  Phase 1c                         0.01%  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)        3  Phase 1d                         0.00%  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)        4  Model blockage capacity         22.47%  0.45 sec  0.45 sec 
[12/06 10:51:15    284s] (I)        4  Read blockages ( Layer 2-10 )   11.70%  0.24 sec  0.23 sec 
[12/06 10:51:15    284s] (I)        4  Layer assignment (1T)           10.92%  0.22 sec  0.22 sec 
[12/06 10:51:15    284s] (I)        4  Pattern routing (1T)             2.09%  0.04 sec  0.04 sec 
[12/06 10:51:15    284s] (I)        4  Read nets                        0.87%  0.02 sec  0.02 sec 
[12/06 10:51:15    284s] (I)        4  Initialize 3D grid graph         0.72%  0.01 sec  0.01 sec 
[12/06 10:51:15    284s] (I)        4  Add via demand to 2D             0.41%  0.01 sec  0.01 sec 
[12/06 10:51:15    284s] (I)        4  Read instances and placement     0.35%  0.01 sec  0.01 sec 
[12/06 10:51:15    284s] (I)        4  Read prerouted                   0.23%  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)        4  Read unlegalized nets            0.05%  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)        4  Set up via pillars               0.00%  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)        4  Read blackboxes                  0.00%  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)        4  Route legalization               0.00%  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)        5  Initialize 3D capacity          21.28%  0.43 sec  0.43 sec 
[12/06 10:51:15    284s] (I)        5  Read PG blockages               11.56%  0.23 sec  0.23 sec 
[12/06 10:51:15    284s] (I)        5  Read instance blockages          0.07%  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)        5  Read other blockages             0.02%  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)        5  Read halo blockages              0.01%  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)        5  Read clock blockages             0.00%  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)        5  Read routing blockages           0.00%  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] (I)        5  Read boundary cut boxes          0.00%  0.00 sec  0.00 sec 
[12/06 10:51:15    284s] Extraction called for design 'torus_D_W32' of instances=7572 and nets=10151 using extraction engine 'preRoute' .
[12/06 10:51:15    284s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 10:51:15    284s] Type 'man IMPEXT-3530' for more detail.
[12/06 10:51:15    284s] PreRoute RC Extraction called for design torus_D_W32.
[12/06 10:51:15    284s] RC Extraction called in multi-corner(1) mode.
[12/06 10:51:15    284s] RCMode: PreRoute
[12/06 10:51:15    284s]       RC Corner Indexes            0   
[12/06 10:51:15    284s] Capacitance Scaling Factor   : 1.00000 
[12/06 10:51:15    284s] Resistance Scaling Factor    : 1.00000 
[12/06 10:51:15    284s] Clock Cap. Scaling Factor    : 1.00000 
[12/06 10:51:15    284s] Clock Res. Scaling Factor    : 1.00000 
[12/06 10:51:15    284s] Shrink Factor                : 1.00000
[12/06 10:51:15    284s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 10:51:15    284s] Using capacitance table file ...
[12/06 10:51:15    284s] 
[12/06 10:51:15    284s] Trim Metal Layers:
[12/06 10:51:15    284s] LayerId::1 widthSet size::4
[12/06 10:51:15    284s] LayerId::2 widthSet size::4
[12/06 10:51:15    284s] LayerId::3 widthSet size::4
[12/06 10:51:15    284s] LayerId::4 widthSet size::4
[12/06 10:51:15    284s] LayerId::5 widthSet size::4
[12/06 10:51:15    284s] LayerId::6 widthSet size::4
[12/06 10:51:15    284s] LayerId::7 widthSet size::4
[12/06 10:51:15    284s] LayerId::8 widthSet size::4
[12/06 10:51:15    284s] LayerId::9 widthSet size::4
[12/06 10:51:15    284s] LayerId::10 widthSet size::2
[12/06 10:51:15    284s] Updating RC grid for preRoute extraction ...
[12/06 10:51:15    284s] eee: pegSigSF::1.070000
[12/06 10:51:15    284s] Initializing multi-corner capacitance tables ... 
[12/06 10:51:15    284s] Initializing multi-corner resistance tables ...
[12/06 10:51:15    284s] eee: l::1 avDens::0.110239 usedTrk::70006.444469 availTrk::635040.000000 sigTrk::70006.444469
[12/06 10:51:15    284s] eee: l::2 avDens::0.093557 usedTrk::9523.214992 availTrk::101790.000000 sigTrk::9523.214992
[12/06 10:51:15    284s] eee: l::3 avDens::0.097729 usedTrk::10088.581112 availTrk::103230.000000 sigTrk::10088.581112
[12/06 10:51:15    284s] eee: l::4 avDens::0.096596 usedTrk::8945.762311 availTrk::92610.000000 sigTrk::8945.762311
[12/06 10:51:15    284s] eee: l::5 avDens::0.004258 usedTrk::2704.227814 availTrk::635040.000000 sigTrk::2704.227814
[12/06 10:51:15    284s] eee: l::6 avDens::0.002716 usedTrk::1724.644482 availTrk::635040.000000 sigTrk::1724.644482
[12/06 10:51:15    284s] eee: l::7 avDens::0.119246 usedTrk::8167.138892 availTrk::68490.000000 sigTrk::8167.138892
[12/06 10:51:15    284s] eee: l::8 avDens::0.068743 usedTrk::542.900000 availTrk::7897.500000 sigTrk::542.900000
[12/06 10:51:15    284s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:51:15    284s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:51:16    284s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 10:51:16    284s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.279907 uaWl=1.000000 uaWlH=0.505000 aWlH=0.000000 lMod=0 pMax=0.883900 pMod=79 wcR=0.693800 newSi=0.001600 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/06 10:51:16    284s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:01.0  MEM: 2667.422M)
[12/06 10:51:16    284s] Compute RC Scale Done ...
[12/06 10:51:16    284s] OPERPROF: Starting HotSpotCal at level 1, MEM:2686.5M, EPOCH TIME: 1733500276.306167
[12/06 10:51:16    284s] [hotspot] +------------+---------------+---------------+
[12/06 10:51:16    284s] [hotspot] |            |   max hotspot | total hotspot |
[12/06 10:51:16    284s] [hotspot] +------------+---------------+---------------+
[12/06 10:51:16    284s] [hotspot] | normalized |          0.00 |          0.00 |
[12/06 10:51:16    284s] [hotspot] +------------+---------------+---------------+
[12/06 10:51:16    284s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/06 10:51:16    284s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/06 10:51:16    284s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.032, REAL:0.032, MEM:2702.5M, EPOCH TIME: 1733500276.338448
[12/06 10:51:16    284s] GigaOpt Checkpoint: Internal congRefineRouteType -postCTS -resetVeryShortNets -rescheduleForAdherence  
[12/06 10:51:16    284s] Begin: GigaOpt Route Type Constraints Refinement
[12/06 10:51:16    284s] *** CongRefineRouteType #2 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:45.0/0:04:48.1 (1.0), mem = 2702.5M
[12/06 10:51:16    284s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090620.7
[12/06 10:51:16    284s] ### Creating RouteCongInterface, started
[12/06 10:51:16    285s] 
[12/06 10:51:16    285s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.8500} {7, 0.083, 0.4861} {8, 0.083, 0.4861} {9, 0.006, 0.4061} {10, 0.006, 0.4061} 
[12/06 10:51:16    285s] 
[12/06 10:51:16    285s] #optDebug: {0, 1.000}
[12/06 10:51:16    285s] ### Creating RouteCongInterface, finished
[12/06 10:51:16    285s] Updated routing constraints on 0 nets.
[12/06 10:51:16    285s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090620.7
[12/06 10:51:16    285s] Bottom Preferred Layer:
[12/06 10:51:16    285s] +-----------+------------+----------+
[12/06 10:51:16    285s] |   Layer   |    CLK     |   Rule   |
[12/06 10:51:16    285s] +-----------+------------+----------+
[12/06 10:51:16    285s] | M3 (z=3)  |         43 | default  |
[12/06 10:51:16    285s] +-----------+------------+----------+
[12/06 10:51:16    285s] Via Pillar Rule:
[12/06 10:51:16    285s]     None
[12/06 10:51:16    285s] *** CongRefineRouteType #2 [finish] (ccopt_design #1) : cpu/real = 0:00:00.2/0:00:00.2 (1.0), totSession cpu/real = 0:04:45.1/0:04:48.3 (1.0), mem = 2702.5M
[12/06 10:51:16    285s] 
[12/06 10:51:16    285s] =============================================================================================
[12/06 10:51:16    285s]  Step TAT Report : CongRefineRouteType #2 / ccopt_design #1                     21.17-s075_1
[12/06 10:51:16    285s] =============================================================================================
[12/06 10:51:16    285s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 10:51:16    285s] ---------------------------------------------------------------------------------------------
[12/06 10:51:16    285s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (  67.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 10:51:16    285s] [ MISC                   ]          0:00:00.1  (  33.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 10:51:16    285s] ---------------------------------------------------------------------------------------------
[12/06 10:51:16    285s]  CongRefineRouteType #2 TOTAL       0:00:00.2  ( 100.0 % )     0:00:00.2 /  0:00:00.2    1.0
[12/06 10:51:16    285s] ---------------------------------------------------------------------------------------------
[12/06 10:51:16    285s] 
[12/06 10:51:16    285s] End: GigaOpt Route Type Constraints Refinement
[12/06 10:51:16    285s] skip EGR on cluster skew clock nets.
[12/06 10:51:16    285s] OPTC: user 20.0
[12/06 10:51:16    285s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 10:51:16    285s] #################################################################################
[12/06 10:51:16    285s] # Design Stage: PreRoute
[12/06 10:51:16    285s] # Design Name: torus_D_W32
[12/06 10:51:16    285s] # Design Mode: 90nm
[12/06 10:51:16    285s] # Analysis Mode: MMMC Non-OCV 
[12/06 10:51:16    285s] # Parasitics Mode: No SPEF/RCDB 
[12/06 10:51:16    285s] # Signoff Settings: SI Off 
[12/06 10:51:16    285s] #################################################################################
[12/06 10:51:17    285s] Calculate delays in Single mode...
[12/06 10:51:17    285s] Topological Sorting (REAL = 0:00:00.0, MEM = 2700.5M, InitMEM = 2700.5M)
[12/06 10:51:17    285s] Start delay calculation (fullDC) (1 T). (MEM=2700.5)
[12/06 10:51:17    285s] End AAE Lib Interpolated Model. (MEM=2710.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 10:51:18    286s] Total number of fetched objects 7669
[12/06 10:51:18    286s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/06 10:51:18    286s] End delay calculation. (MEM=2724.45 CPU=0:00:01.1 REAL=0:00:01.0)
[12/06 10:51:18    286s] End delay calculation (fullDC). (MEM=2724.45 CPU=0:00:01.3 REAL=0:00:01.0)
[12/06 10:51:18    286s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 2724.5M) ***
[12/06 10:51:18    287s] Begin: GigaOpt postEco DRV Optimization
[12/06 10:51:18    287s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 1 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -postCTS
[12/06 10:51:18    287s] *** DrvOpt #3 [begin] (ccopt_design #1) : totSession cpu/real = 0:04:47.2/0:04:50.4 (1.0), mem = 2724.5M
[12/06 10:51:18    287s] Info: 42 nets with fixed/cover wires excluded.
[12/06 10:51:18    287s] Info: 43 clock nets excluded from IPO operation.
[12/06 10:51:18    287s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.1090620.8
[12/06 10:51:18    287s] PhyDesignGrid: maxLocalDensity 0.98, TinyGridDensity 1000.00 TinyGridSize 10.0
[12/06 10:51:18    287s] ### Creating PhyDesignMc. totSessionCpu=0:04:47 mem=2724.5M
[12/06 10:51:18    287s] OPERPROF: Starting DPlace-Init at level 1, MEM:2724.5M, EPOCH TIME: 1733500278.634084
[12/06 10:51:18    287s] Processing tracks to init pin-track alignment.
[12/06 10:51:18    287s] z: 2, totalTracks: 1
[12/06 10:51:18    287s] z: 4, totalTracks: 1
[12/06 10:51:18    287s] z: 6, totalTracks: 1
[12/06 10:51:18    287s] z: 8, totalTracks: 1
[12/06 10:51:18    287s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:51:18    287s] All LLGs are deleted
[12/06 10:51:18    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:18    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:18    287s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2724.5M, EPOCH TIME: 1733500278.645037
[12/06 10:51:18    287s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:2724.5M, EPOCH TIME: 1733500278.645388
[12/06 10:51:18    287s] # Building torus_D_W32 llgBox search-tree.
[12/06 10:51:18    287s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2724.5M, EPOCH TIME: 1733500278.647125
[12/06 10:51:18    287s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:18    287s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:18    287s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2724.5M, EPOCH TIME: 1733500278.647838
[12/06 10:51:18    287s] Max number of tech site patterns supported in site array is 256.
[12/06 10:51:18    287s] Core basic site is core
[12/06 10:51:18    287s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2724.5M, EPOCH TIME: 1733500278.662787
[12/06 10:51:18    287s] After signature check, allow fast init is true, keep pre-filter is true.
[12/06 10:51:18    287s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 10:51:18    287s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.159, REAL:0.159, MEM:2724.5M, EPOCH TIME: 1733500278.821960
[12/06 10:51:18    287s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 10:51:18    287s] SiteArray: use 31,911,936 bytes
[12/06 10:51:18    287s] SiteArray: current memory after site array memory allocation 2754.9M
[12/06 10:51:18    287s] SiteArray: FP blocked sites are writable
[12/06 10:51:18    287s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 10:51:18    287s] OPERPROF:       Starting RoutingBlockageFromWireViaStBox at level 4, MEM:2754.9M, EPOCH TIME: 1733500278.881910
[12/06 10:51:20    289s] OPERPROF:       Finished RoutingBlockageFromWireViaStBox at level 4, CPU:1.577, REAL:1.579, MEM:2754.9M, EPOCH TIME: 1733500280.461176
[12/06 10:51:20    289s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 10:51:20    289s] Atter site array init, number of instance map data is 0.
[12/06 10:51:20    289s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:1.865, REAL:1.867, MEM:2754.9M, EPOCH TIME: 1733500280.515283
[12/06 10:51:20    289s] 
[12/06 10:51:20    289s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:51:20    289s] 
[12/06 10:51:20    289s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 10:51:20    289s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:1.904, REAL:1.907, MEM:2754.9M, EPOCH TIME: 1733500280.554027
[12/06 10:51:20    289s] OPERPROF:   Starting PlacementInitSBTree at level 2, MEM:2754.9M, EPOCH TIME: 1733500280.554092
[12/06 10:51:20    289s] OPERPROF:   Finished PlacementInitSBTree at level 2, CPU:0.001, REAL:0.001, MEM:2770.9M, EPOCH TIME: 1733500280.554780
[12/06 10:51:20    289s] [CPU] DPlace-Init (cpu=0:00:01.9, real=0:00:02.0, mem=2770.9MB).
[12/06 10:51:20    289s] OPERPROF: Finished DPlace-Init at level 1, CPU:1.927, REAL:1.930, MEM:2770.9M, EPOCH TIME: 1733500280.563676
[12/06 10:51:20    289s] TotalInstCnt at PhyDesignMc Initialization: 7572
[12/06 10:51:20    289s] ### Creating PhyDesignMc, finished. totSessionCpu=0:04:49 mem=2770.9M
[12/06 10:51:20    289s] ### Creating RouteCongInterface, started
[12/06 10:51:20    289s] 
[12/06 10:51:20    289s] #optDebug:  {2, 1.000, 0.8500} {3, 0.847, 0.8500} {4, 0.694, 0.8500} {5, 0.541, 0.8500} {6, 0.388, 0.6997} {7, 0.083, 0.3889} {8, 0.083, 0.3889} {9, 0.006, 0.3249} {10, 0.006, 0.3249} 
[12/06 10:51:20    289s] 
[12/06 10:51:20    289s] #optDebug: {0, 1.000}
[12/06 10:51:20    289s] ### Creating RouteCongInterface, finished
[12/06 10:51:20    289s] {MG  {8 0 1.8 0.133333}  {9 0 17 1.25} }
[12/06 10:51:20    289s] ### Creating LA Mngr. totSessionCpu=0:04:49 mem=2770.9M
[12/06 10:51:20    289s] ### Creating LA Mngr, finished. totSessionCpu=0:04:49 mem=2770.9M
[12/06 10:51:21    289s] [GPS-DRV] Optimizer parameters ============================= 
[12/06 10:51:21    289s] [GPS-DRV] maxDensity (design): 0.95
[12/06 10:51:21    289s] [GPS-DRV] maxLocalDensity: 0.98
[12/06 10:51:21    289s] [GPS-DRV] MaxBufDistForPlaceBlk: 360 Microns
[12/06 10:51:21    289s] [GPS-DRV] All active and enabled setup views
[12/06 10:51:21    289s] [GPS-DRV]     view_functional_wcl_slow
[12/06 10:51:21    289s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/06 10:51:21    289s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[12/06 10:51:21    289s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[12/06 10:51:21    289s] [GPS-DRV] 2DC {5 0 0 0 0 0}
[12/06 10:51:21    289s] [GPS-DRV] timing-driven DRV settings {0 0 0 0 0 0}
[12/06 10:51:21    289s] OPERPROF: Starting PlacementFarEyeInit at level 1, MEM:2790.0M, EPOCH TIME: 1733500281.144896
[12/06 10:51:21    289s] Found 0 hard placement blockage before merging.
[12/06 10:51:21    289s] OPERPROF: Finished PlacementFarEyeInit at level 1, CPU:0.000, REAL:0.000, MEM:2790.0M, EPOCH TIME: 1733500281.145165
[12/06 10:51:21    289s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 10:51:21    289s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[12/06 10:51:21    289s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 10:51:21    289s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[12/06 10:51:21    289s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 10:51:21    290s] Info: violation cost 0.001398 (cap = 0.000000, tran = 0.001398, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 10:51:21    290s] |     1|     2|    -0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.76|     0.00|       0|       0|       0|  1.49%|          |         |
[12/06 10:51:21    290s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 10:51:21    290s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.76|     0.00|       0|       0|       1|  1.49%| 0:00:00.0|  2827.0M|
[12/06 10:51:21    290s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[12/06 10:51:21    290s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.76|     0.00|       0|       0|       0|  1.49%| 0:00:00.0|  2827.0M|
[12/06 10:51:21    290s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[12/06 10:51:21    290s] 
[12/06 10:51:21    290s] ###############################################################################
[12/06 10:51:21    290s] #
[12/06 10:51:21    290s] #  Large fanout net report:  
[12/06 10:51:21    290s] #     - there is 1 high fanout ( > 75) net in the design. (excluding clock nets)
[12/06 10:51:21    290s] #     - current density: 1.49
[12/06 10:51:21    290s] #
[12/06 10:51:21    290s] #  List of high fanout nets:
[12/06 10:51:21    290s] #        Net(1):  rst: (fanouts = 144)
[12/06 10:51:21    290s] #
[12/06 10:51:21    290s] ###############################################################################
[12/06 10:51:21    290s] Bottom Preferred Layer:
[12/06 10:51:21    290s] +-----------+------------+----------+
[12/06 10:51:21    290s] |   Layer   |    CLK     |   Rule   |
[12/06 10:51:21    290s] +-----------+------------+----------+
[12/06 10:51:21    290s] | M3 (z=3)  |         43 | default  |
[12/06 10:51:21    290s] +-----------+------------+----------+
[12/06 10:51:21    290s] Via Pillar Rule:
[12/06 10:51:21    290s]     None
[12/06 10:51:21    290s] 
[12/06 10:51:21    290s] 
[12/06 10:51:21    290s] =======================================================================
[12/06 10:51:21    290s]                 Reasons for remaining drv violations
[12/06 10:51:21    290s] =======================================================================
[12/06 10:51:21    290s] *info: Total 1 net(s) have violations which can't be fixed by DRV optimization.
[12/06 10:51:21    290s] 
[12/06 10:51:21    290s] MultiBuffering failure reasons
[12/06 10:51:21    290s] ------------------------------------------------
[12/06 10:51:21    290s] *info:     1 net(s): Could not be fixed because the net has unplaced term or invalid term for routing.
[12/06 10:51:21    290s] 
[12/06 10:51:21    290s] 
[12/06 10:51:21    290s] *** Finish DRV Fixing (cpu=0:00:00.3 real=0:00:00.0 mem=2827.0M) ***
[12/06 10:51:21    290s] 
[12/06 10:51:21    290s] Deleting 0 temporary hard placement blockage(s).
[12/06 10:51:21    290s] Total-nets :: 7637, Stn-nets :: 9, ratio :: 0.117847 %, Total-len 709038, Stn-len 2520.18
[12/06 10:51:21    290s] OPERPROF: Starting spDPlaceCleanup(partial) at level 1, MEM:2808.0M, EPOCH TIME: 1733500281.477729
[12/06 10:51:21    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7572).
[12/06 10:51:21    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:21    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:21    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:21    290s] OPERPROF: Finished spDPlaceCleanup(partial) at level 1, CPU:0.033, REAL:0.033, MEM:2746.0M, EPOCH TIME: 1733500281.511085
[12/06 10:51:21    290s] TotalInstCnt at PhyDesignMc Destruction: 7572
[12/06 10:51:21    290s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.1090620.8
[12/06 10:51:21    290s] *** DrvOpt #3 [finish] (ccopt_design #1) : cpu/real = 0:00:02.9/0:00:02.9 (1.0), totSession cpu/real = 0:04:50.1/0:04:53.3 (1.0), mem = 2746.0M
[12/06 10:51:21    290s] 
[12/06 10:51:21    290s] =============================================================================================
[12/06 10:51:21    290s]  Step TAT Report : DrvOpt #3 / ccopt_design #1                                  21.17-s075_1
[12/06 10:51:21    290s] =============================================================================================
[12/06 10:51:21    290s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 10:51:21    290s] ---------------------------------------------------------------------------------------------
[12/06 10:51:21    290s] [ SlackTraversorInit     ]      1   0:00:00.2  (   6.9 % )     0:00:00.2 /  0:00:00.2    1.0
[12/06 10:51:21    290s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:51:21    290s] [ PlacerInterfaceInit    ]      1   0:00:02.1  (  72.2 % )     0:00:02.1 /  0:00:02.1    1.0
[12/06 10:51:21    290s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.8 % )     0:00:00.0 /  0:00:00.0    0.8
[12/06 10:51:21    290s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   4.4 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 10:51:21    290s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:51:21    290s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 10:51:21    290s] [ OptSingleIteration     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[12/06 10:51:21    290s] [ OptGetWeight           ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:51:21    290s] [ OptEval                ]      2   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.6
[12/06 10:51:21    290s] [ OptCommit              ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:51:21    290s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.7
[12/06 10:51:21    290s] [ IncrDelayCalc          ]      3   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.7
[12/06 10:51:21    290s] [ DrvFindVioNets         ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.0    1.2
[12/06 10:51:21    290s] [ DrvComputeSummary      ]      3   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.8
[12/06 10:51:21    290s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:51:21    290s] [ MISC                   ]          0:00:00.4  (  12.3 % )     0:00:00.4 /  0:00:00.4    1.0
[12/06 10:51:21    290s] ---------------------------------------------------------------------------------------------
[12/06 10:51:21    290s]  DrvOpt #3 TOTAL                    0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:02.9    1.0
[12/06 10:51:21    290s] ---------------------------------------------------------------------------------------------
[12/06 10:51:21    290s] 
[12/06 10:51:21    290s] End: GigaOpt postEco DRV Optimization
[12/06 10:51:21    290s] **INFO: Flow update: Design timing is met.
[12/06 10:51:21    290s] Running refinePlace -preserveRouting true -hardFence false
[12/06 10:51:21    290s] OPERPROF: Starting RefinePlace2 at level 1, MEM:2746.0M, EPOCH TIME: 1733500281.517960
[12/06 10:51:21    290s] OPERPROF:   Starting RefinePlaceInit at level 2, MEM:2746.0M, EPOCH TIME: 1733500281.518015
[12/06 10:51:21    290s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2746.0M, EPOCH TIME: 1733500281.518067
[12/06 10:51:21    290s] Processing tracks to init pin-track alignment.
[12/06 10:51:21    290s] z: 2, totalTracks: 1
[12/06 10:51:21    290s] z: 4, totalTracks: 1
[12/06 10:51:21    290s] z: 6, totalTracks: 1
[12/06 10:51:21    290s] z: 8, totalTracks: 1
[12/06 10:51:21    290s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:51:21    290s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2746.0M, EPOCH TIME: 1733500281.529683
[12/06 10:51:21    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:21    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:21    290s] 
[12/06 10:51:21    290s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:51:21    290s] 
[12/06 10:51:21    290s]  Skipping Bad Lib Cell Checking (CMU) !
[12/06 10:51:21    290s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:0.077, REAL:0.077, MEM:2746.0M, EPOCH TIME: 1733500281.607076
[12/06 10:51:21    290s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2746.0M, EPOCH TIME: 1733500281.607151
[12/06 10:51:21    290s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.000, REAL:0.000, MEM:2746.0M, EPOCH TIME: 1733500281.607576
[12/06 10:51:21    290s] [CPU] DPlace-Init (cpu=0:00:00.1, real=0:00:00.0, mem=2746.0MB).
[12/06 10:51:21    290s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.098, REAL:0.098, MEM:2746.0M, EPOCH TIME: 1733500281.616279
[12/06 10:51:21    290s] OPERPROF:   Finished RefinePlaceInit at level 2, CPU:0.098, REAL:0.098, MEM:2746.0M, EPOCH TIME: 1733500281.616313
[12/06 10:51:21    290s] TDRefine: refinePlace mode is spiral
[12/06 10:51:21    290s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.1090620.9
[12/06 10:51:21    290s] OPERPROF:   Starting RefinePlace at level 2, MEM:2746.0M, EPOCH TIME: 1733500281.616376
[12/06 10:51:21    290s] *** Starting refinePlace (0:04:50 mem=2746.0M) ***
[12/06 10:51:21    290s] Total net bbox length = 7.018e+05 (3.501e+05 3.518e+05) (ext = 2.011e+04)
[12/06 10:51:21    290s] 
[12/06 10:51:21    290s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:51:21    290s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:51:21    290s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:51:21    290s] 
[12/06 10:51:21    290s] Starting Small incrNP...
[12/06 10:51:21    290s] User Input Parameters:
[12/06 10:51:21    290s] - Congestion Driven    : Off
[12/06 10:51:21    290s] - Timing Driven        : Off
[12/06 10:51:21    290s] - Area-Violation Based : Off
[12/06 10:51:21    290s] - Start Rollback Level : -5
[12/06 10:51:21    290s] - Legalized            : On
[12/06 10:51:21    290s] - Window Based         : Off
[12/06 10:51:21    290s] - eDen incr mode       : Off
[12/06 10:51:21    290s] - Small incr mode      : On
[12/06 10:51:21    290s] 
[12/06 10:51:21    290s] OPERPROF:     Starting spReportDensityMap (exclude fixed instaces) at level 3, MEM:2746.0M, EPOCH TIME: 1733500281.644641
[12/06 10:51:21    290s] OPERPROF:       Starting Cal-LLG-Density-Map at level 4, MEM:2746.0M, EPOCH TIME: 1733500281.655230
[12/06 10:51:21    290s] OPERPROF:       Finished Cal-LLG-Density-Map at level 4, CPU:0.031, REAL:0.031, MEM:2746.0M, EPOCH TIME: 1733500281.686322
[12/06 10:51:21    290s] default core: bins with density > 0.750 =  0.03 % ( 2 / 7056 )
[12/06 10:51:21    290s] Density distribution unevenness ratio = 93.812%
[12/06 10:51:21    290s] Density distribution unevenness ratio (U70) = 0.236%
[12/06 10:51:21    290s] Density distribution unevenness ratio (U80) = 0.000%
[12/06 10:51:21    290s] Density distribution unevenness ratio (U90) = 0.000%
[12/06 10:51:21    290s] OPERPROF:     Finished spReportDensityMap (exclude fixed instaces) at level 3, CPU:0.042, REAL:0.042, MEM:2746.0M, EPOCH TIME: 1733500281.686868
[12/06 10:51:21    290s] cost 0.778889, thresh 1.000000
[12/06 10:51:21    290s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=2746.0M)
[12/06 10:51:21    290s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[12/06 10:51:21    290s] OPERPROF:     Starting RefinePlace2 at level 3, MEM:2746.0M, EPOCH TIME: 1733500281.687552
[12/06 10:51:21    290s] Starting refinePlace ...
[12/06 10:51:21    290s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:51:21    290s] One DDP V2 for no tweak run.
[12/06 10:51:21    290s] (I)      Default pattern map key = torus_D_W32_default.
[12/06 10:51:21    290s] OPERPROF:       Starting AdvanceDataManager::initSiteMarkMT at level 4, MEM:2746.0M, EPOCH TIME: 1733500281.762175
[12/06 10:51:21    290s] DDP initSite1 nrRow 831 nrJob 831
[12/06 10:51:21    290s] OPERPROF:         Starting AdvanceDataManager::initSite1 at level 5, MEM:2746.0M, EPOCH TIME: 1733500281.762277
[12/06 10:51:21    290s] OPERPROF:         Finished AdvanceDataManager::initSite1 at level 5, CPU:0.007, REAL:0.007, MEM:2746.0M, EPOCH TIME: 1733500281.769410
[12/06 10:51:21    290s] OPERPROF:         Starting AdvanceDataManager::markSite at level 5, MEM:2746.0M, EPOCH TIME: 1733500281.769445
[12/06 10:51:21    290s] DDP markSite nrRow 831 nrJob 831
[12/06 10:51:21    290s] OPERPROF:         Finished AdvanceDataManager::markSite at level 5, CPU:0.018, REAL:0.018, MEM:2746.0M, EPOCH TIME: 1733500281.787563
[12/06 10:51:21    290s] OPERPROF:       Finished AdvanceDataManager::initSiteMarkMT at level 4, CPU:0.025, REAL:0.025, MEM:2746.0M, EPOCH TIME: 1733500281.787674
[12/06 10:51:21    290s]   Spread Effort: high, pre-route mode, useDDP on.
[12/06 10:51:21    290s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.2, real=0:00:00.0, mem=2746.0MB) @(0:04:50 - 0:04:51).
[12/06 10:51:21    290s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 10:51:21    290s] wireLenOptFixPriorityInst 3136 inst fixed
[12/06 10:51:21    290s] 
[12/06 10:51:21    290s] Running Spiral with 1 thread in Normal Mode  fetchWidth=1024 
[12/06 10:51:22    290s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:51:22    290s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:51:22    290s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[12/06 10:51:22    290s] [CPU] RefinePlace/Spiral (cpu=0:00:00.1, real=0:00:00.0)
[12/06 10:51:22    290s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[12/06 10:51:22    290s] [CPU] RefinePlace/Legalization (cpu=0:00:00.2, real=0:00:01.0, mem=2714.0MB) @(0:04:51 - 0:04:51).
[12/06 10:51:22    290s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[12/06 10:51:22    290s] 	Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2714.0MB
[12/06 10:51:22    290s] Statistics of distance of Instance movement in refine placement:
[12/06 10:51:22    290s]   maximum (X+Y) =         0.00 um
[12/06 10:51:22    290s]   mean    (X+Y) =         0.00 um
[12/06 10:51:22    290s] Summary Report:
[12/06 10:51:22    290s] Instances move: 0 (out of 7530 movable)
[12/06 10:51:22    290s] Instances flipped: 0
[12/06 10:51:22    290s] Mean displacement: 0.00 um
[12/06 10:51:22    290s] Max displacement: 0.00 um 
[12/06 10:51:22    290s] Total instances moved : 0
[12/06 10:51:22    290s] OPERPROF:     Finished RefinePlace2 at level 3, CPU:0.481, REAL:0.481, MEM:2714.0M, EPOCH TIME: 1733500282.168564
[12/06 10:51:22    290s] Total net bbox length = 7.018e+05 (3.501e+05 3.518e+05) (ext = 2.011e+04)
[12/06 10:51:22    290s] Runtime: CPU: 0:00:00.5 REAL: 0:00:01.0 MEM: 2714.0MB
[12/06 10:51:22    290s] [CPU] RefinePlace/total (cpu=0:00:00.5, real=0:00:01.0, mem=2714.0MB) @(0:04:50 - 0:04:51).
[12/06 10:51:22    290s] *** Finished refinePlace (0:04:51 mem=2714.0M) ***
[12/06 10:51:22    290s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.1090620.9
[12/06 10:51:22    290s] OPERPROF:   Finished RefinePlace at level 2, CPU:0.553, REAL:0.555, MEM:2714.0M, EPOCH TIME: 1733500282.170911
[12/06 10:51:22    290s] OPERPROF:   Starting spDPlaceCleanup(auto) at level 2, MEM:2714.0M, EPOCH TIME: 1733500282.170944
[12/06 10:51:22    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7572).
[12/06 10:51:22    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:22    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:22    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:22    290s] OPERPROF:   Finished spDPlaceCleanup(auto) at level 2, CPU:0.036, REAL:0.036, MEM:2714.0M, EPOCH TIME: 1733500282.206728
[12/06 10:51:22    290s] OPERPROF: Finished RefinePlace2 at level 1, CPU:0.687, REAL:0.689, MEM:2714.0M, EPOCH TIME: 1733500282.206806
[12/06 10:51:22    290s] **INFO: Flow update: Design timing is met.
[12/06 10:51:22    290s] **INFO: Flow update: Design timing is met.
[12/06 10:51:22    290s] **INFO: Flow update: Design timing is met.
[12/06 10:51:22    290s] #optDebug: fT-D <X 1 0 0 0>
[12/06 10:51:22    290s] Register exp ratio and priority group on 0 nets on 7653 nets : 
[12/06 10:51:22    290s] 
[12/06 10:51:22    290s] Active setup views:
[12/06 10:51:22    290s]  view_functional_wcl_slow
[12/06 10:51:22    290s]   Dominating endpoints: 0
[12/06 10:51:22    290s]   Dominating TNS: -0.000
[12/06 10:51:22    290s] 
[12/06 10:51:22    291s] Extraction called for design 'torus_D_W32' of instances=7572 and nets=10151 using extraction engine 'preRoute' .
[12/06 10:51:22    291s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 10:51:22    291s] Type 'man IMPEXT-3530' for more detail.
[12/06 10:51:22    291s] PreRoute RC Extraction called for design torus_D_W32.
[12/06 10:51:22    291s] RC Extraction called in multi-corner(1) mode.
[12/06 10:51:22    291s] RCMode: PreRoute
[12/06 10:51:22    291s]       RC Corner Indexes            0   
[12/06 10:51:22    291s] Capacitance Scaling Factor   : 1.00000 
[12/06 10:51:22    291s] Resistance Scaling Factor    : 1.00000 
[12/06 10:51:22    291s] Clock Cap. Scaling Factor    : 1.00000 
[12/06 10:51:22    291s] Clock Res. Scaling Factor    : 1.00000 
[12/06 10:51:22    291s] Shrink Factor                : 1.00000
[12/06 10:51:22    291s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 10:51:22    291s] Using capacitance table file ...
[12/06 10:51:22    291s] 
[12/06 10:51:22    291s] Trim Metal Layers:
[12/06 10:51:22    291s] LayerId::1 widthSet size::4
[12/06 10:51:22    291s] LayerId::2 widthSet size::4
[12/06 10:51:22    291s] LayerId::3 widthSet size::4
[12/06 10:51:22    291s] LayerId::4 widthSet size::4
[12/06 10:51:22    291s] LayerId::5 widthSet size::4
[12/06 10:51:22    291s] LayerId::6 widthSet size::4
[12/06 10:51:22    291s] LayerId::7 widthSet size::4
[12/06 10:51:22    291s] LayerId::8 widthSet size::4
[12/06 10:51:22    291s] LayerId::9 widthSet size::4
[12/06 10:51:22    291s] LayerId::10 widthSet size::2
[12/06 10:51:22    291s] Updating RC grid for preRoute extraction ...
[12/06 10:51:22    291s] eee: pegSigSF::1.070000
[12/06 10:51:22    291s] Initializing multi-corner capacitance tables ... 
[12/06 10:51:22    291s] Initializing multi-corner resistance tables ...
[12/06 10:51:22    291s] eee: l::1 avDens::0.110239 usedTrk::70006.444469 availTrk::635040.000000 sigTrk::70006.444469
[12/06 10:51:22    291s] eee: l::2 avDens::0.093557 usedTrk::9523.214992 availTrk::101790.000000 sigTrk::9523.214992
[12/06 10:51:22    291s] eee: l::3 avDens::0.097729 usedTrk::10088.581112 availTrk::103230.000000 sigTrk::10088.581112
[12/06 10:51:22    291s] eee: l::4 avDens::0.096596 usedTrk::8945.762311 availTrk::92610.000000 sigTrk::8945.762311
[12/06 10:51:22    291s] eee: l::5 avDens::0.004258 usedTrk::2704.227814 availTrk::635040.000000 sigTrk::2704.227814
[12/06 10:51:22    291s] eee: l::6 avDens::0.002716 usedTrk::1724.644482 availTrk::635040.000000 sigTrk::1724.644482
[12/06 10:51:22    291s] eee: l::7 avDens::0.119246 usedTrk::8167.138892 availTrk::68490.000000 sigTrk::8167.138892
[12/06 10:51:22    291s] eee: l::8 avDens::0.068743 usedTrk::542.900000 availTrk::7897.500000 sigTrk::542.900000
[12/06 10:51:22    291s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:51:22    291s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:51:22    291s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 10:51:22    291s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.279907 uaWl=1.000000 uaWlH=0.505000 aWlH=0.000000 lMod=0 pMax=0.883900 pMod=79 wcR=0.693800 newSi=0.001600 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/06 10:51:22    291s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.3  Real Time: 0:00:00.0  MEM: 2723.324M)
[12/06 10:51:22    291s] Starting delay calculation for Setup views
[12/06 10:51:22    291s] AAE_INFO: opIsDesignInPostRouteState() is 0
[12/06 10:51:22    291s] #################################################################################
[12/06 10:51:22    291s] # Design Stage: PreRoute
[12/06 10:51:22    291s] # Design Name: torus_D_W32
[12/06 10:51:22    291s] # Design Mode: 90nm
[12/06 10:51:22    291s] # Analysis Mode: MMMC Non-OCV 
[12/06 10:51:22    291s] # Parasitics Mode: No SPEF/RCDB 
[12/06 10:51:22    291s] # Signoff Settings: SI Off 
[12/06 10:51:22    291s] #################################################################################
[12/06 10:51:23    291s] Calculate delays in Single mode...
[12/06 10:51:23    291s] Topological Sorting (REAL = 0:00:00.0, MEM = 2729.4M, InitMEM = 2729.4M)
[12/06 10:51:23    291s] Start delay calculation (fullDC) (1 T). (MEM=2729.36)
[12/06 10:51:23    291s] End AAE Lib Interpolated Model. (MEM=2739.15 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 10:51:24    293s] Total number of fetched objects 7669
[12/06 10:51:24    293s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/06 10:51:24    293s] End delay calculation. (MEM=2759.37 CPU=0:00:01.1 REAL=0:00:01.0)
[12/06 10:51:24    293s] End delay calculation (fullDC). (MEM=2759.37 CPU=0:00:01.3 REAL=0:00:01.0)
[12/06 10:51:24    293s] *** CDM Built up (cpu=0:00:01.7  real=0:00:02.0  mem= 2759.4M) ***
[12/06 10:51:24    293s] *** Done Building Timing Graph (cpu=0:00:02.1 real=0:00:02.0 totSessionCpu=0:04:53 mem=2759.4M)
[12/06 10:51:24    293s] OPTC: user 20.0
[12/06 10:51:24    293s] Reported timing to dir ./timingReports
[12/06 10:51:24    293s] **optDesign ... cpu = 0:01:13, real = 0:01:12, mem = 2375.2M, totSessionCpu=0:04:53 **
[12/06 10:51:24    293s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2714.4M, EPOCH TIME: 1733500284.852826
[12/06 10:51:24    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:24    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:24    293s] 
[12/06 10:51:24    293s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:51:24    293s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.082, REAL:0.083, MEM:2714.4M, EPOCH TIME: 1733500284.935332
[12/06 10:51:24    293s] 
[12/06 10:51:24    293s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[12/06 10:51:24    293s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:28    294s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_functional_wcl_slow 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.757  |  3.757  |  4.989  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  5808   |  3328   |  3152   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

OPERPROF: Starting spInitSiteArr at level 1, MEM:2730.5M, EPOCH TIME: 1733500288.061733
[12/06 10:51:28    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:28    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:28    294s] 
[12/06 10:51:28    294s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:51:28    294s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.095, REAL:0.078, MEM:2730.5M, EPOCH TIME: 1733500288.140169
[12/06 10:51:28    294s] 
[12/06 10:51:28    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[12/06 10:51:28    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:28    294s] Density: 1.489%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[12/06 10:51:28    294s] OPERPROF: Starting spInitSiteArr at level 1, MEM:2730.5M, EPOCH TIME: 1733500288.218744
[12/06 10:51:28    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:28    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:28    294s] 
[12/06 10:51:28    294s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:51:28    294s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.075, REAL:0.075, MEM:2730.5M, EPOCH TIME: 1733500288.294140
[12/06 10:51:28    294s] 
[12/06 10:51:28    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:42).
[12/06 10:51:28    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:28    294s] **optDesign ... cpu = 0:01:14, real = 0:01:16, mem = 2380.1M, totSessionCpu=0:04:55 **
[12/06 10:51:28    294s] 
[12/06 10:51:28    294s] TimeStamp Deleting Cell Server Begin ...
[12/06 10:51:28    294s] Deleting Lib Analyzer.
[12/06 10:51:28    294s] 
[12/06 10:51:28    294s] TimeStamp Deleting Cell Server End ...
[12/06 10:51:28    294s] *** Finished optDesign ***
[12/06 10:51:28    294s] 
[12/06 10:51:28    294s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:01:47 real=  0:01:49)
[12/06 10:51:28    294s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:02.6 real=0:00:02.6)
[12/06 10:51:28    294s] 	OPT_RUNTIME:            reclaim (count =  2): (cpu=0:00:18.0 real=0:00:18.1)
[12/06 10:51:28    294s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:05.7 real=0:00:05.7)
[12/06 10:51:28    294s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[12/06 10:51:28    294s] Info: Destroy the CCOpt slew target map.
[12/06 10:51:28    294s] clean pInstBBox. size 0
[12/06 10:51:28    294s] Removing temporary dont_use automatically set for cells with technology sites with no row.
[12/06 10:51:28    294s] Set place::cacheFPlanSiteMark to 0
[12/06 10:51:28    294s] All LLGs are deleted
[12/06 10:51:28    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:28    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:28    294s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:2730.5M, EPOCH TIME: 1733500288.476084
[12/06 10:51:28    294s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:2700.1M, EPOCH TIME: 1733500288.476308
[12/06 10:51:28    294s] Info: pop threads available for lower-level modules during optimization.
[12/06 10:51:28    294s] 
[12/06 10:51:28    294s] *** Summary of all messages that are not suppressed in this session:
[12/06 10:51:28    294s] Severity  ID               Count  Summary                                  
[12/06 10:51:28    294s] WARNING   IMPEXT-3530          5  The process node is not set. Use the com...
[12/06 10:51:28    294s] WARNING   IMPSP-9025           1  No scan chain specified/traced.          
[12/06 10:51:28    294s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[12/06 10:51:28    294s] WARNING   IMPOPT-665          36  %s : Net has unplaced terms or is connec...
[12/06 10:51:28    294s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[12/06 10:51:28    294s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[12/06 10:51:28    294s] WARNING   IMPCCOPT-1127        2  The skew group %s has been identified as...
[12/06 10:51:28    294s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[12/06 10:51:28    294s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[12/06 10:51:28    294s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[12/06 10:51:28    294s] *** Message Summary: 52 warning(s), 0 error(s)
[12/06 10:51:28    294s] 
[12/06 10:51:28    294s] *** ccopt_design #1 [finish] : cpu/real = 0:02:20.6/0:02:23.4 (1.0), totSession cpu/real = 0:04:54.8/0:05:00.3 (1.0), mem = 2700.1M
[12/06 10:51:28    294s] 
[12/06 10:51:28    294s] =============================================================================================
[12/06 10:51:28    294s]  Final TAT Report : ccopt_design #1                                             21.17-s075_1
[12/06 10:51:28    294s] =============================================================================================
[12/06 10:51:28    294s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[12/06 10:51:28    294s] ---------------------------------------------------------------------------------------------
[12/06 10:51:28    294s] [ InitOpt                ]      1   0:00:05.3  (   3.7 % )     0:00:12.6 /  0:00:12.6    1.0
[12/06 10:51:28    294s] [ GlobalOpt              ]      1   0:00:02.6  (   1.8 % )     0:00:02.6 /  0:00:02.6    1.0
[12/06 10:51:28    294s] [ DrvOpt                 ]      3   0:00:19.4  (  13.6 % )     0:00:20.8 /  0:00:20.7    1.0
[12/06 10:51:28    294s] [ SimplifyNetlist        ]      1   0:00:02.7  (   1.9 % )     0:00:02.7 /  0:00:02.7    1.0
[12/06 10:51:28    294s] [ AreaOpt                ]      1   0:00:16.8  (  11.7 % )     0:00:17.6 /  0:00:17.6    1.0
[12/06 10:51:28    294s] [ ViewPruning            ]      8   0:00:00.7  (   0.5 % )     0:00:01.7 /  0:00:01.7    1.0
[12/06 10:51:28    294s] [ OptSummaryReport       ]      2   0:00:02.7  (   1.9 % )     0:00:10.9 /  0:00:08.5    0.8
[12/06 10:51:28    294s] [ DrvReport              ]      2   0:00:02.8  (   2.0 % )     0:00:02.8 /  0:00:00.5    0.2
[12/06 10:51:28    294s] [ CongRefineRouteType    ]      2   0:00:00.4  (   0.3 % )     0:00:00.4 /  0:00:00.4    1.0
[12/06 10:51:28    294s] [ SlackTraversorInit     ]      4   0:00:00.5  (   0.3 % )     0:00:00.5 /  0:00:00.5    1.0
[12/06 10:51:28    294s] [ PowerInterfaceInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:51:28    294s] [ PlacerInterfaceInit    ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.3    1.0
[12/06 10:51:28    294s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[12/06 10:51:28    294s] [ ReportTranViolation    ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 10:51:28    294s] [ ReportCapViolation     ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.0
[12/06 10:51:28    294s] [ IncrReplace            ]      1   0:00:01.9  (   1.3 % )     0:00:01.9 /  0:00:01.9    1.0
[12/06 10:51:28    294s] [ RefinePlace            ]      3   0:00:02.8  (   1.9 % )     0:00:02.8 /  0:00:02.8    1.0
[12/06 10:51:28    294s] [ CTS                    ]      1   0:00:49.9  (  34.8 % )     0:01:05.7 /  0:01:05.4    1.0
[12/06 10:51:28    294s] [ EarlyGlobalRoute       ]      6   0:00:13.2  (   9.2 % )     0:00:13.2 /  0:00:13.1    1.0
[12/06 10:51:28    294s] [ ExtractRC              ]      5   0:00:01.6  (   1.1 % )     0:00:01.6 /  0:00:01.6    1.0
[12/06 10:51:28    294s] [ TimingUpdate           ]     31   0:00:02.8  (   2.0 % )     0:00:08.8 /  0:00:08.8    1.0
[12/06 10:51:28    294s] [ FullDelayCalc          ]      5   0:00:11.2  (   7.8 % )     0:00:11.2 /  0:00:11.2    1.0
[12/06 10:51:28    294s] [ TimingReport           ]      2   0:00:00.2  (   0.2 % )     0:00:00.2 /  0:00:00.3    1.0
[12/06 10:51:28    294s] [ GenerateReports        ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.1    1.0
[12/06 10:51:28    294s] [ MISC                   ]          0:00:05.2  (   3.6 % )     0:00:05.2 /  0:00:05.2    1.0
[12/06 10:51:28    294s] ---------------------------------------------------------------------------------------------
[12/06 10:51:28    294s]  ccopt_design #1 TOTAL              0:02:23.4  ( 100.0 % )     0:02:23.4 /  0:02:20.6    1.0
[12/06 10:51:28    294s] ---------------------------------------------------------------------------------------------
[12/06 10:51:28    294s] 
[12/06 10:51:28    294s] #% End ccopt_design (date=12/06 10:51:28, total cpu=0:02:21, real=0:02:23, peak res=2512.6M, current mem=2249.1M)
[12/06 10:51:28    294s] <CMD> routeDesign
[12/06 10:51:28    294s] #% Begin routeDesign (date=12/06 10:51:28, mem=2249.1M)
[12/06 10:51:28    294s] ### Time Record (routeDesign) is installed.
[12/06 10:51:28    294s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2249.15 (MB), peak = 2512.62 (MB)
[12/06 10:51:28    294s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[12/06 10:51:28    294s] #**INFO: setDesignMode -flowEffort standard
[12/06 10:51:28    294s] #**INFO: setDesignMode -powerEffort none
[12/06 10:51:28    294s] **INFO: User settings:
[12/06 10:51:28    294s] setNanoRouteMode -extractThirdPartyCompatible  false
[12/06 10:51:28    294s] setNanoRouteMode -grouteExpTdStdDelay          13.6
[12/06 10:51:28    294s] setExtractRCMode -engine                       preRoute
[12/06 10:51:28    294s] setDelayCalMode -enable_high_fanout            true
[12/06 10:51:28    294s] setDelayCalMode -engine                        aae
[12/06 10:51:28    294s] setDelayCalMode -ignoreNetLoad                 false
[12/06 10:51:28    294s] setDelayCalMode -socv_accuracy_mode            low
[12/06 10:51:28    294s] setSIMode -separate_delta_delay_on_data        true
[12/06 10:51:28    294s] 
[12/06 10:51:28    294s] #rc_corner has no qx tech file defined
[12/06 10:51:28    294s] #No active RC corner or QRC tech file is missing.
[12/06 10:51:28    294s] #**INFO: multi-cut via swapping will be performed after routing.
[12/06 10:51:28    294s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[12/06 10:51:28    294s] OPERPROF: Starting checkPlace at level 1, MEM:2622.1M, EPOCH TIME: 1733500288.567141
[12/06 10:51:28    294s] Processing tracks to init pin-track alignment.
[12/06 10:51:28    294s] z: 2, totalTracks: 1
[12/06 10:51:28    294s] z: 4, totalTracks: 1
[12/06 10:51:28    294s] z: 6, totalTracks: 1
[12/06 10:51:28    294s] z: 8, totalTracks: 1
[12/06 10:51:28    294s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:51:28    294s] All LLGs are deleted
[12/06 10:51:28    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:28    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:28    294s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2622.1M, EPOCH TIME: 1733500288.578223
[12/06 10:51:28    294s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2622.1M, EPOCH TIME: 1733500288.578733
[12/06 10:51:28    294s] # Building torus_D_W32 llgBox search-tree.
[12/06 10:51:28    294s] OPERPROF:   Starting spInitSiteArr at level 2, MEM:2622.1M, EPOCH TIME: 1733500288.579003
[12/06 10:51:28    294s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:28    294s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:28    294s] OPERPROF:     Starting spiInitFpSiteArr at level 3, MEM:2622.1M, EPOCH TIME: 1733500288.579568
[12/06 10:51:28    294s] Max number of tech site patterns supported in site array is 256.
[12/06 10:51:28    294s] Core basic site is core
[12/06 10:51:28    294s] OPERPROF:       Starting spiCheckSiteIfFastDPInitAvailable at level 4, MEM:2622.1M, EPOCH TIME: 1733500288.580342
[12/06 10:51:28    295s] After signature check, allow fast init is false, keep pre-filter is true.
[12/06 10:51:28    295s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[12/06 10:51:28    295s] OPERPROF:       Finished spiCheckSiteIfFastDPInitAvailable at level 4, CPU:0.154, REAL:0.155, MEM:2622.1M, EPOCH TIME: 1733500288.734988
[12/06 10:51:28    295s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 10:51:28    295s] SiteArray: use 31,911,936 bytes
[12/06 10:51:28    295s] SiteArray: current memory after site array memory allocation 2652.5M
[12/06 10:51:28    295s] SiteArray: FP blocked sites are writable
[12/06 10:51:28    295s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 10:51:28    295s] Atter site array init, number of instance map data is 0.
[12/06 10:51:28    295s] OPERPROF:     Finished spiInitFpSiteArr at level 3, CPU:0.268, REAL:0.269, MEM:2652.5M, EPOCH TIME: 1733500288.848372
[12/06 10:51:28    295s] 
[12/06 10:51:28    295s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:51:28    295s] OPERPROF:   Finished spInitSiteArr at level 2, CPU:0.294, REAL:0.295, MEM:2652.5M, EPOCH TIME: 1733500288.874376
[12/06 10:51:28    295s] Begin checking placement ... (start mem=2622.1M, init mem=2652.5M)
[12/06 10:51:28    295s] Begin checking exclusive groups violation ...
[12/06 10:51:28    295s] There are 0 groups to check, max #box is 0, total #box is 0
[12/06 10:51:28    295s] Finished checking exclusive groups violations. Found 0 Vio.
[12/06 10:51:28    295s] 
[12/06 10:51:28    295s] Running CheckPlace using 1 thread in normal mode...
[12/06 10:51:28    295s] 
[12/06 10:51:28    295s] ...checkPlace normal is done!
[12/06 10:51:28    295s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:2652.5M, EPOCH TIME: 1733500288.934431
[12/06 10:51:28    295s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.004, REAL:0.004, MEM:2652.5M, EPOCH TIME: 1733500288.938463
[12/06 10:51:28    295s] *info: Placed = 7572           (Fixed = 42)
[12/06 10:51:28    295s] *info: Unplaced = 0           
[12/06 10:51:28    295s] Placement Density:1.49%(33326/2237717)
[12/06 10:51:28    295s] Placement Density (including fixed std cells):1.49%(33326/2237717)
[12/06 10:51:28    295s] All LLGs are deleted
[12/06 10:51:28    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:7572).
[12/06 10:51:28    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:28    295s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:2652.5M, EPOCH TIME: 1733500288.951219
[12/06 10:51:28    295s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.001, REAL:0.001, MEM:2652.5M, EPOCH TIME: 1733500288.951906
[12/06 10:51:28    295s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:28    295s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:51:28    295s] Finished checkPlace (total: cpu=0:00:00.4, real=0:00:00.0; vio checks: cpu=0:00:00.1, real=0:00:00.0; mem=2652.5M)
[12/06 10:51:28    295s] OPERPROF: Finished checkPlace at level 1, CPU:0.387, REAL:0.389, MEM:2652.5M, EPOCH TIME: 1733500288.955854
[12/06 10:51:28    295s] 
[12/06 10:51:28    295s] changeUseClockNetStatus Option :  -noFixedNetWires 
[12/06 10:51:28    295s] *** Changed status on (42) nets in Clock.
[12/06 10:51:28    295s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=2652.5M) ***
[12/06 10:51:28    295s] #Start route 43 clock and analog nets...
[12/06 10:51:28    295s] % Begin globalDetailRoute (date=12/06 10:51:28, mem=2280.2M)
[12/06 10:51:28    295s] 
[12/06 10:51:28    295s] globalDetailRoute
[12/06 10:51:28    295s] 
[12/06 10:51:28    295s] #Start globalDetailRoute on Fri Dec  6 10:51:28 2024
[12/06 10:51:28    295s] #
[12/06 10:51:28    295s] ### Time Record (globalDetailRoute) is installed.
[12/06 10:51:28    295s] ### Time Record (Pre Callback) is installed.
[12/06 10:51:28    295s] ### Time Record (Pre Callback) is uninstalled.
[12/06 10:51:28    295s] ### Time Record (DB Import) is installed.
[12/06 10:51:28    295s] ### Time Record (Timing Data Generation) is installed.
[12/06 10:51:28    295s] ### Time Record (Timing Data Generation) is uninstalled.
[12/06 10:51:29    295s] 
[12/06 10:51:29    295s] Trim Metal Layers:
[12/06 10:51:29    295s] LayerId::1 widthSet size::4
[12/06 10:51:29    295s] LayerId::2 widthSet size::4
[12/06 10:51:29    295s] LayerId::3 widthSet size::4
[12/06 10:51:29    295s] LayerId::4 widthSet size::4
[12/06 10:51:29    295s] LayerId::5 widthSet size::4
[12/06 10:51:29    295s] LayerId::6 widthSet size::4
[12/06 10:51:29    295s] LayerId::7 widthSet size::4
[12/06 10:51:29    295s] LayerId::8 widthSet size::4
[12/06 10:51:29    295s] LayerId::9 widthSet size::4
[12/06 10:51:29    295s] LayerId::10 widthSet size::2
[12/06 10:51:29    295s] Updating RC grid for preRoute extraction ...
[12/06 10:51:29    295s] eee: pegSigSF::1.070000
[12/06 10:51:29    295s] Initializing multi-corner capacitance tables ... 
[12/06 10:51:29    295s] Initializing multi-corner resistance tables ...
[12/06 10:51:29    295s] eee: l::1 avDens::0.110239 usedTrk::70006.444469 availTrk::635040.000000 sigTrk::70006.444469
[12/06 10:51:29    295s] eee: l::2 avDens::0.093557 usedTrk::9523.214992 availTrk::101790.000000 sigTrk::9523.214992
[12/06 10:51:29    295s] eee: l::3 avDens::0.097729 usedTrk::10088.581112 availTrk::103230.000000 sigTrk::10088.581112
[12/06 10:51:29    295s] eee: l::4 avDens::0.096596 usedTrk::8945.762311 availTrk::92610.000000 sigTrk::8945.762311
[12/06 10:51:29    295s] eee: l::5 avDens::0.004258 usedTrk::2704.227814 availTrk::635040.000000 sigTrk::2704.227814
[12/06 10:51:29    295s] eee: l::6 avDens::0.002716 usedTrk::1724.644482 availTrk::635040.000000 sigTrk::1724.644482
[12/06 10:51:29    295s] eee: l::7 avDens::0.119246 usedTrk::8167.138892 availTrk::68490.000000 sigTrk::8167.138892
[12/06 10:51:29    295s] eee: l::8 avDens::0.068743 usedTrk::542.900000 availTrk::7897.500000 sigTrk::542.900000
[12/06 10:51:29    295s] eee: l::9 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:51:29    295s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:51:29    295s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 10:51:29    295s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.279907 uaWl=1.000000 uaWlH=0.505000 aWlH=0.000000 lMod=0 pMax=0.883900 pMod=79 wcR=0.693800 newSi=0.001600 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/06 10:51:29    295s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/06 10:51:29    295s] ### Net info: total nets: 10151
[12/06 10:51:29    295s] ### Net info: dirty nets: 88
[12/06 10:51:29    295s] ### Net info: marked as disconnected nets: 0
[12/06 10:51:29    295s] #WARNING (NRDB-665) NET clk has a detail routed segment whose one end ( -0.00050 -0.00050 ) is outside of design boundary ( 0.00000 0.00000 1500.00000 1500.00000 ).
[12/06 10:51:29    295s] #WARNING (NRDB-856)   around ( 541.90000 906.67850 ) of NET clk on LAYER M4 is off Y minimum feature grid (0.00500).
[12/06 10:51:29    295s] #WARNING (NRDB-856)   around ( 541.90000 906.67850 ) of NET clk on LAYER M3 is off Y minimum feature grid (0.00500).
[12/06 10:51:29    295s] #WARNING (NRDB-856)   around ( 541.64000 906.67850 ) of NET clk on LAYER M3 is off Y minimum feature grid (0.00500).
[12/06 10:51:29    295s] #WARNING (NRDB-856)   around ( 541.64000 906.67850 ) of NET clk on LAYER M2 is off Y minimum feature grid (0.00500).
[12/06 10:51:29    295s] #WARNING (NRDB-856)   around ( 541.64000 906.67850 ) of NET clk on LAYER M1 is off Y minimum feature grid (0.00500).
[12/06 10:51:29    295s] #num needed restored net=10108
[12/06 10:51:29    295s] #need_extraction net=0 (total=10151)
[12/06 10:51:29    295s] ### Net info: fully routed nets: 43
[12/06 10:51:29    295s] ### Net info: trivial (< 2 pins) nets: 2515
[12/06 10:51:29    295s] ### Net info: unrouted nets: 7593
[12/06 10:51:29    295s] ### Net info: re-extraction nets: 0
[12/06 10:51:29    295s] ### Net info: ignored nets: 0
[12/06 10:51:29    295s] ### Net info: skip routing nets: 10108
[12/06 10:51:29    295s] ### import design signature (12): route=1173576980 fixed_route=1996968648 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=668346303 dirty_area=0 del_dirty_area=0 cell=1601966732 placement=1140263062 pin_access=366248212 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 10:51:29    295s] ### Time Record (DB Import) is uninstalled.
[12/06 10:51:29    295s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[12/06 10:51:29    295s] #RTESIG:78da9592414bc33014c73def533cb21d2a6c33efa549daabb0abca50af23dab42b742934
[12/06 10:51:29    295s] #       e9c16f6f441026b5b1b9be1fbfff3fc95b6f5e0f4760847bd43bcfb53c213c1c4970c18b
[12/06 10:51:29    295s] #       1d0999df119ee2e8e59eadd69bc7a7675d406d3a6f217bebfb6e0bd5873397f61d2a5b9b
[12/06 10:51:29    295s] #       b10be06d08ad6b6ebf69122548c85a176c63872d8cde0ebf10c1f912a328348461fca127
[12/06 10:51:29    295s] #       8cb922e0f3a1654e4b4291235ef3134e44a1aeaa259c287119bec81eff2fdd586a0928f6
[12/06 10:51:29    295s] #       8a7f1dc8eaae37619a549c52cf8e0aff11a97499867429819ddbe6cc20f361889369ae88
[12/06 10:51:29    295s] #       cbc07c30ae32431559ebc6cb5f6401ccf5cece5184c453b7a4a84a33a50236df3d32c945
[12/06 10:51:29    295s] #       26e2737d6e3e0100e027ae
[12/06 10:51:29    295s] #
[12/06 10:51:29    295s] #Skip comparing routing design signature in db-snapshot flow
[12/06 10:51:29    295s] ### Time Record (Data Preparation) is installed.
[12/06 10:51:29    295s] #RTESIG:78da9592c14ac43010863dfb1443760f1576d7cca4499aabe0556551af4bd6a6dd423785
[12/06 10:51:29    295s] #       263df8f6560561a53636d7f9f8bf9fc9acd6aff77b60843bd4dbc0b53c203cec4970c18b
[12/06 10:51:29    295s] #       2d0999df121ec6d1cb1dbb5ead1f9f9e7501956d8383ecd875ed06ca776fcfcd1b94aeb2
[12/06 10:51:29    295s] #       431b21b8181b5fdf7cd3240c48c81a1f5dedfa0d0cc1f5bf10c1f99244516888fdf0434f
[12/06 10:51:29    295s] #       24e68a80cf4b4d4e4ba4c8112ff9894c44a12eaa253251e2327c51faf87fe9c6524b40b1
[12/06 10:51:29    295s] #       53fcf34156b59d8dd3a4e2945a3b2afc8752699386b491c04e4d7d629085d88f9369ae18
[12/06 10:51:29    295s] #       8f8185687d69fb72649d1fce7f910530df79374b1941c0bedacd8b0989a7d641a333cd18
[12/06 10:51:29    295s] #       052ce532c98b27e2737dae3e006a173461
[12/06 10:51:29    295s] #
[12/06 10:51:29    295s] ### Time Record (Data Preparation) is uninstalled.
[12/06 10:51:29    295s] ### Time Record (Global Routing) is installed.
[12/06 10:51:29    295s] ### Time Record (Global Routing) is uninstalled.
[12/06 10:51:29    295s] #Total number of trivial nets (e.g. < 2 pins) = 2516 (skipped).
[12/06 10:51:29    295s] #Total number of nets with skipped attribute = 7593 (skipped).
[12/06 10:51:29    295s] #Total number of routable nets = 42.
[12/06 10:51:29    295s] #Total number of nets in the design = 10151.
[12/06 10:51:29    295s] #30 routable nets do not have any wires.
[12/06 10:51:29    295s] #12 routable nets have routed wires.
[12/06 10:51:29    295s] #7593 skipped nets have only detail routed wires.
[12/06 10:51:29    295s] #30 nets will be global routed.
[12/06 10:51:29    295s] #30 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 10:51:29    295s] #12 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 10:51:29    295s] ### Time Record (Data Preparation) is installed.
[12/06 10:51:29    295s] #Start routing data preparation on Fri Dec  6 10:51:29 2024
[12/06 10:51:29    295s] #
[12/06 10:51:29    296s] #Minimum voltage of a net in the design = 0.000.
[12/06 10:51:29    296s] #Maximum voltage of a net in the design = 1.100.
[12/06 10:51:29    296s] #Voltage range [0.000 - 1.100] has 10149 nets.
[12/06 10:51:29    296s] #Voltage range [0.900 - 1.100] has 1 net.
[12/06 10:51:29    296s] #Voltage range [0.000 - 0.000] has 1 net.
[12/06 10:51:30    296s] #Build and mark too close pins for the same net.
[12/06 10:51:30    296s] ### Time Record (Cell Pin Access) is installed.
[12/06 10:51:30    296s] #Rebuild pin access data for design.
[12/06 10:51:30    296s] #Initial pin access analysis.
[12/06 10:51:33    299s] #Detail pin access analysis.
[12/06 10:51:33    299s] ### Time Record (Cell Pin Access) is uninstalled.
[12/06 10:51:33    299s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/06 10:51:33    299s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 10:51:33    299s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 10:51:33    299s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 10:51:33    299s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 10:51:33    299s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 10:51:33    299s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 10:51:33    299s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/06 10:51:33    299s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/06 10:51:33    299s] # AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
[12/06 10:51:33    299s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[12/06 10:51:33    299s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
[12/06 10:51:33    299s] #pin_access_rlayer=2(M2)
[12/06 10:51:33    299s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/06 10:51:33    299s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/06 10:51:33    299s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2287.03 (MB), peak = 2512.62 (MB)
[12/06 10:51:33    299s] #Regenerating Ggrids automatically.
[12/06 10:51:33    299s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/06 10:51:33    299s] #Using automatically generated G-grids.
[12/06 10:51:34    300s] #Done routing data preparation.
[12/06 10:51:34    300s] #cpu time = 00:00:05, elapsed time = 00:00:05, memory = 2291.21 (MB), peak = 2512.62 (MB)
[12/06 10:51:34    300s] #
[12/06 10:51:34    300s] #Finished routing data preparation on Fri Dec  6 10:51:34 2024
[12/06 10:51:34    300s] #
[12/06 10:51:34    300s] #Cpu time = 00:00:05
[12/06 10:51:34    300s] #Elapsed time = 00:00:05
[12/06 10:51:34    300s] #Increased memory = 10.46 (MB)
[12/06 10:51:34    300s] #Total memory = 2291.21 (MB)
[12/06 10:51:34    300s] #Peak memory = 2512.62 (MB)
[12/06 10:51:34    300s] #
[12/06 10:51:34    300s] ### Time Record (Data Preparation) is uninstalled.
[12/06 10:51:34    300s] ### Time Record (Global Routing) is installed.
[12/06 10:51:34    300s] #
[12/06 10:51:34    300s] #Start global routing on Fri Dec  6 10:51:34 2024
[12/06 10:51:34    300s] #
[12/06 10:51:34    300s] #
[12/06 10:51:34    300s] #Start global routing initialization on Fri Dec  6 10:51:34 2024
[12/06 10:51:34    300s] #
[12/06 10:51:34    300s] #Number of eco nets is 31
[12/06 10:51:34    300s] #
[12/06 10:51:34    300s] #Start global routing data preparation on Fri Dec  6 10:51:34 2024
[12/06 10:51:34    300s] #
[12/06 10:51:34    300s] ### build_merged_routing_blockage_rect_list starts on Fri Dec  6 10:51:34 2024 with memory = 2291.91 (MB), peak = 2512.62 (MB)
[12/06 10:51:34    300s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:34    300s] #Start routing resource analysis on Fri Dec  6 10:51:34 2024
[12/06 10:51:34    300s] #
[12/06 10:51:34    300s] ### init_is_bin_blocked starts on Fri Dec  6 10:51:34 2024 with memory = 2291.91 (MB), peak = 2512.62 (MB)
[12/06 10:51:34    300s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:34    300s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Dec  6 10:51:34 2024 with memory = 2324.48 (MB), peak = 2512.62 (MB)
[12/06 10:51:36    302s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:02, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:36    302s] ### adjust_flow_cap starts on Fri Dec  6 10:51:36 2024 with memory = 2325.77 (MB), peak = 2512.62 (MB)
[12/06 10:51:36    302s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:36    302s] ### adjust_flow_per_partial_route_obs starts on Fri Dec  6 10:51:36 2024 with memory = 2325.77 (MB), peak = 2512.62 (MB)
[12/06 10:51:36    302s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:36    302s] ### set_via_blocked starts on Fri Dec  6 10:51:36 2024 with memory = 2325.77 (MB), peak = 2512.62 (MB)
[12/06 10:51:36    302s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:36    302s] ### copy_flow starts on Fri Dec  6 10:51:36 2024 with memory = 2325.77 (MB), peak = 2512.62 (MB)
[12/06 10:51:36    302s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:36    302s] #Routing resource analysis is done on Fri Dec  6 10:51:36 2024
[12/06 10:51:36    302s] #
[12/06 10:51:36    302s] ### report_flow_cap starts on Fri Dec  6 10:51:36 2024 with memory = 2325.77 (MB), peak = 2512.62 (MB)
[12/06 10:51:36    302s] #  Resource Analysis:
[12/06 10:51:36    302s] #
[12/06 10:51:36    302s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/06 10:51:36    302s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/06 10:51:36    302s] #  --------------------------------------------------------------
[12/06 10:51:36    302s] #  M1             H        4885        2614      250000     1.57%
[12/06 10:51:36    302s] #  M2             V        5410        2090      250000     0.00%
[12/06 10:51:36    302s] #  M3             H        6004        1495      250000     0.00%
[12/06 10:51:36    302s] #  M4             V        5409        2091      250000     0.00%
[12/06 10:51:36    302s] #  M5             H        1514        5985      250000    79.68%
[12/06 10:51:36    302s] #  M6             V        1514        5986      250000    79.68%
[12/06 10:51:36    302s] #  M7             H        7499           0      250000     0.00%
[12/06 10:51:36    302s] #  M8             V        1875           0      250000     0.00%
[12/06 10:51:36    302s] #  M9             H        1875           0      250000     0.00%
[12/06 10:51:36    302s] #  AP             V         230           0      250000    54.00%
[12/06 10:51:36    302s] #  --------------------------------------------------------------
[12/06 10:51:36    302s] #  Total                  36216      27.02%     2500000    21.49%
[12/06 10:51:36    302s] #
[12/06 10:51:36    302s] #  43 nets (0.42%) with 1 preferred extra spacing.
[12/06 10:51:36    302s] #
[12/06 10:51:36    302s] #
[12/06 10:51:36    302s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:36    302s] ### analyze_m2_tracks starts on Fri Dec  6 10:51:36 2024 with memory = 2325.77 (MB), peak = 2512.62 (MB)
[12/06 10:51:36    302s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:36    302s] ### report_initial_resource starts on Fri Dec  6 10:51:36 2024 with memory = 2325.77 (MB), peak = 2512.62 (MB)
[12/06 10:51:36    302s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:36    302s] ### mark_pg_pins_accessibility starts on Fri Dec  6 10:51:36 2024 with memory = 2325.77 (MB), peak = 2512.62 (MB)
[12/06 10:51:36    302s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:36    302s] ### set_net_region starts on Fri Dec  6 10:51:36 2024 with memory = 2325.77 (MB), peak = 2512.62 (MB)
[12/06 10:51:36    302s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:36    302s] #
[12/06 10:51:36    302s] #Global routing data preparation is done on Fri Dec  6 10:51:36 2024
[12/06 10:51:36    302s] #
[12/06 10:51:36    302s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2325.77 (MB), peak = 2512.62 (MB)
[12/06 10:51:36    302s] #
[12/06 10:51:36    302s] ### prepare_level starts on Fri Dec  6 10:51:36 2024 with memory = 2325.77 (MB), peak = 2512.62 (MB)
[12/06 10:51:36    302s] ### init level 1 starts on Fri Dec  6 10:51:36 2024 with memory = 2325.77 (MB), peak = 2512.62 (MB)
[12/06 10:51:36    302s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:36    302s] ### Level 1 hgrid = 500 X 500
[12/06 10:51:36    302s] ### init level 2 starts on Fri Dec  6 10:51:36 2024 with memory = 2325.77 (MB), peak = 2512.62 (MB)
[12/06 10:51:36    302s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:36    302s] ### Level 2 hgrid = 125 X 125
[12/06 10:51:36    302s] ### init level 3 starts on Fri Dec  6 10:51:36 2024 with memory = 2331.88 (MB), peak = 2512.62 (MB)
[12/06 10:51:36    302s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:36    302s] ### Level 3 hgrid = 32 X 32  (large_net only)
[12/06 10:51:36    302s] ### prepare_level_flow starts on Fri Dec  6 10:51:36 2024 with memory = 2332.40 (MB), peak = 2512.62 (MB)
[12/06 10:51:36    302s] ### init_flow_edge starts on Fri Dec  6 10:51:36 2024 with memory = 2332.40 (MB), peak = 2512.62 (MB)
[12/06 10:51:36    302s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:36    302s] ### init_flow_edge starts on Fri Dec  6 10:51:36 2024 with memory = 2332.40 (MB), peak = 2512.62 (MB)
[12/06 10:51:36    302s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:36    302s] ### init_flow_edge starts on Fri Dec  6 10:51:36 2024 with memory = 2332.40 (MB), peak = 2512.62 (MB)
[12/06 10:51:36    302s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:36    302s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:36    302s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:36    302s] #
[12/06 10:51:36    302s] #Global routing initialization is done on Fri Dec  6 10:51:36 2024
[12/06 10:51:36    302s] #
[12/06 10:51:36    302s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2332.40 (MB), peak = 2512.62 (MB)
[12/06 10:51:36    302s] #
[12/06 10:51:36    302s] ### routing large nets 
[12/06 10:51:36    302s] #start global routing iteration 1...
[12/06 10:51:36    302s] ### init_flow_edge starts on Fri Dec  6 10:51:36 2024 with memory = 2332.40 (MB), peak = 2512.62 (MB)
[12/06 10:51:36    302s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:36    302s] ### routing at level 3 (topmost level) iter 0
[12/06 10:51:36    302s] ### Uniform Hboxes (8x8)
[12/06 10:51:36    302s] ### routing at level 2 iter 0 for 0 hboxes
[12/06 10:51:36    302s] ### Uniform Hboxes (31x31)
[12/06 10:51:36    302s] ### routing at level 1 iter 0 for 0 hboxes
[12/06 10:51:36    303s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2332.10 (MB), peak = 2512.62 (MB)
[12/06 10:51:36    303s] #
[12/06 10:51:36    303s] #start global routing iteration 2...
[12/06 10:51:36    303s] ### init_flow_edge starts on Fri Dec  6 10:51:36 2024 with memory = 2332.10 (MB), peak = 2512.62 (MB)
[12/06 10:51:36    303s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:36    303s] ### cal_flow starts on Fri Dec  6 10:51:36 2024 with memory = 2331.80 (MB), peak = 2512.62 (MB)
[12/06 10:51:36    303s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:36    303s] ### Uniform Hboxes (7x7)
[12/06 10:51:36    303s] ### routing at level 1 iter 0 for 0 hboxes
[12/06 10:51:37    303s] ### measure_qor starts on Fri Dec  6 10:51:37 2024 with memory = 2333.94 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] ### measure_congestion starts on Fri Dec  6 10:51:37 2024 with memory = 2333.94 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2333.55 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] #
[12/06 10:51:37    303s] #start global routing iteration 3...
[12/06 10:51:37    303s] ### init_flow_edge starts on Fri Dec  6 10:51:37 2024 with memory = 2333.55 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] ### cal_flow starts on Fri Dec  6 10:51:37 2024 with memory = 2333.55 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] ### routing at level 2 (topmost level) iter 0
[12/06 10:51:37    303s] ### measure_qor starts on Fri Dec  6 10:51:37 2024 with memory = 2333.55 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] ### measure_congestion starts on Fri Dec  6 10:51:37 2024 with memory = 2333.55 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] ### routing at level 2 (topmost level) iter 1
[12/06 10:51:37    303s] ### measure_qor starts on Fri Dec  6 10:51:37 2024 with memory = 2333.55 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] ### measure_congestion starts on Fri Dec  6 10:51:37 2024 with memory = 2333.55 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2333.55 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] #
[12/06 10:51:37    303s] #start global routing iteration 4...
[12/06 10:51:37    303s] ### Uniform Hboxes (7x7)
[12/06 10:51:37    303s] ### routing at level 1 iter 0 for 0 hboxes
[12/06 10:51:37    303s] ### measure_qor starts on Fri Dec  6 10:51:37 2024 with memory = 2336.34 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] ### measure_congestion starts on Fri Dec  6 10:51:37 2024 with memory = 2336.34 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] ### measure_congestion starts on Fri Dec  6 10:51:37 2024 with memory = 2332.52 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] ### Uniform Hboxes (7x7)
[12/06 10:51:37    303s] ### routing at level 1 iter 1 for 0 hboxes
[12/06 10:51:37    303s] ### measure_qor starts on Fri Dec  6 10:51:37 2024 with memory = 2332.52 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] ### measure_congestion starts on Fri Dec  6 10:51:37 2024 with memory = 2332.52 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2332.52 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] #
[12/06 10:51:37    303s] ### route_end starts on Fri Dec  6 10:51:37 2024 with memory = 2332.52 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] #
[12/06 10:51:37    303s] #Total number of trivial nets (e.g. < 2 pins) = 2516 (skipped).
[12/06 10:51:37    303s] #Total number of nets with skipped attribute = 7593 (skipped).
[12/06 10:51:37    303s] #Total number of routable nets = 42.
[12/06 10:51:37    303s] #Total number of nets in the design = 10151.
[12/06 10:51:37    303s] #
[12/06 10:51:37    303s] #42 routable nets have routed wires.
[12/06 10:51:37    303s] #7593 skipped nets have only detail routed wires.
[12/06 10:51:37    303s] #30 global routed or unrouted (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 10:51:37    303s] #12 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 10:51:37    303s] #
[12/06 10:51:37    303s] #Routed net constraints summary:
[12/06 10:51:37    303s] #------------------------------------------------
[12/06 10:51:37    303s] #        Rules   Pref Extra Space   Unconstrained  
[12/06 10:51:37    303s] #------------------------------------------------
[12/06 10:51:37    303s] #      Default                 30               0  
[12/06 10:51:37    303s] #------------------------------------------------
[12/06 10:51:37    303s] #        Total                 30               0  
[12/06 10:51:37    303s] #------------------------------------------------
[12/06 10:51:37    303s] #
[12/06 10:51:37    303s] #Routing constraints summary of the whole design:
[12/06 10:51:37    303s] #------------------------------------------------
[12/06 10:51:37    303s] #        Rules   Pref Extra Space   Unconstrained  
[12/06 10:51:37    303s] #------------------------------------------------
[12/06 10:51:37    303s] #      Default                 42            7593  
[12/06 10:51:37    303s] #------------------------------------------------
[12/06 10:51:37    303s] #        Total                 42            7593  
[12/06 10:51:37    303s] #------------------------------------------------
[12/06 10:51:37    303s] #
[12/06 10:51:37    303s] ### adjust_flow_per_partial_route_obs starts on Fri Dec  6 10:51:37 2024 with memory = 2332.52 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] ### cal_base_flow starts on Fri Dec  6 10:51:37 2024 with memory = 2332.52 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] ### init_flow_edge starts on Fri Dec  6 10:51:37 2024 with memory = 2332.52 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] ### cal_flow starts on Fri Dec  6 10:51:37 2024 with memory = 2332.52 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] ### report_overcon starts on Fri Dec  6 10:51:37 2024 with memory = 2332.52 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] #
[12/06 10:51:37    303s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/06 10:51:37    303s] #
[12/06 10:51:37    303s] #                 OverCon          
[12/06 10:51:37    303s] #                  #Gcell    %Gcell
[12/06 10:51:37    303s] #     Layer           (1)   OverCon  Flow/Cap
[12/06 10:51:37    303s] #  ----------------------------------------------
[12/06 10:51:37    303s] #  M1            0(0.00%)   (0.00%)     0.34  
[12/06 10:51:37    303s] #  M2            0(0.00%)   (0.00%)     0.28  
[12/06 10:51:37    303s] #  M3            0(0.00%)   (0.00%)     0.20  
[12/06 10:51:37    303s] #  M4            0(0.00%)   (0.00%)     0.28  
[12/06 10:51:37    303s] #  M5            0(0.00%)   (0.00%)     0.80  
[12/06 10:51:37    303s] #  M6            0(0.00%)   (0.00%)     0.80  
[12/06 10:51:37    303s] #  M7            0(0.00%)   (0.00%)     0.00  
[12/06 10:51:37    303s] #  M8            0(0.00%)   (0.00%)     0.00  
[12/06 10:51:37    303s] #  M9            0(0.00%)   (0.00%)     0.00  
[12/06 10:51:37    303s] #  AP            0(0.00%)   (0.00%)     0.00  
[12/06 10:51:37    303s] #  ----------------------------------------------
[12/06 10:51:37    303s] #     Total      0(0.00%)   (0.00%)
[12/06 10:51:37    303s] #
[12/06 10:51:37    303s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[12/06 10:51:37    303s] #  Overflow after GR: 0.00% H + 0.00% V
[12/06 10:51:37    303s] #
[12/06 10:51:37    303s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] ### cal_base_flow starts on Fri Dec  6 10:51:37 2024 with memory = 2332.52 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] ### init_flow_edge starts on Fri Dec  6 10:51:37 2024 with memory = 2332.52 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] ### cal_flow starts on Fri Dec  6 10:51:37 2024 with memory = 2332.52 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] ### generate_cong_map_content starts on Fri Dec  6 10:51:37 2024 with memory = 2332.52 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] ### update starts on Fri Dec  6 10:51:37 2024 with memory = 2317.44 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] #Complete Global Routing.
[12/06 10:51:37    303s] #Total number of nets with non-default rule or having extra spacing = 43
[12/06 10:51:37    303s] #Total wire length = 17437 um.
[12/06 10:51:37    303s] #Total half perimeter of net bounding box = 8584 um.
[12/06 10:51:37    303s] #Total wire length on LAYER M1 = 28 um.
[12/06 10:51:37    303s] #Total wire length on LAYER M2 = 1144 um.
[12/06 10:51:37    303s] #Total wire length on LAYER M3 = 9539 um.
[12/06 10:51:37    303s] #Total wire length on LAYER M4 = 6726 um.
[12/06 10:51:37    303s] #Total wire length on LAYER M5 = 0 um.
[12/06 10:51:37    303s] #Total wire length on LAYER M6 = 0 um.
[12/06 10:51:37    303s] #Total wire length on LAYER M7 = 0 um.
[12/06 10:51:37    303s] #Total wire length on LAYER M8 = 0 um.
[12/06 10:51:37    303s] #Total wire length on LAYER M9 = 0 um.
[12/06 10:51:37    303s] #Total wire length on LAYER AP = 0 um.
[12/06 10:51:37    303s] #Total number of vias = 8407
[12/06 10:51:37    303s] #Total number of multi-cut vias = 42 (  0.5%)
[12/06 10:51:37    303s] #Total number of single cut vias = 8365 ( 99.5%)
[12/06 10:51:37    303s] #Up-Via Summary (total 8407):
[12/06 10:51:37    303s] #                   single-cut          multi-cut      Total
[12/06 10:51:37    303s] #-----------------------------------------------------------
[12/06 10:51:37    303s] # M1              3159 ( 98.7%)        42 (  1.3%)       3201
[12/06 10:51:37    303s] # M2              2999 (100.0%)         0 (  0.0%)       2999
[12/06 10:51:37    303s] # M3              2207 (100.0%)         0 (  0.0%)       2207
[12/06 10:51:37    303s] #-----------------------------------------------------------
[12/06 10:51:37    303s] #                 8365 ( 99.5%)        42 (  0.5%)       8407 
[12/06 10:51:37    303s] #
[12/06 10:51:37    303s] #Total number of involved priority nets 30
[12/06 10:51:37    303s] #Maximum src to sink distance for priority net 218.8
[12/06 10:51:37    303s] #Average of max src_to_sink distance for priority net 111.3
[12/06 10:51:37    303s] #Average of ave src_to_sink distance for priority net 57.8
[12/06 10:51:37    303s] ### update cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] ### report_overcon starts on Fri Dec  6 10:51:37 2024 with memory = 2317.44 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] ### report_overcon starts on Fri Dec  6 10:51:37 2024 with memory = 2317.44 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] #Max overcon = 0 track.
[12/06 10:51:37    303s] #Total overcon = 0.00%.
[12/06 10:51:37    303s] #Worst layer Gcell overcon rate = 0.00%.
[12/06 10:51:37    303s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] ### route_end cpu:00:00:00, real:00:00:00, mem:2.3 GB, peak:2.5 GB
[12/06 10:51:37    303s] ### global_route design signature (15): route=1161480221 net_attr=1342141599
[12/06 10:51:37    303s] #
[12/06 10:51:37    303s] #Global routing statistics:
[12/06 10:51:37    303s] #Cpu time = 00:00:03
[12/06 10:51:37    303s] #Elapsed time = 00:00:03
[12/06 10:51:37    303s] #Increased memory = 20.00 (MB)
[12/06 10:51:37    303s] #Total memory = 2311.21 (MB)
[12/06 10:51:37    303s] #Peak memory = 2512.62 (MB)
[12/06 10:51:37    303s] #
[12/06 10:51:37    303s] #Finished global routing on Fri Dec  6 10:51:37 2024
[12/06 10:51:37    303s] #
[12/06 10:51:37    303s] #
[12/06 10:51:37    303s] ### Time Record (Global Routing) is uninstalled.
[12/06 10:51:37    303s] ### Time Record (Data Preparation) is installed.
[12/06 10:51:37    303s] ### Time Record (Data Preparation) is uninstalled.
[12/06 10:51:37    303s] ### track-assign external-init starts on Fri Dec  6 10:51:37 2024 with memory = 2278.69 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] ### Time Record (Track Assignment) is installed.
[12/06 10:51:37    303s] ### Time Record (Track Assignment) is uninstalled.
[12/06 10:51:37    303s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:37    303s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2278.69 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] ### track-assign engine-init starts on Fri Dec  6 10:51:37 2024 with memory = 2278.69 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] ### Time Record (Track Assignment) is installed.
[12/06 10:51:37    303s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:37    303s] ### track-assign core-engine starts on Fri Dec  6 10:51:37 2024 with memory = 2278.69 (MB), peak = 2512.62 (MB)
[12/06 10:51:37    303s] #Start Track Assignment.
[12/06 10:51:37    304s] #Done with 15 horizontal wires in 16 hboxes and 0 vertical wires in 16 hboxes.
[12/06 10:51:38    304s] #Done with 0 horizontal wires in 16 hboxes and 0 vertical wires in 16 hboxes.
[12/06 10:51:38    304s] #Complete Track Assignment.
[12/06 10:51:38    304s] #Total number of nets with non-default rule or having extra spacing = 43
[12/06 10:51:38    304s] #Total wire length = 17437 um.
[12/06 10:51:38    304s] #Total half perimeter of net bounding box = 8584 um.
[12/06 10:51:38    304s] #Total wire length on LAYER M1 = 28 um.
[12/06 10:51:38    304s] #Total wire length on LAYER M2 = 1144 um.
[12/06 10:51:38    304s] #Total wire length on LAYER M3 = 9539 um.
[12/06 10:51:38    304s] #Total wire length on LAYER M4 = 6726 um.
[12/06 10:51:38    304s] #Total wire length on LAYER M5 = 0 um.
[12/06 10:51:38    304s] #Total wire length on LAYER M6 = 0 um.
[12/06 10:51:38    304s] #Total wire length on LAYER M7 = 0 um.
[12/06 10:51:38    304s] #Total wire length on LAYER M8 = 0 um.
[12/06 10:51:38    304s] #Total wire length on LAYER M9 = 0 um.
[12/06 10:51:38    304s] #Total wire length on LAYER AP = 0 um.
[12/06 10:51:38    304s] #Total number of vias = 8407
[12/06 10:51:38    304s] #Total number of multi-cut vias = 42 (  0.5%)
[12/06 10:51:38    304s] #Total number of single cut vias = 8365 ( 99.5%)
[12/06 10:51:38    304s] #Up-Via Summary (total 8407):
[12/06 10:51:38    304s] #                   single-cut          multi-cut      Total
[12/06 10:51:38    304s] #-----------------------------------------------------------
[12/06 10:51:38    304s] # M1              3159 ( 98.7%)        42 (  1.3%)       3201
[12/06 10:51:38    304s] # M2              2999 (100.0%)         0 (  0.0%)       2999
[12/06 10:51:38    304s] # M3              2207 (100.0%)         0 (  0.0%)       2207
[12/06 10:51:38    304s] #-----------------------------------------------------------
[12/06 10:51:38    304s] #                 8365 ( 99.5%)        42 (  0.5%)       8407 
[12/06 10:51:38    304s] #
[12/06 10:51:38    304s] ### track_assign design signature (18): route=1359257004
[12/06 10:51:38    304s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:38    304s] ### Time Record (Track Assignment) is uninstalled.
[12/06 10:51:38    304s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2277.96 (MB), peak = 2512.62 (MB)
[12/06 10:51:38    304s] #
[12/06 10:51:38    304s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/06 10:51:38    304s] #Cpu time = 00:00:09
[12/06 10:51:38    304s] #Elapsed time = 00:00:09
[12/06 10:51:38    304s] #Increased memory = -2.73 (MB)
[12/06 10:51:38    304s] #Total memory = 2277.96 (MB)
[12/06 10:51:38    304s] #Peak memory = 2512.62 (MB)
[12/06 10:51:38    304s] ### Time Record (Detail Routing) is installed.
[12/06 10:51:38    304s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/06 10:51:38    304s] #
[12/06 10:51:38    304s] #Start Detail Routing..
[12/06 10:51:38    304s] #start initial detail routing ...
[12/06 10:51:38    304s] ### Design has 43 dirty nets, 2772 dirty-areas)
[12/06 10:51:39    305s] #   Improving pin accessing ...
[12/06 10:51:39    305s] #    elapsed time = 00:00:01, memory = 2301.59 (MB)
[12/06 10:51:39    306s] #    completing 20% with 1 violations
[12/06 10:51:39    306s] #    elapsed time = 00:00:01, memory = 2300.61 (MB)
[12/06 10:51:40    306s] #    completing 30% with 18 violations
[12/06 10:51:40    306s] #    elapsed time = 00:00:02, memory = 2300.38 (MB)
[12/06 10:51:41    307s] #    completing 40% with 18 violations
[12/06 10:51:41    307s] #    elapsed time = 00:00:03, memory = 2299.88 (MB)
[12/06 10:51:42    308s] #    completing 50% with 32 violations
[12/06 10:51:42    308s] #    elapsed time = 00:00:04, memory = 2307.19 (MB)
[12/06 10:51:43    309s] #    completing 60% with 33 violations
[12/06 10:51:43    309s] #    elapsed time = 00:00:05, memory = 2307.16 (MB)
[12/06 10:51:43    310s] #    completing 70% with 33 violations
[12/06 10:51:43    310s] #    elapsed time = 00:00:05, memory = 2312.82 (MB)
[12/06 10:51:44    310s] #    completing 80% with 33 violations
[12/06 10:51:44    310s] #    elapsed time = 00:00:06, memory = 2310.76 (MB)
[12/06 10:51:45    311s] #    completing 90% with 37 violations
[12/06 10:51:45    311s] #    elapsed time = 00:00:07, memory = 2310.71 (MB)
[12/06 10:51:46    312s] #    completing 100% with 37 violations
[12/06 10:51:46    312s] #    elapsed time = 00:00:08, memory = 2309.40 (MB)
[12/06 10:51:46    312s] # ECO: 8.78% of the total area was rechecked for DRC, and 1.25% required routing.
[12/06 10:51:46    312s] #   number of violations = 37
[12/06 10:51:46    312s] #
[12/06 10:51:46    312s] #    By Layer and Type :
[12/06 10:51:46    312s] #	         MetSpc    Short   Totals
[12/06 10:51:46    312s] #	M1            9       28       37
[12/06 10:51:46    312s] #	Totals        9       28       37
[12/06 10:51:46    312s] #2608 out of 7572 instances (34.4%) need to be verified(marked ipoed), dirty area = 0.3%.
[12/06 10:51:49    316s] ### Routing stats: routing = 1.50% drc-check-only = 9.44% dirty-area = 1.64%
[12/06 10:51:49    316s] #   number of violations = 37
[12/06 10:51:49    316s] #
[12/06 10:51:49    316s] #    By Layer and Type :
[12/06 10:51:49    316s] #	         MetSpc    Short   Totals
[12/06 10:51:49    316s] #	M1            9       28       37
[12/06 10:51:49    316s] #	Totals        9       28       37
[12/06 10:51:49    316s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 2277.82 (MB), peak = 2512.62 (MB)
[12/06 10:51:50    316s] #start 1st optimization iteration ...
[12/06 10:51:50    316s] ### Routing stats: routing = 1.55% drc-check-only = 9.39% dirty-area = 1.64%
[12/06 10:51:50    316s] #   number of violations = 0
[12/06 10:51:50    316s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2277.31 (MB), peak = 2512.62 (MB)
[12/06 10:51:50    316s] #Complete Detail Routing.
[12/06 10:51:50    316s] #Total number of nets with non-default rule or having extra spacing = 43
[12/06 10:51:50    316s] #Total wire length = 17446 um.
[12/06 10:51:50    316s] #Total half perimeter of net bounding box = 8584 um.
[12/06 10:51:50    316s] #Total wire length on LAYER M1 = 30 um.
[12/06 10:51:50    316s] #Total wire length on LAYER M2 = 1147 um.
[12/06 10:51:50    316s] #Total wire length on LAYER M3 = 9527 um.
[12/06 10:51:50    316s] #Total wire length on LAYER M4 = 6742 um.
[12/06 10:51:50    316s] #Total wire length on LAYER M5 = 0 um.
[12/06 10:51:50    316s] #Total wire length on LAYER M6 = 0 um.
[12/06 10:51:50    316s] #Total wire length on LAYER M7 = 0 um.
[12/06 10:51:50    316s] #Total wire length on LAYER M8 = 0 um.
[12/06 10:51:50    316s] #Total wire length on LAYER M9 = 0 um.
[12/06 10:51:50    316s] #Total wire length on LAYER AP = 0 um.
[12/06 10:51:50    316s] #Total number of vias = 8434
[12/06 10:51:50    316s] #Total number of multi-cut vias = 42 (  0.5%)
[12/06 10:51:50    316s] #Total number of single cut vias = 8392 ( 99.5%)
[12/06 10:51:50    316s] #Up-Via Summary (total 8434):
[12/06 10:51:50    316s] #                   single-cut          multi-cut      Total
[12/06 10:51:50    316s] #-----------------------------------------------------------
[12/06 10:51:50    316s] # M1              3160 ( 98.7%)        42 (  1.3%)       3202
[12/06 10:51:50    316s] # M2              3009 (100.0%)         0 (  0.0%)       3009
[12/06 10:51:50    316s] # M3              2223 (100.0%)         0 (  0.0%)       2223
[12/06 10:51:50    316s] #-----------------------------------------------------------
[12/06 10:51:50    316s] #                 8392 ( 99.5%)        42 (  0.5%)       8434 
[12/06 10:51:50    316s] #
[12/06 10:51:50    316s] #Total number of DRC violations = 0
[12/06 10:51:50    316s] ### Time Record (Detail Routing) is uninstalled.
[12/06 10:51:50    316s] #Cpu time = 00:00:12
[12/06 10:51:50    316s] #Elapsed time = 00:00:12
[12/06 10:51:50    316s] #Increased memory = -0.65 (MB)
[12/06 10:51:50    316s] #Total memory = 2277.31 (MB)
[12/06 10:51:50    316s] #Peak memory = 2512.62 (MB)
[12/06 10:51:50    316s] #detailRoute Statistics:
[12/06 10:51:50    316s] #Cpu time = 00:00:12
[12/06 10:51:50    316s] #Elapsed time = 00:00:12
[12/06 10:51:50    316s] #Increased memory = -0.65 (MB)
[12/06 10:51:50    316s] #Total memory = 2277.31 (MB)
[12/06 10:51:50    316s] #Peak memory = 2512.62 (MB)
[12/06 10:51:50    316s] #Skip updating routing design signature in db-snapshot flow
[12/06 10:51:50    316s] ### global_detail_route design signature (28): route=456099802 flt_obj=0 vio=1905142130 shield_wire=1
[12/06 10:51:50    316s] ### Time Record (DB Export) is installed.
[12/06 10:51:50    316s] ### export design design signature (29): route=456099802 fixed_route=1996968648 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1156058474 dirty_area=0 del_dirty_area=0 cell=1601966732 placement=1140263062 pin_access=111764087 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 10:51:50    316s] ### Time Record (DB Export) is uninstalled.
[12/06 10:51:50    316s] ### Time Record (Post Callback) is installed.
[12/06 10:51:50    316s] ### Time Record (Post Callback) is uninstalled.
[12/06 10:51:50    316s] #
[12/06 10:51:50    316s] #globalDetailRoute statistics:
[12/06 10:51:50    316s] #Cpu time = 00:00:21
[12/06 10:51:50    316s] #Elapsed time = 00:00:21
[12/06 10:51:50    316s] #Increased memory = -54.02 (MB)
[12/06 10:51:50    316s] #Total memory = 2226.17 (MB)
[12/06 10:51:50    316s] #Peak memory = 2512.62 (MB)
[12/06 10:51:50    316s] #Number of warnings = 7
[12/06 10:51:50    316s] #Total number of warnings = 7
[12/06 10:51:50    316s] #Number of fails = 0
[12/06 10:51:50    316s] #Total number of fails = 0
[12/06 10:51:50    316s] #Complete globalDetailRoute on Fri Dec  6 10:51:50 2024
[12/06 10:51:50    316s] #
[12/06 10:51:50    316s] ### import design signature (30): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=111764087 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 10:51:50    316s] ### Time Record (globalDetailRoute) is uninstalled.
[12/06 10:51:50    316s] % End globalDetailRoute (date=12/06 10:51:50, total cpu=0:00:21.5, real=0:00:22.0, peak res=2280.2M, current mem=2225.2M)
[12/06 10:51:50    316s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[12/06 10:51:50    316s] % Begin globalDetailRoute (date=12/06 10:51:50, mem=2225.2M)
[12/06 10:51:50    316s] 
[12/06 10:51:50    316s] globalDetailRoute
[12/06 10:51:50    316s] 
[12/06 10:51:50    316s] #Start globalDetailRoute on Fri Dec  6 10:51:50 2024
[12/06 10:51:50    316s] #
[12/06 10:51:50    316s] ### Time Record (globalDetailRoute) is installed.
[12/06 10:51:50    316s] ### Time Record (Pre Callback) is installed.
[12/06 10:51:50    316s] ### Time Record (Pre Callback) is uninstalled.
[12/06 10:51:50    316s] ### Time Record (DB Import) is installed.
[12/06 10:51:50    316s] ### Time Record (Timing Data Generation) is installed.
[12/06 10:51:50    316s] #Generating timing data, please wait...
[12/06 10:51:50    316s] #7653 total nets, 42 already routed, 42 will ignore in trialRoute
[12/06 10:51:50    316s] ### run_trial_route starts on Fri Dec  6 10:51:50 2024 with memory = 2225.22 (MB), peak = 2512.62 (MB)
[12/06 10:51:52    318s] ### run_trial_route cpu:00:00:02, real:00:00:02, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:52    318s] ### dump_timing_file starts on Fri Dec  6 10:51:52 2024 with memory = 2244.19 (MB), peak = 2512.62 (MB)
[12/06 10:51:52    318s] ### extractRC starts on Fri Dec  6 10:51:52 2024 with memory = 2244.19 (MB), peak = 2512.62 (MB)
[12/06 10:51:52    318s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 10:51:52    318s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 10:51:52    319s] ### extractRC cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:52    319s] #Dump tif for version 2.1
[12/06 10:51:53    319s] End AAE Lib Interpolated Model. (MEM=2662 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out_v. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:53    320s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:51:54    320s] Total number of fetched objects 7669
[12/06 10:51:54    320s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/06 10:51:54    320s] End delay calculation. (MEM=2698.21 CPU=0:00:01.1 REAL=0:00:01.0)
[12/06 10:51:55    322s] #Generating timing data took: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 2245.95 (MB), peak = 2512.62 (MB)
[12/06 10:51:55    322s] ### dump_timing_file cpu:00:00:03, real:00:00:03, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:55    322s] #Done generating timing data.
[12/06 10:51:55    322s] ### Time Record (Timing Data Generation) is uninstalled.
[12/06 10:51:55    322s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the map.
[12/06 10:51:55    322s] ### Net info: total nets: 10151
[12/06 10:51:55    322s] ### Net info: dirty nets: 80
[12/06 10:51:55    322s] ### Net info: marked as disconnected nets: 0
[12/06 10:51:55    322s] #num needed restored net=0
[12/06 10:51:55    322s] #need_extraction net=0 (total=10151)
[12/06 10:51:55    322s] ### Net info: fully routed nets: 42
[12/06 10:51:55    322s] ### Net info: trivial (< 2 pins) nets: 2516
[12/06 10:51:55    322s] ### Net info: unrouted nets: 7593
[12/06 10:51:55    322s] ### Net info: re-extraction nets: 0
[12/06 10:51:55    322s] ### Net info: ignored nets: 0
[12/06 10:51:55    322s] ### Net info: skip routing nets: 0
[12/06 10:51:56    322s] #Start reading timing information from file .timing_file_1090620.tif.gz ...
[12/06 10:51:56    322s] #Read in timing information for 36 ports, 7572 instances from timing file .timing_file_1090620.tif.gz.
[12/06 10:51:56    322s] ### import design signature (31): route=898609587 fixed_route=1996968648 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1718539230 dirty_area=0 del_dirty_area=0 cell=1601966732 placement=1140263062 pin_access=111764087 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 10:51:56    322s] ### Time Record (DB Import) is uninstalled.
[12/06 10:51:56    322s] #NanoRoute Version 21.17-s075_1 NR230308-2354/21_17-UB
[12/06 10:51:56    322s] #RTESIG:78da95d1c14ec3300c0660ce3c8595ed50a46dd84e93b45710574013ec3a059a7695da54
[12/06 10:51:56    322s] #       6ad2036f4f11a7a1b2aeb9facb6fc759ad0f4f7b104c3b32db80461d099ef72c5162b665
[12/06 10:51:56    322s] #       a9d27ba6e3587a7f10b7abf5cbeb9bc9a0b44d70907c745db381e2cbdbb6fe84c2957668
[12/06 10:51:56    322s] #       22041763edabbb5f2d1197f054332024b58fae72fd0686e0fa3fc46006a21dafd68f4314
[12/06 10:51:56    322s] #       9084d88fc5499aa7bca43921d1b99fc824921a623f5c9b498a96f145e9ca2820b9d3f873
[12/06 10:51:56    322s] #       20299bcec6e9b135f2fcdbb4c9e791c91588535d9d2e2f9fb2cc8008d1fac2f6c5689d1f
[12/06 10:51:56    322s] #       daffe4f8a5bef3ee9262623c5bcda491f29ad998720d62d698d97e8c9766baf9065c9309
[12/06 10:51:56    322s] #       fc
[12/06 10:51:56    322s] #
[12/06 10:51:56    322s] ### Time Record (Data Preparation) is installed.
[12/06 10:51:56    322s] #RTESIG:78da95d1bd4ec330100060669ee2e47608525beeceb19dac20564015b056863869a4d491
[12/06 10:51:56    322s] #       6267e0ed09301585a4f17adffd7ab57e7bd88360da91d90634ea40f0b8678912b32d4b95
[12/06 10:51:56    322s] #       de321d86d0eb9db85ead9f9e5f4c06a56d8283e4bd6d9b0d149fde9eea0f285c69fb2642
[12/06 10:51:56    322s] #       7031d6bebaf9d51271094f35034252fbe82ad76da00faefb430c66204e436a7ddf470149
[12/06 10:51:56    322s] #       88dd101ca579ca4b9a13129dfb919a445243ecfa4b6b92a2657c5175651490dc69fc7e90
[12/06 10:51:56    322s] #       944d6be3f8d81a797e376df279647205e25857c7e9e353961910215a5fd8ae18acf3fde9
[12/06 10:51:56    322s] #       3f397ca96fbd9b54b964103fd34d3766623cbbe1a891f2922598720d62d698d97e8c5333
[12/06 10:51:56    322s] #       5d7d010d0b16af
[12/06 10:51:56    322s] #
[12/06 10:51:56    322s] ### Time Record (Data Preparation) is uninstalled.
[12/06 10:51:56    322s] ### Time Record (Global Routing) is installed.
[12/06 10:51:56    322s] ### Time Record (Global Routing) is uninstalled.
[12/06 10:51:56    322s] #Total number of trivial nets (e.g. < 2 pins) = 2516 (skipped).
[12/06 10:51:56    322s] #Total number of routable nets = 7635.
[12/06 10:51:56    322s] #Total number of nets in the design = 10151.
[12/06 10:51:56    322s] #7593 routable nets do not have any wires.
[12/06 10:51:56    322s] #42 routable nets have routed wires.
[12/06 10:51:56    322s] #7593 nets will be global routed.
[12/06 10:51:56    322s] #42 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 10:51:56    322s] ### Time Record (Data Preparation) is installed.
[12/06 10:51:56    322s] #Start routing data preparation on Fri Dec  6 10:51:56 2024
[12/06 10:51:56    322s] #
[12/06 10:51:56    322s] #Minimum voltage of a net in the design = 0.000.
[12/06 10:51:56    322s] #Maximum voltage of a net in the design = 1.100.
[12/06 10:51:56    322s] #Voltage range [0.000 - 1.100] has 10149 nets.
[12/06 10:51:56    322s] #Voltage range [0.900 - 1.100] has 1 net.
[12/06 10:51:56    322s] #Voltage range [0.000 - 0.000] has 1 net.
[12/06 10:51:56    322s] #Build and mark too close pins for the same net.
[12/06 10:51:56    322s] ### Time Record (Cell Pin Access) is installed.
[12/06 10:51:56    322s] #Initial pin access analysis.
[12/06 10:51:56    322s] #Detail pin access analysis.
[12/06 10:51:56    322s] ### Time Record (Cell Pin Access) is uninstalled.
[12/06 10:51:56    323s] # M1           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.18500
[12/06 10:51:56    323s] # M2           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 10:51:56    323s] # M3           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 10:51:56    323s] # M4           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 10:51:56    323s] # M5           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 10:51:56    323s] # M6           V   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 10:51:56    323s] # M7           H   Track-Pitch = 0.20000    Line-2-Via Pitch = 0.20000
[12/06 10:51:56    323s] # M8           V   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/06 10:51:56    323s] # M9           H   Track-Pitch = 0.80000    Line-2-Via Pitch = 0.80000
[12/06 10:51:56    323s] # AP           V   Track-Pitch = 6.50000    Line-2-Via Pitch = 6.50000
[12/06 10:51:56    323s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=1(M1), bottom shield layer=1(M1)
[12/06 10:51:56    323s] #shield_bottom_stripe_layer=1(M1), shield_top_stripe_layer=10(AP)
[12/06 10:51:56    323s] #pin_access_rlayer=2(M2)
[12/06 10:51:56    323s] #shield_top_dpt_rlayer=-1 top_rlayer=10 top_trim_metal_rlayer=-1 rlayer_lowest=1 bottom_rlayer=1
[12/06 10:51:56    323s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[12/06 10:51:57    323s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2253.05 (MB), peak = 2512.62 (MB)
[12/06 10:51:57    323s] #Regenerating Ggrids automatically.
[12/06 10:51:57    323s] #Auto generating G-grids with size=15 tracks, using layer M3's pitch = 0.20000.
[12/06 10:51:57    323s] #Using automatically generated G-grids.
[12/06 10:51:58    324s] #Done routing data preparation.
[12/06 10:51:58    324s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2257.23 (MB), peak = 2512.62 (MB)
[12/06 10:51:58    324s] #
[12/06 10:51:58    324s] #Finished routing data preparation on Fri Dec  6 10:51:58 2024
[12/06 10:51:58    324s] #
[12/06 10:51:58    324s] #Cpu time = 00:00:02
[12/06 10:51:58    324s] #Elapsed time = 00:00:02
[12/06 10:51:58    324s] #Increased memory = 9.94 (MB)
[12/06 10:51:58    324s] #Total memory = 2257.23 (MB)
[12/06 10:51:58    324s] #Peak memory = 2512.62 (MB)
[12/06 10:51:58    324s] #
[12/06 10:51:58    324s] ### Time Record (Data Preparation) is uninstalled.
[12/06 10:51:58    324s] ### Time Record (Global Routing) is installed.
[12/06 10:51:58    324s] #
[12/06 10:51:58    324s] #Start global routing on Fri Dec  6 10:51:58 2024
[12/06 10:51:58    324s] #
[12/06 10:51:58    324s] #
[12/06 10:51:58    324s] #Start global routing initialization on Fri Dec  6 10:51:58 2024
[12/06 10:51:58    324s] #
[12/06 10:51:58    324s] #Number of eco nets is 0
[12/06 10:51:58    324s] #
[12/06 10:51:58    324s] #Start global routing data preparation on Fri Dec  6 10:51:58 2024
[12/06 10:51:58    324s] #
[12/06 10:51:58    324s] ### build_merged_routing_blockage_rect_list starts on Fri Dec  6 10:51:58 2024 with memory = 2258.18 (MB), peak = 2512.62 (MB)
[12/06 10:51:58    324s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:58    324s] #Start routing resource analysis on Fri Dec  6 10:51:58 2024
[12/06 10:51:58    324s] #
[12/06 10:51:58    324s] ### init_is_bin_blocked starts on Fri Dec  6 10:51:58 2024 with memory = 2258.18 (MB), peak = 2512.62 (MB)
[12/06 10:51:58    324s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:58    324s] ### PDHT_Row_Thread::compute_flow_cap starts on Fri Dec  6 10:51:58 2024 with memory = 2290.62 (MB), peak = 2512.62 (MB)
[12/06 10:51:59    326s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:02, real:00:00:02, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:59    326s] ### adjust_flow_cap starts on Fri Dec  6 10:51:59 2024 with memory = 2288.93 (MB), peak = 2512.62 (MB)
[12/06 10:51:59    326s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:59    326s] ### adjust_flow_per_partial_route_obs starts on Fri Dec  6 10:51:59 2024 with memory = 2288.93 (MB), peak = 2512.62 (MB)
[12/06 10:51:59    326s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:59    326s] ### set_via_blocked starts on Fri Dec  6 10:51:59 2024 with memory = 2288.93 (MB), peak = 2512.62 (MB)
[12/06 10:51:59    326s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:59    326s] ### copy_flow starts on Fri Dec  6 10:51:59 2024 with memory = 2288.93 (MB), peak = 2512.62 (MB)
[12/06 10:51:59    326s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:59    326s] #Routing resource analysis is done on Fri Dec  6 10:51:59 2024
[12/06 10:51:59    326s] #
[12/06 10:51:59    326s] ### report_flow_cap starts on Fri Dec  6 10:51:59 2024 with memory = 2288.93 (MB), peak = 2512.62 (MB)
[12/06 10:51:59    326s] #  Resource Analysis:
[12/06 10:51:59    326s] #
[12/06 10:51:59    326s] #               Routing  #Avail      #Track     #Total     %Gcell
[12/06 10:51:59    326s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[12/06 10:51:59    326s] #  --------------------------------------------------------------
[12/06 10:51:59    326s] #  M1             H        4885        2614      250000     1.57%
[12/06 10:51:59    326s] #  M2             V        5405        2095      250000     0.00%
[12/06 10:51:59    326s] #  M3             H        5996        1503      250000     0.00%
[12/06 10:51:59    326s] #  M4             V        5405        2095      250000     0.00%
[12/06 10:51:59    326s] #  M5             H        1514        5985      250000    79.68%
[12/06 10:51:59    326s] #  M6             V        1514        5986      250000    79.68%
[12/06 10:51:59    326s] #  M7             H        7499           0      250000     0.00%
[12/06 10:51:59    326s] #  M8             V        1875           0      250000     0.00%
[12/06 10:51:59    326s] #  M9             H        1875           0      250000     0.00%
[12/06 10:51:59    326s] #  AP             V         230           0      250000    54.00%
[12/06 10:51:59    326s] #  --------------------------------------------------------------
[12/06 10:51:59    326s] #  Total                  36199      27.04%     2500000    21.49%
[12/06 10:51:59    326s] #
[12/06 10:51:59    326s] #  43 nets (0.42%) with 1 preferred extra spacing.
[12/06 10:51:59    326s] #
[12/06 10:51:59    326s] #
[12/06 10:51:59    326s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:59    326s] ### analyze_m2_tracks starts on Fri Dec  6 10:51:59 2024 with memory = 2288.93 (MB), peak = 2512.62 (MB)
[12/06 10:51:59    326s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:59    326s] ### report_initial_resource starts on Fri Dec  6 10:51:59 2024 with memory = 2288.93 (MB), peak = 2512.62 (MB)
[12/06 10:51:59    326s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:59    326s] ### mark_pg_pins_accessibility starts on Fri Dec  6 10:51:59 2024 with memory = 2288.93 (MB), peak = 2512.62 (MB)
[12/06 10:51:59    326s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:59    326s] ### set_net_region starts on Fri Dec  6 10:51:59 2024 with memory = 2288.93 (MB), peak = 2512.62 (MB)
[12/06 10:51:59    326s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:59    326s] #
[12/06 10:51:59    326s] #Global routing data preparation is done on Fri Dec  6 10:51:59 2024
[12/06 10:51:59    326s] #
[12/06 10:51:59    326s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2288.93 (MB), peak = 2512.62 (MB)
[12/06 10:51:59    326s] #
[12/06 10:51:59    326s] ### prepare_level starts on Fri Dec  6 10:51:59 2024 with memory = 2288.93 (MB), peak = 2512.62 (MB)
[12/06 10:51:59    326s] ### init level 1 starts on Fri Dec  6 10:51:59 2024 with memory = 2288.93 (MB), peak = 2512.62 (MB)
[12/06 10:51:59    326s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:59    326s] ### Level 1 hgrid = 500 X 500
[12/06 10:51:59    326s] ### init level 2 starts on Fri Dec  6 10:51:59 2024 with memory = 2288.93 (MB), peak = 2512.62 (MB)
[12/06 10:51:59    326s] ### init level 2 cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:59    326s] ### Level 2 hgrid = 125 X 125
[12/06 10:51:59    326s] ### init level 3 starts on Fri Dec  6 10:51:59 2024 with memory = 2295.10 (MB), peak = 2512.62 (MB)
[12/06 10:51:59    326s] ### init level 3 cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:59    326s] ### Level 3 hgrid = 32 X 32  (large_net only)
[12/06 10:51:59    326s] ### prepare_level_flow starts on Fri Dec  6 10:51:59 2024 with memory = 2295.36 (MB), peak = 2512.62 (MB)
[12/06 10:51:59    326s] ### init_flow_edge starts on Fri Dec  6 10:51:59 2024 with memory = 2295.36 (MB), peak = 2512.62 (MB)
[12/06 10:51:59    326s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:59    326s] ### init_flow_edge starts on Fri Dec  6 10:51:59 2024 with memory = 2296.10 (MB), peak = 2512.62 (MB)
[12/06 10:51:59    326s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:59    326s] ### init_flow_edge starts on Fri Dec  6 10:51:59 2024 with memory = 2296.10 (MB), peak = 2512.62 (MB)
[12/06 10:51:59    326s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:59    326s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:59    326s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:59    326s] #
[12/06 10:51:59    326s] #Global routing initialization is done on Fri Dec  6 10:51:59 2024
[12/06 10:51:59    326s] #
[12/06 10:51:59    326s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 2296.10 (MB), peak = 2512.62 (MB)
[12/06 10:51:59    326s] #
[12/06 10:51:59    326s] ### routing large nets 
[12/06 10:51:59    326s] #start global routing iteration 1...
[12/06 10:51:59    326s] ### init_flow_edge starts on Fri Dec  6 10:51:59 2024 with memory = 2296.10 (MB), peak = 2512.62 (MB)
[12/06 10:51:59    326s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:51:59    326s] ### routing at level 3 (topmost level) iter 0
[12/06 10:51:59    326s] ### Uniform Hboxes (8x8)
[12/06 10:51:59    326s] ### routing at level 2 iter 0 for 0 hboxes
[12/06 10:52:00    326s] ### Uniform Hboxes (31x31)
[12/06 10:52:00    326s] ### routing at level 1 iter 0 for 0 hboxes
[12/06 10:52:00    326s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2292.62 (MB), peak = 2512.62 (MB)
[12/06 10:52:00    326s] #
[12/06 10:52:00    326s] #start global routing iteration 2...
[12/06 10:52:00    326s] ### init_flow_edge starts on Fri Dec  6 10:52:00 2024 with memory = 2292.62 (MB), peak = 2512.62 (MB)
[12/06 10:52:00    326s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:00    326s] ### cal_flow starts on Fri Dec  6 10:52:00 2024 with memory = 2292.27 (MB), peak = 2512.62 (MB)
[12/06 10:52:00    326s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:00    326s] ### Uniform Hboxes (7x7)
[12/06 10:52:00    326s] ### routing at level 1 iter 0 for 0 hboxes
[12/06 10:52:01    327s] ### measure_qor starts on Fri Dec  6 10:52:01 2024 with memory = 2294.91 (MB), peak = 2512.62 (MB)
[12/06 10:52:01    327s] ### measure_congestion starts on Fri Dec  6 10:52:01 2024 with memory = 2294.91 (MB), peak = 2512.62 (MB)
[12/06 10:52:01    327s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:01    327s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:01    327s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2294.26 (MB), peak = 2512.62 (MB)
[12/06 10:52:01    327s] #
[12/06 10:52:01    327s] #start global routing iteration 3...
[12/06 10:52:01    327s] ### init_flow_edge starts on Fri Dec  6 10:52:01 2024 with memory = 2294.26 (MB), peak = 2512.62 (MB)
[12/06 10:52:01    327s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:01    327s] ### cal_flow starts on Fri Dec  6 10:52:01 2024 with memory = 2294.26 (MB), peak = 2512.62 (MB)
[12/06 10:52:01    327s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:01    327s] ### routing at level 2 (topmost level) iter 0
[12/06 10:52:01    328s] ### measure_qor starts on Fri Dec  6 10:52:01 2024 with memory = 2294.26 (MB), peak = 2512.62 (MB)
[12/06 10:52:01    328s] ### measure_congestion starts on Fri Dec  6 10:52:01 2024 with memory = 2294.26 (MB), peak = 2512.62 (MB)
[12/06 10:52:01    328s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:01    328s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:01    328s] ### routing at level 2 (topmost level) iter 1
[12/06 10:52:01    328s] ### measure_qor starts on Fri Dec  6 10:52:01 2024 with memory = 2294.26 (MB), peak = 2512.62 (MB)
[12/06 10:52:01    328s] ### measure_congestion starts on Fri Dec  6 10:52:01 2024 with memory = 2294.26 (MB), peak = 2512.62 (MB)
[12/06 10:52:01    328s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:01    328s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:01    328s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2294.26 (MB), peak = 2512.62 (MB)
[12/06 10:52:01    328s] #
[12/06 10:52:01    328s] #start global routing iteration 4...
[12/06 10:52:01    328s] ### Uniform Hboxes (7x7)
[12/06 10:52:01    328s] ### routing at level 1 iter 0 for 0 hboxes
[12/06 10:52:03    329s] ### measure_qor starts on Fri Dec  6 10:52:03 2024 with memory = 2299.18 (MB), peak = 2512.62 (MB)
[12/06 10:52:03    329s] ### measure_congestion starts on Fri Dec  6 10:52:03 2024 with memory = 2299.18 (MB), peak = 2512.62 (MB)
[12/06 10:52:03    329s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:03    329s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:03    329s] ### measure_congestion starts on Fri Dec  6 10:52:03 2024 with memory = 2293.63 (MB), peak = 2512.62 (MB)
[12/06 10:52:03    329s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:03    329s] ### Uniform Hboxes (7x7)
[12/06 10:52:03    329s] ### routing at level 1 iter 1 for 0 hboxes
[12/06 10:52:05    331s] ### measure_qor starts on Fri Dec  6 10:52:05 2024 with memory = 2297.21 (MB), peak = 2512.62 (MB)
[12/06 10:52:05    331s] ### measure_congestion starts on Fri Dec  6 10:52:05 2024 with memory = 2297.21 (MB), peak = 2512.62 (MB)
[12/06 10:52:05    331s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:05    331s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:05    331s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 2295.26 (MB), peak = 2512.62 (MB)
[12/06 10:52:05    331s] #
[12/06 10:52:05    331s] ### route_end starts on Fri Dec  6 10:52:05 2024 with memory = 2295.26 (MB), peak = 2512.62 (MB)
[12/06 10:52:05    331s] #
[12/06 10:52:05    331s] #Total number of trivial nets (e.g. < 2 pins) = 2516 (skipped).
[12/06 10:52:05    331s] #Total number of routable nets = 7635.
[12/06 10:52:05    331s] #Total number of nets in the design = 10151.
[12/06 10:52:05    331s] #
[12/06 10:52:05    331s] #7635 routable nets have routed wires.
[12/06 10:52:05    331s] #42 detail routed (routable) nets have been constrained (e.g. have preferred extra spacing, require shielding etc.)
[12/06 10:52:05    331s] #
[12/06 10:52:05    331s] #Routed nets constraints summary:
[12/06 10:52:05    331s] #-----------------------------
[12/06 10:52:05    331s] #        Rules   Unconstrained  
[12/06 10:52:05    331s] #-----------------------------
[12/06 10:52:05    331s] #      Default            7593  
[12/06 10:52:05    331s] #-----------------------------
[12/06 10:52:05    331s] #        Total            7593  
[12/06 10:52:05    331s] #-----------------------------
[12/06 10:52:05    331s] #
[12/06 10:52:05    331s] #Routing constraints summary of the whole design:
[12/06 10:52:05    331s] #------------------------------------------------
[12/06 10:52:05    331s] #        Rules   Pref Extra Space   Unconstrained  
[12/06 10:52:05    331s] #------------------------------------------------
[12/06 10:52:05    331s] #      Default                 42            7593  
[12/06 10:52:05    331s] #------------------------------------------------
[12/06 10:52:05    331s] #        Total                 42            7593  
[12/06 10:52:05    331s] #------------------------------------------------
[12/06 10:52:05    331s] #
[12/06 10:52:05    331s] ### adjust_flow_per_partial_route_obs starts on Fri Dec  6 10:52:05 2024 with memory = 2295.26 (MB), peak = 2512.62 (MB)
[12/06 10:52:05    331s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:05    331s] ### cal_base_flow starts on Fri Dec  6 10:52:05 2024 with memory = 2295.26 (MB), peak = 2512.62 (MB)
[12/06 10:52:05    331s] ### init_flow_edge starts on Fri Dec  6 10:52:05 2024 with memory = 2295.26 (MB), peak = 2512.62 (MB)
[12/06 10:52:05    331s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:05    331s] ### cal_flow starts on Fri Dec  6 10:52:05 2024 with memory = 2295.26 (MB), peak = 2512.62 (MB)
[12/06 10:52:05    331s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:05    331s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:05    331s] ### report_overcon starts on Fri Dec  6 10:52:05 2024 with memory = 2295.26 (MB), peak = 2512.62 (MB)
[12/06 10:52:05    332s] #
[12/06 10:52:05    332s] #  Congestion Analysis: (blocked Gcells are excluded)
[12/06 10:52:05    332s] #
[12/06 10:52:05    332s] #                 OverCon       OverCon       OverCon       OverCon          
[12/06 10:52:05    332s] #                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
[12/06 10:52:05    332s] #     Layer           (1)           (2)           (3)           (4)   OverCon  Flow/Cap
[12/06 10:52:05    332s] #  ----------------------------------------------------------------------------------------
[12/06 10:52:05    332s] #  M1            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.35  
[12/06 10:52:05    332s] #  M2           12(0.00%)      6(0.00%)      2(0.00%)      1(0.00%)   (0.01%)     0.30  
[12/06 10:52:05    332s] #  M3            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.22  
[12/06 10:52:05    332s] #  M4            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.30  
[12/06 10:52:05    332s] #  M5            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.80  
[12/06 10:52:05    332s] #  M6            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.80  
[12/06 10:52:05    332s] #  M7            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/06 10:52:05    332s] #  M8            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/06 10:52:05    332s] #  M9            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/06 10:52:05    332s] #  AP            0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)     0.00  
[12/06 10:52:05    332s] #  ----------------------------------------------------------------------------------------
[12/06 10:52:05    332s] #     Total     12(0.00%)      6(0.00%)      2(0.00%)      1(0.00%)   (0.00%)
[12/06 10:52:05    332s] #
[12/06 10:52:05    332s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 4
[12/06 10:52:05    332s] #  Overflow after GR: 0.00% H + 0.00% V
[12/06 10:52:05    332s] #
[12/06 10:52:05    332s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:05    332s] ### cal_base_flow starts on Fri Dec  6 10:52:05 2024 with memory = 2295.26 (MB), peak = 2512.62 (MB)
[12/06 10:52:05    332s] ### init_flow_edge starts on Fri Dec  6 10:52:05 2024 with memory = 2295.26 (MB), peak = 2512.62 (MB)
[12/06 10:52:05    332s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:05    332s] ### cal_flow starts on Fri Dec  6 10:52:05 2024 with memory = 2295.26 (MB), peak = 2512.62 (MB)
[12/06 10:52:05    332s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:05    332s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:05    332s] ### generate_cong_map_content starts on Fri Dec  6 10:52:05 2024 with memory = 2295.26 (MB), peak = 2512.62 (MB)
[12/06 10:52:05    332s] ### Sync with Inovus CongMap starts on Fri Dec  6 10:52:05 2024 with memory = 2301.98 (MB), peak = 2512.62 (MB)
[12/06 10:52:05    332s] #Hotspot report including placement blocked areas
[12/06 10:52:05    332s] OPERPROF: Starting HotSpotCal at level 1, MEM:2694.6M, EPOCH TIME: 1733500325.906333
[12/06 10:52:05    332s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/06 10:52:05    332s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[12/06 10:52:05    332s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/06 10:52:05    332s] [hotspot] |   M1(H)    |          0.00 |          0.00 |   (none)                            |
[12/06 10:52:05    332s] [hotspot] |   M2(V)    |          0.00 |          0.00 |   (none)                            |
[12/06 10:52:05    332s] [hotspot] |   M3(H)    |          0.00 |          0.00 |   (none)                            |
[12/06 10:52:06    332s] [hotspot] |   M4(V)    |          0.00 |          0.00 |   (none)                            |
[12/06 10:52:06    332s] [hotspot] |   M5(H)    |         54.30 |       4936.13 |    -0.01    14.39    28.80    43.20 |
[12/06 10:52:06    332s] [hotspot] |   M6(V)    |         54.30 |       4936.13 |    14.39    -0.01    43.20    28.80 |
[12/06 10:52:06    332s] [hotspot] |   M7(H)    |          0.00 |          0.00 |   (none)                            |
[12/06 10:52:06    332s] [hotspot] |   M8(V)    |          0.00 |          0.00 |   (none)                            |
[12/06 10:52:06    332s] [hotspot] |   M9(H)    |          0.00 |          0.00 |   (none)                            |
[12/06 10:52:06    332s] [hotspot] |   AP(V)    |          0.00 |          0.00 |   (none)                            |
[12/06 10:52:06    332s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/06 10:52:06    332s] [hotspot] |   worst    | (M5)    54.30 | (M5)  4936.13 |                                     |
[12/06 10:52:06    332s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/06 10:52:06    332s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[12/06 10:52:06    332s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[12/06 10:52:06    332s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[12/06 10:52:06    332s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[12/06 10:52:06    332s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[12/06 10:52:06    332s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.385, REAL:0.386, MEM:2710.6M, EPOCH TIME: 1733500326.292692
[12/06 10:52:06    332s] ### Sync with Inovus CongMap cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:06    332s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:06    332s] ### update starts on Fri Dec  6 10:52:06 2024 with memory = 2281.48 (MB), peak = 2512.62 (MB)
[12/06 10:52:06    332s] #Complete Global Routing.
[12/06 10:52:06    332s] #Total number of nets with non-default rule or having extra spacing = 43
[12/06 10:52:06    332s] #Total wire length = 720445 um.
[12/06 10:52:06    332s] #Total half perimeter of net bounding box = 689328 um.
[12/06 10:52:06    332s] #Total wire length on LAYER M1 = 86550 um.
[12/06 10:52:06    332s] #Total wire length on LAYER M2 = 182938 um.
[12/06 10:52:06    332s] #Total wire length on LAYER M3 = 227819 um.
[12/06 10:52:06    332s] #Total wire length on LAYER M4 = 177943 um.
[12/06 10:52:06    332s] #Total wire length on LAYER M5 = 0 um.
[12/06 10:52:06    332s] #Total wire length on LAYER M6 = 0 um.
[12/06 10:52:06    332s] #Total wire length on LAYER M7 = 44277 um.
[12/06 10:52:06    332s] #Total wire length on LAYER M8 = 849 um.
[12/06 10:52:06    332s] #Total wire length on LAYER M9 = 69 um.
[12/06 10:52:06    332s] #Total wire length on LAYER AP = 0 um.
[12/06 10:52:06    332s] #Total number of vias = 58494
[12/06 10:52:06    332s] #Total number of multi-cut vias = 42 (  0.1%)
[12/06 10:52:06    332s] #Total number of single cut vias = 58452 ( 99.9%)
[12/06 10:52:06    332s] #Up-Via Summary (total 58494):
[12/06 10:52:06    332s] #                   single-cut          multi-cut      Total
[12/06 10:52:06    332s] #-----------------------------------------------------------
[12/06 10:52:06    332s] # M1             29705 ( 99.9%)        42 (  0.1%)      29747
[12/06 10:52:06    332s] # M2             20719 (100.0%)         0 (  0.0%)      20719
[12/06 10:52:06    332s] # M3              6293 (100.0%)         0 (  0.0%)       6293
[12/06 10:52:06    332s] # M4               531 (100.0%)         0 (  0.0%)        531
[12/06 10:52:06    332s] # M5               531 (100.0%)         0 (  0.0%)        531
[12/06 10:52:06    332s] # M6               531 (100.0%)         0 (  0.0%)        531
[12/06 10:52:06    332s] # M7               138 (100.0%)         0 (  0.0%)        138
[12/06 10:52:06    332s] # M8                 4 (100.0%)         0 (  0.0%)          4
[12/06 10:52:06    332s] #-----------------------------------------------------------
[12/06 10:52:06    332s] #                58452 ( 99.9%)        42 (  0.1%)      58494 
[12/06 10:52:06    332s] #
[12/06 10:52:06    332s] ### update cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:06    332s] ### report_overcon starts on Fri Dec  6 10:52:06 2024 with memory = 2281.48 (MB), peak = 2512.62 (MB)
[12/06 10:52:06    332s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:06    332s] ### report_overcon starts on Fri Dec  6 10:52:06 2024 with memory = 2281.48 (MB), peak = 2512.62 (MB)
[12/06 10:52:06    332s] #Max overcon = 4 tracks.
[12/06 10:52:06    332s] #Total overcon = 0.00%.
[12/06 10:52:06    332s] #Worst layer Gcell overcon rate = 0.00%.
[12/06 10:52:06    332s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:06    332s] ### route_end cpu:00:00:01, real:00:00:01, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:06    332s] ### global_route design signature (34): route=427763492 net_attr=982558435
[12/06 10:52:06    332s] #
[12/06 10:52:06    332s] #Global routing statistics:
[12/06 10:52:06    332s] #Cpu time = 00:00:08
[12/06 10:52:06    332s] #Elapsed time = 00:00:08
[12/06 10:52:06    332s] #Increased memory = 18.03 (MB)
[12/06 10:52:06    332s] #Total memory = 2275.26 (MB)
[12/06 10:52:06    332s] #Peak memory = 2512.62 (MB)
[12/06 10:52:06    332s] #
[12/06 10:52:06    332s] #Finished global routing on Fri Dec  6 10:52:06 2024
[12/06 10:52:06    332s] #
[12/06 10:52:06    332s] #
[12/06 10:52:06    332s] ### Time Record (Global Routing) is uninstalled.
[12/06 10:52:06    332s] ### Time Record (Data Preparation) is installed.
[12/06 10:52:06    332s] ### Time Record (Data Preparation) is uninstalled.
[12/06 10:52:06    332s] ### track-assign external-init starts on Fri Dec  6 10:52:06 2024 with memory = 2242.75 (MB), peak = 2512.62 (MB)
[12/06 10:52:06    332s] ### Time Record (Track Assignment) is installed.
[12/06 10:52:06    332s] ### Time Record (Track Assignment) is uninstalled.
[12/06 10:52:06    332s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:06    332s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2242.75 (MB), peak = 2512.62 (MB)
[12/06 10:52:06    332s] ### track-assign engine-init starts on Fri Dec  6 10:52:06 2024 with memory = 2242.75 (MB), peak = 2512.62 (MB)
[12/06 10:52:06    332s] ### Time Record (Track Assignment) is installed.
[12/06 10:52:06    332s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:06    332s] ### track-assign core-engine starts on Fri Dec  6 10:52:06 2024 with memory = 2242.75 (MB), peak = 2512.62 (MB)
[12/06 10:52:06    332s] #Start Track Assignment.
[12/06 10:52:08    334s] #Done with 12299 horizontal wires in 16 hboxes and 13294 vertical wires in 16 hboxes.
[12/06 10:52:11    337s] #Done with 2256 horizontal wires in 16 hboxes and 2038 vertical wires in 16 hboxes.
[12/06 10:52:12    338s] #Done with 16 horizontal wires in 16 hboxes and 16 vertical wires in 16 hboxes.
[12/06 10:52:12    338s] #
[12/06 10:52:12    338s] #Track assignment summary:
[12/06 10:52:12    338s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[12/06 10:52:12    338s] #------------------------------------------------------------------------
[12/06 10:52:12    338s] # M1         86423.69 	  0.08%  	  0.00% 	  0.08%
[12/06 10:52:12    338s] # M2        181498.31 	  0.02%  	  0.00% 	  0.00%
[12/06 10:52:12    338s] # M3        217172.91 	  0.03%  	  0.00% 	  0.00%
[12/06 10:52:12    338s] # M4        171023.21 	  0.02%  	  0.00% 	  0.01%
[12/06 10:52:12    338s] # M5             0.00 	  0.00%  	  0.00% 	  0.00%
[12/06 10:52:12    338s] # M6             0.00 	  0.00%  	  0.00% 	  0.00%
[12/06 10:52:12    338s] # M7         44264.10 	  0.01%  	  0.00% 	  0.00%
[12/06 10:52:12    338s] # M8           845.60 	  0.00%  	  0.00% 	  0.00%
[12/06 10:52:12    338s] # M9            69.80 	  0.00%  	  0.00% 	  0.00%
[12/06 10:52:12    338s] # AP             0.00 	  0.00%  	  0.00% 	  0.00%
[12/06 10:52:12    338s] #------------------------------------------------------------------------
[12/06 10:52:12    338s] # All      701297.62  	  0.03% 	  0.00% 	  0.00%
[12/06 10:52:12    338s] #Complete Track Assignment.
[12/06 10:52:12    338s] #Total number of nets with non-default rule or having extra spacing = 43
[12/06 10:52:12    338s] #Total wire length = 717349 um.
[12/06 10:52:12    338s] #Total half perimeter of net bounding box = 689328 um.
[12/06 10:52:12    338s] #Total wire length on LAYER M1 = 86404 um.
[12/06 10:52:12    338s] #Total wire length on LAYER M2 = 182080 um.
[12/06 10:52:12    338s] #Total wire length on LAYER M3 = 226157 um.
[12/06 10:52:12    338s] #Total wire length on LAYER M4 = 177585 um.
[12/06 10:52:12    338s] #Total wire length on LAYER M5 = 0 um.
[12/06 10:52:12    338s] #Total wire length on LAYER M6 = 0 um.
[12/06 10:52:12    338s] #Total wire length on LAYER M7 = 44236 um.
[12/06 10:52:12    338s] #Total wire length on LAYER M8 = 819 um.
[12/06 10:52:12    338s] #Total wire length on LAYER M9 = 69 um.
[12/06 10:52:12    338s] #Total wire length on LAYER AP = 0 um.
[12/06 10:52:12    338s] #Total number of vias = 58494
[12/06 10:52:12    338s] #Total number of multi-cut vias = 42 (  0.1%)
[12/06 10:52:12    338s] #Total number of single cut vias = 58452 ( 99.9%)
[12/06 10:52:12    338s] #Up-Via Summary (total 58494):
[12/06 10:52:12    338s] #                   single-cut          multi-cut      Total
[12/06 10:52:12    338s] #-----------------------------------------------------------
[12/06 10:52:12    338s] # M1             29705 ( 99.9%)        42 (  0.1%)      29747
[12/06 10:52:12    338s] # M2             20719 (100.0%)         0 (  0.0%)      20719
[12/06 10:52:12    338s] # M3              6293 (100.0%)         0 (  0.0%)       6293
[12/06 10:52:12    338s] # M4               531 (100.0%)         0 (  0.0%)        531
[12/06 10:52:12    338s] # M5               531 (100.0%)         0 (  0.0%)        531
[12/06 10:52:12    338s] # M6               531 (100.0%)         0 (  0.0%)        531
[12/06 10:52:12    338s] # M7               138 (100.0%)         0 (  0.0%)        138
[12/06 10:52:12    338s] # M8                 4 (100.0%)         0 (  0.0%)          4
[12/06 10:52:12    338s] #-----------------------------------------------------------
[12/06 10:52:12    338s] #                58452 ( 99.9%)        42 (  0.1%)      58494 
[12/06 10:52:12    338s] #
[12/06 10:52:12    338s] ### track_assign design signature (37): route=1368841540
[12/06 10:52:12    338s] ### track-assign core-engine cpu:00:00:06, real:00:00:06, mem:2.2 GB, peak:2.5 GB
[12/06 10:52:12    338s] ### Time Record (Track Assignment) is uninstalled.
[12/06 10:52:12    338s] #cpu time = 00:00:06, elapsed time = 00:00:06, memory = 2285.22 (MB), peak = 2512.62 (MB)
[12/06 10:52:12    338s] #
[12/06 10:52:12    338s] #number of short segments in preferred routing layers
[12/06 10:52:12    338s] #	
[12/06 10:52:12    338s] #	
[12/06 10:52:12    338s] #
[12/06 10:52:12    338s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[12/06 10:52:12    338s] #Cpu time = 00:00:17
[12/06 10:52:12    338s] #Elapsed time = 00:00:17
[12/06 10:52:12    338s] #Increased memory = 38.16 (MB)
[12/06 10:52:12    338s] #Total memory = 2285.45 (MB)
[12/06 10:52:12    338s] #Peak memory = 2512.62 (MB)
[12/06 10:52:12    338s] ### Time Record (Detail Routing) is installed.
[12/06 10:52:12    339s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/06 10:52:12    339s] #
[12/06 10:52:12    339s] #Start Detail Routing..
[12/06 10:52:13    339s] #start initial detail routing ...
[12/06 10:52:13    339s] ### Design has 0 dirty nets, 9456 dirty-areas)
[12/06 10:52:17    344s] #    completing 10% with 29 violations
[12/06 10:52:17    344s] #    elapsed time = 00:00:05, memory = 2332.19 (MB)
[12/06 10:52:25    351s] #    completing 20% with 58 violations
[12/06 10:52:25    351s] #    elapsed time = 00:00:13, memory = 2331.24 (MB)
[12/06 10:52:29    355s] #    completing 30% with 84 violations
[12/06 10:52:29    355s] #    elapsed time = 00:00:16, memory = 2333.76 (MB)
[12/06 10:52:37    363s] #    completing 40% with 68 violations
[12/06 10:52:37    363s] #    elapsed time = 00:00:24, memory = 2331.95 (MB)
[12/06 10:52:45    371s] #    completing 50% with 37 violations
[12/06 10:52:45    371s] #    elapsed time = 00:00:32, memory = 2335.37 (MB)
[12/06 10:52:50    376s] #    completing 60% with 42 violations
[12/06 10:52:50    376s] #    elapsed time = 00:00:37, memory = 2333.39 (MB)
[12/06 10:52:57    383s] #    completing 70% with 72 violations
[12/06 10:52:57    383s] #    elapsed time = 00:00:44, memory = 2329.59 (MB)
[12/06 10:53:01    387s] #    completing 80% with 85 violations
[12/06 10:53:01    387s] #    elapsed time = 00:00:48, memory = 2334.15 (MB)
[12/06 10:53:09    395s] #    completing 90% with 71 violations
[12/06 10:53:09    395s] #    elapsed time = 00:00:56, memory = 2328.97 (MB)
[12/06 10:53:17    403s] #    completing 100% with 46 violations
[12/06 10:53:17    403s] #    elapsed time = 00:01:04, memory = 2327.54 (MB)
[12/06 10:53:17    403s] ### Routing stats: routing = 12.50% drc-check-only = 20.52% dirty-area = 20.57%
[12/06 10:53:17    403s] #   number of violations = 46
[12/06 10:53:17    403s] #
[12/06 10:53:17    403s] #    By Layer and Type :
[12/06 10:53:17    403s] #	         MetSpc   EOLSpc    Short   CutSpc      Mar   Totals
[12/06 10:53:17    403s] #	M1            0        1        0        9        0       10
[12/06 10:53:17    403s] #	M2            5        0       29        0        2       36
[12/06 10:53:17    403s] #	Totals        5        1       29        9        2       46
[12/06 10:53:17    403s] #cpu time = 00:01:04, elapsed time = 00:01:04, memory = 2286.27 (MB), peak = 2512.62 (MB)
[12/06 10:53:17    403s] #start 1st optimization iteration ...
[12/06 10:53:18    404s] ### Routing stats: routing = 12.50% drc-check-only = 20.52% dirty-area = 20.57%
[12/06 10:53:18    404s] #   number of violations = 27
[12/06 10:53:18    404s] #
[12/06 10:53:18    404s] #    By Layer and Type :
[12/06 10:53:18    404s] #	         MetSpc    Short   MinStp      Mar   Totals
[12/06 10:53:18    404s] #	M1            0        0        0        0        0
[12/06 10:53:18    404s] #	M2            1       21        2        3       27
[12/06 10:53:18    404s] #	Totals        1       21        2        3       27
[12/06 10:53:18    404s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2283.40 (MB), peak = 2512.62 (MB)
[12/06 10:53:18    404s] #start 2nd optimization iteration ...
[12/06 10:53:19    405s] ### Routing stats: routing = 12.50% drc-check-only = 20.52% dirty-area = 20.57%
[12/06 10:53:19    405s] #   number of violations = 25
[12/06 10:53:19    405s] #
[12/06 10:53:19    405s] #    By Layer and Type :
[12/06 10:53:19    405s] #	         MetSpc   EOLSpc    Short      Mar   Totals
[12/06 10:53:19    405s] #	M1            0        0        0        0        0
[12/06 10:53:19    405s] #	M2            2        2       20        1       25
[12/06 10:53:19    405s] #	Totals        2        2       20        1       25
[12/06 10:53:19    405s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2283.17 (MB), peak = 2512.62 (MB)
[12/06 10:53:19    405s] #start 3rd optimization iteration ...
[12/06 10:53:20    406s] ### Routing stats: routing = 12.51% drc-check-only = 20.52% dirty-area = 20.57%
[12/06 10:53:20    406s] #   number of violations = 0
[12/06 10:53:20    406s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2282.71 (MB), peak = 2512.62 (MB)
[12/06 10:53:20    406s] #Complete Detail Routing.
[12/06 10:53:20    406s] #Total number of nets with non-default rule or having extra spacing = 43
[12/06 10:53:20    406s] #Total wire length = 726959 um.
[12/06 10:53:20    406s] #Total half perimeter of net bounding box = 689328 um.
[12/06 10:53:20    406s] #Total wire length on LAYER M1 = 94105 um.
[12/06 10:53:20    406s] #Total wire length on LAYER M2 = 189750 um.
[12/06 10:53:20    406s] #Total wire length on LAYER M3 = 219518 um.
[12/06 10:53:20    406s] #Total wire length on LAYER M4 = 177652 um.
[12/06 10:53:20    406s] #Total wire length on LAYER M5 = 68 um.
[12/06 10:53:20    406s] #Total wire length on LAYER M6 = 90 um.
[12/06 10:53:20    406s] #Total wire length on LAYER M7 = 45016 um.
[12/06 10:53:20    406s] #Total wire length on LAYER M8 = 699 um.
[12/06 10:53:20    406s] #Total wire length on LAYER M9 = 62 um.
[12/06 10:53:20    406s] #Total wire length on LAYER AP = 0 um.
[12/06 10:53:20    406s] #Total number of vias = 60778
[12/06 10:53:20    406s] #Total number of multi-cut vias = 55 (  0.1%)
[12/06 10:53:20    406s] #Total number of single cut vias = 60723 ( 99.9%)
[12/06 10:53:20    406s] #Up-Via Summary (total 60778):
[12/06 10:53:20    406s] #                   single-cut          multi-cut      Total
[12/06 10:53:20    406s] #-----------------------------------------------------------
[12/06 10:53:20    406s] # M1             31253 ( 99.9%)        42 (  0.1%)      31295
[12/06 10:53:20    406s] # M2             21503 (100.0%)         0 (  0.0%)      21503
[12/06 10:53:20    406s] # M3              6315 (100.0%)         0 (  0.0%)       6315
[12/06 10:53:20    406s] # M4               539 (100.0%)         0 (  0.0%)        539
[12/06 10:53:20    406s] # M5               534 (100.0%)         0 (  0.0%)        534
[12/06 10:53:20    406s] # M6               521 ( 97.6%)        13 (  2.4%)        534
[12/06 10:53:20    406s] # M7                54 (100.0%)         0 (  0.0%)         54
[12/06 10:53:20    406s] # M8                 4 (100.0%)         0 (  0.0%)          4
[12/06 10:53:20    406s] #-----------------------------------------------------------
[12/06 10:53:20    406s] #                60723 ( 99.9%)        55 (  0.1%)      60778 
[12/06 10:53:20    406s] #
[12/06 10:53:20    406s] #Total number of DRC violations = 0
[12/06 10:53:20    406s] ### Time Record (Detail Routing) is uninstalled.
[12/06 10:53:20    406s] #Cpu time = 00:01:08
[12/06 10:53:20    406s] #Elapsed time = 00:01:08
[12/06 10:53:20    406s] #Increased memory = -2.75 (MB)
[12/06 10:53:20    406s] #Total memory = 2282.71 (MB)
[12/06 10:53:20    406s] #Peak memory = 2512.62 (MB)
[12/06 10:53:20    406s] ### Time Record (Antenna Fixing) is installed.
[12/06 10:53:20    406s] #
[12/06 10:53:20    406s] #start routing for process antenna violation fix ...
[12/06 10:53:20    406s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/06 10:53:21    407s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 2282.52 (MB), peak = 2512.62 (MB)
[12/06 10:53:21    407s] #
[12/06 10:53:21    407s] #Total number of nets with non-default rule or having extra spacing = 43
[12/06 10:53:21    407s] #Total wire length = 726959 um.
[12/06 10:53:21    407s] #Total half perimeter of net bounding box = 689328 um.
[12/06 10:53:21    407s] #Total wire length on LAYER M1 = 94105 um.
[12/06 10:53:21    407s] #Total wire length on LAYER M2 = 189750 um.
[12/06 10:53:21    407s] #Total wire length on LAYER M3 = 219518 um.
[12/06 10:53:21    407s] #Total wire length on LAYER M4 = 177652 um.
[12/06 10:53:21    407s] #Total wire length on LAYER M5 = 68 um.
[12/06 10:53:21    407s] #Total wire length on LAYER M6 = 90 um.
[12/06 10:53:21    407s] #Total wire length on LAYER M7 = 45016 um.
[12/06 10:53:21    407s] #Total wire length on LAYER M8 = 699 um.
[12/06 10:53:21    407s] #Total wire length on LAYER M9 = 62 um.
[12/06 10:53:21    407s] #Total wire length on LAYER AP = 0 um.
[12/06 10:53:21    407s] #Total number of vias = 60778
[12/06 10:53:21    407s] #Total number of multi-cut vias = 55 (  0.1%)
[12/06 10:53:21    407s] #Total number of single cut vias = 60723 ( 99.9%)
[12/06 10:53:21    407s] #Up-Via Summary (total 60778):
[12/06 10:53:21    407s] #                   single-cut          multi-cut      Total
[12/06 10:53:21    407s] #-----------------------------------------------------------
[12/06 10:53:21    407s] # M1             31253 ( 99.9%)        42 (  0.1%)      31295
[12/06 10:53:21    407s] # M2             21503 (100.0%)         0 (  0.0%)      21503
[12/06 10:53:21    407s] # M3              6315 (100.0%)         0 (  0.0%)       6315
[12/06 10:53:21    407s] # M4               539 (100.0%)         0 (  0.0%)        539
[12/06 10:53:21    407s] # M5               534 (100.0%)         0 (  0.0%)        534
[12/06 10:53:21    407s] # M6               521 ( 97.6%)        13 (  2.4%)        534
[12/06 10:53:21    407s] # M7                54 (100.0%)         0 (  0.0%)         54
[12/06 10:53:21    407s] # M8                 4 (100.0%)         0 (  0.0%)          4
[12/06 10:53:21    407s] #-----------------------------------------------------------
[12/06 10:53:21    407s] #                60723 ( 99.9%)        55 (  0.1%)      60778 
[12/06 10:53:21    407s] #
[12/06 10:53:21    407s] #Total number of DRC violations = 0
[12/06 10:53:21    407s] #Total number of process antenna violations = 0
[12/06 10:53:21    407s] #Total number of net violated process antenna rule = 0
[12/06 10:53:21    407s] #
[12/06 10:53:21    408s] #
[12/06 10:53:22    408s] #Total number of nets with non-default rule or having extra spacing = 43
[12/06 10:53:22    408s] #Total wire length = 726959 um.
[12/06 10:53:22    408s] #Total half perimeter of net bounding box = 689328 um.
[12/06 10:53:22    408s] #Total wire length on LAYER M1 = 94105 um.
[12/06 10:53:22    408s] #Total wire length on LAYER M2 = 189750 um.
[12/06 10:53:22    408s] #Total wire length on LAYER M3 = 219518 um.
[12/06 10:53:22    408s] #Total wire length on LAYER M4 = 177652 um.
[12/06 10:53:22    408s] #Total wire length on LAYER M5 = 68 um.
[12/06 10:53:22    408s] #Total wire length on LAYER M6 = 90 um.
[12/06 10:53:22    408s] #Total wire length on LAYER M7 = 45016 um.
[12/06 10:53:22    408s] #Total wire length on LAYER M8 = 699 um.
[12/06 10:53:22    408s] #Total wire length on LAYER M9 = 62 um.
[12/06 10:53:22    408s] #Total wire length on LAYER AP = 0 um.
[12/06 10:53:22    408s] #Total number of vias = 60778
[12/06 10:53:22    408s] #Total number of multi-cut vias = 55 (  0.1%)
[12/06 10:53:22    408s] #Total number of single cut vias = 60723 ( 99.9%)
[12/06 10:53:22    408s] #Up-Via Summary (total 60778):
[12/06 10:53:22    408s] #                   single-cut          multi-cut      Total
[12/06 10:53:22    408s] #-----------------------------------------------------------
[12/06 10:53:22    408s] # M1             31253 ( 99.9%)        42 (  0.1%)      31295
[12/06 10:53:22    408s] # M2             21503 (100.0%)         0 (  0.0%)      21503
[12/06 10:53:22    408s] # M3              6315 (100.0%)         0 (  0.0%)       6315
[12/06 10:53:22    408s] # M4               539 (100.0%)         0 (  0.0%)        539
[12/06 10:53:22    408s] # M5               534 (100.0%)         0 (  0.0%)        534
[12/06 10:53:22    408s] # M6               521 ( 97.6%)        13 (  2.4%)        534
[12/06 10:53:22    408s] # M7                54 (100.0%)         0 (  0.0%)         54
[12/06 10:53:22    408s] # M8                 4 (100.0%)         0 (  0.0%)          4
[12/06 10:53:22    408s] #-----------------------------------------------------------
[12/06 10:53:22    408s] #                60723 ( 99.9%)        55 (  0.1%)      60778 
[12/06 10:53:22    408s] #
[12/06 10:53:22    408s] #Total number of DRC violations = 0
[12/06 10:53:22    408s] #Total number of process antenna violations = 0
[12/06 10:53:22    408s] #Total number of net violated process antenna rule = 0
[12/06 10:53:22    408s] #
[12/06 10:53:22    408s] ### Time Record (Antenna Fixing) is uninstalled.
[12/06 10:53:22    408s] ### Time Record (Post Route Via Swapping) is installed.
[12/06 10:53:22    408s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/06 10:53:22    408s] #
[12/06 10:53:22    408s] #Start Post Route via swapping...
[12/06 10:53:22    408s] #12.51% of area are rerouted by ECO routing.
[12/06 10:53:34    420s] #   number of violations = 0
[12/06 10:53:34    420s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 2282.11 (MB), peak = 2512.62 (MB)
[12/06 10:53:34    420s] #CELL_VIEW torus_D_W32,init has no DRC violation.
[12/06 10:53:34    420s] #Total number of DRC violations = 0
[12/06 10:53:34    420s] #Total number of process antenna violations = 0
[12/06 10:53:34    420s] #Total number of net violated process antenna rule = 0
[12/06 10:53:34    420s] #Post Route via swapping is done.
[12/06 10:53:34    420s] ### Time Record (Post Route Via Swapping) is uninstalled.
[12/06 10:53:34    420s] #Total number of nets with non-default rule or having extra spacing = 43
[12/06 10:53:34    420s] #Total wire length = 726959 um.
[12/06 10:53:34    420s] #Total half perimeter of net bounding box = 689328 um.
[12/06 10:53:34    420s] #Total wire length on LAYER M1 = 94105 um.
[12/06 10:53:34    420s] #Total wire length on LAYER M2 = 189750 um.
[12/06 10:53:34    420s] #Total wire length on LAYER M3 = 219518 um.
[12/06 10:53:34    420s] #Total wire length on LAYER M4 = 177652 um.
[12/06 10:53:34    420s] #Total wire length on LAYER M5 = 68 um.
[12/06 10:53:34    420s] #Total wire length on LAYER M6 = 90 um.
[12/06 10:53:34    420s] #Total wire length on LAYER M7 = 45016 um.
[12/06 10:53:34    420s] #Total wire length on LAYER M8 = 699 um.
[12/06 10:53:34    420s] #Total wire length on LAYER M9 = 62 um.
[12/06 10:53:34    420s] #Total wire length on LAYER AP = 0 um.
[12/06 10:53:34    420s] #Total number of vias = 60778
[12/06 10:53:34    420s] #Total number of multi-cut vias = 52584 ( 86.5%)
[12/06 10:53:34    420s] #Total number of single cut vias = 8194 ( 13.5%)
[12/06 10:53:34    420s] #Up-Via Summary (total 60778):
[12/06 10:53:34    420s] #                   single-cut          multi-cut      Total
[12/06 10:53:34    420s] #-----------------------------------------------------------
[12/06 10:53:34    420s] # M1              8049 ( 25.7%)     23246 ( 74.3%)      31295
[12/06 10:53:34    420s] # M2               137 (  0.6%)     21366 ( 99.4%)      21503
[12/06 10:53:34    420s] # M3                 8 (  0.1%)      6307 ( 99.9%)       6315
[12/06 10:53:34    420s] # M4                 0 (  0.0%)       539 (100.0%)        539
[12/06 10:53:34    420s] # M5                 0 (  0.0%)       534 (100.0%)        534
[12/06 10:53:34    420s] # M6                 0 (  0.0%)       534 (100.0%)        534
[12/06 10:53:34    420s] # M7                 0 (  0.0%)        54 (100.0%)         54
[12/06 10:53:34    420s] # M8                 0 (  0.0%)         4 (100.0%)          4
[12/06 10:53:34    420s] #-----------------------------------------------------------
[12/06 10:53:34    420s] #                 8194 ( 13.5%)     52584 ( 86.5%)      60778 
[12/06 10:53:34    420s] #
[12/06 10:53:34    420s] ### Time Record (Post Route Wire Spreading) is installed.
[12/06 10:53:34    420s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/06 10:53:34    420s] #
[12/06 10:53:34    420s] #Start Post Route wire spreading..
[12/06 10:53:34    420s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/06 10:53:34    420s] #
[12/06 10:53:34    420s] #Start DRC checking..
[12/06 10:53:46    432s] #   number of violations = 0
[12/06 10:53:46    432s] #cpu time = 00:00:12, elapsed time = 00:00:12, memory = 2281.98 (MB), peak = 2512.62 (MB)
[12/06 10:53:46    432s] #CELL_VIEW torus_D_W32,init has no DRC violation.
[12/06 10:53:46    432s] #Total number of DRC violations = 0
[12/06 10:53:46    432s] #Total number of process antenna violations = 0
[12/06 10:53:46    432s] #Total number of net violated process antenna rule = 0
[12/06 10:53:46    432s] #
[12/06 10:53:46    432s] #Start data preparation for wire spreading...
[12/06 10:53:46    432s] #
[12/06 10:53:46    432s] #Data preparation is done on Fri Dec  6 10:53:46 2024
[12/06 10:53:46    432s] #
[12/06 10:53:46    432s] ### track-assign engine-init starts on Fri Dec  6 10:53:46 2024 with memory = 2281.98 (MB), peak = 2512.62 (MB)
[12/06 10:53:46    432s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:2.2 GB, peak:2.5 GB
[12/06 10:53:46    432s] #
[12/06 10:53:46    432s] #Start Post Route Wire Spread.
[12/06 10:53:50    436s] #Done with 2272 horizontal wires in 31 hboxes and 2323 vertical wires in 31 hboxes.
[12/06 10:53:50    436s] #Complete Post Route Wire Spread.
[12/06 10:53:50    436s] #
[12/06 10:53:50    436s] #Total number of nets with non-default rule or having extra spacing = 43
[12/06 10:53:50    436s] #Total wire length = 730514 um.
[12/06 10:53:50    436s] #Total half perimeter of net bounding box = 689328 um.
[12/06 10:53:50    436s] #Total wire length on LAYER M1 = 94238 um.
[12/06 10:53:50    436s] #Total wire length on LAYER M2 = 190614 um.
[12/06 10:53:50    436s] #Total wire length on LAYER M3 = 220672 um.
[12/06 10:53:50    436s] #Total wire length on LAYER M4 = 178989 um.
[12/06 10:53:50    436s] #Total wire length on LAYER M5 = 68 um.
[12/06 10:53:50    436s] #Total wire length on LAYER M6 = 90 um.
[12/06 10:53:50    436s] #Total wire length on LAYER M7 = 45081 um.
[12/06 10:53:50    436s] #Total wire length on LAYER M8 = 699 um.
[12/06 10:53:50    436s] #Total wire length on LAYER M9 = 62 um.
[12/06 10:53:50    436s] #Total wire length on LAYER AP = 0 um.
[12/06 10:53:50    436s] #Total number of vias = 60778
[12/06 10:53:50    436s] #Total number of multi-cut vias = 52584 ( 86.5%)
[12/06 10:53:50    436s] #Total number of single cut vias = 8194 ( 13.5%)
[12/06 10:53:50    436s] #Up-Via Summary (total 60778):
[12/06 10:53:50    436s] #                   single-cut          multi-cut      Total
[12/06 10:53:50    436s] #-----------------------------------------------------------
[12/06 10:53:50    436s] # M1              8049 ( 25.7%)     23246 ( 74.3%)      31295
[12/06 10:53:50    436s] # M2               137 (  0.6%)     21366 ( 99.4%)      21503
[12/06 10:53:50    436s] # M3                 8 (  0.1%)      6307 ( 99.9%)       6315
[12/06 10:53:50    436s] # M4                 0 (  0.0%)       539 (100.0%)        539
[12/06 10:53:50    436s] # M5                 0 (  0.0%)       534 (100.0%)        534
[12/06 10:53:50    436s] # M6                 0 (  0.0%)       534 (100.0%)        534
[12/06 10:53:50    436s] # M7                 0 (  0.0%)        54 (100.0%)         54
[12/06 10:53:50    436s] # M8                 0 (  0.0%)         4 (100.0%)          4
[12/06 10:53:50    436s] #-----------------------------------------------------------
[12/06 10:53:50    436s] #                 8194 ( 13.5%)     52584 ( 86.5%)      60778 
[12/06 10:53:50    436s] #
[12/06 10:53:51    437s] ### drc_pitch = 17000 ( 8.50000 um) drc_range = 10000 ( 5.00000 um) route_pitch = 16000 ( 8.00000 um) patch_pitch = 10400 ( 5.20000 um) top_route_layer = 10 top_pin_layer = 10
[12/06 10:53:51    437s] #
[12/06 10:53:51    437s] #Start DRC checking..
[12/06 10:54:03    449s] #   number of violations = 0
[12/06 10:54:03    449s] #cpu time = 00:00:13, elapsed time = 00:00:13, memory = 2281.84 (MB), peak = 2512.62 (MB)
[12/06 10:54:03    449s] #CELL_VIEW torus_D_W32,init has no DRC violation.
[12/06 10:54:03    449s] #Total number of DRC violations = 0
[12/06 10:54:03    449s] #Total number of process antenna violations = 0
[12/06 10:54:03    449s] #Total number of net violated process antenna rule = 0
[12/06 10:54:04    450s] #   number of violations = 0
[12/06 10:54:04    450s] #cpu time = 00:00:18, elapsed time = 00:00:18, memory = 2281.94 (MB), peak = 2512.62 (MB)
[12/06 10:54:04    450s] #CELL_VIEW torus_D_W32,init has no DRC violation.
[12/06 10:54:04    450s] #Total number of DRC violations = 0
[12/06 10:54:04    450s] #Total number of process antenna violations = 0
[12/06 10:54:04    450s] #Total number of net violated process antenna rule = 0
[12/06 10:54:04    450s] #Post Route wire spread is done.
[12/06 10:54:04    450s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[12/06 10:54:04    450s] #Total number of nets with non-default rule or having extra spacing = 43
[12/06 10:54:04    450s] #Total wire length = 730514 um.
[12/06 10:54:04    450s] #Total half perimeter of net bounding box = 689328 um.
[12/06 10:54:04    450s] #Total wire length on LAYER M1 = 94238 um.
[12/06 10:54:04    450s] #Total wire length on LAYER M2 = 190614 um.
[12/06 10:54:04    450s] #Total wire length on LAYER M3 = 220672 um.
[12/06 10:54:04    450s] #Total wire length on LAYER M4 = 178989 um.
[12/06 10:54:04    450s] #Total wire length on LAYER M5 = 68 um.
[12/06 10:54:04    450s] #Total wire length on LAYER M6 = 90 um.
[12/06 10:54:04    450s] #Total wire length on LAYER M7 = 45081 um.
[12/06 10:54:04    450s] #Total wire length on LAYER M8 = 699 um.
[12/06 10:54:04    450s] #Total wire length on LAYER M9 = 62 um.
[12/06 10:54:04    450s] #Total wire length on LAYER AP = 0 um.
[12/06 10:54:04    450s] #Total number of vias = 60778
[12/06 10:54:04    450s] #Total number of multi-cut vias = 52584 ( 86.5%)
[12/06 10:54:04    450s] #Total number of single cut vias = 8194 ( 13.5%)
[12/06 10:54:04    450s] #Up-Via Summary (total 60778):
[12/06 10:54:04    450s] #                   single-cut          multi-cut      Total
[12/06 10:54:04    450s] #-----------------------------------------------------------
[12/06 10:54:04    450s] # M1              8049 ( 25.7%)     23246 ( 74.3%)      31295
[12/06 10:54:04    450s] # M2               137 (  0.6%)     21366 ( 99.4%)      21503
[12/06 10:54:04    450s] # M3                 8 (  0.1%)      6307 ( 99.9%)       6315
[12/06 10:54:04    450s] # M4                 0 (  0.0%)       539 (100.0%)        539
[12/06 10:54:04    450s] # M5                 0 (  0.0%)       534 (100.0%)        534
[12/06 10:54:04    450s] # M6                 0 (  0.0%)       534 (100.0%)        534
[12/06 10:54:04    450s] # M7                 0 (  0.0%)        54 (100.0%)         54
[12/06 10:54:04    450s] # M8                 0 (  0.0%)         4 (100.0%)          4
[12/06 10:54:04    450s] #-----------------------------------------------------------
[12/06 10:54:04    450s] #                 8194 ( 13.5%)     52584 ( 86.5%)      60778 
[12/06 10:54:04    450s] #
[12/06 10:54:04    450s] #detailRoute Statistics:
[12/06 10:54:04    450s] #Cpu time = 00:01:51
[12/06 10:54:04    450s] #Elapsed time = 00:01:52
[12/06 10:54:04    450s] #Increased memory = -3.52 (MB)
[12/06 10:54:04    450s] #Total memory = 2281.94 (MB)
[12/06 10:54:04    450s] #Peak memory = 2512.62 (MB)
[12/06 10:54:04    450s] ### global_detail_route design signature (68): route=745217469 flt_obj=0 vio=1905142130 shield_wire=1
[12/06 10:54:04    450s] ### Time Record (DB Export) is installed.
[12/06 10:54:04    450s] ### export design design signature (69): route=745217469 fixed_route=1996968648 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1961376503 dirty_area=0 del_dirty_area=0 cell=1601966732 placement=1140263062 pin_access=111764087 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 10:54:04    450s] ### Time Record (DB Export) is uninstalled.
[12/06 10:54:04    450s] ### Time Record (Post Callback) is installed.
[12/06 10:54:04    450s] ### Time Record (Post Callback) is uninstalled.
[12/06 10:54:04    450s] #
[12/06 10:54:04    450s] #globalDetailRoute statistics:
[12/06 10:54:04    450s] #Cpu time = 00:02:14
[12/06 10:54:04    450s] #Elapsed time = 00:02:14
[12/06 10:54:04    450s] #Increased memory = 46.73 (MB)
[12/06 10:54:04    450s] #Total memory = 2271.95 (MB)
[12/06 10:54:04    450s] #Peak memory = 2512.62 (MB)
[12/06 10:54:04    450s] #Number of warnings = 1
[12/06 10:54:04    450s] #Total number of warnings = 9
[12/06 10:54:04    450s] #Number of fails = 0
[12/06 10:54:04    450s] #Total number of fails = 0
[12/06 10:54:04    450s] #Complete globalDetailRoute on Fri Dec  6 10:54:04 2024
[12/06 10:54:04    450s] #
[12/06 10:54:04    450s] ### import design signature (70): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=111764087 inst_pattern=1 via=1358398383 routing_via=1758926022
[12/06 10:54:04    450s] ### Time Record (globalDetailRoute) is uninstalled.
[12/06 10:54:04    450s] % End globalDetailRoute (date=12/06 10:54:04, total cpu=0:02:14, real=0:02:14, peak res=2332.5M, current mem=2271.2M)
[12/06 10:54:04    450s] #Default setup view is reset to view_functional_wcl_slow.
[12/06 10:54:04    450s] #Default setup view is reset to view_functional_wcl_slow.
[12/06 10:54:04    450s] AAE_INFO: Post Route call back at the end of routeDesign
[12/06 10:54:04    450s] #routeDesign: cpu time = 00:02:36, elapsed time = 00:02:36, memory = 2251.76 (MB), peak = 2512.62 (MB)
[12/06 10:54:04    450s] 
[12/06 10:54:04    450s] *** Summary of all messages that are not suppressed in this session:
[12/06 10:54:04    450s] Severity  ID               Count  Summary                                  
[12/06 10:54:04    450s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[12/06 10:54:04    450s] WARNING   IMPESI-3014         33  The RC network is incomplete for net %s....
[12/06 10:54:04    450s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[12/06 10:54:04    450s] *** Message Summary: 35 warning(s), 0 error(s)
[12/06 10:54:04    450s] 
[12/06 10:54:04    450s] ### Time Record (routeDesign) is uninstalled.
[12/06 10:54:04    450s] ### 
[12/06 10:54:04    450s] ###   Scalability Statistics
[12/06 10:54:04    450s] ### 
[12/06 10:54:04    450s] ### --------------------------------+----------------+----------------+----------------+
[12/06 10:54:04    450s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[12/06 10:54:04    450s] ### --------------------------------+----------------+----------------+----------------+
[12/06 10:54:04    450s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[12/06 10:54:04    450s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[12/06 10:54:04    450s] ###   Timing Data Generation        |        00:00:05|        00:00:05|             1.0|
[12/06 10:54:04    450s] ###   DB Import                     |        00:00:01|        00:00:01|             1.0|
[12/06 10:54:04    450s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[12/06 10:54:04    450s] ###   Cell Pin Access               |        00:00:03|        00:00:03|             1.0|
[12/06 10:54:04    450s] ###   Data Preparation              |        00:00:04|        00:00:04|             1.0|
[12/06 10:54:04    450s] ###   Global Routing                |        00:00:11|        00:00:11|             1.0|
[12/06 10:54:04    450s] ###   Track Assignment              |        00:00:07|        00:00:07|             1.0|
[12/06 10:54:04    450s] ###   Detail Routing                |        00:01:20|        00:01:20|             1.0|
[12/06 10:54:04    450s] ###   Antenna Fixing                |        00:00:01|        00:00:01|             1.0|
[12/06 10:54:04    450s] ###   Post Route Via Swapping       |        00:00:12|        00:00:12|             1.0|
[12/06 10:54:04    450s] ###   Post Route Wire Spreading     |        00:00:30|        00:00:30|             1.0|
[12/06 10:54:04    450s] ###   Entire Command                |        00:02:36|        00:02:36|             1.0|
[12/06 10:54:04    450s] ### --------------------------------+----------------+----------------+----------------+
[12/06 10:54:04    450s] ### 
[12/06 10:54:04    450s] #% End routeDesign (date=12/06 10:54:04, total cpu=0:02:36, real=0:02:36, peak res=2332.5M, current mem=2251.8M)
[12/06 10:54:04    450s] <CMD> setFillerMode -corePrefix FILL -core {FILL1 FILL2 FILL4}
[12/06 10:54:04    450s] <CMD> addFiller
[12/06 10:54:04    450s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[12/06 10:54:04    450s] Type 'man IMPSP-5217' for more detail.
[12/06 10:54:04    450s] OPERPROF: Starting PlacementAddFillerCore
 at level 1, MEM:2608.3M, EPOCH TIME: 1733500444.887209
[12/06 10:54:04    450s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:2608.3M, EPOCH TIME: 1733500444.887540
[12/06 10:54:04    450s] OPERPROF:     Starting DPlace-Init at level 3, MEM:2608.3M, EPOCH TIME: 1733500444.887601
[12/06 10:54:04    450s] Processing tracks to init pin-track alignment.
[12/06 10:54:04    450s] z: 2, totalTracks: 1
[12/06 10:54:04    450s] z: 4, totalTracks: 1
[12/06 10:54:04    450s] z: 6, totalTracks: 1
[12/06 10:54:04    450s] z: 8, totalTracks: 1
[12/06 10:54:04    450s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[12/06 10:54:04    450s] All LLGs are deleted
[12/06 10:54:04    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:54:04    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:54:04    450s] OPERPROF:       Starting spSiteCleanup(true) at level 4, MEM:2608.3M, EPOCH TIME: 1733500444.904847
[12/06 10:54:04    450s] OPERPROF:       Finished spSiteCleanup(true) at level 4, CPU:0.000, REAL:0.000, MEM:2608.3M, EPOCH TIME: 1733500444.905260
[12/06 10:54:04    450s] OPERPROF:       Starting spInitSiteArr at level 4, MEM:2608.3M, EPOCH TIME: 1733500444.905648
[12/06 10:54:04    450s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:54:04    450s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:54:04    450s] OPERPROF:         Starting spiInitFpSiteArr at level 5, MEM:2608.3M, EPOCH TIME: 1733500444.905989
[12/06 10:54:04    450s] Max number of tech site patterns supported in site array is 256.
[12/06 10:54:04    450s] Core basic site is core
[12/06 10:54:04    450s] OPERPROF:           Starting spiCheckSiteIfFastDPInitAvailable at level 6, MEM:2608.3M, EPOCH TIME: 1733500444.922097
[12/06 10:54:05    451s] After signature check, allow fast init is false, keep pre-filter is true.
[12/06 10:54:05    451s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[12/06 10:54:05    451s] OPERPROF:           Finished spiCheckSiteIfFastDPInitAvailable at level 6, CPU:0.202, REAL:0.202, MEM:2608.3M, EPOCH TIME: 1733500445.124593
[12/06 10:54:05    451s] SiteArray: non-trimmed site array dimensions = 831 x 7480
[12/06 10:54:05    451s] SiteArray: use 31,911,936 bytes
[12/06 10:54:05    451s] SiteArray: current memory after site array memory allocation 2608.3M
[12/06 10:54:05    451s] SiteArray: FP blocked sites are writable
[12/06 10:54:05    451s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[12/06 10:54:05    451s] OPERPROF:           Starting RoutingBlockageFromWireViaStBox at level 6, MEM:2608.3M, EPOCH TIME: 1733500445.189457
[12/06 10:54:06    452s] Process 1356811 wires and vias for routing blockage and capacity analysis
[12/06 10:54:06    452s] OPERPROF:           Finished RoutingBlockageFromWireViaStBox at level 6, CPU:1.690, REAL:1.693, MEM:2608.3M, EPOCH TIME: 1733500446.882538
[12/06 10:54:06    452s] SiteArray: number of non floorplan blocked sites for llg default is 6215880
[12/06 10:54:06    452s] Atter site array init, number of instance map data is 0.
[12/06 10:54:06    452s] OPERPROF:         Finished spiInitFpSiteArr at level 5, CPU:2.026, REAL:2.030, MEM:2608.3M, EPOCH TIME: 1733500446.935985
[12/06 10:54:06    452s] 
[12/06 10:54:06    452s]  Pre_CCE_Colorizing is not ON! (0:0:855:0)
[12/06 10:54:06    452s] OPERPROF:       Finished spInitSiteArr at level 4, CPU:2.065, REAL:2.070, MEM:2608.3M, EPOCH TIME: 1733500446.975471
[12/06 10:54:06    452s] OPERPROF:       Starting PlacementInitSBTree at level 4, MEM:2608.3M, EPOCH TIME: 1733500446.975539
[12/06 10:54:06    452s] OPERPROF:       Finished PlacementInitSBTree at level 4, CPU:0.001, REAL:0.001, MEM:2608.3M, EPOCH TIME: 1733500446.976126
[12/06 10:54:06    452s] [CPU] DPlace-Init (cpu=0:00:02.1, real=0:00:02.0, mem=2608.3MB).
[12/06 10:54:06    452s] OPERPROF:     Finished DPlace-Init at level 3, CPU:2.084, REAL:2.090, MEM:2608.3M, EPOCH TIME: 1733500446.977303
[12/06 10:54:06    452s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:2.085, REAL:2.090, MEM:2608.3M, EPOCH TIME: 1733500446.977331
[12/06 10:54:06    452s] OPERPROF:   Starting PlacementInitRegWireSearchTree at level 2, MEM:2608.3M, EPOCH TIME: 1733500446.977357
[12/06 10:54:07    452s]   Signal wire search tree: 180909 elements. (cpu=0:00:00.0, mem=0.0M)
[12/06 10:54:07    452s] OPERPROF:   Finished PlacementInitRegWireSearchTree at level 2, CPU:0.053, REAL:0.053, MEM:2608.3M, EPOCH TIME: 1733500447.030407
[12/06 10:54:07    452s] OPERPROF:   Starting AddFillerWithCallMap at level 2, MEM:2608.3M, EPOCH TIME: 1733500447.059347
[12/06 10:54:07    452s] OPERPROF:     Starting AddFillerWithCallMap-Iter-1 at level 3, MEM:2608.3M, EPOCH TIME: 1733500447.059429
[12/06 10:54:07    452s] OPERPROF:       Starting AddFillerWithCallMap/AddFiller at level 4, MEM:2608.3M, EPOCH TIME: 1733500447.059584
[12/06 10:54:07    452s] *INFO: Adding fillers to module ys[0].xs[0].torus_switch_xy.
[12/06 10:54:07    452s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2608.3M, EPOCH TIME: 1733500447.060112
[12/06 10:54:07    452s] AddFiller init all instances time CPU:0.002, REAL:0.002
[12/06 10:54:07    453s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:07    453s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:07    453s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:07    453s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:07    453s] AddFiller main function time CPU:0.349, REAL:0.366
[12/06 10:54:07    453s] Filler instance commit time CPU:0.117, REAL:0.117
[12/06 10:54:07    453s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.371, REAL:0.368, MEM:2576.3M, EPOCH TIME: 1733500447.428553
[12/06 10:54:07    453s] *INFO:   Added 18577 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:07    453s] *INFO:   Added 144 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:07    453s] *INFO:   Added 148 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:07    453s] *INFO: Adding fillers to module ys[0].xs[0].client_xy.
[12/06 10:54:07    453s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2576.3M, EPOCH TIME: 1733500447.429000
[12/06 10:54:07    453s] AddFiller init all instances time CPU:0.003, REAL:0.003
[12/06 10:54:08    453s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:08    453s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:08    453s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:08    453s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:08    453s] AddFiller main function time CPU:0.579, REAL:0.593
[12/06 10:54:08    453s] Filler instance commit time CPU:0.255, REAL:0.256
[12/06 10:54:08    453s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.598, REAL:0.598, MEM:2576.3M, EPOCH TIME: 1733500448.026765
[12/06 10:54:08    453s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2576.3M, EPOCH TIME: 1733500448.026838
[12/06 10:54:08    453s] AddFiller init all instances time CPU:0.006, REAL:0.006
[12/06 10:54:08    454s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:08    454s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:08    454s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:08    454s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:08    454s] AddFiller main function time CPU:0.348, REAL:0.362
[12/06 10:54:08    454s] Filler instance commit time CPU:0.147, REAL:0.148
[12/06 10:54:08    454s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.373, REAL:0.373, MEM:2576.3M, EPOCH TIME: 1733500448.399656
[12/06 10:54:08    454s] *INFO:   Added 66567 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:08    454s] *INFO:   Added 144 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:08    454s] *INFO:   Added 137 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:08    454s] *INFO: Adding fillers to module ys[1].xs[0].torus_switch_xy.
[12/06 10:54:08    454s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2576.3M, EPOCH TIME: 1733500448.399968
[12/06 10:54:08    454s] AddFiller init all instances time CPU:0.007, REAL:0.007
[12/06 10:54:08    454s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:08    454s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:08    454s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:08    454s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:08    454s] AddFiller main function time CPU:0.324, REAL:0.338
[12/06 10:54:08    454s] Filler instance commit time CPU:0.116, REAL:0.116
[12/06 10:54:08    454s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.352, REAL:0.351, MEM:2576.3M, EPOCH TIME: 1733500448.751355
[12/06 10:54:08    454s] *INFO:   Added 18353 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:08    454s] *INFO:   Added 163 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:08    454s] *INFO:   Added 142 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:08    454s] *INFO: Adding fillers to module ys[1].xs[0].client_xy.
[12/06 10:54:08    454s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2576.3M, EPOCH TIME: 1733500448.751879
[12/06 10:54:08    454s] AddFiller init all instances time CPU:0.009, REAL:0.009
[12/06 10:54:09    455s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:09    455s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:09    455s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:09    455s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:09    455s] AddFiller main function time CPU:0.669, REAL:0.683
[12/06 10:54:09    455s] Filler instance commit time CPU:0.275, REAL:0.275
[12/06 10:54:09    455s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.699, REAL:0.699, MEM:2576.3M, EPOCH TIME: 1733500449.451077
[12/06 10:54:09    455s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2576.3M, EPOCH TIME: 1733500449.451155
[12/06 10:54:09    455s] AddFiller init all instances time CPU:0.011, REAL:0.011
[12/06 10:54:09    455s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:09    455s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:09    455s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:09    455s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:09    455s] AddFiller main function time CPU:0.342, REAL:0.354
[12/06 10:54:09    455s] Filler instance commit time CPU:0.149, REAL:0.150
[12/06 10:54:09    455s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.376, REAL:0.376, MEM:2576.3M, EPOCH TIME: 1733500449.826764
[12/06 10:54:09    455s] *INFO:   Added 66541 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:09    455s] *INFO:   Added 177 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:09    455s] *INFO:   Added 176 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:09    455s] *INFO: Adding fillers to module ys[2].xs[0].torus_switch_xy.
[12/06 10:54:09    455s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2576.3M, EPOCH TIME: 1733500449.827071
[12/06 10:54:09    455s] AddFiller init all instances time CPU:0.012, REAL:0.012
[12/06 10:54:10    456s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:10    456s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:10    456s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:10    456s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:10    456s] AddFiller main function time CPU:0.284, REAL:0.297
[12/06 10:54:10    456s] Filler instance commit time CPU:0.117, REAL:0.118
[12/06 10:54:10    456s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.322, REAL:0.321, MEM:2576.3M, EPOCH TIME: 1733500450.148303
[12/06 10:54:10    456s] *INFO:   Added 18610 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:10    456s] *INFO:   Added 132 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:10    456s] *INFO:   Added 135 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:10    456s] *INFO: Adding fillers to module ys[2].xs[0].client_xy.
[12/06 10:54:10    456s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2576.3M, EPOCH TIME: 1733500450.148464
[12/06 10:54:10    456s] AddFiller init all instances time CPU:0.014, REAL:0.014
[12/06 10:54:10    456s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:10    456s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:10    456s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:10    456s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:10    456s] AddFiller main function time CPU:0.665, REAL:0.679
[12/06 10:54:10    456s] Filler instance commit time CPU:0.267, REAL:0.267
[12/06 10:54:10    456s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.706, REAL:0.705, MEM:2576.3M, EPOCH TIME: 1733500450.853947
[12/06 10:54:10    456s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2576.3M, EPOCH TIME: 1733500450.854095
[12/06 10:54:10    456s] AddFiller init all instances time CPU:0.016, REAL:0.016
[12/06 10:54:11    457s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:11    457s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:11    457s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:11    457s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:11    457s] AddFiller main function time CPU:0.337, REAL:0.350
[12/06 10:54:11    457s] Filler instance commit time CPU:0.146, REAL:0.146
[12/06 10:54:11    457s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.382, REAL:0.382, MEM:2576.3M, EPOCH TIME: 1733500451.235718
[12/06 10:54:11    457s] *INFO:   Added 66798 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:11    457s] *INFO:   Added 171 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:11    457s] *INFO:   Added 176 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:11    457s] *INFO: Adding fillers to module ys[3].xs[0].torus_switch_xy.
[12/06 10:54:11    457s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2576.3M, EPOCH TIME: 1733500451.236151
[12/06 10:54:11    457s] AddFiller init all instances time CPU:0.018, REAL:0.018
[12/06 10:54:11    457s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:11    457s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:11    457s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:11    457s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:11    457s] AddFiller main function time CPU:0.324, REAL:0.337
[12/06 10:54:11    457s] Filler instance commit time CPU:0.118, REAL:0.118
[12/06 10:54:11    457s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.372, REAL:0.372, MEM:2576.3M, EPOCH TIME: 1733500451.607759
[12/06 10:54:11    457s] *INFO:   Added 18384 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:11    457s] *INFO:   Added 160 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:11    457s] *INFO:   Added 159 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:11    457s] *INFO: Adding fillers to module ys[3].xs[0].client_xy.
[12/06 10:54:11    457s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2576.3M, EPOCH TIME: 1733500451.608162
[12/06 10:54:11    457s] AddFiller init all instances time CPU:0.019, REAL:0.019
[12/06 10:54:12    458s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:12    458s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:12    458s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:12    458s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:12    458s] AddFiller main function time CPU:0.681, REAL:0.695
[12/06 10:54:12    458s] Filler instance commit time CPU:0.269, REAL:0.270
[12/06 10:54:12    458s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.732, REAL:0.732, MEM:2576.3M, EPOCH TIME: 1733500452.340436
[12/06 10:54:12    458s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2576.3M, EPOCH TIME: 1733500452.340521
[12/06 10:54:12    458s] AddFiller init all instances time CPU:0.022, REAL:0.022
[12/06 10:54:12    458s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:12    458s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:12    458s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:12    458s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:12    458s] AddFiller main function time CPU:0.342, REAL:0.355
[12/06 10:54:12    458s] Filler instance commit time CPU:0.148, REAL:0.149
[12/06 10:54:12    458s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.395, REAL:0.395, MEM:2576.3M, EPOCH TIME: 1733500452.735906
[12/06 10:54:12    458s] *INFO:   Added 66997 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:12    458s] *INFO:   Added 173 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:12    458s] *INFO:   Added 176 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:12    458s] *INFO: Adding fillers to module ys[0].xs[1].torus_switch_xy.
[12/06 10:54:12    458s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2576.3M, EPOCH TIME: 1733500452.736225
[12/06 10:54:12    458s] AddFiller init all instances time CPU:0.024, REAL:0.024
[12/06 10:54:13    459s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:13    459s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:13    459s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:13    459s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:13    459s] AddFiller main function time CPU:0.342, REAL:0.356
[12/06 10:54:13    459s] Filler instance commit time CPU:0.123, REAL:0.123
[12/06 10:54:13    459s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.401, REAL:0.401, MEM:2576.3M, EPOCH TIME: 1733500453.136881
[12/06 10:54:13    459s] *INFO:   Added 18536 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:13    459s] *INFO:   Added 168 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:13    459s] *INFO:   Added 183 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:13    459s] *INFO: Adding fillers to module ys[0].xs[1].client_xy.
[12/06 10:54:13    459s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2576.3M, EPOCH TIME: 1733500453.137382
[12/06 10:54:13    459s] AddFiller init all instances time CPU:0.025, REAL:0.025
[12/06 10:54:13    459s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:13    459s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:13    459s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:13    459s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:13    459s] AddFiller main function time CPU:0.600, REAL:0.614
[12/06 10:54:13    459s] Filler instance commit time CPU:0.267, REAL:0.268
[12/06 10:54:13    459s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.661, REAL:0.661, MEM:2597.3M, EPOCH TIME: 1733500453.798202
[12/06 10:54:13    459s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2597.3M, EPOCH TIME: 1733500453.798332
[12/06 10:54:13    459s] AddFiller init all instances time CPU:0.028, REAL:0.028
[12/06 10:54:14    460s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:14    460s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:14    460s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:14    460s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:14    460s] AddFiller main function time CPU:0.401, REAL:0.414
[12/06 10:54:14    460s] Filler instance commit time CPU:0.153, REAL:0.154
[12/06 10:54:14    460s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.467, REAL:0.467, MEM:2610.3M, EPOCH TIME: 1733500454.264921
[12/06 10:54:14    460s] *INFO:   Added 67076 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:14    460s] *INFO:   Added 159 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:14    460s] *INFO:   Added 145 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:14    460s] *INFO: Adding fillers to module ys[1].xs[1].torus_switch_xy.
[12/06 10:54:14    460s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2610.3M, EPOCH TIME: 1733500454.265265
[12/06 10:54:14    460s] AddFiller init all instances time CPU:0.029, REAL:0.030
[12/06 10:54:14    460s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:14    460s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:14    460s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:14    460s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:14    460s] AddFiller main function time CPU:0.388, REAL:0.409
[12/06 10:54:14    460s] Filler instance commit time CPU:0.121, REAL:0.121
[12/06 10:54:14    460s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.457, REAL:0.465, MEM:2620.3M, EPOCH TIME: 1733500454.730246
[12/06 10:54:14    460s] *INFO:   Added 18292 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:14    460s] *INFO:   Added 170 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:14    460s] *INFO:   Added 184 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:14    460s] *INFO: Adding fillers to module ys[1].xs[1].client_xy.
[12/06 10:54:14    460s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2620.3M, EPOCH TIME: 1733500454.742292
[12/06 10:54:14    460s] AddFiller init all instances time CPU:0.030, REAL:0.031
[12/06 10:54:15    461s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:15    461s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:15    461s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:15    461s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:15    461s] AddFiller main function time CPU:0.739, REAL:0.753
[12/06 10:54:15    461s] Filler instance commit time CPU:0.272, REAL:0.272
[12/06 10:54:15    461s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.816, REAL:0.816, MEM:2645.3M, EPOCH TIME: 1733500455.558296
[12/06 10:54:15    461s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2645.3M, EPOCH TIME: 1733500455.558420
[12/06 10:54:15    461s] AddFiller init all instances time CPU:0.033, REAL:0.034
[12/06 10:54:16    461s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:16    461s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:16    461s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:16    461s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:16    461s] AddFiller main function time CPU:0.437, REAL:0.449
[12/06 10:54:16    461s] Filler instance commit time CPU:0.168, REAL:0.168
[12/06 10:54:16    461s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.511, REAL:0.511, MEM:2659.3M, EPOCH TIME: 1733500456.069368
[12/06 10:54:16    461s] *INFO:   Added 67079 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:16    461s] *INFO:   Added 156 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:16    461s] *INFO:   Added 148 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:16    461s] *INFO: Adding fillers to module ys[2].xs[1].torus_switch_xy.
[12/06 10:54:16    461s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2659.3M, EPOCH TIME: 1733500456.069563
[12/06 10:54:16    462s] AddFiller init all instances time CPU:0.035, REAL:0.035
[12/06 10:54:16    462s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:16    462s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:16    462s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:16    462s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:16    462s] AddFiller main function time CPU:0.339, REAL:0.347
[12/06 10:54:16    462s] Filler instance commit time CPU:0.121, REAL:0.121
[12/06 10:54:16    462s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.413, REAL:0.412, MEM:2670.3M, EPOCH TIME: 1733500456.481663
[12/06 10:54:16    462s] *INFO:   Added 18573 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:16    462s] *INFO:   Added 138 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:16    462s] *INFO:   Added 155 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:16    462s] *INFO: Adding fillers to module ys[2].xs[1].client_xy.
[12/06 10:54:16    462s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2670.3M, EPOCH TIME: 1733500456.481812
[12/06 10:54:16    462s] AddFiller init all instances time CPU:0.036, REAL:0.036
[12/06 10:54:17    463s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:17    463s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:17    463s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:17    463s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:17    463s] AddFiller main function time CPU:0.840, REAL:0.851
[12/06 10:54:17    463s] Filler instance commit time CPU:0.276, REAL:0.276
[12/06 10:54:17    463s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.916, REAL:0.916, MEM:2695.3M, EPOCH TIME: 1733500457.397814
[12/06 10:54:17    463s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2695.3M, EPOCH TIME: 1733500457.397911
[12/06 10:54:17    463s] AddFiller init all instances time CPU:0.039, REAL:0.039
[12/06 10:54:17    463s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:17    463s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:17    463s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:17    463s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:17    463s] AddFiller main function time CPU:0.393, REAL:0.406
[12/06 10:54:17    463s] Filler instance commit time CPU:0.152, REAL:0.152
[12/06 10:54:17    463s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.477, REAL:0.477, MEM:2709.3M, EPOCH TIME: 1733500457.874593
[12/06 10:54:17    463s] *INFO:   Added 67315 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:17    463s] *INFO:   Added 135 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:17    463s] *INFO:   Added 184 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:17    463s] *INFO: Adding fillers to module ys[3].xs[1].torus_switch_xy.
[12/06 10:54:17    463s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2709.3M, EPOCH TIME: 1733500457.875297
[12/06 10:54:17    463s] AddFiller init all instances time CPU:0.041, REAL:0.041
[12/06 10:54:18    464s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:18    464s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:18    464s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:18    464s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:18    464s] AddFiller main function time CPU:0.367, REAL:0.380
[12/06 10:54:18    464s] Filler instance commit time CPU:0.121, REAL:0.121
[12/06 10:54:18    464s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.454, REAL:0.454, MEM:2719.3M, EPOCH TIME: 1733500458.329170
[12/06 10:54:18    464s] *INFO:   Added 18322 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:18    464s] *INFO:   Added 159 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:18    464s] *INFO:   Added 172 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:18    464s] *INFO: Adding fillers to module ys[3].xs[1].client_xy.
[12/06 10:54:18    464s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2719.3M, EPOCH TIME: 1733500458.329321
[12/06 10:54:18    464s] AddFiller init all instances time CPU:0.042, REAL:0.042
[12/06 10:54:19    465s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:19    465s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:19    465s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:19    465s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:19    465s] AddFiller main function time CPU:0.792, REAL:0.803
[12/06 10:54:19    465s] Filler instance commit time CPU:0.276, REAL:0.276
[12/06 10:54:19    465s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.880, REAL:0.880, MEM:2746.3M, EPOCH TIME: 1733500459.209132
[12/06 10:54:19    465s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2746.3M, EPOCH TIME: 1733500459.209220
[12/06 10:54:19    465s] AddFiller init all instances time CPU:0.045, REAL:0.045
[12/06 10:54:19    465s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:19    465s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:19    465s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:19    465s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:19    465s] AddFiller main function time CPU:0.403, REAL:0.416
[12/06 10:54:19    465s] Filler instance commit time CPU:0.155, REAL:0.155
[12/06 10:54:19    465s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.498, REAL:0.498, MEM:2760.3M, EPOCH TIME: 1733500459.707123
[12/06 10:54:19    465s] *INFO:   Added 67540 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:19    465s] *INFO:   Added 128 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:19    465s] *INFO:   Added 174 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:19    465s] *INFO: Adding fillers to module ys[0].xs[2].torus_switch_xy.
[12/06 10:54:19    465s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2760.3M, EPOCH TIME: 1733500459.707516
[12/06 10:54:19    465s] AddFiller init all instances time CPU:0.046, REAL:0.046
[12/06 10:54:20    466s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:20    466s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:20    466s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:20    466s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:20    466s] AddFiller main function time CPU:0.294, REAL:0.305
[12/06 10:54:20    466s] Filler instance commit time CPU:0.121, REAL:0.122
[12/06 10:54:20    466s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.390, REAL:0.390, MEM:2771.3M, EPOCH TIME: 1733500460.097299
[12/06 10:54:20    466s] *INFO:   Added 18594 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:20    466s] *INFO:   Added 135 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:20    466s] *INFO:   Added 152 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:20    466s] *INFO: Adding fillers to module ys[0].xs[2].client_xy.
[12/06 10:54:20    466s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2771.3M, EPOCH TIME: 1733500460.097455
[12/06 10:54:20    466s] AddFiller init all instances time CPU:0.048, REAL:0.048
[12/06 10:54:20    466s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:20    466s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:20    466s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:20    466s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:20    466s] AddFiller main function time CPU:0.611, REAL:0.625
[12/06 10:54:20    466s] Filler instance commit time CPU:0.270, REAL:0.271
[12/06 10:54:20    466s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.711, REAL:0.711, MEM:2795.3M, EPOCH TIME: 1733500460.808580
[12/06 10:54:20    466s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2795.3M, EPOCH TIME: 1733500460.808705
[12/06 10:54:20    466s] AddFiller init all instances time CPU:0.051, REAL:0.051
[12/06 10:54:21    467s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:21    467s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:21    467s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:21    467s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:21    467s] AddFiller main function time CPU:0.435, REAL:0.448
[12/06 10:54:21    467s] Filler instance commit time CPU:0.154, REAL:0.154
[12/06 10:54:21    467s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.541, REAL:0.541, MEM:2810.3M, EPOCH TIME: 1733500461.349577
[12/06 10:54:21    467s] *INFO:   Added 66992 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:21    467s] *INFO:   Added 53 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:21    467s] *INFO:   Added 236 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:21    467s] *INFO: Adding fillers to module ys[1].xs[2].torus_switch_xy.
[12/06 10:54:21    467s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2810.3M, EPOCH TIME: 1733500461.349740
[12/06 10:54:21    467s] AddFiller init all instances time CPU:0.052, REAL:0.052
[12/06 10:54:21    467s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:21    467s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:21    467s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:21    467s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:21    467s] AddFiller main function time CPU:0.326, REAL:0.336
[12/06 10:54:21    467s] Filler instance commit time CPU:0.123, REAL:0.123
[12/06 10:54:21    467s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.431, REAL:0.430, MEM:2821.3M, EPOCH TIME: 1733500461.780131
[12/06 10:54:21    467s] *INFO:   Added 18354 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:21    467s] *INFO:   Added 145 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:21    467s] *INFO:   Added 169 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:21    467s] *INFO: Adding fillers to module ys[1].xs[2].client_xy.
[12/06 10:54:21    467s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2821.3M, EPOCH TIME: 1733500461.780490
[12/06 10:54:21    467s] AddFiller init all instances time CPU:0.053, REAL:0.053
[12/06 10:54:22    468s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:22    468s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:22    468s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:22    468s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:22    468s] AddFiller main function time CPU:0.691, REAL:0.705
[12/06 10:54:22    468s] Filler instance commit time CPU:0.271, REAL:0.272
[12/06 10:54:22    468s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.801, REAL:0.800, MEM:2846.3M, EPOCH TIME: 1733500462.580862
[12/06 10:54:22    468s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2846.3M, EPOCH TIME: 1733500462.580938
[12/06 10:54:22    468s] AddFiller init all instances time CPU:0.056, REAL:0.056
[12/06 10:54:23    469s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:23    469s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:23    469s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:23    469s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:23    469s] AddFiller main function time CPU:0.451, REAL:0.462
[12/06 10:54:23    469s] Filler instance commit time CPU:0.155, REAL:0.155
[12/06 10:54:23    469s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.565, REAL:0.564, MEM:2860.3M, EPOCH TIME: 1733500463.145387
[12/06 10:54:23    469s] *INFO:   Added 66983 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:23    469s] *INFO:   Added 85 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:23    469s] *INFO:   Added 231 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:23    469s] *INFO: Adding fillers to module ys[2].xs[2].torus_switch_xy.
[12/06 10:54:23    469s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2860.3M, EPOCH TIME: 1733500463.145833
[12/06 10:54:23    469s] AddFiller init all instances time CPU:0.057, REAL:0.057
[12/06 10:54:23    469s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:23    469s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:23    469s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:23    469s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:23    469s] AddFiller main function time CPU:0.293, REAL:0.304
[12/06 10:54:23    469s] Filler instance commit time CPU:0.121, REAL:0.121
[12/06 10:54:23    469s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.406, REAL:0.406, MEM:2871.3M, EPOCH TIME: 1733500463.552029
[12/06 10:54:23    469s] *INFO:   Added 18624 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:23    469s] *INFO:   Added 109 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:23    469s] *INFO:   Added 123 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:23    469s] *INFO: Adding fillers to module ys[2].xs[2].client_xy.
[12/06 10:54:23    469s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2871.3M, EPOCH TIME: 1733500463.552215
[12/06 10:54:23    469s] AddFiller init all instances time CPU:0.059, REAL:0.060
[12/06 10:54:24    470s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:24    470s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:24    470s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:24    470s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:24    470s] AddFiller main function time CPU:0.793, REAL:0.810
[12/06 10:54:24    470s] Filler instance commit time CPU:0.287, REAL:0.287
[12/06 10:54:24    470s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.923, REAL:0.918, MEM:2896.3M, EPOCH TIME: 1733500464.469715
[12/06 10:54:24    470s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2896.3M, EPOCH TIME: 1733500464.469799
[12/06 10:54:24    470s] AddFiller init all instances time CPU:0.062, REAL:0.062
[12/06 10:54:25    470s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:25    470s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:25    470s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:25    470s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:25    470s] AddFiller main function time CPU:0.428, REAL:0.439
[12/06 10:54:25    470s] Filler instance commit time CPU:0.156, REAL:0.156
[12/06 10:54:25    470s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.580, REAL:0.579, MEM:2910.3M, EPOCH TIME: 1733500465.049167
[12/06 10:54:25    470s] *INFO:   Added 67229 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:25    470s] *INFO:   Added 59 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:25    470s] *INFO:   Added 257 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:25    470s] *INFO: Adding fillers to module ys[3].xs[2].torus_switch_xy.
[12/06 10:54:25    470s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2910.3M, EPOCH TIME: 1733500465.049310
[12/06 10:54:25    471s] AddFiller init all instances time CPU:0.064, REAL:0.064
[12/06 10:54:25    471s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:25    471s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:25    471s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:25    471s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:25    471s] AddFiller main function time CPU:0.330, REAL:0.340
[12/06 10:54:25    471s] Filler instance commit time CPU:0.121, REAL:0.122
[12/06 10:54:25    471s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.453, REAL:0.453, MEM:2922.3M, EPOCH TIME: 1733500465.502114
[12/06 10:54:25    471s] *INFO:   Added 18361 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:25    471s] *INFO:   Added 158 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:25    471s] *INFO:   Added 163 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:25    471s] *INFO: Adding fillers to module ys[3].xs[2].client_xy.
[12/06 10:54:25    471s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2922.3M, EPOCH TIME: 1733500465.502528
[12/06 10:54:25    471s] AddFiller init all instances time CPU:0.065, REAL:0.065
[12/06 10:54:26    472s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:26    472s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:26    472s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:26    472s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:26    472s] AddFiller main function time CPU:0.723, REAL:0.737
[12/06 10:54:26    472s] Filler instance commit time CPU:0.273, REAL:0.273
[12/06 10:54:26    472s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.855, REAL:0.855, MEM:2946.3M, EPOCH TIME: 1733500466.357400
[12/06 10:54:26    472s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2946.3M, EPOCH TIME: 1733500466.357477
[12/06 10:54:26    472s] AddFiller init all instances time CPU:0.068, REAL:0.068
[12/06 10:54:26    472s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:26    472s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:26    472s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:26    472s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:26    472s] AddFiller main function time CPU:0.449, REAL:0.461
[12/06 10:54:26    472s] Filler instance commit time CPU:0.158, REAL:0.158
[12/06 10:54:26    472s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.583, REAL:0.583, MEM:2961.3M, EPOCH TIME: 1733500466.940431
[12/06 10:54:26    472s] *INFO:   Added 67426 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:26    472s] *INFO:   Added 80 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:26    472s] *INFO:   Added 245 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:26    472s] *INFO: Adding fillers to module ys[0].xs[3].torus_switch_xy.
[12/06 10:54:26    472s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2961.3M, EPOCH TIME: 1733500466.941141
[12/06 10:54:27    473s] AddFiller init all instances time CPU:0.069, REAL:0.069
[12/06 10:54:27    473s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:27    473s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:27    473s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:27    473s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:27    473s] AddFiller main function time CPU:0.346, REAL:0.359
[12/06 10:54:27    473s] Filler instance commit time CPU:0.126, REAL:0.126
[12/06 10:54:27    473s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.485, REAL:0.485, MEM:2971.3M, EPOCH TIME: 1733500467.425725
[12/06 10:54:27    473s] *INFO:   Added 18608 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:27    473s] *INFO:   Added 140 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:27    473s] *INFO:   Added 152 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:27    473s] *INFO: Adding fillers to module ys[0].xs[3].client_xy.
[12/06 10:54:27    473s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2971.3M, EPOCH TIME: 1733500467.426189
[12/06 10:54:27    473s] AddFiller init all instances time CPU:0.070, REAL:0.070
[12/06 10:54:28    474s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:28    474s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:28    474s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:28    474s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:28    474s] AddFiller main function time CPU:0.637, REAL:0.652
[12/06 10:54:28    474s] Filler instance commit time CPU:0.273, REAL:0.274
[12/06 10:54:28    474s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.779, REAL:0.779, MEM:2998.3M, EPOCH TIME: 1733500468.204847
[12/06 10:54:28    474s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:2998.3M, EPOCH TIME: 1733500468.204987
[12/06 10:54:28    474s] AddFiller init all instances time CPU:0.105, REAL:0.074
[12/06 10:54:28    474s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:28    474s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:28    474s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:28    474s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:28    474s] AddFiller main function time CPU:0.432, REAL:0.444
[12/06 10:54:28    474s] Filler instance commit time CPU:0.156, REAL:0.156
[12/06 10:54:28    474s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.618, REAL:0.578, MEM:3010.3M, EPOCH TIME: 1733500468.783134
[12/06 10:54:28    474s] *INFO:   Added 67037 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:28    474s] *INFO:   Added 166 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:28    474s] *INFO:   Added 144 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:28    474s] *INFO: Adding fillers to module ys[1].xs[3].torus_switch_xy.
[12/06 10:54:28    474s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3010.3M, EPOCH TIME: 1733500468.783326
[12/06 10:54:28    474s] AddFiller init all instances time CPU:0.075, REAL:0.075
[12/06 10:54:29    475s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:29    475s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:29    475s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:29    475s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:29    475s] AddFiller main function time CPU:0.396, REAL:0.409
[12/06 10:54:29    475s] Filler instance commit time CPU:0.124, REAL:0.123
[12/06 10:54:29    475s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.544, REAL:0.545, MEM:3022.3M, EPOCH TIME: 1733500469.328003
[12/06 10:54:29    475s] *INFO:   Added 18349 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:29    475s] *INFO:   Added 169 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:29    475s] *INFO:   Added 166 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:29    475s] *INFO: Adding fillers to module ys[1].xs[3].client_xy.
[12/06 10:54:29    475s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3022.3M, EPOCH TIME: 1733500469.328176
[12/06 10:54:29    475s] AddFiller init all instances time CPU:0.076, REAL:0.076
[12/06 10:54:30    476s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:30    476s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:30    476s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:30    476s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:30    476s] AddFiller main function time CPU:0.797, REAL:0.811
[12/06 10:54:30    476s] Filler instance commit time CPU:0.281, REAL:0.281
[12/06 10:54:30    476s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.948, REAL:0.949, MEM:3047.3M, EPOCH TIME: 1733500470.276744
[12/06 10:54:30    476s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3047.3M, EPOCH TIME: 1733500470.276823
[12/06 10:54:30    476s] AddFiller init all instances time CPU:0.079, REAL:0.079
[12/06 10:54:30    476s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:30    476s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:30    476s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:30    476s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:30    476s] AddFiller main function time CPU:0.470, REAL:0.483
[12/06 10:54:30    476s] Filler instance commit time CPU:0.157, REAL:0.157
[12/06 10:54:30    476s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.626, REAL:0.626, MEM:3061.3M, EPOCH TIME: 1733500470.902403
[12/06 10:54:30    476s] *INFO:   Added 67002 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:30    476s] *INFO:   Added 173 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:30    476s] *INFO:   Added 163 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:30    476s] *INFO: Adding fillers to module ys[2].xs[3].torus_switch_xy.
[12/06 10:54:30    476s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3061.3M, EPOCH TIME: 1733500470.902788
[12/06 10:54:31    477s] AddFiller init all instances time CPU:0.080, REAL:0.081
[12/06 10:54:31    477s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:31    477s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:31    477s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:31    477s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:31    477s] AddFiller main function time CPU:0.359, REAL:0.371
[12/06 10:54:31    477s] Filler instance commit time CPU:0.130, REAL:0.130
[12/06 10:54:31    477s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.517, REAL:0.517, MEM:3072.3M, EPOCH TIME: 1733500471.419929
[12/06 10:54:31    477s] *INFO:   Added 18589 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:31    477s] *INFO:   Added 136 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:31    477s] *INFO:   Added 132 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:31    477s] *INFO: Adding fillers to module ys[2].xs[3].client_xy.
[12/06 10:54:31    477s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3072.3M, EPOCH TIME: 1733500471.420371
[12/06 10:54:31    477s] AddFiller init all instances time CPU:0.082, REAL:0.082
[12/06 10:54:32    478s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:32    478s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:32    478s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:32    478s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:32    478s] AddFiller main function time CPU:0.859, REAL:0.872
[12/06 10:54:32    478s] Filler instance commit time CPU:0.289, REAL:0.289
[12/06 10:54:32    478s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:1.020, REAL:1.021, MEM:3098.3M, EPOCH TIME: 1733500472.440948
[12/06 10:54:32    478s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3098.3M, EPOCH TIME: 1733500472.441050
[12/06 10:54:32    478s] AddFiller init all instances time CPU:0.085, REAL:0.085
[12/06 10:54:33    479s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:33    479s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:33    479s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:33    479s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:33    479s] AddFiller main function time CPU:0.439, REAL:0.450
[12/06 10:54:33    479s] Filler instance commit time CPU:0.157, REAL:0.158
[12/06 10:54:33    479s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.604, REAL:0.604, MEM:3111.3M, EPOCH TIME: 1733500473.044872
[12/06 10:54:33    479s] *INFO:   Added 67313 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:33    479s] *INFO:   Added 147 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:33    479s] *INFO:   Added 180 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:33    479s] *INFO: Adding fillers to module ys[3].xs[3].torus_switch_xy.
[12/06 10:54:33    479s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3111.3M, EPOCH TIME: 1733500473.045045
[12/06 10:54:33    479s] AddFiller init all instances time CPU:0.087, REAL:0.087
[12/06 10:54:33    479s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:33    479s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:33    479s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:33    479s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:33    479s] AddFiller main function time CPU:0.383, REAL:0.392
[12/06 10:54:33    479s] Filler instance commit time CPU:0.123, REAL:0.123
[12/06 10:54:33    479s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.549, REAL:0.548, MEM:3123.3M, EPOCH TIME: 1733500473.593364
[12/06 10:54:33    479s] *INFO:   Added 18378 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:33    479s] *INFO:   Added 142 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:33    479s] *INFO:   Added 157 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:33    479s] *INFO: Adding fillers to module ys[3].xs[3].client_xy.
[12/06 10:54:33    479s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3123.3M, EPOCH TIME: 1733500473.593859
[12/06 10:54:33    479s] AddFiller init all instances time CPU:0.088, REAL:0.088
[12/06 10:54:34    480s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:34    480s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:34    480s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:34    480s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:34    480s] AddFiller main function time CPU:0.866, REAL:0.879
[12/06 10:54:34    480s] Filler instance commit time CPU:0.284, REAL:0.284
[12/06 10:54:34    480s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:1.037, REAL:1.037, MEM:3148.3M, EPOCH TIME: 1733500474.631102
[12/06 10:54:34    480s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3148.3M, EPOCH TIME: 1733500474.631195
[12/06 10:54:34    480s] AddFiller init all instances time CPU:0.091, REAL:0.091
[12/06 10:54:35    481s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:35    481s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:35    481s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:35    481s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:35    481s] AddFiller main function time CPU:0.460, REAL:0.471
[12/06 10:54:35    481s] Filler instance commit time CPU:0.160, REAL:0.160
[12/06 10:54:35    481s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:0.636, REAL:0.635, MEM:3163.3M, EPOCH TIME: 1733500475.266516
[12/06 10:54:35    481s] *INFO:   Added 67463 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:35    481s] *INFO:   Added 162 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:35    481s] *INFO:   Added 178 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:35    481s] OPERPROF:         Starting spiAddFillerInstInBox at level 5, MEM:3163.3M, EPOCH TIME: 1733500475.275250
[12/06 10:54:35    481s] AddFiller init all instances time CPU:0.092, REAL:0.092
[12/06 10:54:38    484s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:38    484s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:38    484s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): Rebuild thread pool 0x7f50f0096e08.
[12/06 10:54:38    484s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x3de370a0): 0 out of 1 thread pools are available.
[12/06 10:54:38    484s] AddFiller main function time CPU:3.070, REAL:3.089
[12/06 10:54:38    484s] Filler instance commit time CPU:1.026, REAL:1.027
[12/06 10:54:38    484s] *INFO: Adding fillers to top-module.
[12/06 10:54:38    484s] *INFO:   Added 155872 filler insts (cell FILL4 / prefix FILL).
[12/06 10:54:38    484s] *INFO:   Added 2856 filler insts (cell FILL2 / prefix FILL).
[12/06 10:54:38    484s] *INFO:   Added 4145 filler insts (cell FILL1 / prefix FILL).
[12/06 10:54:38    484s] OPERPROF:         Finished spiAddFillerInstInBox at level 5, CPU:3.250, REAL:3.252, MEM:3258.3M, EPOCH TIME: 1733500478.527502
[12/06 10:54:38    484s] *INFO: Total 1541713 filler insts added - prefix FILL (CPU: 0:00:33.7).
[12/06 10:54:38    484s] OPERPROF:       Finished AddFillerWithCallMap/AddFiller at level 4, CPU:31.500, REAL:31.468, MEM:3258.3M, EPOCH TIME: 1733500478.527745
[12/06 10:54:38    484s] OPERPROF:       Starting AddFillerWithCellMap/BatchGNCProcess at level 4, MEM:3258.3M, EPOCH TIME: 1733500478.527799
[12/06 10:54:39    485s] For 1541713 new insts, OPERPROF:       Finished AddFillerWithCellMap/BatchGNCProcess at level 4, CPU:1.328, REAL:1.329, MEM:3277.3M, EPOCH TIME: 1733500479.857042
[12/06 10:54:39    485s] OPERPROF:     Finished AddFillerWithCallMap-Iter-1 at level 3, CPU:32.827, REAL:32.798, MEM:3277.3M, EPOCH TIME: 1733500479.857125
[12/06 10:54:39    485s] OPERPROF:   Finished AddFillerWithCallMap at level 2, CPU:32.828, REAL:32.798, MEM:3277.3M, EPOCH TIME: 1733500479.857154
[12/06 10:54:39    485s] OPERPROF:   Starting spDPlaceCleanup(full) at level 2, MEM:3277.3M, EPOCH TIME: 1733500479.857691
[12/06 10:54:39    485s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:1549285).
[12/06 10:54:40    486s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:54:40    486s] All LLGs are deleted
[12/06 10:54:40    486s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:54:40    486s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[12/06 10:54:40    486s] OPERPROF:     Starting spSiteCleanup(true) at level 3, MEM:3277.3M, EPOCH TIME: 1733500480.246532
[12/06 10:54:40    486s] OPERPROF:     Finished spSiteCleanup(true) at level 3, CPU:0.001, REAL:0.001, MEM:3246.8M, EPOCH TIME: 1733500480.247208
[12/06 10:54:40    486s] OPERPROF:   Finished spDPlaceCleanup(full) at level 2, CPU:0.428, REAL:0.429, MEM:3246.8M, EPOCH TIME: 1733500480.286924
[12/06 10:54:40    486s] OPERPROF: Finished PlacementAddFillerCore
 at level 1, CPU:35.423, REAL:35.400, MEM:3246.8M, EPOCH TIME: 1733500480.286992
[12/06 10:54:40    486s] <CMD> verifyConnectivity
[12/06 10:54:40    486s] VERIFY_CONNECTIVITY use new engine.
[12/06 10:54:40    486s] 
[12/06 10:54:40    486s] ******** Start: VERIFY CONNECTIVITY ********
[12/06 10:54:40    486s] Start Time: Fri Dec  6 10:54:40 2024
[12/06 10:54:40    486s] 
[12/06 10:54:40    486s] Design Name: torus_D_W32
[12/06 10:54:40    486s] Database Units: 2000
[12/06 10:54:40    486s] Design Boundary: (0.0000, 0.0000) (1500.0000, 1500.0000)
[12/06 10:54:40    486s] Error Limit = 1000; Warning Limit = 50
[12/06 10:54:40    486s] Check all nets
[12/06 10:54:40    486s] **WARN: (IMPVFC-97):	IO pin clk of net clk has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 10:54:40    486s] **WARN: (IMPVFC-97):	IO pin rst of net rst has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 10:54:40    486s] **WARN: (IMPVFC-97):	IO pin out_v of net out_v has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 10:54:40    486s] **WARN: (IMPVFC-97):	IO pin out[31] of net out[31] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 10:54:40    486s] **WARN: (IMPVFC-97):	IO pin out[30] of net out[30] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 10:54:40    486s] **WARN: (IMPVFC-97):	IO pin out[29] of net out[29] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 10:54:40    486s] **WARN: (IMPVFC-97):	IO pin out[28] of net out[28] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 10:54:40    486s] **WARN: (IMPVFC-97):	IO pin out[27] of net out[27] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 10:54:40    486s] **WARN: (IMPVFC-97):	IO pin out[26] of net out[26] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 10:54:40    486s] **WARN: (IMPVFC-97):	IO pin out[25] of net out[25] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 10:54:40    486s] **WARN: (IMPVFC-97):	IO pin out[24] of net out[24] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 10:54:40    486s] **WARN: (IMPVFC-97):	IO pin out[23] of net out[23] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 10:54:40    486s] **WARN: (IMPVFC-97):	IO pin out[22] of net out[22] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 10:54:40    486s] **WARN: (IMPVFC-97):	IO pin out[21] of net out[21] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 10:54:40    486s] **WARN: (IMPVFC-97):	IO pin out[20] of net out[20] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 10:54:40    486s] **WARN: (IMPVFC-97):	IO pin out[19] of net out[19] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 10:54:40    486s] **WARN: (IMPVFC-97):	IO pin out[18] of net out[18] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 10:54:40    486s] **WARN: (IMPVFC-97):	IO pin out[17] of net out[17] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 10:54:40    486s] **WARN: (IMPVFC-97):	IO pin out[16] of net out[16] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 10:54:40    486s] **WARN: (IMPVFC-97):	IO pin out[15] of net out[15] has not been assigned. Please make sure it is assigned and rerun verifyConnectivity.
[12/06 10:54:40    486s] **WARN: (EMS-27):	Message (IMPVFC-97) has exceeded the current message display limit of 20.
[12/06 10:54:40    486s] To increase the message display limit, refer to the product command reference manual.
[12/06 10:54:40    486s] **** 10:54:40 **** Processed 5000 nets.
[12/06 10:54:40    486s] **** 10:54:40 **** Processed 10000 nets.
[12/06 10:54:40    486s] *** 10:54:40 *** Building data for Net VDD
[12/06 10:54:41    487s] *** 10:54:41 *** Building data for Net VDD
[12/06 10:54:44    490s] Net VDD: has special routes with opens, dangling Wire.
[12/06 10:54:44    490s] *** 10:54:44 *** Building data for Net VSS
[12/06 10:54:45    491s] *** 10:54:45 *** Building data for Net VSS
[12/06 10:54:48    494s] Net VSS: has special routes with opens, dangling Wire.
[12/06 10:54:48    494s] **WARN: (IMPVFC-3):	Verify Connectivity stopped: Number of errors exceeds the limit 1000
[12/06 10:54:48    494s] Type 'man IMPVFC-3' for more detail.
[12/06 10:54:48    494s] 
[12/06 10:54:48    494s] Begin Summary 
[12/06 10:54:48    494s]     6 Problem(s) (IMPVFC-200): Special Wires: Pieces of the net are not connected together.
[12/06 10:54:48    494s]     994 Problem(s) (IMPVFC-94): The net has dangling wire(s).
[12/06 10:54:48    494s]     1000 total info(s) created.
[12/06 10:54:48    494s] End Summary
[12/06 10:54:48    494s] 
[12/06 10:54:48    494s] End Time: Fri Dec  6 10:54:48 2024
[12/06 10:54:48    494s] Time Elapsed: 0:00:08.0
[12/06 10:54:48    494s] 
[12/06 10:54:48    494s] ******** End: VERIFY CONNECTIVITY ********
[12/06 10:54:48    494s]   Verification Complete : 1000 Viols.  0 Wrngs.
[12/06 10:54:48    494s]   (CPU Time: 0:00:08.5  MEM: 357.172M)
[12/06 10:54:48    494s] 
[12/06 10:54:48    494s] <CMD> verify_drc
[12/06 10:54:48    494s] #-check_same_via_cell true               # bool, default=false, user setting
[12/06 10:54:48    494s]  *** Starting Verify DRC (MEM: 3604.8) ***
[12/06 10:54:48    494s] 
[12/06 10:54:48    494s]   VERIFY DRC ...... Starting Verification
[12/06 10:54:48    494s]   VERIFY DRC ...... Initializing
[12/06 10:54:48    494s]   VERIFY DRC ...... Deleting Existing Violations
[12/06 10:54:48    494s]   VERIFY DRC ...... Creating Sub-Areas
[12/06 10:54:48    494s]   VERIFY DRC ...... Using new threading
[12/06 10:54:48    494s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 83.520 83.520} 1 of 324
[12/06 10:54:48    494s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[12/06 10:54:48    494s]   VERIFY DRC ...... Sub-Area: {83.520 0.000 167.040 83.520} 2 of 324
[12/06 10:54:49    494s]   VERIFY DRC ...... Sub-Area : 2 complete 0 Viols.
[12/06 10:54:49    494s]   VERIFY DRC ...... Sub-Area: {167.040 0.000 250.560 83.520} 3 of 324
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area : 3 complete 0 Viols.
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area: {250.560 0.000 334.080 83.520} 4 of 324
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area: {334.080 0.000 417.600 83.520} 5 of 324
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area : 5 complete 0 Viols.
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area: {417.600 0.000 501.120 83.520} 6 of 324
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area : 6 complete 0 Viols.
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area: {501.120 0.000 584.640 83.520} 7 of 324
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area : 7 complete 0 Viols.
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area: {584.640 0.000 668.160 83.520} 8 of 324
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area : 8 complete 0 Viols.
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area: {668.160 0.000 751.680 83.520} 9 of 324
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area : 9 complete 0 Viols.
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area: {751.680 0.000 835.200 83.520} 10 of 324
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area : 10 complete 0 Viols.
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area: {835.200 0.000 918.720 83.520} 11 of 324
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area : 11 complete 0 Viols.
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area: {918.720 0.000 1002.240 83.520} 12 of 324
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area : 12 complete 0 Viols.
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area: {1002.240 0.000 1085.760 83.520} 13 of 324
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area : 13 complete 0 Viols.
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area: {1085.760 0.000 1169.280 83.520} 14 of 324
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area : 14 complete 0 Viols.
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area: {1169.280 0.000 1252.800 83.520} 15 of 324
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area : 15 complete 0 Viols.
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area: {1252.800 0.000 1336.320 83.520} 16 of 324
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area : 16 complete 0 Viols.
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area: {1336.320 0.000 1419.840 83.520} 17 of 324
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area : 17 complete 0 Viols.
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area: {1419.840 0.000 1500.000 83.520} 18 of 324
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area : 18 complete 0 Viols.
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area: {0.000 83.520 83.520 167.040} 19 of 324
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area : 19 complete 0 Viols.
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area: {83.520 83.520 167.040 167.040} 20 of 324
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area : 20 complete 0 Viols.
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area: {167.040 83.520 250.560 167.040} 21 of 324
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area : 21 complete 0 Viols.
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area: {250.560 83.520 334.080 167.040} 22 of 324
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area : 22 complete 0 Viols.
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area: {334.080 83.520 417.600 167.040} 23 of 324
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area : 23 complete 0 Viols.
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area: {417.600 83.520 501.120 167.040} 24 of 324
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area : 24 complete 0 Viols.
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area: {501.120 83.520 584.640 167.040} 25 of 324
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area : 25 complete 0 Viols.
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area: {584.640 83.520 668.160 167.040} 26 of 324
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area : 26 complete 0 Viols.
[12/06 10:54:49    495s]   VERIFY DRC ...... Sub-Area: {668.160 83.520 751.680 167.040} 27 of 324
[12/06 10:54:50    495s]   VERIFY DRC ...... Sub-Area : 27 complete 0 Viols.
[12/06 10:54:50    495s]   VERIFY DRC ...... Sub-Area: {751.680 83.520 835.200 167.040} 28 of 324
[12/06 10:54:50    495s]   VERIFY DRC ...... Sub-Area : 28 complete 0 Viols.
[12/06 10:54:50    495s]   VERIFY DRC ...... Sub-Area: {835.200 83.520 918.720 167.040} 29 of 324
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area : 29 complete 0 Viols.
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area: {918.720 83.520 1002.240 167.040} 30 of 324
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area : 30 complete 0 Viols.
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area: {1002.240 83.520 1085.760 167.040} 31 of 324
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area : 31 complete 0 Viols.
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area: {1085.760 83.520 1169.280 167.040} 32 of 324
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area : 32 complete 0 Viols.
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area: {1169.280 83.520 1252.800 167.040} 33 of 324
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area : 33 complete 0 Viols.
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area: {1252.800 83.520 1336.320 167.040} 34 of 324
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area : 34 complete 0 Viols.
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area: {1336.320 83.520 1419.840 167.040} 35 of 324
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area : 35 complete 0 Viols.
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area: {1419.840 83.520 1500.000 167.040} 36 of 324
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area : 36 complete 0 Viols.
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area: {0.000 167.040 83.520 250.560} 37 of 324
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area : 37 complete 0 Viols.
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area: {83.520 167.040 167.040 250.560} 38 of 324
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area : 38 complete 0 Viols.
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area: {167.040 167.040 250.560 250.560} 39 of 324
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area : 39 complete 0 Viols.
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area: {250.560 167.040 334.080 250.560} 40 of 324
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area : 40 complete 0 Viols.
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area: {334.080 167.040 417.600 250.560} 41 of 324
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area : 41 complete 0 Viols.
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area: {417.600 167.040 501.120 250.560} 42 of 324
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area : 42 complete 0 Viols.
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area: {501.120 167.040 584.640 250.560} 43 of 324
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area : 43 complete 0 Viols.
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area: {584.640 167.040 668.160 250.560} 44 of 324
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area : 44 complete 0 Viols.
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area: {668.160 167.040 751.680 250.560} 45 of 324
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area : 45 complete 0 Viols.
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area: {751.680 167.040 835.200 250.560} 46 of 324
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area : 46 complete 0 Viols.
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area: {835.200 167.040 918.720 250.560} 47 of 324
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area : 47 complete 0 Viols.
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area: {918.720 167.040 1002.240 250.560} 48 of 324
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area : 48 complete 0 Viols.
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area: {1002.240 167.040 1085.760 250.560} 49 of 324
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area : 49 complete 0 Viols.
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area: {1085.760 167.040 1169.280 250.560} 50 of 324
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area : 50 complete 0 Viols.
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area: {1169.280 167.040 1252.800 250.560} 51 of 324
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area : 51 complete 0 Viols.
[12/06 10:54:50    496s]   VERIFY DRC ...... Sub-Area: {1252.800 167.040 1336.320 250.560} 52 of 324
[12/06 10:54:51    496s]   VERIFY DRC ...... Sub-Area : 52 complete 0 Viols.
[12/06 10:54:51    496s]   VERIFY DRC ...... Sub-Area: {1336.320 167.040 1419.840 250.560} 53 of 324
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area : 53 complete 0 Viols.
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area: {1419.840 167.040 1500.000 250.560} 54 of 324
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area : 54 complete 0 Viols.
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area: {0.000 250.560 83.520 334.080} 55 of 324
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area : 55 complete 0 Viols.
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area: {83.520 250.560 167.040 334.080} 56 of 324
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area : 56 complete 0 Viols.
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area: {167.040 250.560 250.560 334.080} 57 of 324
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area : 57 complete 0 Viols.
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area: {250.560 250.560 334.080 334.080} 58 of 324
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area : 58 complete 0 Viols.
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area: {334.080 250.560 417.600 334.080} 59 of 324
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area : 59 complete 0 Viols.
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area: {417.600 250.560 501.120 334.080} 60 of 324
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area : 60 complete 0 Viols.
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area: {501.120 250.560 584.640 334.080} 61 of 324
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area : 61 complete 0 Viols.
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area: {584.640 250.560 668.160 334.080} 62 of 324
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area : 62 complete 0 Viols.
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area: {668.160 250.560 751.680 334.080} 63 of 324
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area : 63 complete 0 Viols.
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area: {751.680 250.560 835.200 334.080} 64 of 324
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area : 64 complete 0 Viols.
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area: {835.200 250.560 918.720 334.080} 65 of 324
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area : 65 complete 0 Viols.
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area: {918.720 250.560 1002.240 334.080} 66 of 324
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area : 66 complete 0 Viols.
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area: {1002.240 250.560 1085.760 334.080} 67 of 324
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area : 67 complete 0 Viols.
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area: {1085.760 250.560 1169.280 334.080} 68 of 324
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area : 68 complete 0 Viols.
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area: {1169.280 250.560 1252.800 334.080} 69 of 324
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area : 69 complete 0 Viols.
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area: {1252.800 250.560 1336.320 334.080} 70 of 324
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area : 70 complete 0 Viols.
[12/06 10:54:51    497s]   VERIFY DRC ...... Sub-Area: {1336.320 250.560 1419.840 334.080} 71 of 324
[12/06 10:54:52    497s]   VERIFY DRC ...... Sub-Area : 71 complete 0 Viols.
[12/06 10:54:52    497s]   VERIFY DRC ...... Sub-Area: {1419.840 250.560 1500.000 334.080} 72 of 324
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area : 72 complete 0 Viols.
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area: {0.000 334.080 83.520 417.600} 73 of 324
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area : 73 complete 0 Viols.
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area: {83.520 334.080 167.040 417.600} 74 of 324
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area : 74 complete 0 Viols.
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area: {167.040 334.080 250.560 417.600} 75 of 324
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area : 75 complete 0 Viols.
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area: {250.560 334.080 334.080 417.600} 76 of 324
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area : 76 complete 0 Viols.
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area: {334.080 334.080 417.600 417.600} 77 of 324
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area : 77 complete 0 Viols.
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area: {417.600 334.080 501.120 417.600} 78 of 324
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area : 78 complete 0 Viols.
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area: {501.120 334.080 584.640 417.600} 79 of 324
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area : 79 complete 0 Viols.
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area: {584.640 334.080 668.160 417.600} 80 of 324
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area : 80 complete 0 Viols.
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area: {668.160 334.080 751.680 417.600} 81 of 324
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area : 81 complete 0 Viols.
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area: {751.680 334.080 835.200 417.600} 82 of 324
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area : 82 complete 0 Viols.
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area: {835.200 334.080 918.720 417.600} 83 of 324
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area : 83 complete 0 Viols.
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area: {918.720 334.080 1002.240 417.600} 84 of 324
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area : 84 complete 0 Viols.
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area: {1002.240 334.080 1085.760 417.600} 85 of 324
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area : 85 complete 0 Viols.
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area: {1085.760 334.080 1169.280 417.600} 86 of 324
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area : 86 complete 0 Viols.
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area: {1169.280 334.080 1252.800 417.600} 87 of 324
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area : 87 complete 0 Viols.
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area: {1252.800 334.080 1336.320 417.600} 88 of 324
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area : 88 complete 0 Viols.
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area: {1336.320 334.080 1419.840 417.600} 89 of 324
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area : 89 complete 0 Viols.
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area: {1419.840 334.080 1500.000 417.600} 90 of 324
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area : 90 complete 0 Viols.
[12/06 10:54:52    498s]   VERIFY DRC ...... Sub-Area: {0.000 417.600 83.520 501.120} 91 of 324
[12/06 10:54:53    498s]   VERIFY DRC ...... Sub-Area : 91 complete 0 Viols.
[12/06 10:54:53    498s]   VERIFY DRC ...... Sub-Area: {83.520 417.600 167.040 501.120} 92 of 324
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area : 92 complete 0 Viols.
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area: {167.040 417.600 250.560 501.120} 93 of 324
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area : 93 complete 0 Viols.
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area: {250.560 417.600 334.080 501.120} 94 of 324
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area : 94 complete 0 Viols.
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area: {334.080 417.600 417.600 501.120} 95 of 324
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area : 95 complete 0 Viols.
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area: {417.600 417.600 501.120 501.120} 96 of 324
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area : 96 complete 0 Viols.
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area: {501.120 417.600 584.640 501.120} 97 of 324
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area : 97 complete 0 Viols.
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area: {584.640 417.600 668.160 501.120} 98 of 324
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area : 98 complete 0 Viols.
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area: {668.160 417.600 751.680 501.120} 99 of 324
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area : 99 complete 0 Viols.
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area: {751.680 417.600 835.200 501.120} 100 of 324
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area : 100 complete 0 Viols.
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area: {835.200 417.600 918.720 501.120} 101 of 324
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area : 101 complete 0 Viols.
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area: {918.720 417.600 1002.240 501.120} 102 of 324
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area : 102 complete 0 Viols.
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area: {1002.240 417.600 1085.760 501.120} 103 of 324
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area : 103 complete 0 Viols.
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area: {1085.760 417.600 1169.280 501.120} 104 of 324
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area : 104 complete 0 Viols.
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area: {1169.280 417.600 1252.800 501.120} 105 of 324
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area : 105 complete 0 Viols.
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area: {1252.800 417.600 1336.320 501.120} 106 of 324
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area : 106 complete 0 Viols.
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area: {1336.320 417.600 1419.840 501.120} 107 of 324
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area : 107 complete 0 Viols.
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area: {1419.840 417.600 1500.000 501.120} 108 of 324
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area : 108 complete 0 Viols.
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area: {0.000 501.120 83.520 584.640} 109 of 324
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area : 109 complete 0 Viols.
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area: {83.520 501.120 167.040 584.640} 110 of 324
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area : 110 complete 0 Viols.
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area: {167.040 501.120 250.560 584.640} 111 of 324
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area : 111 complete 0 Viols.
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area: {250.560 501.120 334.080 584.640} 112 of 324
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area : 112 complete 0 Viols.
[12/06 10:54:53    499s]   VERIFY DRC ...... Sub-Area: {334.080 501.120 417.600 584.640} 113 of 324
[12/06 10:54:54    499s]   VERIFY DRC ...... Sub-Area : 113 complete 0 Viols.
[12/06 10:54:54    499s]   VERIFY DRC ...... Sub-Area: {417.600 501.120 501.120 584.640} 114 of 324
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area : 114 complete 0 Viols.
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area: {501.120 501.120 584.640 584.640} 115 of 324
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area : 115 complete 0 Viols.
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area: {584.640 501.120 668.160 584.640} 116 of 324
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area : 116 complete 0 Viols.
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area: {668.160 501.120 751.680 584.640} 117 of 324
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area : 117 complete 0 Viols.
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area: {751.680 501.120 835.200 584.640} 118 of 324
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area : 118 complete 0 Viols.
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area: {835.200 501.120 918.720 584.640} 119 of 324
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area : 119 complete 0 Viols.
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area: {918.720 501.120 1002.240 584.640} 120 of 324
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area : 120 complete 0 Viols.
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area: {1002.240 501.120 1085.760 584.640} 121 of 324
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area : 121 complete 0 Viols.
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area: {1085.760 501.120 1169.280 584.640} 122 of 324
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area : 122 complete 0 Viols.
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area: {1169.280 501.120 1252.800 584.640} 123 of 324
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area : 123 complete 0 Viols.
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area: {1252.800 501.120 1336.320 584.640} 124 of 324
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area : 124 complete 0 Viols.
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area: {1336.320 501.120 1419.840 584.640} 125 of 324
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area : 125 complete 0 Viols.
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area: {1419.840 501.120 1500.000 584.640} 126 of 324
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area : 126 complete 0 Viols.
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area: {0.000 584.640 83.520 668.160} 127 of 324
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area : 127 complete 0 Viols.
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area: {83.520 584.640 167.040 668.160} 128 of 324
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area : 128 complete 0 Viols.
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area: {167.040 584.640 250.560 668.160} 129 of 324
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area : 129 complete 0 Viols.
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area: {250.560 584.640 334.080 668.160} 130 of 324
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area : 130 complete 0 Viols.
[12/06 10:54:54    500s]   VERIFY DRC ...... Sub-Area: {334.080 584.640 417.600 668.160} 131 of 324
[12/06 10:54:55    500s]   VERIFY DRC ...... Sub-Area : 131 complete 0 Viols.
[12/06 10:54:55    500s]   VERIFY DRC ...... Sub-Area: {417.600 584.640 501.120 668.160} 132 of 324
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area : 132 complete 0 Viols.
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area: {501.120 584.640 584.640 668.160} 133 of 324
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area : 133 complete 0 Viols.
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area: {584.640 584.640 668.160 668.160} 134 of 324
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area : 134 complete 0 Viols.
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area: {668.160 584.640 751.680 668.160} 135 of 324
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area : 135 complete 0 Viols.
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area: {751.680 584.640 835.200 668.160} 136 of 324
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area : 136 complete 0 Viols.
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area: {835.200 584.640 918.720 668.160} 137 of 324
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area : 137 complete 0 Viols.
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area: {918.720 584.640 1002.240 668.160} 138 of 324
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area : 138 complete 0 Viols.
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area: {1002.240 584.640 1085.760 668.160} 139 of 324
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area : 139 complete 0 Viols.
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area: {1085.760 584.640 1169.280 668.160} 140 of 324
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area : 140 complete 0 Viols.
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area: {1169.280 584.640 1252.800 668.160} 141 of 324
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area : 141 complete 0 Viols.
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area: {1252.800 584.640 1336.320 668.160} 142 of 324
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area : 142 complete 0 Viols.
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area: {1336.320 584.640 1419.840 668.160} 143 of 324
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area : 143 complete 0 Viols.
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area: {1419.840 584.640 1500.000 668.160} 144 of 324
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area : 144 complete 0 Viols.
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area: {0.000 668.160 83.520 751.680} 145 of 324
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area : 145 complete 0 Viols.
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area: {83.520 668.160 167.040 751.680} 146 of 324
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area : 146 complete 0 Viols.
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area: {167.040 668.160 250.560 751.680} 147 of 324
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area : 147 complete 0 Viols.
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area: {250.560 668.160 334.080 751.680} 148 of 324
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area : 148 complete 0 Viols.
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area: {334.080 668.160 417.600 751.680} 149 of 324
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area : 149 complete 0 Viols.
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area: {417.600 668.160 501.120 751.680} 150 of 324
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area : 150 complete 0 Viols.
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area: {501.120 668.160 584.640 751.680} 151 of 324
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area : 151 complete 0 Viols.
[12/06 10:54:55    501s]   VERIFY DRC ...... Sub-Area: {584.640 668.160 668.160 751.680} 152 of 324
[12/06 10:54:56    501s]   VERIFY DRC ...... Sub-Area : 152 complete 0 Viols.
[12/06 10:54:56    501s]   VERIFY DRC ...... Sub-Area: {668.160 668.160 751.680 751.680} 153 of 324
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area : 153 complete 0 Viols.
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area: {751.680 668.160 835.200 751.680} 154 of 324
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area : 154 complete 0 Viols.
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area: {835.200 668.160 918.720 751.680} 155 of 324
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area : 155 complete 0 Viols.
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area: {918.720 668.160 1002.240 751.680} 156 of 324
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area : 156 complete 0 Viols.
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area: {1002.240 668.160 1085.760 751.680} 157 of 324
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area : 157 complete 0 Viols.
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area: {1085.760 668.160 1169.280 751.680} 158 of 324
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area : 158 complete 0 Viols.
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area: {1169.280 668.160 1252.800 751.680} 159 of 324
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area : 159 complete 0 Viols.
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area: {1252.800 668.160 1336.320 751.680} 160 of 324
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area : 160 complete 0 Viols.
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area: {1336.320 668.160 1419.840 751.680} 161 of 324
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area : 161 complete 0 Viols.
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area: {1419.840 668.160 1500.000 751.680} 162 of 324
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area : 162 complete 0 Viols.
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area: {0.000 751.680 83.520 835.200} 163 of 324
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area : 163 complete 0 Viols.
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area: {83.520 751.680 167.040 835.200} 164 of 324
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area : 164 complete 0 Viols.
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area: {167.040 751.680 250.560 835.200} 165 of 324
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area : 165 complete 0 Viols.
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area: {250.560 751.680 334.080 835.200} 166 of 324
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area : 166 complete 0 Viols.
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area: {334.080 751.680 417.600 835.200} 167 of 324
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area : 167 complete 0 Viols.
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area: {417.600 751.680 501.120 835.200} 168 of 324
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area : 168 complete 0 Viols.
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area: {501.120 751.680 584.640 835.200} 169 of 324
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area : 169 complete 0 Viols.
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area: {584.640 751.680 668.160 835.200} 170 of 324
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area : 170 complete 0 Viols.
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area: {668.160 751.680 751.680 835.200} 171 of 324
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area : 171 complete 0 Viols.
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area: {751.680 751.680 835.200 835.200} 172 of 324
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area : 172 complete 0 Viols.
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area: {835.200 751.680 918.720 835.200} 173 of 324
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area : 173 complete 0 Viols.
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area: {918.720 751.680 1002.240 835.200} 174 of 324
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area : 174 complete 0 Viols.
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area: {1002.240 751.680 1085.760 835.200} 175 of 324
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area : 175 complete 0 Viols.
[12/06 10:54:56    502s]   VERIFY DRC ...... Sub-Area: {1085.760 751.680 1169.280 835.200} 176 of 324
[12/06 10:54:57    502s]   VERIFY DRC ...... Sub-Area : 176 complete 0 Viols.
[12/06 10:54:57    502s]   VERIFY DRC ...... Sub-Area: {1169.280 751.680 1252.800 835.200} 177 of 324
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area : 177 complete 0 Viols.
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area: {1252.800 751.680 1336.320 835.200} 178 of 324
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area : 178 complete 0 Viols.
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area: {1336.320 751.680 1419.840 835.200} 179 of 324
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area : 179 complete 0 Viols.
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area: {1419.840 751.680 1500.000 835.200} 180 of 324
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area : 180 complete 0 Viols.
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area: {0.000 835.200 83.520 918.720} 181 of 324
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area : 181 complete 0 Viols.
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area: {83.520 835.200 167.040 918.720} 182 of 324
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area : 182 complete 0 Viols.
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area: {167.040 835.200 250.560 918.720} 183 of 324
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area : 183 complete 0 Viols.
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area: {250.560 835.200 334.080 918.720} 184 of 324
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area : 184 complete 0 Viols.
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area: {334.080 835.200 417.600 918.720} 185 of 324
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area : 185 complete 0 Viols.
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area: {417.600 835.200 501.120 918.720} 186 of 324
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area : 186 complete 0 Viols.
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area: {501.120 835.200 584.640 918.720} 187 of 324
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area : 187 complete 0 Viols.
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area: {584.640 835.200 668.160 918.720} 188 of 324
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area : 188 complete 0 Viols.
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area: {668.160 835.200 751.680 918.720} 189 of 324
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area : 189 complete 0 Viols.
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area: {751.680 835.200 835.200 918.720} 190 of 324
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area : 190 complete 0 Viols.
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area: {835.200 835.200 918.720 918.720} 191 of 324
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area : 191 complete 0 Viols.
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area: {918.720 835.200 1002.240 918.720} 192 of 324
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area : 192 complete 0 Viols.
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area: {1002.240 835.200 1085.760 918.720} 193 of 324
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area : 193 complete 0 Viols.
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area: {1085.760 835.200 1169.280 918.720} 194 of 324
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area : 194 complete 0 Viols.
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area: {1169.280 835.200 1252.800 918.720} 195 of 324
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area : 195 complete 0 Viols.
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area: {1252.800 835.200 1336.320 918.720} 196 of 324
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area : 196 complete 0 Viols.
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area: {1336.320 835.200 1419.840 918.720} 197 of 324
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area : 197 complete 0 Viols.
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area: {1419.840 835.200 1500.000 918.720} 198 of 324
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area : 198 complete 0 Viols.
[12/06 10:54:57    503s]   VERIFY DRC ...... Sub-Area: {0.000 918.720 83.520 1002.240} 199 of 324
[12/06 10:54:58    503s]   VERIFY DRC ...... Sub-Area : 199 complete 0 Viols.
[12/06 10:54:58    503s]   VERIFY DRC ...... Sub-Area: {83.520 918.720 167.040 1002.240} 200 of 324
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area : 200 complete 0 Viols.
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area: {167.040 918.720 250.560 1002.240} 201 of 324
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area : 201 complete 0 Viols.
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area: {250.560 918.720 334.080 1002.240} 202 of 324
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area : 202 complete 0 Viols.
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area: {334.080 918.720 417.600 1002.240} 203 of 324
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area : 203 complete 0 Viols.
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area: {417.600 918.720 501.120 1002.240} 204 of 324
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area : 204 complete 0 Viols.
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area: {501.120 918.720 584.640 1002.240} 205 of 324
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area : 205 complete 0 Viols.
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area: {584.640 918.720 668.160 1002.240} 206 of 324
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area : 206 complete 0 Viols.
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area: {668.160 918.720 751.680 1002.240} 207 of 324
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area : 207 complete 0 Viols.
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area: {751.680 918.720 835.200 1002.240} 208 of 324
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area : 208 complete 0 Viols.
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area: {835.200 918.720 918.720 1002.240} 209 of 324
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area : 209 complete 0 Viols.
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area: {918.720 918.720 1002.240 1002.240} 210 of 324
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area : 210 complete 0 Viols.
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area: {1002.240 918.720 1085.760 1002.240} 211 of 324
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area : 211 complete 0 Viols.
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area: {1085.760 918.720 1169.280 1002.240} 212 of 324
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area : 212 complete 0 Viols.
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area: {1169.280 918.720 1252.800 1002.240} 213 of 324
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area : 213 complete 0 Viols.
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area: {1252.800 918.720 1336.320 1002.240} 214 of 324
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area : 214 complete 0 Viols.
[12/06 10:54:58    504s]   VERIFY DRC ...... Sub-Area: {1336.320 918.720 1419.840 1002.240} 215 of 324
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area : 215 complete 0 Viols.
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area: {1419.840 918.720 1500.000 1002.240} 216 of 324
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area : 216 complete 0 Viols.
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area: {0.000 1002.240 83.520 1085.760} 217 of 324
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area : 217 complete 0 Viols.
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area: {83.520 1002.240 167.040 1085.760} 218 of 324
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area : 218 complete 0 Viols.
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area: {167.040 1002.240 250.560 1085.760} 219 of 324
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area : 219 complete 0 Viols.
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area: {250.560 1002.240 334.080 1085.760} 220 of 324
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area : 220 complete 0 Viols.
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area: {334.080 1002.240 417.600 1085.760} 221 of 324
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area : 221 complete 0 Viols.
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area: {417.600 1002.240 501.120 1085.760} 222 of 324
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area : 222 complete 0 Viols.
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area: {501.120 1002.240 584.640 1085.760} 223 of 324
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area : 223 complete 0 Viols.
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area: {584.640 1002.240 668.160 1085.760} 224 of 324
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area : 224 complete 0 Viols.
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area: {668.160 1002.240 751.680 1085.760} 225 of 324
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area : 225 complete 0 Viols.
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area: {751.680 1002.240 835.200 1085.760} 226 of 324
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area : 226 complete 0 Viols.
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area: {835.200 1002.240 918.720 1085.760} 227 of 324
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area : 227 complete 0 Viols.
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area: {918.720 1002.240 1002.240 1085.760} 228 of 324
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area : 228 complete 0 Viols.
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area: {1002.240 1002.240 1085.760 1085.760} 229 of 324
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area : 229 complete 0 Viols.
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area: {1085.760 1002.240 1169.280 1085.760} 230 of 324
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area : 230 complete 0 Viols.
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area: {1169.280 1002.240 1252.800 1085.760} 231 of 324
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area : 231 complete 0 Viols.
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area: {1252.800 1002.240 1336.320 1085.760} 232 of 324
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area : 232 complete 0 Viols.
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area: {1336.320 1002.240 1419.840 1085.760} 233 of 324
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area : 233 complete 0 Viols.
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area: {1419.840 1002.240 1500.000 1085.760} 234 of 324
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area : 234 complete 0 Viols.
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area: {0.000 1085.760 83.520 1169.280} 235 of 324
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area : 235 complete 0 Viols.
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area: {83.520 1085.760 167.040 1169.280} 236 of 324
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area : 236 complete 0 Viols.
[12/06 10:54:59    505s]   VERIFY DRC ...... Sub-Area: {167.040 1085.760 250.560 1169.280} 237 of 324
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area : 237 complete 0 Viols.
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area: {250.560 1085.760 334.080 1169.280} 238 of 324
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area : 238 complete 0 Viols.
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area: {334.080 1085.760 417.600 1169.280} 239 of 324
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area : 239 complete 0 Viols.
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area: {417.600 1085.760 501.120 1169.280} 240 of 324
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area : 240 complete 0 Viols.
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area: {501.120 1085.760 584.640 1169.280} 241 of 324
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area : 241 complete 0 Viols.
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area: {584.640 1085.760 668.160 1169.280} 242 of 324
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area : 242 complete 0 Viols.
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area: {668.160 1085.760 751.680 1169.280} 243 of 324
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area : 243 complete 0 Viols.
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area: {751.680 1085.760 835.200 1169.280} 244 of 324
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area : 244 complete 0 Viols.
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area: {835.200 1085.760 918.720 1169.280} 245 of 324
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area : 245 complete 0 Viols.
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area: {918.720 1085.760 1002.240 1169.280} 246 of 324
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area : 246 complete 0 Viols.
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area: {1002.240 1085.760 1085.760 1169.280} 247 of 324
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area : 247 complete 0 Viols.
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area: {1085.760 1085.760 1169.280 1169.280} 248 of 324
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area : 248 complete 0 Viols.
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area: {1169.280 1085.760 1252.800 1169.280} 249 of 324
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area : 249 complete 0 Viols.
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area: {1252.800 1085.760 1336.320 1169.280} 250 of 324
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area : 250 complete 0 Viols.
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area: {1336.320 1085.760 1419.840 1169.280} 251 of 324
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area : 251 complete 0 Viols.
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area: {1419.840 1085.760 1500.000 1169.280} 252 of 324
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area : 252 complete 0 Viols.
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area: {0.000 1169.280 83.520 1252.800} 253 of 324
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area : 253 complete 0 Viols.
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area: {83.520 1169.280 167.040 1252.800} 254 of 324
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area : 254 complete 0 Viols.
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area: {167.040 1169.280 250.560 1252.800} 255 of 324
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area : 255 complete 0 Viols.
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area: {250.560 1169.280 334.080 1252.800} 256 of 324
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area : 256 complete 0 Viols.
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area: {334.080 1169.280 417.600 1252.800} 257 of 324
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area : 257 complete 0 Viols.
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area: {417.600 1169.280 501.120 1252.800} 258 of 324
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area : 258 complete 0 Viols.
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area: {501.120 1169.280 584.640 1252.800} 259 of 324
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area : 259 complete 0 Viols.
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area: {584.640 1169.280 668.160 1252.800} 260 of 324
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area : 260 complete 0 Viols.
[12/06 10:55:00    506s]   VERIFY DRC ...... Sub-Area: {668.160 1169.280 751.680 1252.800} 261 of 324
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area : 261 complete 0 Viols.
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area: {751.680 1169.280 835.200 1252.800} 262 of 324
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area : 262 complete 0 Viols.
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area: {835.200 1169.280 918.720 1252.800} 263 of 324
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area : 263 complete 0 Viols.
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area: {918.720 1169.280 1002.240 1252.800} 264 of 324
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area : 264 complete 0 Viols.
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area: {1002.240 1169.280 1085.760 1252.800} 265 of 324
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area : 265 complete 0 Viols.
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area: {1085.760 1169.280 1169.280 1252.800} 266 of 324
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area : 266 complete 0 Viols.
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area: {1169.280 1169.280 1252.800 1252.800} 267 of 324
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area : 267 complete 0 Viols.
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area: {1252.800 1169.280 1336.320 1252.800} 268 of 324
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area : 268 complete 0 Viols.
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area: {1336.320 1169.280 1419.840 1252.800} 269 of 324
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area : 269 complete 0 Viols.
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area: {1419.840 1169.280 1500.000 1252.800} 270 of 324
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area : 270 complete 0 Viols.
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area: {0.000 1252.800 83.520 1336.320} 271 of 324
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area : 271 complete 0 Viols.
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area: {83.520 1252.800 167.040 1336.320} 272 of 324
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area : 272 complete 0 Viols.
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area: {167.040 1252.800 250.560 1336.320} 273 of 324
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area : 273 complete 0 Viols.
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area: {250.560 1252.800 334.080 1336.320} 274 of 324
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area : 274 complete 0 Viols.
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area: {334.080 1252.800 417.600 1336.320} 275 of 324
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area : 275 complete 0 Viols.
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area: {417.600 1252.800 501.120 1336.320} 276 of 324
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area : 276 complete 0 Viols.
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area: {501.120 1252.800 584.640 1336.320} 277 of 324
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area : 277 complete 0 Viols.
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area: {584.640 1252.800 668.160 1336.320} 278 of 324
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area : 278 complete 0 Viols.
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area: {668.160 1252.800 751.680 1336.320} 279 of 324
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area : 279 complete 0 Viols.
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area: {751.680 1252.800 835.200 1336.320} 280 of 324
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area : 280 complete 0 Viols.
[12/06 10:55:01    507s]   VERIFY DRC ...... Sub-Area: {835.200 1252.800 918.720 1336.320} 281 of 324
[12/06 10:55:02    507s]   VERIFY DRC ...... Sub-Area : 281 complete 0 Viols.
[12/06 10:55:02    507s]   VERIFY DRC ...... Sub-Area: {918.720 1252.800 1002.240 1336.320} 282 of 324
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area : 282 complete 0 Viols.
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area: {1002.240 1252.800 1085.760 1336.320} 283 of 324
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area : 283 complete 0 Viols.
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area: {1085.760 1252.800 1169.280 1336.320} 284 of 324
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area : 284 complete 0 Viols.
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area: {1169.280 1252.800 1252.800 1336.320} 285 of 324
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area : 285 complete 0 Viols.
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area: {1252.800 1252.800 1336.320 1336.320} 286 of 324
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area : 286 complete 0 Viols.
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area: {1336.320 1252.800 1419.840 1336.320} 287 of 324
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area : 287 complete 0 Viols.
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area: {1419.840 1252.800 1500.000 1336.320} 288 of 324
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area : 288 complete 0 Viols.
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area: {0.000 1336.320 83.520 1419.840} 289 of 324
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area : 289 complete 0 Viols.
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area: {83.520 1336.320 167.040 1419.840} 290 of 324
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area : 290 complete 0 Viols.
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area: {167.040 1336.320 250.560 1419.840} 291 of 324
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area : 291 complete 0 Viols.
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area: {250.560 1336.320 334.080 1419.840} 292 of 324
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area : 292 complete 0 Viols.
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area: {334.080 1336.320 417.600 1419.840} 293 of 324
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area : 293 complete 0 Viols.
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area: {417.600 1336.320 501.120 1419.840} 294 of 324
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area : 294 complete 0 Viols.
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area: {501.120 1336.320 584.640 1419.840} 295 of 324
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area : 295 complete 0 Viols.
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area: {584.640 1336.320 668.160 1419.840} 296 of 324
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area : 296 complete 0 Viols.
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area: {668.160 1336.320 751.680 1419.840} 297 of 324
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area : 297 complete 0 Viols.
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area: {751.680 1336.320 835.200 1419.840} 298 of 324
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area : 298 complete 0 Viols.
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area: {835.200 1336.320 918.720 1419.840} 299 of 324
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area : 299 complete 0 Viols.
[12/06 10:55:02    508s]   VERIFY DRC ...... Sub-Area: {918.720 1336.320 1002.240 1419.840} 300 of 324
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area : 300 complete 0 Viols.
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area: {1002.240 1336.320 1085.760 1419.840} 301 of 324
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area : 301 complete 0 Viols.
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area: {1085.760 1336.320 1169.280 1419.840} 302 of 324
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area : 302 complete 0 Viols.
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area: {1169.280 1336.320 1252.800 1419.840} 303 of 324
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area : 303 complete 0 Viols.
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area: {1252.800 1336.320 1336.320 1419.840} 304 of 324
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area : 304 complete 0 Viols.
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area: {1336.320 1336.320 1419.840 1419.840} 305 of 324
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area : 305 complete 0 Viols.
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area: {1419.840 1336.320 1500.000 1419.840} 306 of 324
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area : 306 complete 0 Viols.
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area: {0.000 1419.840 83.520 1500.000} 307 of 324
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area : 307 complete 0 Viols.
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area: {83.520 1419.840 167.040 1500.000} 308 of 324
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area : 308 complete 0 Viols.
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area: {167.040 1419.840 250.560 1500.000} 309 of 324
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area : 309 complete 0 Viols.
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area: {250.560 1419.840 334.080 1500.000} 310 of 324
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area : 310 complete 0 Viols.
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area: {334.080 1419.840 417.600 1500.000} 311 of 324
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area : 311 complete 0 Viols.
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area: {417.600 1419.840 501.120 1500.000} 312 of 324
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area : 312 complete 0 Viols.
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area: {501.120 1419.840 584.640 1500.000} 313 of 324
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area : 313 complete 0 Viols.
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area: {584.640 1419.840 668.160 1500.000} 314 of 324
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area : 314 complete 0 Viols.
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area: {668.160 1419.840 751.680 1500.000} 315 of 324
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area : 315 complete 0 Viols.
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area: {751.680 1419.840 835.200 1500.000} 316 of 324
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area : 316 complete 0 Viols.
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area: {835.200 1419.840 918.720 1500.000} 317 of 324
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area : 317 complete 0 Viols.
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area: {918.720 1419.840 1002.240 1500.000} 318 of 324
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area : 318 complete 0 Viols.
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area: {1002.240 1419.840 1085.760 1500.000} 319 of 324
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area : 319 complete 0 Viols.
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area: {1085.760 1419.840 1169.280 1500.000} 320 of 324
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area : 320 complete 0 Viols.
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area: {1169.280 1419.840 1252.800 1500.000} 321 of 324
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area : 321 complete 0 Viols.
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area: {1252.800 1419.840 1336.320 1500.000} 322 of 324
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area : 322 complete 0 Viols.
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area: {1336.320 1419.840 1419.840 1500.000} 323 of 324
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area : 323 complete 0 Viols.
[12/06 10:55:03    509s]   VERIFY DRC ...... Sub-Area: {1419.840 1419.840 1500.000 1500.000} 324 of 324
[12/06 10:55:04    509s]   VERIFY DRC ...... Sub-Area : 324 complete 0 Viols.
[12/06 10:55:04    509s] 
[12/06 10:55:04    509s]   Verification Complete : 0 Viols.
[12/06 10:55:04    509s] 
[12/06 10:55:04    509s]  *** End Verify DRC (CPU: 0:00:15.1  ELAPSED TIME: 16.00  MEM: 256.1M) ***
[12/06 10:55:04    509s] 
[12/06 10:55:04    509s] <CMD> saveNetlist asic-post-par.torus.32.v
[12/06 10:55:04    509s] Writing Netlist "asic-post-par.torus.32.v" ...
[12/06 10:55:04    510s] <CMD> extractRC
[12/06 10:55:04    510s] Extraction called for design 'torus_D_W32' of instances=1549285 and nets=10151 using extraction engine 'preRoute' .
[12/06 10:55:04    510s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[12/06 10:55:04    510s] Type 'man IMPEXT-3530' for more detail.
[12/06 10:55:04    510s] PreRoute RC Extraction called for design torus_D_W32.
[12/06 10:55:04    510s] RC Extraction called in multi-corner(1) mode.
[12/06 10:55:04    510s] RCMode: PreRoute
[12/06 10:55:04    510s]       RC Corner Indexes            0   
[12/06 10:55:04    510s] Capacitance Scaling Factor   : 1.00000 
[12/06 10:55:04    510s] Resistance Scaling Factor    : 1.00000 
[12/06 10:55:04    510s] Clock Cap. Scaling Factor    : 1.00000 
[12/06 10:55:04    510s] Clock Res. Scaling Factor    : 1.00000 
[12/06 10:55:04    510s] Shrink Factor                : 1.00000
[12/06 10:55:04    510s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[12/06 10:55:04    510s] Using capacitance table file ...
[12/06 10:55:04    510s] 
[12/06 10:55:04    510s] Trim Metal Layers:
[12/06 10:55:04    510s] LayerId::1 widthSet size::4
[12/06 10:55:04    510s] LayerId::2 widthSet size::4
[12/06 10:55:04    510s] LayerId::3 widthSet size::4
[12/06 10:55:04    510s] LayerId::4 widthSet size::4
[12/06 10:55:04    510s] LayerId::5 widthSet size::4
[12/06 10:55:04    510s] LayerId::6 widthSet size::4
[12/06 10:55:04    510s] LayerId::7 widthSet size::4
[12/06 10:55:04    510s] LayerId::8 widthSet size::4
[12/06 10:55:04    510s] LayerId::9 widthSet size::4
[12/06 10:55:04    510s] LayerId::10 widthSet size::2
[12/06 10:55:04    510s] Updating RC grid for preRoute extraction ...
[12/06 10:55:04    510s] eee: pegSigSF::1.070000
[12/06 10:55:04    510s] Initializing multi-corner capacitance tables ... 
[12/06 10:55:04    510s] Initializing multi-corner resistance tables ...
[12/06 10:55:04    510s] eee: l::1 avDens::0.118481 usedTrk::75240.350583 availTrk::635040.000000 sigTrk::75240.350583
[12/06 10:55:04    510s] eee: l::2 avDens::0.085449 usedTrk::10589.652774 availTrk::123930.000000 sigTrk::10589.652774
[12/06 10:55:04    510s] eee: l::3 avDens::0.089558 usedTrk::12259.577769 availTrk::136890.000000 sigTrk::12259.577769
[12/06 10:55:04    510s] eee: l::4 avDens::0.090637 usedTrk::9943.822186 availTrk::109710.000000 sigTrk::9943.822186
[12/06 10:55:04    510s] eee: l::5 avDens::0.001822 usedTrk::1157.266705 availTrk::635040.000000 sigTrk::1157.266705
[12/06 10:55:04    510s] eee: l::6 avDens::0.001824 usedTrk::1158.511150 availTrk::635040.000000 sigTrk::1158.511150
[12/06 10:55:04    510s] eee: l::7 avDens::0.046457 usedTrk::2504.511111 availTrk::53910.000000 sigTrk::2504.511111
[12/06 10:55:04    510s] eee: l::8 avDens::0.033210 usedTrk::38.855556 availTrk::1170.000000 sigTrk::38.855556
[12/06 10:55:04    510s] eee: l::9 avDens::0.051358 usedTrk::3.466667 availTrk::67.500000 sigTrk::3.466667
[12/06 10:55:04    510s] eee: l::10 avDens::0.000000 usedTrk::0.000000 availTrk::0.000000 sigTrk::0.000000
[12/06 10:55:04    510s] {RT rc_corner 0 10 10 {8 0} {9 0} 2}
[12/06 10:55:04    510s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.229189 uaWl=1.000000 uaWlH=0.305109 aWlH=0.000000 lMod=0 pMax=0.835900 pMod=82 wcR=0.693800 newSi=0.001600 wHLS=1.734500 siPrev=0 viaL=0.000000 crit=0.000000 shortMod=0.000000 fMod=0.000000 
[12/06 10:55:04    510s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 3427.898M)
[12/06 10:55:04    510s] <CMD> write_sdf post-par.sdf -interconn all -setuphold split
[12/06 10:55:04    510s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[12/06 10:55:04    510s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/06 10:55:04    510s] AAE_INFO: deleting AAE DB due to opIsDesignInPostRouteState() is changed ...
[12/06 10:55:04    510s] AAE DB initialization (MEM=3435.44 CPU=0:00:00.1 REAL=0:00:00.0) 
[12/06 10:55:04    510s] #################################################################################
[12/06 10:55:04    510s] # Design Stage: PostRoute
[12/06 10:55:04    510s] # Design Name: torus_D_W32
[12/06 10:55:04    510s] # Design Mode: 90nm
[12/06 10:55:04    510s] # Analysis Mode: MMMC Non-OCV 
[12/06 10:55:04    510s] # Parasitics Mode: No SPEF/RCDB 
[12/06 10:55:04    510s] # Signoff Settings: SI Off 
[12/06 10:55:04    510s] #################################################################################
[12/06 10:55:05    511s] Topological Sorting (REAL = 0:00:00.0, MEM = 3447.0M, InitMEM = 3447.0M)
[12/06 10:55:05    511s] Start delay calculation (fullDC) (1 T). (MEM=3446.98)
[12/06 10:55:05    511s] siFlow : Timing analysis mode is single, using late cdB files
[12/06 10:55:05    511s] Start AAE Lib Loading. (MEM=3453.76)
[12/06 10:55:05    511s] End AAE Lib Loading. (MEM=3482.38 CPU=0:00:00.1 Real=0:00:00.0)
[12/06 10:55:05    511s] End AAE Lib Interpolated Model. (MEM=3482.38 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out_v. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:06    512s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:07    513s] Total number of fetched objects 7669
[12/06 10:55:07    513s] End Timing Check Calculation. (CPU Time=0:00:00.2, Real Time=0:00:00.0)
[12/06 10:55:07    513s] End delay calculation. (MEM=3610.53 CPU=0:00:01.7 REAL=0:00:02.0)
[12/06 10:55:07    513s] End delay calculation (fullDC). (MEM=3610.53 CPU=0:00:02.3 REAL=0:00:02.0)
[12/06 10:55:07    513s] *** CDM Built up (cpu=0:00:03.0  real=0:00:03.0  mem= 3610.5M) ***
[12/06 10:55:08    514s] <CMD> streamOut post-par.torus.32.gds -merge /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds
[12/06 10:55:08    514s] Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has version number: 5
[12/06 10:55:08    514s] Parse flat map file...
[12/06 10:55:08    514s] Writing GDSII file ...
[12/06 10:55:08    514s] 	****** db unit per micron = 2000 ******
[12/06 10:55:08    514s] 	****** output gds2 file unit per micron = 2000 ******
[12/06 10:55:08    514s] 	****** unit scaling factor = 1 ******
[12/06 10:55:08    514s] Output for instance
[12/06 10:55:11    517s] Output for bump
[12/06 10:55:11    517s] Output for physical terminals
[12/06 10:55:11    517s] Output for logical terminals
[12/06 10:55:11    517s] Output for regular nets
[12/06 10:55:11    517s] Output for special nets and metal fills
[12/06 10:55:11    517s] Output for via structure generation total number 51
[12/06 10:55:11    517s] Statistics for GDS generated (version 5)
[12/06 10:55:11    517s] ----------------------------------------
[12/06 10:55:11    517s] Stream Out Layer Mapping Information:
[12/06 10:55:11    517s] GDS Layer Number          GDS Layer Name
[12/06 10:55:11    517s] ----------------------------------------
[12/06 10:55:11    517s]     212                             COMP
[12/06 10:55:11    517s]     213                          DIEAREA
[12/06 10:55:11    517s]     202                               AP
[12/06 10:55:11    517s]     200                               AP
[12/06 10:55:11    517s]     199                               AP
[12/06 10:55:11    517s]     198                               AP
[12/06 10:55:11    517s]     197                               AP
[12/06 10:55:11    517s]     196                               RV
[12/06 10:55:11    517s]     195                               RV
[12/06 10:55:11    517s]     191                               RV
[12/06 10:55:11    517s]     181                               M9
[12/06 10:55:11    517s]     179                               M9
[12/06 10:55:11    517s]     178                               M9
[12/06 10:55:11    517s]     177                               M9
[12/06 10:55:11    517s]     176                               M9
[12/06 10:55:11    517s]     175                             VIA8
[12/06 10:55:11    517s]     174                             VIA8
[12/06 10:55:11    517s]     170                             VIA8
[12/06 10:55:11    517s]     160                               M8
[12/06 10:55:11    517s]     158                               M8
[12/06 10:55:11    517s]     157                               M8
[12/06 10:55:11    517s]     156                               M8
[12/06 10:55:11    517s]     155                               M8
[12/06 10:55:11    517s]     154                             VIA7
[12/06 10:55:11    517s]     153                             VIA7
[12/06 10:55:11    517s]     149                             VIA7
[12/06 10:55:11    517s]     139                               M7
[12/06 10:55:11    517s]     137                               M7
[12/06 10:55:11    517s]     136                               M7
[12/06 10:55:11    517s]     135                               M7
[12/06 10:55:11    517s]     134                               M7
[12/06 10:55:11    517s]     133                             VIA6
[12/06 10:55:11    517s]     132                             VIA6
[12/06 10:55:11    517s]     131                             VIA6
[12/06 10:55:11    517s]     130                             VIA6
[12/06 10:55:11    517s]     129                             VIA6
[12/06 10:55:11    517s]     128                             VIA6
[12/06 10:55:11    517s]     127                             VIA6
[12/06 10:55:11    517s]     122                               M6
[12/06 10:55:11    517s]     121                               M6
[12/06 10:55:11    517s]     120                               M6
[12/06 10:55:11    517s]     119                               M6
[12/06 10:55:11    517s]     118                               M6
[12/06 10:55:11    517s]     53                                M3
[12/06 10:55:11    517s]     52                                M3
[12/06 10:55:11    517s]     185                               M9
[12/06 10:55:11    517s]     48                              VIA2
[12/06 10:55:11    517s]     29                                M2
[12/06 10:55:11    517s]     180                               M9
[12/06 10:55:11    517s]     47                              VIA2
[12/06 10:55:11    517s]     182                               M9
[12/06 10:55:11    517s]     44                              VIA2
[12/06 10:55:11    517s]     43                              VIA2
[12/06 10:55:11    517s]     172                             VIA8
[12/06 10:55:11    517s]     38                                M2
[12/06 10:55:11    517s]     95                                M5
[12/06 10:55:11    517s]     36                                M2
[12/06 10:55:11    517s]     93                                M5
[12/06 10:55:11    517s]     112                             VIA5
[12/06 10:55:11    517s]     194                               RV
[12/06 10:55:11    517s]     55                                M3
[12/06 10:55:11    517s]     113                               M6
[12/06 10:55:11    517s]     32                                M2
[12/06 10:55:11    517s]     54                                M3
[12/06 10:55:11    517s]     31                                M2
[12/06 10:55:11    517s]     107                             VIA5
[12/06 10:55:11    517s]     30                                M2
[12/06 10:55:11    517s]     49                              VIA2
[12/06 10:55:11    517s]     106                             VIA5
[12/06 10:55:11    517s]     33                                M2
[12/06 10:55:11    517s]     109                             VIA5
[12/06 10:55:11    517s]     10                                M1
[12/06 10:55:11    517s]     86                              VIA4
[12/06 10:55:11    517s]     50                                M3
[12/06 10:55:11    517s]     206                               AP
[12/06 10:55:11    517s]     69                              VIA3
[12/06 10:55:11    517s]     143                               M7
[12/06 10:55:11    517s]     6                                 CO
[12/06 10:55:11    517s]     169                             VIA8
[12/06 10:55:11    517s]     35                                M2
[12/06 10:55:11    517s]     8                                 M1
[12/06 10:55:11    517s]     164                               M8
[12/06 10:55:11    517s]     27                              VIA1
[12/06 10:55:11    517s]     141                               M7
[12/06 10:55:11    517s]     3                                 CO
[12/06 10:55:11    517s]     51                                M3
[12/06 10:55:11    517s]     70                              VIA3
[12/06 10:55:11    517s]     7                                 CO
[12/06 10:55:11    517s]     64                              VIA3
[12/06 10:55:11    517s]     173                             VIA8
[12/06 10:55:11    517s]     34                                M2
[12/06 10:55:11    517s]     92                                M5
[12/06 10:55:11    517s]     111                             VIA5
[12/06 10:55:11    517s]     11                                M1
[12/06 10:55:11    517s]     142                               M7
[12/06 10:55:11    517s]     4                                 CO
[12/06 10:55:11    517s]     9                                 M1
[12/06 10:55:11    517s]     28                              VIA1
[12/06 10:55:11    517s]     85                              VIA4
[12/06 10:55:11    517s]     138                               M7
[12/06 10:55:11    517s]     5                                 CO
[12/06 10:55:11    517s]     12                                M1
[12/06 10:55:11    517s]     88                              VIA4
[12/06 10:55:11    517s]     183                               M9
[12/06 10:55:11    517s]     45                              VIA2
[12/06 10:55:11    517s]     22                              VIA1
[12/06 10:55:11    517s]     152                             VIA7
[12/06 10:55:11    517s]     13                                M1
[12/06 10:55:11    517s]     71                                M4
[12/06 10:55:11    517s]     90                              VIA4
[12/06 10:55:11    517s]     184                               M9
[12/06 10:55:11    517s]     46                              VIA2
[12/06 10:55:11    517s]     161                               M8
[12/06 10:55:11    517s]     23                              VIA1
[12/06 10:55:11    517s]     171                             VIA8
[12/06 10:55:11    517s]     37                                M2
[12/06 10:55:11    517s]     94                                M5
[12/06 10:55:11    517s]     148                             VIA7
[12/06 10:55:11    517s]     14                                M1
[12/06 10:55:11    517s]     15                                M1
[12/06 10:55:11    517s]     72                                M4
[12/06 10:55:11    517s]     91                              VIA4
[12/06 10:55:11    517s]     150                             VIA7
[12/06 10:55:11    517s]     16                                M1
[12/06 10:55:11    517s]     73                                M4
[12/06 10:55:11    517s]     159                               M8
[12/06 10:55:11    517s]     26                              VIA1
[12/06 10:55:11    517s]     151                             VIA7
[12/06 10:55:11    517s]     17                                M1
[12/06 10:55:11    517s]     74                                M4
[12/06 10:55:11    517s]     1                                 CO
[12/06 10:55:11    517s]     162                               M8
[12/06 10:55:11    517s]     24                              VIA1
[12/06 10:55:11    517s]     140                               M7
[12/06 10:55:11    517s]     2                                 CO
[12/06 10:55:11    517s]     163                               M8
[12/06 10:55:11    517s]     25                              VIA1
[12/06 10:55:11    517s]     190                               RV
[12/06 10:55:11    517s]     56                                M3
[12/06 10:55:11    517s]     57                                M3
[12/06 10:55:11    517s]     114                               M6
[12/06 10:55:11    517s]     192                               RV
[12/06 10:55:11    517s]     58                                M3
[12/06 10:55:11    517s]     115                               M6
[12/06 10:55:11    517s]     193                               RV
[12/06 10:55:11    517s]     59                                M3
[12/06 10:55:11    517s]     116                               M6
[12/06 10:55:11    517s]     203                               AP
[12/06 10:55:11    517s]     65                              VIA3
[12/06 10:55:11    517s]     204                               AP
[12/06 10:55:11    517s]     66                              VIA3
[12/06 10:55:11    517s]     205                               AP
[12/06 10:55:11    517s]     67                              VIA3
[12/06 10:55:11    517s]     201                               AP
[12/06 10:55:11    517s]     68                              VIA3
[12/06 10:55:11    517s]     75                                M4
[12/06 10:55:11    517s]     76                                M4
[12/06 10:55:11    517s]     77                                M4
[12/06 10:55:11    517s]     78                                M4
[12/06 10:55:11    517s]     79                                M4
[12/06 10:55:11    517s]     80                                M4
[12/06 10:55:11    517s]     87                              VIA4
[12/06 10:55:11    517s]     89                              VIA4
[12/06 10:55:11    517s]     96                                M5
[12/06 10:55:11    517s]     97                                M5
[12/06 10:55:11    517s]     98                                M5
[12/06 10:55:11    517s]     99                                M5
[12/06 10:55:11    517s]     100                               M5
[12/06 10:55:11    517s]     101                               M5
[12/06 10:55:11    517s]     108                             VIA5
[12/06 10:55:11    517s]     110                             VIA5
[12/06 10:55:11    517s]     117                               M6
[12/06 10:55:11    517s]     210                               AP
[12/06 10:55:11    517s]     209                               AP
[12/06 10:55:11    517s]     208                               AP
[12/06 10:55:11    517s]     207                               AP
[12/06 10:55:11    517s]     189                               M9
[12/06 10:55:11    517s]     188                               M9
[12/06 10:55:11    517s]     187                               M9
[12/06 10:55:11    517s]     186                               M9
[12/06 10:55:11    517s]     168                               M8
[12/06 10:55:11    517s]     167                               M8
[12/06 10:55:11    517s]     166                               M8
[12/06 10:55:11    517s]     165                               M8
[12/06 10:55:11    517s]     147                               M7
[12/06 10:55:11    517s]     146                               M7
[12/06 10:55:11    517s]     145                               M7
[12/06 10:55:11    517s]     144                               M7
[12/06 10:55:11    517s]     63                                M3
[12/06 10:55:11    517s]     62                                M3
[12/06 10:55:11    517s]     39                                M2
[12/06 10:55:11    517s]     105                               M5
[12/06 10:55:11    517s]     103                               M5
[12/06 10:55:11    517s]     123                               M6
[12/06 10:55:11    517s]     42                                M2
[12/06 10:55:11    517s]     41                                M2
[12/06 10:55:11    517s]     40                                M2
[12/06 10:55:11    517s]     20                                M1
[12/06 10:55:11    517s]     60                                M3
[12/06 10:55:11    517s]     18                                M1
[12/06 10:55:11    517s]     61                                M3
[12/06 10:55:11    517s]     102                               M5
[12/06 10:55:11    517s]     21                                M1
[12/06 10:55:11    517s]     19                                M1
[12/06 10:55:11    517s]     81                                M4
[12/06 10:55:11    517s]     104                               M5
[12/06 10:55:11    517s]     82                                M4
[12/06 10:55:11    517s]     83                                M4
[12/06 10:55:11    517s]     84                                M4
[12/06 10:55:11    517s]     124                               M6
[12/06 10:55:11    517s]     125                               M6
[12/06 10:55:11    517s]     126                               M6
[12/06 10:55:11    517s] 
[12/06 10:55:11    517s] 
[12/06 10:55:11    517s] Stream Out Information Processed for GDS version 5:
[12/06 10:55:11    517s] Units: 2000 DBU
[12/06 10:55:11    517s] 
[12/06 10:55:11    517s] Object                             Count
[12/06 10:55:11    517s] ----------------------------------------
[12/06 10:55:11    517s] Instances                        1549285
[12/06 10:55:11    517s] 
[12/06 10:55:11    517s] Ports/Pins                             0
[12/06 10:55:11    517s] 
[12/06 10:55:11    517s] Nets                              120126
[12/06 10:55:11    517s]     metal layer M1                  6930
[12/06 10:55:11    517s]     metal layer M2                 59695
[12/06 10:55:11    517s]     metal layer M3                 32597
[12/06 10:55:11    517s]     metal layer M4                 18745
[12/06 10:55:11    517s]     metal layer M5                   555
[12/06 10:55:11    517s]     metal layer M6                   556
[12/06 10:55:11    517s]     metal layer M7                  1016
[12/06 10:55:11    517s]     metal layer M8                    30
[12/06 10:55:11    517s]     metal layer M9                     2
[12/06 10:55:11    517s] 
[12/06 10:55:11    517s]     Via Instances                  60783
[12/06 10:55:11    517s] 
[12/06 10:55:11    517s] Special Nets                        2032
[12/06 10:55:11    517s]     metal layer M1                   832
[12/06 10:55:11    517s]     metal layer M5                   600
[12/06 10:55:11    517s]     metal layer M6                   600
[12/06 10:55:11    517s] 
[12/06 10:55:11    517s]     Via Instances                1173874
[12/06 10:55:11    517s] 
[12/06 10:55:11    517s] Metal Fills                            0
[12/06 10:55:11    517s] 
[12/06 10:55:11    517s]     Via Instances                      0
[12/06 10:55:11    517s] 
[12/06 10:55:11    517s] Metal FillOPCs                         0
[12/06 10:55:11    517s] 
[12/06 10:55:11    517s]     Via Instances                      0
[12/06 10:55:11    517s] 
[12/06 10:55:11    517s] Metal FillDRCs                         0
[12/06 10:55:11    517s] 
[12/06 10:55:11    517s]     Via Instances                      0
[12/06 10:55:11    517s] 
[12/06 10:55:11    517s] Text                                7673
[12/06 10:55:11    517s]     metal layer M1                   751
[12/06 10:55:11    517s]     metal layer M2                  4767
[12/06 10:55:11    517s]     metal layer M3                  1671
[12/06 10:55:11    517s]     metal layer M4                   431
[12/06 10:55:11    517s]     metal layer M5                     5
[12/06 10:55:11    517s]     metal layer M6                     7
[12/06 10:55:11    517s]     metal layer M7                    40
[12/06 10:55:11    517s]     metal layer M8                     1
[12/06 10:55:11    517s] 
[12/06 10:55:11    517s] 
[12/06 10:55:11    517s] Blockages                              0
[12/06 10:55:11    517s] 
[12/06 10:55:11    517s] 
[12/06 10:55:11    517s] Custom Text                            0
[12/06 10:55:11    517s] 
[12/06 10:55:11    517s] 
[12/06 10:55:11    517s] Custom Box                             0
[12/06 10:55:11    517s] 
[12/06 10:55:11    517s] Trim Metal                             0
[12/06 10:55:11    517s] 
[12/06 10:55:11    517s] Scanning GDS file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds to register cell name ......
[12/06 10:55:12    518s] Merging GDS file /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds ......
[12/06 10:55:12    518s] 	****** Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has version number: 5.
[12/06 10:55:12    518s] 	****** Merge file: /CMC/kits/tsmc_65nm_libs/tcbn65gplus_200a/TSMCHOME/digital/Back_End/gds/tcbn65gplus_140a/tcbn65gplus.gds has units: 1000 per micron.
[12/06 10:55:12    518s] 	****** unit scaling factor = 2 ******
[12/06 10:55:12    518s] ######Streamout is finished!
[12/06 10:55:12    518s] <CMD> report_timing > asic-post-par-timing.$asictop.$datawidth.rpt
[12/06 10:55:12    518s] AAE_INFO: opIsDesignInPostRouteState() is 1
[12/06 10:55:12    518s] #################################################################################
[12/06 10:55:12    518s] # Design Stage: PostRoute
[12/06 10:55:12    518s] # Design Name: torus_D_W32
[12/06 10:55:12    518s] # Design Mode: 90nm
[12/06 10:55:12    518s] # Analysis Mode: MMMC Non-OCV 
[12/06 10:55:12    518s] # Parasitics Mode: No SPEF/RCDB 
[12/06 10:55:12    518s] # Signoff Settings: SI Off 
[12/06 10:55:12    518s] #################################################################################
[12/06 10:55:12    518s] Calculate delays in Single mode...
[12/06 10:55:13    518s] Topological Sorting (REAL = 0:00:01.0, MEM = 3595.8M, InitMEM = 3595.8M)
[12/06 10:55:13    519s] Start delay calculation (fullDC) (1 T). (MEM=3595.76)
[12/06 10:55:13    519s] End AAE Lib Interpolated Model. (MEM=3605.55 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[1]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[2]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[3]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[5]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[6]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[17]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[20]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[29]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out_v. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[0]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[4]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[7]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[8]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[9]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[10]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[11]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[12]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[13]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[14]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[15]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[16]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[18]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[19]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[21]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[22]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[23]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[24]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[25]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[26]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[27]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[28]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[30]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:13    519s] **WARN: (IMPESI-3014):	The RC network is incomplete for net out[31]. As a result, a lumped model will be used during delay calculation which may compromise timing accuracy. To resolve this, check parasitics for completeness, re-extraction may be required.
[12/06 10:55:14    520s] Total number of fetched objects 7669
[12/06 10:55:14    520s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[12/06 10:55:14    520s] End delay calculation. (MEM=3605.55 CPU=0:00:01.2 REAL=0:00:01.0)
[12/06 10:55:14    520s] End delay calculation (fullDC). (MEM=3605.55 CPU=0:00:01.6 REAL=0:00:01.0)
[12/06 10:55:14    520s] *** CDM Built up (cpu=0:00:02.3  real=0:00:02.0  mem= 3605.6M) ***
[12/06 10:55:14    520s] <CMD> report_area > asic-post-par-area.torus.32.rpt
[12/06 10:55:18    524s] <CMD> report_power -hierarchy all > asic-post-par-power.torus.32.rpt
[12/06 10:55:18    524s] env CDS_WORKAREA is set to /home/t3rampal/ece720t7-f24/labs/t3rampal-lab5/asic
[12/06 10:55:18    524s] 
[12/06 10:55:18    524s] Power Net Detected:
[12/06 10:55:18    524s]         Voltage	    Name
[12/06 10:55:18    524s]              0V	    VSS
[12/06 10:55:18    524s]            0.9V	    VDD
[12/06 10:55:18    524s] 
[12/06 10:55:18    524s] Begin Power Analysis
[12/06 10:55:18    524s] 
[12/06 10:55:18    524s]              0V	    VSS
[12/06 10:55:18    524s]            0.9V	    VDD
[12/06 10:55:18    524s] Begin Processing Timing Library for Power Calculation
[12/06 10:55:18    524s] 
[12/06 10:55:18    524s] Begin Processing Timing Library for Power Calculation
[12/06 10:55:18    524s] 
[12/06 10:55:18    524s] 
[12/06 10:55:18    524s] 
[12/06 10:55:18    524s] Begin Processing Power Net/Grid for Power Calculation
[12/06 10:55:18    524s] 
[12/06 10:55:19    524s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3188.07MB/4964.79MB/3363.73MB)
[12/06 10:55:19    524s] 
[12/06 10:55:19    524s] Begin Processing Timing Window Data for Power Calculation
[12/06 10:55:19    524s] 
[12/06 10:55:19    524s] ideal_clock(166.667MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3188.63MB/4964.79MB/3363.73MB)
[12/06 10:55:19    524s] 
[12/06 10:55:19    524s] Begin Processing User Attributes
[12/06 10:55:19    524s] 
[12/06 10:55:19    524s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3188.81MB/4964.79MB/3363.73MB)
[12/06 10:55:19    524s] 
[12/06 10:55:19    524s] Begin Processing Signal Activity
[12/06 10:55:19    524s] 
[12/06 10:55:19    525s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3189.62MB/4964.79MB/3363.73MB)
[12/06 10:55:19    525s] 
[12/06 10:55:19    525s] Begin Power Computation
[12/06 10:55:19    525s] 
[12/06 10:55:19    525s]       ----------------------------------------------------------
[12/06 10:55:19    525s]       # of cell(s) missing both power/leakage table: 0
[12/06 10:55:19    525s]       # of cell(s) missing power table: 1
[12/06 10:55:19    525s]       # of cell(s) missing leakage table: 0
[12/06 10:55:19    525s]       ----------------------------------------------------------
[12/06 10:55:19    525s] CellName                                  Missing Table(s)
[12/06 10:55:19    525s] TIEL                                      internal power, 
[12/06 10:55:19    525s] 
[12/06 10:55:19    525s] 
[12/06 10:55:21    526s]       # of MSMV cell(s) missing power_level: 0
[12/06 10:55:21    526s] Ended Power Computation: (cpu=0:00:00, real=0:00:01, mem(process/total/peak)=3191.02MB/4972.80MB/3363.73MB)
[12/06 10:55:21    526s] 
[12/06 10:55:21    526s] Begin Processing User Attributes
[12/06 10:55:21    526s] 
[12/06 10:55:21    526s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=3191.02MB/4972.80MB/3363.73MB)
[12/06 10:55:21    526s] 
[12/06 10:55:21    526s] Ended Power Analysis: (cpu=0:00:02, real=0:00:02, mem(process/total/peak)=3191.02MB/4972.80MB/3363.73MB)
[12/06 10:55:21    526s] 
[12/06 10:55:21    527s] *



[12/06 10:55:21    527s] Total Power
[12/06 10:55:21    527s] -----------------------------------------------------------------------------------------
[12/06 10:55:21    527s] Total Internal Power:        4.07638319 	   62.4466%
[12/06 10:55:21    527s] Total Switching Power:       2.18945471 	   33.5405%
[12/06 10:55:21    527s] Total Leakage Power:         0.26195056 	    4.0129%
[12/06 10:55:21    527s] Total Power:                 6.52778845
[12/06 10:55:21    527s] -----------------------------------------------------------------------------------------
[12/06 10:55:21    527s] Processing average sequential pin duty cycle 
[12/06 10:55:21    527s] 
[12/06 10:55:21    527s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[12/06 10:55:21    527s] Summary for sequential cells identification: 
[12/06 10:55:21    527s]   Identified SBFF number: 199
[12/06 10:55:21    527s]   Identified MBFF number: 0
[12/06 10:55:21    527s]   Identified SB Latch number: 0
[12/06 10:55:21    527s]   Identified MB Latch number: 0
[12/06 10:55:21    527s]   Not identified SBFF number: 0
[12/06 10:55:21    527s]   Not identified MBFF number: 0
[12/06 10:55:21    527s]   Not identified SB Latch number: 0
[12/06 10:55:21    527s]   Not identified MB Latch number: 0
[12/06 10:55:21    527s]   Number of sequential cells which are not FFs: 104
[12/06 10:55:21    527s]  Visiting view : view_functional_wcl_slow
[12/06 10:55:21    527s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 10:55:21    527s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 10:55:21    527s]  Visiting view : view_functional_wcl_slow
[12/06 10:55:21    527s]    : PowerDomain = none : Weighted F : unweighted  = 13.60 (1.000) with rcCorner = 0
[12/06 10:55:21    527s]    : PowerDomain = none : Weighted F : unweighted  = 10.90 (1.000) with rcCorner = -1
[12/06 10:55:21    527s] TLC MultiMap info (StdDelay):
[12/06 10:55:21    527s]   : delay_corner_wcl_slow + wcl_slow + 1 + no RcCorner := 10.9ps
[12/06 10:55:21    527s]   : delay_corner_wcl_slow + wcl_slow + 1 + rc_corner := 13.6ps
[12/06 10:55:21    527s]  Setting StdDelay to: 13.6ps
[12/06 10:55:21    527s] 
[12/06 10:55:21    527s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[12/06 10:55:21    527s] <CMD> setDrawView fplan
[12/06 10:55:21    527s] <CMD> dumpToGIF floorplan_edge_dimension.gif
[12/06 10:55:21    527s] **WARN: (IMPSYT-9004):	Cannot be used in -nowin mode. Restart innovus in GUI mode to use this command.
[12/06 10:55:21    527s] <CMD> createSnapshot -dir snapshots -name WORKPLEASE
[12/06 10:55:21    527s] 
[12/06 10:55:21    527s] *** Memory Usage v#1 (Current mem = 3504.555M, initial mem = 486.906M) ***
[12/06 10:55:21    527s] 
[12/06 10:55:21    527s] *** Summary of all messages that are not suppressed in this session:
[12/06 10:55:21    527s] Severity  ID               Count  Summary                                  
[12/06 10:55:21    527s] WARNING   IMPLF-200            1  Pin '%s' in macro '%s' has no ANTENNAGAT...
[12/06 10:55:21    527s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[12/06 10:55:21    527s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[12/06 10:55:21    527s] WARNING   IMPEXT-3530          7  The process node is not set. Use the com...
[12/06 10:55:21    527s] WARNING   IMPSYT-9004          1  Cannot be used in -nowin mode. Restart i...
[12/06 10:55:21    527s] WARNING   IMPDC-1629           2  The default delay limit was set to %d. T...
[12/06 10:55:21    527s] WARNING   IMPESI-3014         99  The RC network is incomplete for net %s....
[12/06 10:55:21    527s] WARNING   IMPVFC-3             1  Verify Connectivity stopped: Number of e...
[12/06 10:55:21    527s] WARNING   IMPVFC-97           36  IO pin %s of net %s has not been assigne...
[12/06 10:55:21    527s] WARNING   IMPPP-532          117  ViaGen Warning: The top layer and bottom...
[12/06 10:55:21    527s] WARNING   IMPPP-4051           1  Failed to add rings, because the IO cell...
[12/06 10:55:21    527s] WARNING   IMPPP-220            1  The power planner does not create core r...
[12/06 10:55:21    527s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[12/06 10:55:21    527s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[12/06 10:55:21    527s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[12/06 10:55:21    527s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[12/06 10:55:21    527s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[12/06 10:55:21    527s] WARNING   IMPOPT-576           1  %d nets have unplaced terms.             
[12/06 10:55:21    527s] WARNING   IMPOPT-665          36  %s : Net has unplaced terms or is connec...
[12/06 10:55:21    527s] WARNING   IMPOPT-801           1  Genus executable not found in PATH%s. In...
[12/06 10:55:21    527s] WARNING   IMPOPT-3564          1  The following cells are set dont_use tem...
[12/06 10:55:21    527s] WARNING   IMPCCOPT-1304        2  Net %s unexpectedly has no routing prese...
[12/06 10:55:21    527s] WARNING   IMPCCOPT-1127        2  The skew group %s has been identified as...
[12/06 10:55:21    527s] WARNING   IMPCCOPT-2276        1  CCOpt/PRO found clock net '%s' is not ro...
[12/06 10:55:21    527s] WARNING   IMPCCOPT-1007        1  Did not meet the max transition constrai...
[12/06 10:55:21    527s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[12/06 10:55:21    527s] WARNING   IMPTCM-77            2  Option "%s" for command %s is obsolete a...
[12/06 10:55:21    527s] WARNING   SDF-808              1  The software is currently operating in a...
[12/06 10:55:21    527s] WARNING   TECHLIB-302         30  No function defined for cell '%s'. The c...
[12/06 10:55:21    527s] *** Message Summary: 358 warning(s), 0 error(s)
[12/06 10:55:21    527s] 
[12/06 10:55:21    527s] --- Ending "Innovus" (totcpu=0:08:47, real=0:08:54, mem=3504.6M) ---
