# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../memorice.srcs/sources_1/bd/design_1/ipshared/8b3d" --include "../../../../../memorice.srcs/sources_1/bd/design_1/ipshared/f2df/hdl/src/verilog" \
"design_1_wrapper_time_impl.v" \

# Do not sort compile order
nosort
