Classic Timing Analyzer report for regist
Tue Oct 21 10:41:43 2014
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. tsu
  7. tco
  8. th
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                           ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time ; From      ; To        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.109 ns    ; D[2]      ; Q[2]~reg0 ; --         ; Clock    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 7.406 ns    ; Q[6]~reg0 ; Q[6]      ; Clock      ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.066 ns   ; D[7]      ; Q[7]~reg0 ; --         ; Clock    ; 0            ;
; Total number of failed paths ;       ;               ;             ;           ;           ;            ;          ; 0            ;
+------------------------------+-------+---------------+-------------+-----------+-----------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------+
; tsu                                                             ;
+-------+--------------+------------+------+-----------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To        ; To Clock ;
+-------+--------------+------------+------+-----------+----------+
; N/A   ; None         ; 4.109 ns   ; D[2] ; Q[2]~reg0 ; Clock    ;
; N/A   ; None         ; 3.994 ns   ; D[1] ; Q[1]~reg0 ; Clock    ;
; N/A   ; None         ; 3.975 ns   ; D[0] ; Q[0]~reg0 ; Clock    ;
; N/A   ; None         ; 3.952 ns   ; D[3] ; Q[3]~reg0 ; Clock    ;
; N/A   ; None         ; 0.609 ns   ; D[4] ; Q[4]~reg0 ; Clock    ;
; N/A   ; None         ; 0.584 ns   ; D[5] ; Q[5]~reg0 ; Clock    ;
; N/A   ; None         ; 0.434 ns   ; D[6] ; Q[6]~reg0 ; Clock    ;
; N/A   ; None         ; 0.296 ns   ; D[7] ; Q[7]~reg0 ; Clock    ;
+-------+--------------+------------+------+-----------+----------+


+-------------------------------------------------------------------+
; tco                                                               ;
+-------+--------------+------------+-----------+------+------------+
; Slack ; Required tco ; Actual tco ; From      ; To   ; From Clock ;
+-------+--------------+------------+-----------+------+------------+
; N/A   ; None         ; 7.406 ns   ; Q[6]~reg0 ; Q[6] ; Clock      ;
; N/A   ; None         ; 7.207 ns   ; Q[7]~reg0 ; Q[7] ; Clock      ;
; N/A   ; None         ; 7.188 ns   ; Q[4]~reg0 ; Q[4] ; Clock      ;
; N/A   ; None         ; 7.186 ns   ; Q[5]~reg0 ; Q[5] ; Clock      ;
; N/A   ; None         ; 6.972 ns   ; Q[0]~reg0 ; Q[0] ; Clock      ;
; N/A   ; None         ; 6.969 ns   ; Q[3]~reg0 ; Q[3] ; Clock      ;
; N/A   ; None         ; 6.965 ns   ; Q[2]~reg0 ; Q[2] ; Clock      ;
; N/A   ; None         ; 6.955 ns   ; Q[1]~reg0 ; Q[1] ; Clock      ;
+-------+--------------+------------+-----------+------+------------+


+-----------------------------------------------------------------------+
; th                                                                    ;
+---------------+-------------+-----------+------+-----------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To        ; To Clock ;
+---------------+-------------+-----------+------+-----------+----------+
; N/A           ; None        ; -0.066 ns ; D[7] ; Q[7]~reg0 ; Clock    ;
; N/A           ; None        ; -0.204 ns ; D[6] ; Q[6]~reg0 ; Clock    ;
; N/A           ; None        ; -0.354 ns ; D[5] ; Q[5]~reg0 ; Clock    ;
; N/A           ; None        ; -0.379 ns ; D[4] ; Q[4]~reg0 ; Clock    ;
; N/A           ; None        ; -3.722 ns ; D[3] ; Q[3]~reg0 ; Clock    ;
; N/A           ; None        ; -3.745 ns ; D[0] ; Q[0]~reg0 ; Clock    ;
; N/A           ; None        ; -3.764 ns ; D[1] ; Q[1]~reg0 ; Clock    ;
; N/A           ; None        ; -3.879 ns ; D[2] ; Q[2]~reg0 ; Clock    ;
+---------------+-------------+-----------+------+-----------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Tue Oct 21 10:41:42 2014
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off regist -c regist --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clock" is an undefined clock
Info: No valid register-to-register data paths exist for clock "Clock"
Info: tsu for register "Q[2]~reg0" (data pin = "D[2]", clock pin = "Clock") is 4.109 ns
    Info: + Longest pin to register delay is 6.814 ns
        Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_U3; Fanout = 1; PIN Node = 'D[2]'
        Info: 2: + IC(5.606 ns) + CELL(0.366 ns) = 6.814 ns; Loc. = LCFF_X29_Y8_N5; Fanout = 1; REG Node = 'Q[2]~reg0'
        Info: Total cell delay = 1.208 ns ( 17.73 % )
        Info: Total interconnect delay = 5.606 ns ( 82.27 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "Clock" to destination register is 2.669 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_B13; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X29_Y8_N5; Fanout = 1; REG Node = 'Q[2]~reg0'
        Info: Total cell delay = 1.536 ns ( 57.55 % )
        Info: Total interconnect delay = 1.133 ns ( 42.45 % )
Info: tco from clock "Clock" to destination pin "Q[6]" through register "Q[6]~reg0" is 7.406 ns
    Info: + Longest clock path from clock "Clock" to source register is 2.669 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_B13; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X29_Y8_N13; Fanout = 1; REG Node = 'Q[6]~reg0'
        Info: Total cell delay = 1.536 ns ( 57.55 % )
        Info: Total interconnect delay = 1.133 ns ( 42.45 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 4.487 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y8_N13; Fanout = 1; REG Node = 'Q[6]~reg0'
        Info: 2: + IC(1.719 ns) + CELL(2.768 ns) = 4.487 ns; Loc. = PIN_AC15; Fanout = 0; PIN Node = 'Q[6]'
        Info: Total cell delay = 2.768 ns ( 61.69 % )
        Info: Total interconnect delay = 1.719 ns ( 38.31 % )
Info: th for register "Q[7]~reg0" (data pin = "D[7]", clock pin = "Clock") is -0.066 ns
    Info: + Longest clock path from clock "Clock" to destination register is 2.669 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_B13; Fanout = 1; CLK Node = 'Clock'
        Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G10; Fanout = 8; COMB Node = 'Clock~clkctrl'
        Info: 3: + IC(1.015 ns) + CELL(0.537 ns) = 2.669 ns; Loc. = LCFF_X29_Y8_N23; Fanout = 1; REG Node = 'Q[7]~reg0'
        Info: Total cell delay = 1.536 ns ( 57.55 % )
        Info: Total interconnect delay = 1.133 ns ( 42.45 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.001 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_A13; Fanout = 1; PIN Node = 'D[7]'
        Info: 2: + IC(1.769 ns) + CELL(0.149 ns) = 2.917 ns; Loc. = LCCOMB_X29_Y8_N22; Fanout = 1; COMB Node = 'Q[7]~reg0feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 3.001 ns; Loc. = LCFF_X29_Y8_N23; Fanout = 1; REG Node = 'Q[7]~reg0'
        Info: Total cell delay = 1.232 ns ( 41.05 % )
        Info: Total interconnect delay = 1.769 ns ( 58.95 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 143 megabytes
    Info: Processing ended: Tue Oct 21 10:41:43 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00


