{"citations": null, "paper_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=Zs9227oAAAAJ&cstart=2059&pagesize=100&citation_for_view=Zs9227oAAAAJ:6XuKD3u7GOoC", "authors": ["SD Vamvakos", "CR Gauthier", "C Rao", "A Wang", "KR Canagasaby", "..."], "title": "A 2.488\u201311.2 Gb/s SerDes in 40 nm low-leakage CMOS with multi-protocol compatibility for FPGA applications", "publication": "Analog Integrated Circuits and Signal Processing 78 (2), 259-273, 2014"}