#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1040ca0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x100f320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x10168a0 .functor NOT 1, L_0x106ce40, C4<0>, C4<0>, C4<0>;
L_0x106cc20 .functor XOR 2, L_0x106cac0, L_0x106cb80, C4<00>, C4<00>;
L_0x106cd30 .functor XOR 2, L_0x106cc20, L_0x106cc90, C4<00>, C4<00>;
v0x1069460_0 .net *"_ivl_10", 1 0, L_0x106cc90;  1 drivers
v0x1069560_0 .net *"_ivl_12", 1 0, L_0x106cd30;  1 drivers
v0x1069640_0 .net *"_ivl_2", 1 0, L_0x106ca00;  1 drivers
v0x1069700_0 .net *"_ivl_4", 1 0, L_0x106cac0;  1 drivers
v0x10697e0_0 .net *"_ivl_6", 1 0, L_0x106cb80;  1 drivers
v0x1069910_0 .net *"_ivl_8", 1 0, L_0x106cc20;  1 drivers
v0x10699f0_0 .net "a", 0 0, v0x10672a0_0;  1 drivers
v0x1069a90_0 .net "b", 0 0, v0x1067340_0;  1 drivers
v0x1069b30_0 .net "c", 0 0, v0x10673e0_0;  1 drivers
v0x1069bd0_0 .var "clk", 0 0;
v0x1069c70_0 .net "d", 0 0, v0x1067520_0;  1 drivers
v0x1069d10_0 .net "out_pos_dut", 0 0, L_0x106c870;  1 drivers
v0x1069db0_0 .net "out_pos_ref", 0 0, L_0x106b3f0;  1 drivers
v0x1069e50_0 .net "out_sop_dut", 0 0, L_0x106bdb0;  1 drivers
v0x1069ef0_0 .net "out_sop_ref", 0 0, L_0x10421b0;  1 drivers
v0x1069f90_0 .var/2u "stats1", 223 0;
v0x106a030_0 .var/2u "strobe", 0 0;
v0x106a1e0_0 .net "tb_match", 0 0, L_0x106ce40;  1 drivers
v0x106a2b0_0 .net "tb_mismatch", 0 0, L_0x10168a0;  1 drivers
v0x106a350_0 .net "wavedrom_enable", 0 0, v0x10677f0_0;  1 drivers
v0x106a420_0 .net "wavedrom_title", 511 0, v0x1067890_0;  1 drivers
L_0x106ca00 .concat [ 1 1 0 0], L_0x106b3f0, L_0x10421b0;
L_0x106cac0 .concat [ 1 1 0 0], L_0x106b3f0, L_0x10421b0;
L_0x106cb80 .concat [ 1 1 0 0], L_0x106c870, L_0x106bdb0;
L_0x106cc90 .concat [ 1 1 0 0], L_0x106b3f0, L_0x10421b0;
L_0x106ce40 .cmp/eeq 2, L_0x106ca00, L_0x106cd30;
S_0x10135d0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x100f320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1016c80 .functor AND 1, v0x10673e0_0, v0x1067520_0, C4<1>, C4<1>;
L_0x1017060 .functor NOT 1, v0x10672a0_0, C4<0>, C4<0>, C4<0>;
L_0x1017440 .functor NOT 1, v0x1067340_0, C4<0>, C4<0>, C4<0>;
L_0x10176c0 .functor AND 1, L_0x1017060, L_0x1017440, C4<1>, C4<1>;
L_0x102e5d0 .functor AND 1, L_0x10176c0, v0x10673e0_0, C4<1>, C4<1>;
L_0x10421b0 .functor OR 1, L_0x1016c80, L_0x102e5d0, C4<0>, C4<0>;
L_0x106a870 .functor NOT 1, v0x1067340_0, C4<0>, C4<0>, C4<0>;
L_0x106a8e0 .functor OR 1, L_0x106a870, v0x1067520_0, C4<0>, C4<0>;
L_0x106a9f0 .functor AND 1, v0x10673e0_0, L_0x106a8e0, C4<1>, C4<1>;
L_0x106aab0 .functor NOT 1, v0x10672a0_0, C4<0>, C4<0>, C4<0>;
L_0x106ab80 .functor OR 1, L_0x106aab0, v0x1067340_0, C4<0>, C4<0>;
L_0x106abf0 .functor AND 1, L_0x106a9f0, L_0x106ab80, C4<1>, C4<1>;
L_0x106ad70 .functor NOT 1, v0x1067340_0, C4<0>, C4<0>, C4<0>;
L_0x106ade0 .functor OR 1, L_0x106ad70, v0x1067520_0, C4<0>, C4<0>;
L_0x106ad00 .functor AND 1, v0x10673e0_0, L_0x106ade0, C4<1>, C4<1>;
L_0x106af70 .functor NOT 1, v0x10672a0_0, C4<0>, C4<0>, C4<0>;
L_0x106b070 .functor OR 1, L_0x106af70, v0x1067520_0, C4<0>, C4<0>;
L_0x106b130 .functor AND 1, L_0x106ad00, L_0x106b070, C4<1>, C4<1>;
L_0x106b2e0 .functor XNOR 1, L_0x106abf0, L_0x106b130, C4<0>, C4<0>;
v0x10161d0_0 .net *"_ivl_0", 0 0, L_0x1016c80;  1 drivers
v0x10165d0_0 .net *"_ivl_12", 0 0, L_0x106a870;  1 drivers
v0x10169b0_0 .net *"_ivl_14", 0 0, L_0x106a8e0;  1 drivers
v0x1016d90_0 .net *"_ivl_16", 0 0, L_0x106a9f0;  1 drivers
v0x1017170_0 .net *"_ivl_18", 0 0, L_0x106aab0;  1 drivers
v0x1017550_0 .net *"_ivl_2", 0 0, L_0x1017060;  1 drivers
v0x10177d0_0 .net *"_ivl_20", 0 0, L_0x106ab80;  1 drivers
v0x1065810_0 .net *"_ivl_24", 0 0, L_0x106ad70;  1 drivers
v0x10658f0_0 .net *"_ivl_26", 0 0, L_0x106ade0;  1 drivers
v0x10659d0_0 .net *"_ivl_28", 0 0, L_0x106ad00;  1 drivers
v0x1065ab0_0 .net *"_ivl_30", 0 0, L_0x106af70;  1 drivers
v0x1065b90_0 .net *"_ivl_32", 0 0, L_0x106b070;  1 drivers
v0x1065c70_0 .net *"_ivl_36", 0 0, L_0x106b2e0;  1 drivers
L_0x7f27e2fd5018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1065d30_0 .net *"_ivl_38", 0 0, L_0x7f27e2fd5018;  1 drivers
v0x1065e10_0 .net *"_ivl_4", 0 0, L_0x1017440;  1 drivers
v0x1065ef0_0 .net *"_ivl_6", 0 0, L_0x10176c0;  1 drivers
v0x1065fd0_0 .net *"_ivl_8", 0 0, L_0x102e5d0;  1 drivers
v0x10660b0_0 .net "a", 0 0, v0x10672a0_0;  alias, 1 drivers
v0x1066170_0 .net "b", 0 0, v0x1067340_0;  alias, 1 drivers
v0x1066230_0 .net "c", 0 0, v0x10673e0_0;  alias, 1 drivers
v0x10662f0_0 .net "d", 0 0, v0x1067520_0;  alias, 1 drivers
v0x10663b0_0 .net "out_pos", 0 0, L_0x106b3f0;  alias, 1 drivers
v0x1066470_0 .net "out_sop", 0 0, L_0x10421b0;  alias, 1 drivers
v0x1066530_0 .net "pos0", 0 0, L_0x106abf0;  1 drivers
v0x10665f0_0 .net "pos1", 0 0, L_0x106b130;  1 drivers
L_0x106b3f0 .functor MUXZ 1, L_0x7f27e2fd5018, L_0x106abf0, L_0x106b2e0, C4<>;
S_0x1066770 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x100f320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x10672a0_0 .var "a", 0 0;
v0x1067340_0 .var "b", 0 0;
v0x10673e0_0 .var "c", 0 0;
v0x1067480_0 .net "clk", 0 0, v0x1069bd0_0;  1 drivers
v0x1067520_0 .var "d", 0 0;
v0x1067610_0 .var/2u "fail", 0 0;
v0x10676b0_0 .var/2u "fail1", 0 0;
v0x1067750_0 .net "tb_match", 0 0, L_0x106ce40;  alias, 1 drivers
v0x10677f0_0 .var "wavedrom_enable", 0 0;
v0x1067890_0 .var "wavedrom_title", 511 0;
E_0x1022040/0 .event negedge, v0x1067480_0;
E_0x1022040/1 .event posedge, v0x1067480_0;
E_0x1022040 .event/or E_0x1022040/0, E_0x1022040/1;
S_0x1066aa0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1066770;
 .timescale -12 -12;
v0x1066ce0_0 .var/2s "i", 31 0;
E_0x1021ee0 .event posedge, v0x1067480_0;
S_0x1066de0 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1066770;
 .timescale -12 -12;
v0x1066fe0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x10670c0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1066770;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1067a70 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x100f320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x106b5a0 .functor AND 1, v0x10673e0_0, v0x1067520_0, C4<1>, C4<1>;
L_0x106b850 .functor NOT 1, v0x10672a0_0, C4<0>, C4<0>, C4<0>;
L_0x106b8e0 .functor NOT 1, v0x1067340_0, C4<0>, C4<0>, C4<0>;
L_0x106ba60 .functor AND 1, L_0x106b850, L_0x106b8e0, C4<1>, C4<1>;
L_0x106bba0 .functor AND 1, L_0x106ba60, v0x10673e0_0, C4<1>, C4<1>;
L_0x106bc60 .functor OR 1, L_0x106b5a0, L_0x106bba0, C4<0>, C4<0>;
L_0x106bdb0 .functor BUFZ 1, L_0x106bc60, C4<0>, C4<0>, C4<0>;
L_0x106bec0 .functor NOT 1, v0x1067340_0, C4<0>, C4<0>, C4<0>;
L_0x106bf80 .functor OR 1, L_0x106bec0, v0x1067520_0, C4<0>, C4<0>;
L_0x106c040 .functor AND 1, v0x10673e0_0, L_0x106bf80, C4<1>, C4<1>;
L_0x106c160 .functor NOT 1, v0x10672a0_0, C4<0>, C4<0>, C4<0>;
L_0x106c2e0 .functor OR 1, L_0x106c160, v0x1067340_0, C4<0>, C4<0>;
L_0x106c3c0 .functor AND 1, L_0x106c040, L_0x106c2e0, C4<1>, C4<1>;
L_0x106c4d0 .functor NOT 1, v0x10672a0_0, C4<0>, C4<0>, C4<0>;
L_0x106c350 .functor OR 1, L_0x106c4d0, v0x1067520_0, C4<0>, C4<0>;
L_0x106c610 .functor AND 1, v0x10673e0_0, L_0x106c350, C4<1>, C4<1>;
L_0x106c760 .functor XNOR 1, L_0x106c3c0, L_0x106c610, C4<0>, C4<0>;
v0x1067c30_0 .net *"_ivl_0", 0 0, L_0x106b5a0;  1 drivers
v0x1067d10_0 .net *"_ivl_14", 0 0, L_0x106bec0;  1 drivers
v0x1067df0_0 .net *"_ivl_16", 0 0, L_0x106bf80;  1 drivers
v0x1067ee0_0 .net *"_ivl_18", 0 0, L_0x106c040;  1 drivers
v0x1067fc0_0 .net *"_ivl_2", 0 0, L_0x106b850;  1 drivers
v0x10680f0_0 .net *"_ivl_20", 0 0, L_0x106c160;  1 drivers
v0x10681d0_0 .net *"_ivl_22", 0 0, L_0x106c2e0;  1 drivers
v0x10682b0_0 .net *"_ivl_26", 0 0, L_0x106c4d0;  1 drivers
v0x1068390_0 .net *"_ivl_28", 0 0, L_0x106c350;  1 drivers
v0x1068500_0 .net *"_ivl_32", 0 0, L_0x106c760;  1 drivers
L_0x7f27e2fd5060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x10685c0_0 .net *"_ivl_34", 0 0, L_0x7f27e2fd5060;  1 drivers
v0x10686a0_0 .net *"_ivl_4", 0 0, L_0x106b8e0;  1 drivers
v0x1068780_0 .net *"_ivl_6", 0 0, L_0x106ba60;  1 drivers
v0x1068860_0 .net *"_ivl_8", 0 0, L_0x106bba0;  1 drivers
v0x1068940_0 .net "a", 0 0, v0x10672a0_0;  alias, 1 drivers
v0x10689e0_0 .net "b", 0 0, v0x1067340_0;  alias, 1 drivers
v0x1068ad0_0 .net "c", 0 0, v0x10673e0_0;  alias, 1 drivers
v0x1068cd0_0 .net "d", 0 0, v0x1067520_0;  alias, 1 drivers
v0x1068dc0_0 .net "out_pos", 0 0, L_0x106c870;  alias, 1 drivers
v0x1068e80_0 .net "out_sop", 0 0, L_0x106bdb0;  alias, 1 drivers
v0x1068f40_0 .net "pos0", 0 0, L_0x106c3c0;  1 drivers
v0x1069000_0 .net "pos1", 0 0, L_0x106c610;  1 drivers
v0x10690c0_0 .net "sop", 0 0, L_0x106bc60;  1 drivers
L_0x106c870 .functor MUXZ 1, L_0x7f27e2fd5060, L_0x106c3c0, L_0x106c760, C4<>;
S_0x1069240 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x100f320;
 .timescale -12 -12;
E_0x100b9f0 .event anyedge, v0x106a030_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x106a030_0;
    %nor/r;
    %assign/vec4 v0x106a030_0, 0;
    %wait E_0x100b9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1066770;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1067610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x10676b0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1066770;
T_4 ;
    %wait E_0x1022040;
    %load/vec4 v0x1067750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1067610_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1066770;
T_5 ;
    %wait E_0x1021ee0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1067520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10673e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1067340_0, 0;
    %assign/vec4 v0x10672a0_0, 0;
    %wait E_0x1021ee0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1067520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10673e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1067340_0, 0;
    %assign/vec4 v0x10672a0_0, 0;
    %wait E_0x1021ee0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1067520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10673e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1067340_0, 0;
    %assign/vec4 v0x10672a0_0, 0;
    %wait E_0x1021ee0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1067520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10673e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1067340_0, 0;
    %assign/vec4 v0x10672a0_0, 0;
    %wait E_0x1021ee0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1067520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10673e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1067340_0, 0;
    %assign/vec4 v0x10672a0_0, 0;
    %wait E_0x1021ee0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1067520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10673e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1067340_0, 0;
    %assign/vec4 v0x10672a0_0, 0;
    %wait E_0x1021ee0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1067520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10673e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1067340_0, 0;
    %assign/vec4 v0x10672a0_0, 0;
    %wait E_0x1021ee0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1067520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10673e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1067340_0, 0;
    %assign/vec4 v0x10672a0_0, 0;
    %wait E_0x1021ee0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1067520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10673e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1067340_0, 0;
    %assign/vec4 v0x10672a0_0, 0;
    %wait E_0x1021ee0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1067520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10673e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1067340_0, 0;
    %assign/vec4 v0x10672a0_0, 0;
    %wait E_0x1021ee0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1067520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10673e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1067340_0, 0;
    %assign/vec4 v0x10672a0_0, 0;
    %wait E_0x1021ee0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1067520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10673e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1067340_0, 0;
    %assign/vec4 v0x10672a0_0, 0;
    %wait E_0x1021ee0;
    %load/vec4 v0x1067610_0;
    %store/vec4 v0x10676b0_0, 0, 1;
    %fork t_1, S_0x1066aa0;
    %jmp t_0;
    .scope S_0x1066aa0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1066ce0_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1066ce0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1021ee0;
    %load/vec4 v0x1066ce0_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1067520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10673e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1067340_0, 0;
    %assign/vec4 v0x10672a0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1066ce0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1066ce0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1066770;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1022040;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1067520_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x10673e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1067340_0, 0;
    %assign/vec4 v0x10672a0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1067610_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x10676b0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x100f320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1069bd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x106a030_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x100f320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1069bd0_0;
    %inv;
    %store/vec4 v0x1069bd0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x100f320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1067480_0, v0x106a2b0_0, v0x10699f0_0, v0x1069a90_0, v0x1069b30_0, v0x1069c70_0, v0x1069ef0_0, v0x1069e50_0, v0x1069db0_0, v0x1069d10_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x100f320;
T_9 ;
    %load/vec4 v0x1069f90_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1069f90_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1069f90_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1069f90_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1069f90_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1069f90_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1069f90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1069f90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1069f90_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1069f90_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x100f320;
T_10 ;
    %wait E_0x1022040;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1069f90_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1069f90_0, 4, 32;
    %load/vec4 v0x106a1e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1069f90_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1069f90_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1069f90_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1069f90_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1069ef0_0;
    %load/vec4 v0x1069ef0_0;
    %load/vec4 v0x1069e50_0;
    %xor;
    %load/vec4 v0x1069ef0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1069f90_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1069f90_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1069f90_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1069f90_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1069db0_0;
    %load/vec4 v0x1069db0_0;
    %load/vec4 v0x1069d10_0;
    %xor;
    %load/vec4 v0x1069db0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1069f90_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1069f90_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1069f90_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1069f90_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth5/machine/ece241_2013_q2/iter0/response0/top_module.sv";
