INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/031-17-0027/Documents/Digital System Design/2bitAdder/2bitAdder.srcs/sources_1/new/HA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/031-17-0027/Documents/Digital System Design/2bitAdder/2bitAdder.srcs/sources_1/new/FA.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FA
INFO: [VRFC 10-2458] undeclared symbol sum1, assumed default net type wire [C:/Users/031-17-0027/Documents/Digital System Design/2bitAdder/2bitAdder.srcs/sources_1/new/FA.v:27]
INFO: [VRFC 10-2458] undeclared symbol c1, assumed default net type wire [C:/Users/031-17-0027/Documents/Digital System Design/2bitAdder/2bitAdder.srcs/sources_1/new/FA.v:30]
INFO: [VRFC 10-2458] undeclared symbol c2, assumed default net type wire [C:/Users/031-17-0027/Documents/Digital System Design/2bitAdder/2bitAdder.srcs/sources_1/new/FA.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/031-17-0027/Documents/Digital System Design/2bitAdder/2bitAdder.srcs/sources_1/new/four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder
INFO: [VRFC 10-2458] undeclared symbol C1, assumed default net type wire [C:/Users/031-17-0027/Documents/Digital System Design/2bitAdder/2bitAdder.srcs/sources_1/new/four_bit_adder.v:29]
INFO: [VRFC 10-2458] undeclared symbol C2, assumed default net type wire [C:/Users/031-17-0027/Documents/Digital System Design/2bitAdder/2bitAdder.srcs/sources_1/new/four_bit_adder.v:30]
INFO: [VRFC 10-2458] undeclared symbol C3, assumed default net type wire [C:/Users/031-17-0027/Documents/Digital System Design/2bitAdder/2bitAdder.srcs/sources_1/new/four_bit_adder.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/031-17-0027/Documents/Digital System Design/2bitAdder/2bitAdder.srcs/sim_1/new/simulation_four_bit_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simulation_four_bit_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/031-17-0027/Documents/Digital System Design/2bitAdder/2bitAdder.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
