module design_1_rst_ps7_0_50M_0(slowest_sync_clk, ext_reset_in, aux_reset_in,
  mb_debug_sys_rst, dcm_locked, mb_reset, bus_struct_reset, peripheral_reset,
  interconnect_aresetn, peripheral_aresetn)