{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558862565173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558862565177 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 16:22:44 2019 " "Processing started: Sun May 26 16:22:44 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558862565177 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862565177 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862565177 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1558862591508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN-rtl " "Found design unit 1: localedgepreserve_GN-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611711 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN " "Found entity 1: localedgepreserve_GN" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611719 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611723 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2 " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611728 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1 " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_generate_signals-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_generate_signals-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611733 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_generate_signals " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_generate_signals" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611738 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2 " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611743 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1 " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_weight.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_weight.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611754 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611760 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2 " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611764 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1 " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meanb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meanb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611768 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meana.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meana.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611774 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meanb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meanb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611778 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meana.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meana.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611781 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611785 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meang.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meang.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611790 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611795 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meang.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meang.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611798 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611802 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611802 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611802 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611807 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611813 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611818 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611818 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611825 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1 " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611830 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611830 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611835 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1 " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611835 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1_generate_signals.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1_generate_signals.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611841 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611845 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611850 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611850 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611856 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611861 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meana_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meana_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611865 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611865 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611872 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meanb_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meanb_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611878 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611885 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meana_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meana_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611891 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meana_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_image_out_1_meana_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611895 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611900 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611905 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611910 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611910 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611914 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meang_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meang_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611919 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611925 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611930 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611934 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611938 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611942 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611947 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611952 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611958 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611965 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_multiplier_accumulator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_multiplier_accumulator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611971 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve_gn_localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer-rtl " "Found design unit 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer-rtl" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611977 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer " "Found entity 1: localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_bus_concat_gn7k3oaucy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_bus_concat_gn7k3oaucy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GN7K3OAUCY-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GN7K3OAUCY-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GN7K3OAUCY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GN7K3OAUCY.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611982 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GN7K3OAUCY " "Found entity 1: alt_dspbuilder_bus_concat_GN7K3OAUCY" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GN7K3OAUCY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GN7K3OAUCY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_bus_concat_gnddregctk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_bus_concat_gnddregctk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNDDREGCTK-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNDDREGCTK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNDDREGCTK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNDDREGCTK.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611987 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNDDREGCTK " "Found entity 1: alt_dspbuilder_bus_concat_GNDDREGCTK" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNDDREGCTK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNDDREGCTK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_bus_concat_gnkloj6ing.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_bus_concat_gnkloj6ing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNKLOJ6ING-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNKLOJ6ING-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611993 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNKLOJ6ING " "Found entity 1: alt_dspbuilder_bus_concat_GNKLOJ6ING" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNKLOJ6ING.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_bus_concat_gnmclodsex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_bus_concat_gnmclodsex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNMCLODSEX-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNMCLODSEX-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNMCLODSEX.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNMCLODSEX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611996 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNMCLODSEX " "Found entity 1: alt_dspbuilder_bus_concat_GNMCLODSEX" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNMCLODSEX.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNMCLODSEX.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862611996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862611996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_bus_concat_gnoqtn4qad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_bus_concat_gnoqtn4qad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNOQTN4QAD-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNOQTN4QAD-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNOQTN4QAD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNOQTN4QAD.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612000 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNOQTN4QAD " "Found entity 1: alt_dspbuilder_bus_concat_GNOQTN4QAD" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNOQTN4QAD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNOQTN4QAD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_bus_concat_gnu3kbq5hn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_bus_concat_gnu3kbq5hn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat_GNU3KBQ5HN-rtl " "Found design unit 1: alt_dspbuilder_bus_concat_GNU3KBQ5HN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNU3KBQ5HN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNU3KBQ5HN.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612003 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat_GNU3KBQ5HN " "Found entity 1: alt_dspbuilder_bus_concat_GNU3KBQ5HN" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat_GNU3KBQ5HN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_bus_concat_GNU3KBQ5HN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn3fodbl3u.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn3fodbl3u.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN3FODBL3U-rtl " "Found design unit 1: alt_dspbuilder_cast_GN3FODBL3U-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN3FODBL3U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN3FODBL3U.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612008 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN3FODBL3U " "Found entity 1: alt_dspbuilder_cast_GN3FODBL3U" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN3FODBL3U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN3FODBL3U.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sbf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sbf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBF-SBF_SYNTH " "Found design unit 1: alt_dspbuilder_SBF-SBF_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612013 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBF " "Found entity 1: alt_dspbuilder_SBF" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_asat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_asat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_ASAT-ASAT_SYNTH " "Found design unit 1: alt_dspbuilder_ASAT-ASAT_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_ASAT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_ASAT.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612016 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_ASAT " "Found entity 1: alt_dspbuilder_ASAT" {  } { { "Fusion/hdl/alt_dspbuilder_ASAT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_ASAT.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_saltrpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_saltrpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrPropagate-sAltrPropagate_Synth" {  } { { "Fusion/hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sAltrPropagate.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612021 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrPropagate " "Found entity 1: alt_dspbuilder_sAltrPropagate" {  } { { "Fusion/hdl/alt_dspbuilder_sAltrPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sAltrPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_around.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_around.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AROUND-AROUND_SYNTH " "Found design unit 1: alt_dspbuilder_AROUND-AROUND_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_AROUND.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_AROUND.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612025 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AROUND " "Found entity 1: alt_dspbuilder_AROUND" {  } { { "Fusion/hdl/alt_dspbuilder_AROUND.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_AROUND.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn46n4uj5s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn46n4uj5s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN46N4UJ5S-rtl " "Found design unit 1: alt_dspbuilder_cast_GN46N4UJ5S-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612029 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN46N4UJ5S " "Found entity 1: alt_dspbuilder_cast_GN46N4UJ5S" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn5d52df5s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn5d52df5s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN5D52DF5S-rtl " "Found design unit 1: alt_dspbuilder_cast_GN5D52DF5S-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612033 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN5D52DF5S " "Found entity 1: alt_dspbuilder_cast_GN5D52DF5S" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn5jc4724b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn5jc4724b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN5JC4724B-rtl " "Found design unit 1: alt_dspbuilder_cast_GN5JC4724B-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5JC4724B.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5JC4724B.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612036 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN5JC4724B " "Found entity 1: alt_dspbuilder_cast_GN5JC4724B" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5JC4724B.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5JC4724B.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn5p6orzxa.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn5p6orzxa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN5P6ORZXA-rtl " "Found design unit 1: alt_dspbuilder_cast_GN5P6ORZXA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5P6ORZXA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5P6ORZXA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612042 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN5P6ORZXA " "Found entity 1: alt_dspbuilder_cast_GN5P6ORZXA" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5P6ORZXA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5P6ORZXA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn5pmhxbfj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn5pmhxbfj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN5PMHXBFJ-rtl " "Found design unit 1: alt_dspbuilder_cast_GN5PMHXBFJ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5PMHXBFJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5PMHXBFJ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612047 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN5PMHXBFJ " "Found entity 1: alt_dspbuilder_cast_GN5PMHXBFJ" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5PMHXBFJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5PMHXBFJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612047 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn5ugbmoks.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn5ugbmoks.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN5UGBMOKS-rtl " "Found design unit 1: alt_dspbuilder_cast_GN5UGBMOKS-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5UGBMOKS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5UGBMOKS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612052 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN5UGBMOKS " "Found entity 1: alt_dspbuilder_cast_GN5UGBMOKS" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5UGBMOKS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5UGBMOKS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn6ddktpir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn6ddktpir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN6DDKTPIR-rtl " "Found design unit 1: alt_dspbuilder_cast_GN6DDKTPIR-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612056 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN6DDKTPIR " "Found entity 1: alt_dspbuilder_cast_GN6DDKTPIR" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn6ofm6a6b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn6ofm6a6b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN6OFM6A6B-rtl " "Found design unit 1: alt_dspbuilder_cast_GN6OFM6A6B-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6OFM6A6B.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6OFM6A6B.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612060 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN6OFM6A6B " "Found entity 1: alt_dspbuilder_cast_GN6OFM6A6B" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6OFM6A6B.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6OFM6A6B.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn6ruftbhu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn6ruftbhu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN6RUFTBHU-rtl " "Found design unit 1: alt_dspbuilder_cast_GN6RUFTBHU-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6RUFTBHU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6RUFTBHU.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612063 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN6RUFTBHU " "Found entity 1: alt_dspbuilder_cast_GN6RUFTBHU" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6RUFTBHU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6RUFTBHU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn7h445kay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn7h445kay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN7H445KAY-rtl " "Found design unit 1: alt_dspbuilder_cast_GN7H445KAY-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN7H445KAY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN7H445KAY.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612067 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN7H445KAY " "Found entity 1: alt_dspbuilder_cast_GN7H445KAY" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN7H445KAY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN7H445KAY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn7iyg3d6o.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn7iyg3d6o.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN7IYG3D6O-rtl " "Found design unit 1: alt_dspbuilder_cast_GN7IYG3D6O-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN7IYG3D6O.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN7IYG3D6O.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612070 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN7IYG3D6O " "Found entity 1: alt_dspbuilder_cast_GN7IYG3D6O" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN7IYG3D6O.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN7IYG3D6O.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gn7ynifsf6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gn7ynifsf6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GN7YNIFSF6-rtl " "Found design unit 1: alt_dspbuilder_cast_GN7YNIFSF6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN7YNIFSF6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN7YNIFSF6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612075 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GN7YNIFSF6 " "Found entity 1: alt_dspbuilder_cast_GN7YNIFSF6" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN7YNIFSF6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN7YNIFSF6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gna5tamwcz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gna5tamwcz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNA5TAMWCZ-rtl " "Found design unit 1: alt_dspbuilder_cast_GNA5TAMWCZ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNA5TAMWCZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNA5TAMWCZ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612080 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNA5TAMWCZ " "Found entity 1: alt_dspbuilder_cast_GNA5TAMWCZ" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNA5TAMWCZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNA5TAMWCZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnacwqqvms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnacwqqvms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNACWQQVMS-rtl " "Found design unit 1: alt_dspbuilder_cast_GNACWQQVMS-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNACWQQVMS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNACWQQVMS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612083 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNACWQQVMS " "Found entity 1: alt_dspbuilder_cast_GNACWQQVMS" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNACWQQVMS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNACWQQVMS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnams3ppnh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnams3ppnh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNAMS3PPNH-rtl " "Found design unit 1: alt_dspbuilder_cast_GNAMS3PPNH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNAMS3PPNH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNAMS3PPNH.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612088 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNAMS3PPNH " "Found entity 1: alt_dspbuilder_cast_GNAMS3PPNH" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNAMS3PPNH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNAMS3PPNH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnbbmdrq7a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnbbmdrq7a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNBBMDRQ7A-rtl " "Found design unit 1: alt_dspbuilder_cast_GNBBMDRQ7A-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBBMDRQ7A.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBBMDRQ7A.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612094 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNBBMDRQ7A " "Found entity 1: alt_dspbuilder_cast_GNBBMDRQ7A" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBBMDRQ7A.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBBMDRQ7A.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnbkdimzsi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnbkdimzsi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNBKDIMZSI-rtl " "Found design unit 1: alt_dspbuilder_cast_GNBKDIMZSI-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBKDIMZSI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBKDIMZSI.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612097 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNBKDIMZSI " "Found entity 1: alt_dspbuilder_cast_GNBKDIMZSI" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBKDIMZSI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBKDIMZSI.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnbzr5pmek.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnbzr5pmek.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNBZR5PMEK-rtl " "Found design unit 1: alt_dspbuilder_cast_GNBZR5PMEK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612101 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNBZR5PMEK " "Found entity 1: alt_dspbuilder_cast_GNBZR5PMEK" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gndhesb5ka.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gndhesb5ka.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNDHESB5KA-rtl " "Found design unit 1: alt_dspbuilder_cast_GNDHESB5KA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNDHESB5KA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNDHESB5KA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612107 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNDHESB5KA " "Found entity 1: alt_dspbuilder_cast_GNDHESB5KA" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNDHESB5KA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNDHESB5KA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gndtov7qcb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gndtov7qcb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNDTOV7QCB-rtl " "Found design unit 1: alt_dspbuilder_cast_GNDTOV7QCB-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNDTOV7QCB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNDTOV7QCB.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612111 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNDTOV7QCB " "Found entity 1: alt_dspbuilder_cast_GNDTOV7QCB" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNDTOV7QCB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNDTOV7QCB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnebwh7z3u.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnebwh7z3u.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNEBWH7Z3U-rtl " "Found design unit 1: alt_dspbuilder_cast_GNEBWH7Z3U-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNEBWH7Z3U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNEBWH7Z3U.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612115 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNEBWH7Z3U " "Found entity 1: alt_dspbuilder_cast_GNEBWH7Z3U" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNEBWH7Z3U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNEBWH7Z3U.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gneiig67tz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gneiig67tz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNEIIG67TZ-rtl " "Found design unit 1: alt_dspbuilder_cast_GNEIIG67TZ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNEIIG67TZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNEIIG67TZ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612119 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNEIIG67TZ " "Found entity 1: alt_dspbuilder_cast_GNEIIG67TZ" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNEIIG67TZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNEIIG67TZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnel6fjm3v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnel6fjm3v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNEL6FJM3V-rtl " "Found design unit 1: alt_dspbuilder_cast_GNEL6FJM3V-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNEL6FJM3V.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNEL6FJM3V.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612123 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNEL6FJM3V " "Found entity 1: alt_dspbuilder_cast_GNEL6FJM3V" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNEL6FJM3V.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNEL6FJM3V.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnghp3w5lb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnghp3w5lb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNGHP3W5LB-rtl " "Found design unit 1: alt_dspbuilder_cast_GNGHP3W5LB-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNGHP3W5LB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNGHP3W5LB.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612128 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNGHP3W5LB " "Found entity 1: alt_dspbuilder_cast_GNGHP3W5LB" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNGHP3W5LB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNGHP3W5LB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnhiwmup5u.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnhiwmup5u.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNHIWMUP5U-rtl " "Found design unit 1: alt_dspbuilder_cast_GNHIWMUP5U-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNHIWMUP5U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNHIWMUP5U.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612131 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNHIWMUP5U " "Found entity 1: alt_dspbuilder_cast_GNHIWMUP5U" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNHIWMUP5U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNHIWMUP5U.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnhq7l56ra.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnhq7l56ra.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNHQ7L56RA-rtl " "Found design unit 1: alt_dspbuilder_cast_GNHQ7L56RA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNHQ7L56RA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNHQ7L56RA.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612136 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNHQ7L56RA " "Found entity 1: alt_dspbuilder_cast_GNHQ7L56RA" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNHQ7L56RA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNHQ7L56RA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnj6dwmnk6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnj6dwmnk6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNJ6DWMNK6-rtl " "Found design unit 1: alt_dspbuilder_cast_GNJ6DWMNK6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNJ6DWMNK6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNJ6DWMNK6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612141 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNJ6DWMNK6 " "Found entity 1: alt_dspbuilder_cast_GNJ6DWMNK6" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNJ6DWMNK6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNJ6DWMNK6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnjyjubv3u.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnjyjubv3u.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNJYJUBV3U-rtl " "Found design unit 1: alt_dspbuilder_cast_GNJYJUBV3U-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNJYJUBV3U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNJYJUBV3U.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612145 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNJYJUBV3U " "Found entity 1: alt_dspbuilder_cast_GNJYJUBV3U" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNJYJUBV3U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNJYJUBV3U.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnkd3jeusd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnkd3jeusd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNKD3JEUSD-rtl " "Found design unit 1: alt_dspbuilder_cast_GNKD3JEUSD-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNKD3JEUSD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNKD3JEUSD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612150 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNKD3JEUSD " "Found entity 1: alt_dspbuilder_cast_GNKD3JEUSD" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNKD3JEUSD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNKD3JEUSD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnkmayngzh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnkmayngzh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNKMAYNGZH-rtl " "Found design unit 1: alt_dspbuilder_cast_GNKMAYNGZH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNKMAYNGZH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNKMAYNGZH.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612155 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNKMAYNGZH " "Found entity 1: alt_dspbuilder_cast_GNKMAYNGZH" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNKMAYNGZH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNKMAYNGZH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnmbfhmjnm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnmbfhmjnm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNMBFHMJNM-rtl " "Found design unit 1: alt_dspbuilder_cast_GNMBFHMJNM-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNMBFHMJNM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNMBFHMJNM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612161 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNMBFHMJNM " "Found entity 1: alt_dspbuilder_cast_GNMBFHMJNM" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNMBFHMJNM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNMBFHMJNM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnndz2wjeb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnndz2wjeb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNNDZ2WJEB-rtl " "Found design unit 1: alt_dspbuilder_cast_GNNDZ2WJEB-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612166 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNNDZ2WJEB " "Found entity 1: alt_dspbuilder_cast_GNNDZ2WJEB" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnnqzkmk3e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnnqzkmk3e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNNQZKMK3E-rtl " "Found design unit 1: alt_dspbuilder_cast_GNNQZKMK3E-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNNQZKMK3E.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNNQZKMK3E.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612171 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNNQZKMK3E " "Found entity 1: alt_dspbuilder_cast_GNNQZKMK3E" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNNQZKMK3E.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNNQZKMK3E.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnoemjjsit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnoemjjsit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNOEMJJSIT-rtl " "Found design unit 1: alt_dspbuilder_cast_GNOEMJJSIT-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNOEMJJSIT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNOEMJJSIT.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612175 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNOEMJJSIT " "Found entity 1: alt_dspbuilder_cast_GNOEMJJSIT" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNOEMJJSIT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNOEMJJSIT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnofo5nix3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnofo5nix3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNOFO5NIX3-rtl " "Found design unit 1: alt_dspbuilder_cast_GNOFO5NIX3-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNOFO5NIX3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNOFO5NIX3.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612179 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNOFO5NIX3 " "Found entity 1: alt_dspbuilder_cast_GNOFO5NIX3" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNOFO5NIX3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNOFO5NIX3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnouviokvb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnouviokvb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNOUVIOKVB-rtl " "Found design unit 1: alt_dspbuilder_cast_GNOUVIOKVB-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNOUVIOKVB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNOUVIOKVB.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612183 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNOUVIOKVB " "Found entity 1: alt_dspbuilder_cast_GNOUVIOKVB" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNOUVIOKVB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNOUVIOKVB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnozdxzset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnozdxzset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNOZDXZSET-rtl " "Found design unit 1: alt_dspbuilder_cast_GNOZDXZSET-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNOZDXZSET.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNOZDXZSET.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612189 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNOZDXZSET " "Found entity 1: alt_dspbuilder_cast_GNOZDXZSET" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNOZDXZSET.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNOZDXZSET.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnp5j2cfqq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnp5j2cfqq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNP5J2CFQQ-rtl " "Found design unit 1: alt_dspbuilder_cast_GNP5J2CFQQ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNP5J2CFQQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNP5J2CFQQ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612193 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNP5J2CFQQ " "Found entity 1: alt_dspbuilder_cast_GNP5J2CFQQ" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNP5J2CFQQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNP5J2CFQQ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnpfj7b3o7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnpfj7b3o7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNPFJ7B3O7-rtl " "Found design unit 1: alt_dspbuilder_cast_GNPFJ7B3O7-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNPFJ7B3O7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNPFJ7B3O7.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612198 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNPFJ7B3O7 " "Found entity 1: alt_dspbuilder_cast_GNPFJ7B3O7" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNPFJ7B3O7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNPFJ7B3O7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnppzdvxty.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnppzdvxty.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNPPZDVXTY-rtl " "Found design unit 1: alt_dspbuilder_cast_GNPPZDVXTY-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNPPZDVXTY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNPPZDVXTY.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612203 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNPPZDVXTY " "Found entity 1: alt_dspbuilder_cast_GNPPZDVXTY" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNPPZDVXTY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNPPZDVXTY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnq4yfqs5c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnq4yfqs5c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNQ4YFQS5C-rtl " "Found design unit 1: alt_dspbuilder_cast_GNQ4YFQS5C-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNQ4YFQS5C.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNQ4YFQS5C.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612209 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNQ4YFQS5C " "Found entity 1: alt_dspbuilder_cast_GNQ4YFQS5C" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNQ4YFQS5C.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNQ4YFQS5C.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnqq42cr65.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnqq42cr65.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNQQ42CR65-rtl " "Found design unit 1: alt_dspbuilder_cast_GNQQ42CR65-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNQQ42CR65.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNQQ42CR65.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612213 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNQQ42CR65 " "Found entity 1: alt_dspbuilder_cast_GNQQ42CR65" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNQQ42CR65.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNQQ42CR65.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnr4r6ofxk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnr4r6ofxk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNR4R6OFXK-rtl " "Found design unit 1: alt_dspbuilder_cast_GNR4R6OFXK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNR4R6OFXK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNR4R6OFXK.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612217 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNR4R6OFXK " "Found entity 1: alt_dspbuilder_cast_GNR4R6OFXK" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNR4R6OFXK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNR4R6OFXK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnriszpi4k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnriszpi4k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNRISZPI4K-rtl " "Found design unit 1: alt_dspbuilder_cast_GNRISZPI4K-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNRISZPI4K.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNRISZPI4K.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612222 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNRISZPI4K " "Found entity 1: alt_dspbuilder_cast_GNRISZPI4K" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNRISZPI4K.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNRISZPI4K.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnrxyryi2j.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnrxyryi2j.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNRXYRYI2J-rtl " "Found design unit 1: alt_dspbuilder_cast_GNRXYRYI2J-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNRXYRYI2J.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNRXYRYI2J.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612226 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNRXYRYI2J " "Found entity 1: alt_dspbuilder_cast_GNRXYRYI2J" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNRXYRYI2J.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNRXYRYI2J.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnsb3oxiqs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnsb3oxiqs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNSB3OXIQS-rtl " "Found design unit 1: alt_dspbuilder_cast_GNSB3OXIQS-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612230 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNSB3OXIQS " "Found entity 1: alt_dspbuilder_cast_GNSB3OXIQS" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNSB3OXIQS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnsktjrcbq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnsktjrcbq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNSKTJRCBQ-rtl " "Found design unit 1: alt_dspbuilder_cast_GNSKTJRCBQ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNSKTJRCBQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNSKTJRCBQ.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612234 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNSKTJRCBQ " "Found entity 1: alt_dspbuilder_cast_GNSKTJRCBQ" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNSKTJRCBQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNSKTJRCBQ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnsr6e4bze.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnsr6e4bze.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNSR6E4BZE-rtl " "Found design unit 1: alt_dspbuilder_cast_GNSR6E4BZE-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNSR6E4BZE.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNSR6E4BZE.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612239 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNSR6E4BZE " "Found entity 1: alt_dspbuilder_cast_GNSR6E4BZE" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNSR6E4BZE.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNSR6E4BZE.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnt7y2ulvv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnt7y2ulvv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNT7Y2ULVV-rtl " "Found design unit 1: alt_dspbuilder_cast_GNT7Y2ULVV-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNT7Y2ULVV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNT7Y2ULVV.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612244 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNT7Y2ULVV " "Found entity 1: alt_dspbuilder_cast_GNT7Y2ULVV" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNT7Y2ULVV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNT7Y2ULVV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gntz6z63nn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gntz6z63nn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNTZ6Z63NN-rtl " "Found design unit 1: alt_dspbuilder_cast_GNTZ6Z63NN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNTZ6Z63NN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNTZ6Z63NN.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612248 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNTZ6Z63NN " "Found entity 1: alt_dspbuilder_cast_GNTZ6Z63NN" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNTZ6Z63NN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNTZ6Z63NN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnu3fokj6w.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnu3fokj6w.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNU3FOKJ6W-rtl " "Found design unit 1: alt_dspbuilder_cast_GNU3FOKJ6W-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNU3FOKJ6W.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNU3FOKJ6W.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612253 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNU3FOKJ6W " "Found entity 1: alt_dspbuilder_cast_GNU3FOKJ6W" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNU3FOKJ6W.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNU3FOKJ6W.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnudbronp6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnudbronp6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNUDBRONP6-rtl " "Found design unit 1: alt_dspbuilder_cast_GNUDBRONP6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNUDBRONP6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNUDBRONP6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612258 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNUDBRONP6 " "Found entity 1: alt_dspbuilder_cast_GNUDBRONP6" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNUDBRONP6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNUDBRONP6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnuw2c7j4q.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnuw2c7j4q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNUW2C7J4Q-rtl " "Found design unit 1: alt_dspbuilder_cast_GNUW2C7J4Q-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612262 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNUW2C7J4Q " "Found entity 1: alt_dspbuilder_cast_GNUW2C7J4Q" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnuyrtq4qh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnuyrtq4qh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNUYRTQ4QH-rtl " "Found design unit 1: alt_dspbuilder_cast_GNUYRTQ4QH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNUYRTQ4QH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNUYRTQ4QH.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612266 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNUYRTQ4QH " "Found entity 1: alt_dspbuilder_cast_GNUYRTQ4QH" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNUYRTQ4QH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNUYRTQ4QH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnvkztmeyw.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnvkztmeyw.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNVKZTMEYW-rtl " "Found design unit 1: alt_dspbuilder_cast_GNVKZTMEYW-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNVKZTMEYW.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNVKZTMEYW.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612270 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNVKZTMEYW " "Found entity 1: alt_dspbuilder_cast_GNVKZTMEYW" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNVKZTMEYW.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNVKZTMEYW.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnw6i55eut.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnw6i55eut.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNW6I55EUT-rtl " "Found design unit 1: alt_dspbuilder_cast_GNW6I55EUT-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNW6I55EUT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNW6I55EUT.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612274 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNW6I55EUT " "Found entity 1: alt_dspbuilder_cast_GNW6I55EUT" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNW6I55EUT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNW6I55EUT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnxdxnugw4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnxdxnugw4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNXDXNUGW4-rtl " "Found design unit 1: alt_dspbuilder_cast_GNXDXNUGW4-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNXDXNUGW4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNXDXNUGW4.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612277 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNXDXNUGW4 " "Found entity 1: alt_dspbuilder_cast_GNXDXNUGW4" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNXDXNUGW4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNXDXNUGW4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnxsa7apak.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnxsa7apak.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNXSA7APAK-rtl " "Found design unit 1: alt_dspbuilder_cast_GNXSA7APAK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNXSA7APAK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNXSA7APAK.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612281 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNXSA7APAK " "Found entity 1: alt_dspbuilder_cast_GNXSA7APAK" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNXSA7APAK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNXSA7APAK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gny3cpvyvd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gny3cpvyvd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNY3CPVYVD-rtl " "Found design unit 1: alt_dspbuilder_cast_GNY3CPVYVD-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612285 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNY3CPVYVD " "Found entity 1: alt_dspbuilder_cast_GNY3CPVYVD" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnz5l7keum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnz5l7keum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNZ5L7KEUM-rtl " "Found design unit 1: alt_dspbuilder_cast_GNZ5L7KEUM-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZ5L7KEUM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZ5L7KEUM.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612289 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNZ5L7KEUM " "Found entity 1: alt_dspbuilder_cast_GNZ5L7KEUM" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZ5L7KEUM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZ5L7KEUM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnzeacptpo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnzeacptpo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNZEACPTPO-rtl " "Found design unit 1: alt_dspbuilder_cast_GNZEACPTPO-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZEACPTPO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZEACPTPO.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612294 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNZEACPTPO " "Found entity 1: alt_dspbuilder_cast_GNZEACPTPO" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZEACPTPO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZEACPTPO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnzyd62dly.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnzyd62dly.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNZYD62DLY-rtl " "Found design unit 1: alt_dspbuilder_cast_GNZYD62DLY-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZYD62DLY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZYD62DLY.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612299 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNZYD62DLY " "Found entity 1: alt_dspbuilder_cast_GNZYD62DLY" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZYD62DLY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZYD62DLY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_cast_gnzzo4r4av.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_cast_gnzzo4r4av.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_cast_GNZZO4R4AV-rtl " "Found design unit 1: alt_dspbuilder_cast_GNZZO4R4AV-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZZO4R4AV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZZO4R4AV.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612304 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_cast_GNZZO4R4AV " "Found entity 1: alt_dspbuilder_cast_GNZZO4R4AV" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZZO4R4AV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZZO4R4AV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_clock_gnn7tlrcsz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_clock_gnn7tlrcsz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNN7TLRCSZ-rtl " "Found design unit 1: alt_dspbuilder_clock_GNN7TLRCSZ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612309 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNN7TLRCSZ " "Found entity 1: alt_dspbuilder_clock_GNN7TLRCSZ" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_clock_gnqfu4pudh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH-rtl " "Found design unit 1: alt_dspbuilder_clock_GNQFU4PUDH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612312 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock_GNQFU4PUDH " "Found entity 1: alt_dspbuilder_clock_GNQFU4PUDH" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_clock_GNQFU4PUDH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_comparator_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_comparator_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_comparator_GN-rtl " "Found design unit 1: alt_dspbuilder_comparator_GN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_comparator_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_comparator_GN.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612316 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_comparator_GN " "Found entity 1: alt_dspbuilder_comparator_GN" {  } { { "Fusion/hdl/alt_dspbuilder_comparator_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_comparator_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn2i6bjovh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn2i6bjovh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN2I6BJOVH-rtl " "Found design unit 1: alt_dspbuilder_constant_GN2I6BJOVH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN2I6BJOVH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GN2I6BJOVH.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612320 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN2I6BJOVH " "Found entity 1: alt_dspbuilder_constant_GN2I6BJOVH" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN2I6BJOVH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GN2I6BJOVH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn3hhc36sk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn3hhc36sk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN3HHC36SK-rtl " "Found design unit 1: alt_dspbuilder_constant_GN3HHC36SK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN3HHC36SK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GN3HHC36SK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612325 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN3HHC36SK " "Found entity 1: alt_dspbuilder_constant_GN3HHC36SK" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN3HHC36SK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GN3HHC36SK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn5fet4ejh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn5fet4ejh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN5FET4EJH-rtl " "Found design unit 1: alt_dspbuilder_constant_GN5FET4EJH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN5FET4EJH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GN5FET4EJH.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612330 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN5FET4EJH " "Found entity 1: alt_dspbuilder_constant_GN5FET4EJH" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN5FET4EJH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GN5FET4EJH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn5irmzxkk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn5irmzxkk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN5IRMZXKK-rtl " "Found design unit 1: alt_dspbuilder_constant_GN5IRMZXKK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612334 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN5IRMZXKK " "Found entity 1: alt_dspbuilder_constant_GN5IRMZXKK" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GN5IRMZXKK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612334 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn6sfeiny6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn6sfeiny6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN6SFEINY6-rtl " "Found design unit 1: alt_dspbuilder_constant_GN6SFEINY6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612339 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN6SFEINY6 " "Found entity 1: alt_dspbuilder_constant_GN6SFEINY6" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GN6SFEINY6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gn7yiucnfv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gn7yiucnfv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GN7YIUCNFV-rtl " "Found design unit 1: alt_dspbuilder_constant_GN7YIUCNFV-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN7YIUCNFV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GN7YIUCNFV.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612343 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GN7YIUCNFV " "Found entity 1: alt_dspbuilder_constant_GN7YIUCNFV" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GN7YIUCNFV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GN7YIUCNFV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gna4wr7ccy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gna4wr7ccy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNA4WR7CCY-rtl " "Found design unit 1: alt_dspbuilder_constant_GNA4WR7CCY-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNA4WR7CCY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNA4WR7CCY.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612346 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNA4WR7CCY " "Found entity 1: alt_dspbuilder_constant_GNA4WR7CCY" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNA4WR7CCY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNA4WR7CCY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gna7agw6yf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gna7agw6yf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNA7AGW6YF-rtl " "Found design unit 1: alt_dspbuilder_constant_GNA7AGW6YF-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNA7AGW6YF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNA7AGW6YF.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612349 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNA7AGW6YF " "Found entity 1: alt_dspbuilder_constant_GNA7AGW6YF" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNA7AGW6YF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNA7AGW6YF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnc5novijt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnc5novijt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNC5NOVIJT-rtl " "Found design unit 1: alt_dspbuilder_constant_GNC5NOVIJT-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612353 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNC5NOVIJT " "Found entity 1: alt_dspbuilder_constant_GNC5NOVIJT" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNC5NOVIJT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gncihuz7lk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gncihuz7lk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNCIHUZ7LK-rtl " "Found design unit 1: alt_dspbuilder_constant_GNCIHUZ7LK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNCIHUZ7LK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNCIHUZ7LK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612357 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNCIHUZ7LK " "Found entity 1: alt_dspbuilder_constant_GNCIHUZ7LK" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNCIHUZ7LK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNCIHUZ7LK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gncwi5qdad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gncwi5qdad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNCWI5QDAD-rtl " "Found design unit 1: alt_dspbuilder_constant_GNCWI5QDAD-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNCWI5QDAD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNCWI5QDAD.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612361 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNCWI5QDAD " "Found entity 1: alt_dspbuilder_constant_GNCWI5QDAD" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNCWI5QDAD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNCWI5QDAD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gndea2mm7q.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gndea2mm7q.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNDEA2MM7Q-rtl " "Found design unit 1: alt_dspbuilder_constant_GNDEA2MM7Q-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNDEA2MM7Q.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNDEA2MM7Q.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612365 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNDEA2MM7Q " "Found entity 1: alt_dspbuilder_constant_GNDEA2MM7Q" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNDEA2MM7Q.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNDEA2MM7Q.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gndzkjnqww.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gndzkjnqww.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNDZKJNQWW-rtl " "Found design unit 1: alt_dspbuilder_constant_GNDZKJNQWW-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNDZKJNQWW.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNDZKJNQWW.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612371 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNDZKJNQWW " "Found entity 1: alt_dspbuilder_constant_GNDZKJNQWW" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNDZKJNQWW.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNDZKJNQWW.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnenuhzk52.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnenuhzk52.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNENUHZK52-rtl " "Found design unit 1: alt_dspbuilder_constant_GNENUHZK52-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNENUHZK52.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNENUHZK52.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612375 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNENUHZK52 " "Found entity 1: alt_dspbuilder_constant_GNENUHZK52" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNENUHZK52.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNENUHZK52.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnfjxs55vn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnfjxs55vn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNFJXS55VN-rtl " "Found design unit 1: alt_dspbuilder_constant_GNFJXS55VN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612378 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNFJXS55VN " "Found entity 1: alt_dspbuilder_constant_GNFJXS55VN" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNFJXS55VN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnhcjtkreu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnhcjtkreu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNHCJTKREU-rtl " "Found design unit 1: alt_dspbuilder_constant_GNHCJTKREU-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNHCJTKREU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNHCJTKREU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612382 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNHCJTKREU " "Found entity 1: alt_dspbuilder_constant_GNHCJTKREU" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNHCJTKREU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNHCJTKREU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gniiaayryz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gniiaayryz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNIIAAYRYZ-rtl " "Found design unit 1: alt_dspbuilder_constant_GNIIAAYRYZ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNIIAAYRYZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNIIAAYRYZ.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612386 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNIIAAYRYZ " "Found entity 1: alt_dspbuilder_constant_GNIIAAYRYZ" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNIIAAYRYZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNIIAAYRYZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnije6vuo6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnije6vuo6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNIJE6VUO6-rtl " "Found design unit 1: alt_dspbuilder_constant_GNIJE6VUO6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNIJE6VUO6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNIJE6VUO6.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612391 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNIJE6VUO6 " "Found entity 1: alt_dspbuilder_constant_GNIJE6VUO6" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNIJE6VUO6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNIJE6VUO6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnjc6e54ba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnjc6e54ba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNJC6E54BA-rtl " "Found design unit 1: alt_dspbuilder_constant_GNJC6E54BA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNJC6E54BA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNJC6E54BA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612395 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNJC6E54BA " "Found entity 1: alt_dspbuilder_constant_GNJC6E54BA" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNJC6E54BA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNJC6E54BA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnk57pm5ek.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnk57pm5ek.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNK57PM5EK-rtl " "Found design unit 1: alt_dspbuilder_constant_GNK57PM5EK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612399 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNK57PM5EK " "Found entity 1: alt_dspbuilder_constant_GNK57PM5EK" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNK57PM5EK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnld7js37t.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnld7js37t.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNLD7JS37T-rtl " "Found design unit 1: alt_dspbuilder_constant_GNLD7JS37T-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNLD7JS37T.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNLD7JS37T.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612405 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNLD7JS37T " "Found entity 1: alt_dspbuilder_constant_GNLD7JS37T" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNLD7JS37T.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNLD7JS37T.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnlsc6vflt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnlsc6vflt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNLSC6VFLT-rtl " "Found design unit 1: alt_dspbuilder_constant_GNLSC6VFLT-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNLSC6VFLT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNLSC6VFLT.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612408 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNLSC6VFLT " "Found entity 1: alt_dspbuilder_constant_GNLSC6VFLT" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNLSC6VFLT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNLSC6VFLT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnluer2g5h.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnluer2g5h.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNLUER2G5H-rtl " "Found design unit 1: alt_dspbuilder_constant_GNLUER2G5H-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNLUER2G5H.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNLUER2G5H.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612413 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNLUER2G5H " "Found entity 1: alt_dspbuilder_constant_GNLUER2G5H" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNLUER2G5H.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNLUER2G5H.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnnioisjl5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnnioisjl5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNNIOISJL5-rtl " "Found design unit 1: alt_dspbuilder_constant_GNNIOISJL5-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNNIOISJL5.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNNIOISJL5.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612418 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNNIOISJL5 " "Found entity 1: alt_dspbuilder_constant_GNNIOISJL5" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNNIOISJL5.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNNIOISJL5.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnp7u2hoao.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnp7u2hoao.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNP7U2HOAO-rtl " "Found design unit 1: alt_dspbuilder_constant_GNP7U2HOAO-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNP7U2HOAO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNP7U2HOAO.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612423 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNP7U2HOAO " "Found entity 1: alt_dspbuilder_constant_GNP7U2HOAO" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNP7U2HOAO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNP7U2HOAO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnqe5xu76s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnqe5xu76s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNQE5XU76S-rtl " "Found design unit 1: alt_dspbuilder_constant_GNQE5XU76S-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNQE5XU76S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNQE5XU76S.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612427 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNQE5XU76S " "Found entity 1: alt_dspbuilder_constant_GNQE5XU76S" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNQE5XU76S.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNQE5XU76S.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnqqlu6snf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnqqlu6snf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNQQLU6SNF-rtl " "Found design unit 1: alt_dspbuilder_constant_GNQQLU6SNF-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNQQLU6SNF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNQQLU6SNF.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612433 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNQQLU6SNF " "Found entity 1: alt_dspbuilder_constant_GNQQLU6SNF" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNQQLU6SNF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNQQLU6SNF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnrsduiwrp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnrsduiwrp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNRSDUIWRP-rtl " "Found design unit 1: alt_dspbuilder_constant_GNRSDUIWRP-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNRSDUIWRP.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNRSDUIWRP.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612439 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNRSDUIWRP " "Found entity 1: alt_dspbuilder_constant_GNRSDUIWRP" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNRSDUIWRP.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNRSDUIWRP.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnrt4bcwlz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnrt4bcwlz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNRT4BCWLZ-rtl " "Found design unit 1: alt_dspbuilder_constant_GNRT4BCWLZ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNRT4BCWLZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNRT4BCWLZ.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612442 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNRT4BCWLZ " "Found entity 1: alt_dspbuilder_constant_GNRT4BCWLZ" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNRT4BCWLZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNRT4BCWLZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnsvsrqzmi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnsvsrqzmi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNSVSRQZMI-rtl " "Found design unit 1: alt_dspbuilder_constant_GNSVSRQZMI-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612446 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNSVSRQZMI " "Found entity 1: alt_dspbuilder_constant_GNSVSRQZMI" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNSVSRQZMI.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnsxlt2iga.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnsxlt2iga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNSXLT2IGA-rtl " "Found design unit 1: alt_dspbuilder_constant_GNSXLT2IGA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNSXLT2IGA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNSXLT2IGA.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612449 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNSXLT2IGA " "Found entity 1: alt_dspbuilder_constant_GNSXLT2IGA" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNSXLT2IGA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNSXLT2IGA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnthqfuuuc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnthqfuuuc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNTHQFUUUC-rtl " "Found design unit 1: alt_dspbuilder_constant_GNTHQFUUUC-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNTHQFUUUC.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNTHQFUUUC.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612453 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNTHQFUUUC " "Found entity 1: alt_dspbuilder_constant_GNTHQFUUUC" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNTHQFUUUC.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNTHQFUUUC.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnueqxktb7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnueqxktb7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNUEQXKTB7-rtl " "Found design unit 1: alt_dspbuilder_constant_GNUEQXKTB7-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNUEQXKTB7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNUEQXKTB7.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612457 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNUEQXKTB7 " "Found entity 1: alt_dspbuilder_constant_GNUEQXKTB7" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNUEQXKTB7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNUEQXKTB7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnutaamd7e.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnutaamd7e.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNUTAAMD7E-rtl " "Found design unit 1: alt_dspbuilder_constant_GNUTAAMD7E-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNUTAAMD7E.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNUTAAMD7E.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612461 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNUTAAMD7E " "Found entity 1: alt_dspbuilder_constant_GNUTAAMD7E" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNUTAAMD7E.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNUTAAMD7E.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnvyjzzdo6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnvyjzzdo6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNVYJZZDO6-rtl " "Found design unit 1: alt_dspbuilder_constant_GNVYJZZDO6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612465 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNVYJZZDO6 " "Found entity 1: alt_dspbuilder_constant_GNVYJZZDO6" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNVYJZZDO6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnwfcsdefm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnwfcsdefm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNWFCSDEFM-rtl " "Found design unit 1: alt_dspbuilder_constant_GNWFCSDEFM-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNWFCSDEFM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNWFCSDEFM.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612468 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNWFCSDEFM " "Found entity 1: alt_dspbuilder_constant_GNWFCSDEFM" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNWFCSDEFM.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNWFCSDEFM.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnwn5z2mhn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnwn5z2mhn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNWN5Z2MHN-rtl " "Found design unit 1: alt_dspbuilder_constant_GNWN5Z2MHN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNWN5Z2MHN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNWN5Z2MHN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612472 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNWN5Z2MHN " "Found entity 1: alt_dspbuilder_constant_GNWN5Z2MHN" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNWN5Z2MHN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNWN5Z2MHN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnwr35zfkg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnwr35zfkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNWR35ZFKG-rtl " "Found design unit 1: alt_dspbuilder_constant_GNWR35ZFKG-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNWR35ZFKG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNWR35ZFKG.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612476 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNWR35ZFKG " "Found entity 1: alt_dspbuilder_constant_GNWR35ZFKG" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNWR35ZFKG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNWR35ZFKG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_constant_gnzpnjmqe4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_constant_gnzpnjmqe4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_constant_GNZPNJMQE4-rtl " "Found design unit 1: alt_dspbuilder_constant_GNZPNJMQE4-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNZPNJMQE4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNZPNJMQE4.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612480 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_constant_GNZPNJMQE4 " "Found entity 1: alt_dspbuilder_constant_GNZPNJMQE4" {  } { { "Fusion/hdl/alt_dspbuilder_constant_GNZPNJMQE4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_constant_GNZPNJMQE4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gn4hofc7wf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gn4hofc7wf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GN4HOFC7WF-rtl " "Found design unit 1: alt_dspbuilder_counter_GN4HOFC7WF-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612484 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GN4HOFC7WF " "Found entity 1: alt_dspbuilder_counter_GN4HOFC7WF" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gn6pniq74a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gn6pniq74a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GN6PNIQ74A-rtl " "Found design unit 1: alt_dspbuilder_counter_GN6PNIQ74A-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612488 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GN6PNIQ74A " "Found entity 1: alt_dspbuilder_counter_GN6PNIQ74A" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gn7z3lcmee.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gn7z3lcmee.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GN7Z3LCMEE-rtl " "Found design unit 1: alt_dspbuilder_counter_GN7Z3LCMEE-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612492 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GN7Z3LCMEE " "Found entity 1: alt_dspbuilder_counter_GN7Z3LCMEE" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gnjoyhmx5w.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gnjoyhmx5w.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNJOYHMX5W-rtl " "Found design unit 1: alt_dspbuilder_counter_GNJOYHMX5W-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612495 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNJOYHMX5W " "Found entity 1: alt_dspbuilder_counter_GNJOYHMX5W" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gnjyri37nb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gnjyri37nb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNJYRI37NB-rtl " "Found design unit 1: alt_dspbuilder_counter_GNJYRI37NB-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612499 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNJYRI37NB " "Found entity 1: alt_dspbuilder_counter_GNJYRI37NB" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gnpvw56bjj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gnpvw56bjj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNPVW56BJJ-rtl " "Found design unit 1: alt_dspbuilder_counter_GNPVW56BJJ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612503 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNPVW56BJJ " "Found entity 1: alt_dspbuilder_counter_GNPVW56BJJ" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gnrp3vgeh6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gnrp3vgeh6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNRP3VGEH6-rtl " "Found design unit 1: alt_dspbuilder_counter_GNRP3VGEH6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612508 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNRP3VGEH6 " "Found entity 1: alt_dspbuilder_counter_GNRP3VGEH6" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gns5zu7dcj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gns5zu7dcj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNS5ZU7DCJ-rtl " "Found design unit 1: alt_dspbuilder_counter_GNS5ZU7DCJ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612513 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNS5ZU7DCJ " "Found entity 1: alt_dspbuilder_counter_GNS5ZU7DCJ" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gnu6mgzbeo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gnu6mgzbeo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNU6MGZBEO-rtl " "Found design unit 1: alt_dspbuilder_counter_GNU6MGZBEO-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612517 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNU6MGZBEO " "Found entity 1: alt_dspbuilder_counter_GNU6MGZBEO" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gnuiv5tx7z.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gnuiv5tx7z.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNUIV5TX7Z-rtl " "Found design unit 1: alt_dspbuilder_counter_GNUIV5TX7Z-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612522 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNUIV5TX7Z " "Found entity 1: alt_dspbuilder_counter_GNUIV5TX7Z" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gnv2b4flzf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gnv2b4flzf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNV2B4FLZF-rtl " "Found design unit 1: alt_dspbuilder_counter_GNV2B4FLZF-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612528 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNV2B4FLZF " "Found entity 1: alt_dspbuilder_counter_GNV2B4FLZF" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter_gnvythofeu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter_gnvythofeu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter_GNVYTHOFEU-rtl " "Found design unit 1: alt_dspbuilder_counter_GNVYTHOFEU-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612533 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter_GNVYTHOFEU " "Found entity 1: alt_dspbuilder_counter_GNVYTHOFEU" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gn3e5tb7ku.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gn3e5tb7ku.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GN3E5TB7KU-rtl " "Found design unit 1: alt_dspbuilder_delay_GN3E5TB7KU-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GN3E5TB7KU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GN3E5TB7KU.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612539 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GN3E5TB7KU " "Found entity 1: alt_dspbuilder_delay_GN3E5TB7KU" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GN3E5TB7KU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GN3E5TB7KU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SDelay-SDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SDelay-SDelay_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SDelay.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612543 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SDelay " "Found entity 1: alt_dspbuilder_SDelay" {  } { { "Fusion/hdl/alt_dspbuilder_SDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SDelay.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sinitdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sinitdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SInitDelay-SInitDelay_SYNTH " "Found design unit 1: alt_dspbuilder_SInitDelay-SInitDelay_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SInitDelay.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612547 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SInitDelay " "Found entity 1: alt_dspbuilder_SInitDelay" {  } { { "Fusion/hdl/alt_dspbuilder_SInitDelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SInitDelay.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_saltrbitpropagate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_saltrbitpropagate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth " "Found design unit 1: alt_dspbuilder_sAltrBitPropagate-sAltrBitPropagate_Synth" {  } { { "Fusion/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612551 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sAltrBitPropagate " "Found entity 1: alt_dspbuilder_sAltrBitPropagate" {  } { { "Fusion/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sAltrBitPropagate.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_vecseq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_vecseq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vecseq-seq_SYNTH " "Found design unit 1: alt_dspbuilder_vecseq-seq_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_vecseq.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_vecseq.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612556 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vecseq " "Found entity 1: alt_dspbuilder_vecseq" {  } { { "Fusion/hdl/alt_dspbuilder_vecseq.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_vecseq.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gn53fgqey3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gn53fgqey3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GN53FGQEY3-rtl " "Found design unit 1: alt_dspbuilder_delay_GN53FGQEY3-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612560 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GN53FGQEY3 " "Found entity 1: alt_dspbuilder_delay_GN53FGQEY3" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnam6ptfr4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnam6ptfr4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNAM6PTFR4-rtl " "Found design unit 1: alt_dspbuilder_delay_GNAM6PTFR4-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNAM6PTFR4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNAM6PTFR4.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612564 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNAM6PTFR4 " "Found entity 1: alt_dspbuilder_delay_GNAM6PTFR4" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNAM6PTFR4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNAM6PTFR4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gncy3keqxh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gncy3keqxh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNCY3KEQXH-rtl " "Found design unit 1: alt_dspbuilder_delay_GNCY3KEQXH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNCY3KEQXH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNCY3KEQXH.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612568 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNCY3KEQXH " "Found entity 1: alt_dspbuilder_delay_GNCY3KEQXH" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNCY3KEQXH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNCY3KEQXH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnf54ioie4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnf54ioie4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNF54IOIE4-rtl " "Found design unit 1: alt_dspbuilder_delay_GNF54IOIE4-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNF54IOIE4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNF54IOIE4.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612574 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNF54IOIE4 " "Found entity 1: alt_dspbuilder_delay_GNF54IOIE4" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNF54IOIE4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNF54IOIE4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gng36nz2pg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gng36nz2pg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNG36NZ2PG-rtl " "Found design unit 1: alt_dspbuilder_delay_GNG36NZ2PG-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNG36NZ2PG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNG36NZ2PG.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612579 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNG36NZ2PG " "Found entity 1: alt_dspbuilder_delay_GNG36NZ2PG" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNG36NZ2PG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNG36NZ2PG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gngq56zs4n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gngq56zs4n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNGQ56ZS4N-rtl " "Found design unit 1: alt_dspbuilder_delay_GNGQ56ZS4N-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612583 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNGQ56ZS4N " "Found entity 1: alt_dspbuilder_delay_GNGQ56ZS4N" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnibriogpr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnibriogpr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNIBRIOGPR-rtl " "Found design unit 1: alt_dspbuilder_delay_GNIBRIOGPR-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNIBRIOGPR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNIBRIOGPR.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612587 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNIBRIOGPR " "Found entity 1: alt_dspbuilder_delay_GNIBRIOGPR" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNIBRIOGPR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNIBRIOGPR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnidqk4wdh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnidqk4wdh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNIDQK4WDH-rtl " "Found design unit 1: alt_dspbuilder_delay_GNIDQK4WDH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNIDQK4WDH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNIDQK4WDH.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612593 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNIDQK4WDH " "Found entity 1: alt_dspbuilder_delay_GNIDQK4WDH" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNIDQK4WDH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNIDQK4WDH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnkpk2iwba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnkpk2iwba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNKPK2IWBA-rtl " "Found design unit 1: alt_dspbuilder_delay_GNKPK2IWBA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNKPK2IWBA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNKPK2IWBA.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612597 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNKPK2IWBA " "Found entity 1: alt_dspbuilder_delay_GNKPK2IWBA" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNKPK2IWBA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNKPK2IWBA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnnqsqig3k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnnqsqig3k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNNQSQIG3K-rtl " "Found design unit 1: alt_dspbuilder_delay_GNNQSQIG3K-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNNQSQIG3K.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNNQSQIG3K.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612601 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNNQSQIG3K " "Found entity 1: alt_dspbuilder_delay_GNNQSQIG3K" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNNQSQIG3K.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNNQSQIG3K.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnqbxyu75h.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnqbxyu75h.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNQBXYU75H-rtl " "Found design unit 1: alt_dspbuilder_delay_GNQBXYU75H-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNQBXYU75H.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNQBXYU75H.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612608 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNQBXYU75H " "Found entity 1: alt_dspbuilder_delay_GNQBXYU75H" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNQBXYU75H.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNQBXYU75H.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gntbdm57lr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gntbdm57lr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNTBDM57LR-rtl " "Found design unit 1: alt_dspbuilder_delay_GNTBDM57LR-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNTBDM57LR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNTBDM57LR.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612612 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNTBDM57LR " "Found entity 1: alt_dspbuilder_delay_GNTBDM57LR" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNTBDM57LR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNTBDM57LR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay_gnuacqwn66.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay_gnuacqwn66.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay_GNUACQWN66-rtl " "Found design unit 1: alt_dspbuilder_delay_GNUACQWN66-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNUACQWN66.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNUACQWN66.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612617 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay_GNUACQWN66 " "Found entity 1: alt_dspbuilder_delay_GNUACQWN66" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNUACQWN66.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNUACQWN66.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_extract_bit_gnn5fdhw3u.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_extract_bit_gnn5fdhw3u.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_extract_bit_GNN5FDHW3U-rtl " "Found design unit 1: alt_dspbuilder_extract_bit_GNN5FDHW3U-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_extract_bit_GNN5FDHW3U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_extract_bit_GNN5FDHW3U.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612623 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_extract_bit_GNN5FDHW3U " "Found entity 1: alt_dspbuilder_extract_bit_GNN5FDHW3U" {  } { { "Fusion/hdl/alt_dspbuilder_extract_bit_GNN5FDHW3U.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_extract_bit_GNN5FDHW3U.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_fifo_gnc2apwq5p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_fifo_gnc2apwq5p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_fifo_GNC2APWQ5P-rtl " "Found design unit 1: alt_dspbuilder_fifo_GNC2APWQ5P-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_fifo_GNC2APWQ5P.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_fifo_GNC2APWQ5P.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612628 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_fifo_GNC2APWQ5P " "Found entity 1: alt_dspbuilder_fifo_GNC2APWQ5P" {  } { { "Fusion/hdl/alt_dspbuilder_fifo_GNC2APWQ5P.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_fifo_GNC2APWQ5P.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_scfifoaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_scfifoaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sCFifoAltr-SYN " "Found design unit 1: alt_dspbuilder_sCFifoAltr-SYN" {  } { { "Fusion/hdl/alt_dspbuilder_sCFifoAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sCFifoAltr.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612632 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sCFifoAltr " "Found entity 1: alt_dspbuilder_sCFifoAltr" {  } { { "Fusion/hdl/alt_dspbuilder_sCFifoAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sCFifoAltr.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_gnd_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_gnd_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd_GN-rtl " "Found design unit 1: alt_dspbuilder_gnd_GN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_gnd_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612639 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd_GN " "Found entity 1: alt_dspbuilder_gnd_GN" {  } { { "Fusion/hdl/alt_dspbuilder_gnd_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_gnd_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bit_op_gn5a3klaec.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bit_op_gn5a3klaec.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GN5A3KLAEC-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GN5A3KLAEC-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612645 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GN5A3KLAEC " "Found entity 1: alt_dspbuilder_logical_bit_op_GN5A3KLAEC" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sbitlogical.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sbitlogical.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBitLogical-SBitLogical_SYNTH " "Found design unit 1: alt_dspbuilder_SBitLogical-SBitLogical_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612650 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBitLogical " "Found entity 1: alt_dspbuilder_SBitLogical" {  } { { "Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612650 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612650 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bit_op_gna5zfel7v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bit_op_gna5zfel7v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GNA5ZFEL7V-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GNA5ZFEL7V-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612656 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GNA5ZFEL7V " "Found entity 1: alt_dspbuilder_logical_bit_op_GNA5ZFEL7V" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bit_op_gnkubzl4te.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bit_op_gnkubzl4te.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GNKUBZL4TE-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GNKUBZL4TE-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNKUBZL4TE.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNKUBZL4TE.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612660 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GNKUBZL4TE " "Found entity 1: alt_dspbuilder_logical_bit_op_GNKUBZL4TE" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNKUBZL4TE.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNKUBZL4TE.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bit_op_gnuq2r64dv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bit_op_gnuq2r64dv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GNUQ2R64DV-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GNUQ2R64DV-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNUQ2R64DV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNUQ2R64DV.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612664 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GNUQ2R64DV " "Found entity 1: alt_dspbuilder_logical_bit_op_GNUQ2R64DV" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNUQ2R64DV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNUQ2R64DV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bit_op_gnymsbqtj6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bit_op_gnymsbqtj6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bit_op_GNYMSBQTJ6-rtl " "Found design unit 1: alt_dspbuilder_logical_bit_op_GNYMSBQTJ6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612667 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bit_op_GNYMSBQTJ6 " "Found entity 1: alt_dspbuilder_logical_bit_op_GNYMSBQTJ6" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bus_op_gnaiuqx2fs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bus_op_gnaiuqx2fs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bus_op_GNAIUQX2FS-rtl " "Found design unit 1: alt_dspbuilder_logical_bus_op_GNAIUQX2FS-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bus_op_GNAIUQX2FS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_logical_bus_op_GNAIUQX2FS.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612673 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bus_op_GNAIUQX2FS " "Found entity 1: alt_dspbuilder_logical_bus_op_GNAIUQX2FS" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bus_op_GNAIUQX2FS.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_logical_bus_op_GNAIUQX2FS.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sbuslogical.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sbuslogical.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SBusLogical-SSBusLogical_SYNTH " "Found design unit 1: alt_dspbuilder_SBusLogical-SSBusLogical_SYNTH" {  } { { "Fusion/hdl/alt_dspbuilder_SBusLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBusLogical.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612676 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SBusLogical " "Found entity 1: alt_dspbuilder_SBusLogical" {  } { { "Fusion/hdl/alt_dspbuilder_SBusLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBusLogical.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bus_op_gnzik3bhqu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bus_op_gnzik3bhqu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bus_op_GNZIK3BHQU-rtl " "Found design unit 1: alt_dspbuilder_logical_bus_op_GNZIK3BHQU-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bus_op_GNZIK3BHQU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_logical_bus_op_GNZIK3BHQU.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612680 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bus_op_GNZIK3BHQU " "Found entity 1: alt_dspbuilder_logical_bus_op_GNZIK3BHQU" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bus_op_GNZIK3BHQU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_logical_bus_op_GNZIK3BHQU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_magnitude_gnbhl4wgdh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_magnitude_gnbhl4wgdh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_magnitude_GNBHL4WGDH-rtl " "Found design unit 1: alt_dspbuilder_magnitude_GNBHL4WGDH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612684 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_magnitude_GNBHL4WGDH " "Found entity 1: alt_dspbuilder_magnitude_GNBHL4WGDH" {  } { { "Fusion/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gn3yplag7w.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gn3yplag7w.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GN3YPLAG7W-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GN3YPLAG7W-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN3YPLAG7W.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN3YPLAG7W.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612690 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GN3YPLAG7W " "Found entity 1: alt_dspbuilder_memdelay_GN3YPLAG7W" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN3YPLAG7W.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN3YPLAG7W.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_sshifttap.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_sshifttap.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SShiftTap-a " "Found design unit 1: alt_dspbuilder_SShiftTap-a" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612693 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SShiftTap " "Found entity 1: alt_dspbuilder_SShiftTap" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gn4tpdauqn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gn4tpdauqn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GN4TPDAUQN-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GN4TPDAUQN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN4TPDAUQN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN4TPDAUQN.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612697 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GN4TPDAUQN " "Found entity 1: alt_dspbuilder_memdelay_GN4TPDAUQN" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN4TPDAUQN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN4TPDAUQN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gn7kc3zsdb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gn7kc3zsdb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GN7KC3ZSDB-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GN7KC3ZSDB-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612701 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GN7KC3ZSDB " "Found entity 1: alt_dspbuilder_memdelay_GN7KC3ZSDB" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnbrikdqtv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnbrikdqtv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNBRIKDQTV-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNBRIKDQTV-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNBRIKDQTV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNBRIKDQTV.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612706 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNBRIKDQTV " "Found entity 1: alt_dspbuilder_memdelay_GNBRIKDQTV" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNBRIKDQTV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNBRIKDQTV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612706 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612706 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnc4cqzxmx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnc4cqzxmx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNC4CQZXMX-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNC4CQZXMX-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNC4CQZXMX.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNC4CQZXMX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612709 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNC4CQZXMX " "Found entity 1: alt_dspbuilder_memdelay_GNC4CQZXMX" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNC4CQZXMX.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNC4CQZXMX.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gndi52l3lz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gndi52l3lz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNDI52L3LZ-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNDI52L3LZ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNDI52L3LZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNDI52L3LZ.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612713 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNDI52L3LZ " "Found entity 1: alt_dspbuilder_memdelay_GNDI52L3LZ" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNDI52L3LZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNDI52L3LZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnf7hjjooi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnf7hjjooi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNF7HJJOOI-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNF7HJJOOI-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNF7HJJOOI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNF7HJJOOI.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612716 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNF7HJJOOI " "Found entity 1: alt_dspbuilder_memdelay_GNF7HJJOOI" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNF7HJJOOI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNF7HJJOOI.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnfvl4yt66.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnfvl4yt66.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNFVL4YT66-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNFVL4YT66-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNFVL4YT66.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNFVL4YT66.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612734 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNFVL4YT66 " "Found entity 1: alt_dspbuilder_memdelay_GNFVL4YT66" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNFVL4YT66.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNFVL4YT66.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gni6wyi4f7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gni6wyi4f7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNI6WYI4F7-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNI6WYI4F7-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNI6WYI4F7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNI6WYI4F7.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612739 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNI6WYI4F7 " "Found entity 1: alt_dspbuilder_memdelay_GNI6WYI4F7" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNI6WYI4F7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNI6WYI4F7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnmcydwhir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnmcydwhir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNMCYDWHIR-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNMCYDWHIR-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNMCYDWHIR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNMCYDWHIR.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612744 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNMCYDWHIR " "Found entity 1: alt_dspbuilder_memdelay_GNMCYDWHIR" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNMCYDWHIR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNMCYDWHIR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnmizkwfe6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnmizkwfe6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNMIZKWFE6-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNMIZKWFE6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNMIZKWFE6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNMIZKWFE6.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612750 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNMIZKWFE6 " "Found entity 1: alt_dspbuilder_memdelay_GNMIZKWFE6" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNMIZKWFE6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNMIZKWFE6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnmyxi7bad.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnmyxi7bad.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNMYXI7BAD-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNMYXI7BAD-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNMYXI7BAD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNMYXI7BAD.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612755 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNMYXI7BAD " "Found entity 1: alt_dspbuilder_memdelay_GNMYXI7BAD" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNMYXI7BAD.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNMYXI7BAD.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnn5nkf6i6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnn5nkf6i6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNN5NKF6I6-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNN5NKF6I6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNN5NKF6I6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNN5NKF6I6.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612759 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNN5NKF6I6 " "Found entity 1: alt_dspbuilder_memdelay_GNN5NKF6I6" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNN5NKF6I6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNN5NKF6I6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612759 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612759 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnnhpazcpo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnnhpazcpo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNNHPAZCPO-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNNHPAZCPO-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNNHPAZCPO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNNHPAZCPO.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612765 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNNHPAZCPO " "Found entity 1: alt_dspbuilder_memdelay_GNNHPAZCPO" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNNHPAZCPO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNNHPAZCPO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnny7hwc5a.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnny7hwc5a.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNNY7HWC5A-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNNY7HWC5A-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNNY7HWC5A.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNNY7HWC5A.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612771 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNNY7HWC5A " "Found entity 1: alt_dspbuilder_memdelay_GNNY7HWC5A" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNNY7HWC5A.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNNY7HWC5A.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnsnji6fhr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnsnji6fhr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNSNJI6FHR-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNSNJI6FHR-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNSNJI6FHR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNSNJI6FHR.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612775 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNSNJI6FHR " "Found entity 1: alt_dspbuilder_memdelay_GNSNJI6FHR" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNSNJI6FHR.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNSNJI6FHR.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnxmjojmjv.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnxmjojmjv.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNXMJOJMJV-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNXMJOJMJV-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612781 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNXMJOJMJV " "Found entity 1: alt_dspbuilder_memdelay_GNXMJOJMJV" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnxtkjer6c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnxtkjer6c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNXTKJER6C-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNXTKJER6C-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNXTKJER6C.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNXTKJER6C.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612787 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNXTKJER6C " "Found entity 1: alt_dspbuilder_memdelay_GNXTKJER6C" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNXTKJER6C.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNXTKJER6C.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612787 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gny33g4tjp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gny33g4tjp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNY33G4TJP-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNY33G4TJP-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNY33G4TJP.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNY33G4TJP.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612793 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNY33G4TJP " "Found entity 1: alt_dspbuilder_memdelay_GNY33G4TJP" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNY33G4TJP.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNY33G4TJP.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnylppago6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnylppago6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNYLPPAGO6-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNYLPPAGO6-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNYLPPAGO6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNYLPPAGO6.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612798 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNYLPPAGO6 " "Found entity 1: alt_dspbuilder_memdelay_GNYLPPAGO6" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNYLPPAGO6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNYLPPAGO6.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay_gnzwvqqt43.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay_gnzwvqqt43.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay_GNZWVQQT43-rtl " "Found design unit 1: alt_dspbuilder_memdelay_GNZWVQQT43-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNZWVQQT43.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNZWVQQT43.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612805 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay_GNZWVQQT43 " "Found entity 1: alt_dspbuilder_memdelay_GNZWVQQT43" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNZWVQQT43.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNZWVQQT43.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplexer_gn7x7sg76c.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplexer_gn7x7sg76c.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GN7X7SG76C-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GN7X7SG76C-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GN7X7SG76C.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GN7X7SG76C.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612811 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GN7X7SG76C " "Found entity 1: alt_dspbuilder_multiplexer_GN7X7SG76C" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GN7X7SG76C.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GN7X7SG76C.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_smuxaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_smuxaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sMuxAltr-synth " "Found design unit 1: alt_dspbuilder_sMuxAltr-synth" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612816 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sMuxAltr " "Found entity 1: alt_dspbuilder_sMuxAltr" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplexer_gnaiwahv3k.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplexer_gnaiwahv3k.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNAIWAHV3K-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNAIWAHV3K-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNAIWAHV3K.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNAIWAHV3K.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612823 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNAIWAHV3K " "Found entity 1: alt_dspbuilder_multiplexer_GNAIWAHV3K" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNAIWAHV3K.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNAIWAHV3K.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplexer_gncmv7z7a7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplexer_gncmv7z7a7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNCMV7Z7A7-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNCMV7Z7A7-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNCMV7Z7A7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNCMV7Z7A7.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612828 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNCMV7Z7A7 " "Found entity 1: alt_dspbuilder_multiplexer_GNCMV7Z7A7" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNCMV7Z7A7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNCMV7Z7A7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplexer_gnim5iexf4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplexer_gnim5iexf4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNIM5IEXF4-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNIM5IEXF4-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNIM5IEXF4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNIM5IEXF4.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612833 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNIM5IEXF4 " "Found entity 1: alt_dspbuilder_multiplexer_GNIM5IEXF4" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNIM5IEXF4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNIM5IEXF4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplexer_gnmry6pwyh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplexer_gnmry6pwyh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNMRY6PWYH-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNMRY6PWYH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNMRY6PWYH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNMRY6PWYH.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612840 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNMRY6PWYH " "Found entity 1: alt_dspbuilder_multiplexer_GNMRY6PWYH" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNMRY6PWYH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNMRY6PWYH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612840 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplexer_gntg7f5pn7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplexer_gntg7f5pn7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNTG7F5PN7-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNTG7F5PN7-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNTG7F5PN7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNTG7F5PN7.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612847 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNTG7F5PN7 " "Found entity 1: alt_dspbuilder_multiplexer_GNTG7F5PN7" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNTG7F5PN7.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNTG7F5PN7.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplexer_gnwzzp2ifi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplexer_gnwzzp2ifi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNWZZP2IFI-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNWZZP2IFI-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612851 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNWZZP2IFI " "Found entity 1: alt_dspbuilder_multiplexer_GNWZZP2IFI" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplexer_gnxy3bafe2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplexer_gnxy3bafe2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplexer_GNXY3BAFE2-rtl " "Found design unit 1: alt_dspbuilder_multiplexer_GNXY3BAFE2-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNXY3BAFE2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNXY3BAFE2.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612857 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplexer_GNXY3BAFE2 " "Found entity 1: alt_dspbuilder_multiplexer_GNXY3BAFE2" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNXY3BAFE2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNXY3BAFE2.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gn2gjcftfe.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gn2gjcftfe.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GN2GJCFTFE-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GN2GJCFTFE-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN2GJCFTFE.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN2GJCFTFE.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612860 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GN2GJCFTFE " "Found entity 1: alt_dspbuilder_multiplier_GN2GJCFTFE" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN2GJCFTFE.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN2GJCFTFE.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_smultaltr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_smultaltr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sMultAltr-synth " "Found design unit 1: alt_dspbuilder_sMultAltr-synth" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612863 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sMultAltr " "Found entity 1: alt_dspbuilder_sMultAltr" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_altmultconst.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_altmultconst.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_AltMultConst-AltMultConst_synth " "Found design unit 1: alt_dspbuilder_AltMultConst-AltMultConst_synth" {  } { { "Fusion/hdl/alt_dspbuilder_AltMultConst.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_AltMultConst.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612867 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_AltMultConst " "Found entity 1: alt_dspbuilder_AltMultConst" {  } { { "Fusion/hdl/alt_dspbuilder_AltMultConst.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_AltMultConst.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_MultAdd-MultAdd_synth " "Found design unit 1: alt_dspbuilder_MultAdd-MultAdd_synth" {  } { { "Fusion/hdl/alt_dspbuilder_MultAdd.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_MultAdd.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612873 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_MultAdd " "Found entity 1: alt_dspbuilder_MultAdd" {  } { { "Fusion/hdl/alt_dspbuilder_MultAdd.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_MultAdd.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multaddmf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multaddmf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_MultAddMF-MultAddMF_synth " "Found design unit 1: alt_dspbuilder_MultAddMF-MultAddMF_synth" {  } { { "Fusion/hdl/alt_dspbuilder_MultAddMF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_MultAddMF.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612879 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_MultAddMF " "Found entity 1: alt_dspbuilder_MultAddMF" {  } { { "Fusion/hdl/alt_dspbuilder_MultAddMF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_MultAddMF.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gn2racakcq.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gn2racakcq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GN2RACAKCQ-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GN2RACAKCQ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN2RACAKCQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN2RACAKCQ.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612883 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GN2RACAKCQ " "Found entity 1: alt_dspbuilder_multiplier_GN2RACAKCQ" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN2RACAKCQ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN2RACAKCQ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gn4lmow2wu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gn4lmow2wu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GN4LMOW2WU-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GN4LMOW2WU-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN4LMOW2WU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN4LMOW2WU.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612888 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GN4LMOW2WU " "Found entity 1: alt_dspbuilder_multiplier_GN4LMOW2WU" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN4LMOW2WU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN4LMOW2WU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gn4oqutwto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gn4oqutwto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GN4OQUTWTO-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GN4OQUTWTO-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN4OQUTWTO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN4OQUTWTO.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612893 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GN4OQUTWTO " "Found entity 1: alt_dspbuilder_multiplier_GN4OQUTWTO" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN4OQUTWTO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN4OQUTWTO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612893 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gn64hzkyca.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gn64hzkyca.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GN64HZKYCA-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GN64HZKYCA-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN64HZKYCA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN64HZKYCA.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612897 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GN64HZKYCA " "Found entity 1: alt_dspbuilder_multiplier_GN64HZKYCA" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN64HZKYCA.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN64HZKYCA.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gnkteww72g.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gnkteww72g.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNKTEWW72G-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNKTEWW72G-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNKTEWW72G.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNKTEWW72G.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612900 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNKTEWW72G " "Found entity 1: alt_dspbuilder_multiplier_GNKTEWW72G" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNKTEWW72G.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNKTEWW72G.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gnsfko7633.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gnsfko7633.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNSFKO7633-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNSFKO7633-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNSFKO7633.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNSFKO7633.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612904 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNSFKO7633 " "Found entity 1: alt_dspbuilder_multiplier_GNSFKO7633" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNSFKO7633.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNSFKO7633.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gnt7yvh2ry.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gnt7yvh2ry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNT7YVH2RY-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNT7YVH2RY-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNT7YVH2RY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNT7YVH2RY.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612909 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNT7YVH2RY " "Found entity 1: alt_dspbuilder_multiplier_GNT7YVH2RY" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNT7YVH2RY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNT7YVH2RY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gnusat2vbo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gnusat2vbo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNUSAT2VBO-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNUSAT2VBO-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNUSAT2VBO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNUSAT2VBO.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612912 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNUSAT2VBO " "Found entity 1: alt_dspbuilder_multiplier_GNUSAT2VBO" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNUSAT2VBO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNUSAT2VBO.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gnwzakupa4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gnwzakupa4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNWZAKUPA4-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNWZAKUPA4-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNWZAKUPA4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNWZAKUPA4.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612915 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNWZAKUPA4 " "Found entity 1: alt_dspbuilder_multiplier_GNWZAKUPA4" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNWZAKUPA4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNWZAKUPA4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gnxx7e2rlj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gnxx7e2rlj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNXX7E2RLJ-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNXX7E2RLJ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNXX7E2RLJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNXX7E2RLJ.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612918 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNXX7E2RLJ " "Found entity 1: alt_dspbuilder_multiplier_GNXX7E2RLJ" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNXX7E2RLJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNXX7E2RLJ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier_gnyactweaf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier_gnyactweaf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier_GNYACTWEAF-rtl " "Found design unit 1: alt_dspbuilder_multiplier_GNYACTWEAF-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNYACTWEAF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNYACTWEAF.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612924 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier_GNYACTWEAF " "Found entity 1: alt_dspbuilder_multiplier_GNYACTWEAF" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNYACTWEAF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNYACTWEAF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_parallel_adder_gndv6tke3o.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_parallel_adder_gndv6tke3o.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_parallel_adder_GNDV6TKE3O-rtl " "Found design unit 1: alt_dspbuilder_parallel_adder_GNDV6TKE3O-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612927 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_parallel_adder_GNDV6TKE3O " "Found entity 1: alt_dspbuilder_parallel_adder_GNDV6TKE3O" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_saddersub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_saddersub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_SAdderSub-a_SAdderSub " "Found design unit 1: alt_dspbuilder_SAdderSub-a_SAdderSub" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612931 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_SAdderSub " "Found entity 1: alt_dspbuilder_SAdderSub" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_parallel_adder_gneeonfx37.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_parallel_adder_gneeonfx37.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_parallel_adder_GNEEONFX37-rtl " "Found design unit 1: alt_dspbuilder_parallel_adder_GNEEONFX37-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612935 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_parallel_adder_GNEEONFX37 " "Found entity 1: alt_dspbuilder_parallel_adder_GNEEONFX37" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_parallel_adder_gnnq3fwltp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_parallel_adder_gnnq3fwltp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_parallel_adder_GNNQ3FWLTP-rtl " "Found design unit 1: alt_dspbuilder_parallel_adder_GNNQ3FWLTP-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNNQ3FWLTP.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNNQ3FWLTP.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612939 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_parallel_adder_GNNQ3FWLTP " "Found entity 1: alt_dspbuilder_parallel_adder_GNNQ3FWLTP" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNNQ3FWLTP.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNNQ3FWLTP.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_parallel_adder_gnritcugpt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_parallel_adder_gnritcugpt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_parallel_adder_GNRITCUGPT-rtl " "Found design unit 1: alt_dspbuilder_parallel_adder_GNRITCUGPT-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612944 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_parallel_adder_GNRITCUGPT " "Found entity 1: alt_dspbuilder_parallel_adder_GNRITCUGPT" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_pipelined_adder_gn4htutwrg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_pipelined_adder_gn4htutwrg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder_GN4HTUTWRG-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder_GN4HTUTWRG-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612950 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder_GN4HTUTWRG " "Found entity 1: alt_dspbuilder_pipelined_adder_GN4HTUTWRG" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_slpmaddsub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_slpmaddsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_sLpmAddSub-SYN " "Found design unit 1: alt_dspbuilder_sLpmAddSub-SYN" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612958 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_sLpmAddSub " "Found entity 1: alt_dspbuilder_sLpmAddSub" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_pipelined_adder_gntwzrtg4i.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_pipelined_adder_gntwzrtg4i.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder_GNTWZRTG4I-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder_GNTWZRTG4I-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612964 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder_GNTWZRTG4I " "Found entity 1: alt_dspbuilder_pipelined_adder_GNTWZRTG4I" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_pipelined_adder_gnweimu3mk.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_pipelined_adder_gnweimu3mk.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder_GNWEIMU3MK-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder_GNWEIMU3MK-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNWEIMU3MK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNWEIMU3MK.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612972 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder_GNWEIMU3MK " "Found entity 1: alt_dspbuilder_pipelined_adder_GNWEIMU3MK" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNWEIMU3MK.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNWEIMU3MK.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_pipelined_adder_gny2jeh574.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_pipelined_adder_gny2jeh574.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder_GNY2JEH574-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder_GNY2JEH574-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612979 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder_GNY2JEH574 " "Found entity 1: alt_dspbuilder_pipelined_adder_GNY2JEH574" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gn37alzbs4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gn37alzbs4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GN37ALZBS4-rtl " "Found design unit 1: alt_dspbuilder_port_GN37ALZBS4-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612985 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GN37ALZBS4 " "Found entity 1: alt_dspbuilder_port_GN37ALZBS4" {  } { { "Fusion/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_port_GN37ALZBS4.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gna5s4sqdn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gna5s4sqdn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNA5S4SQDN-rtl " "Found design unit 1: alt_dspbuilder_port_GNA5S4SQDN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612992 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNA5S4SQDN " "Found entity 1: alt_dspbuilder_port_GNA5S4SQDN" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_port_GNA5S4SQDN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gnbo6omo5y.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gnbo6omo5y.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNBO6OMO5Y-rtl " "Found design unit 1: alt_dspbuilder_port_GNBO6OMO5Y-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNBO6OMO5Y.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_port_GNBO6OMO5Y.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612998 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNBO6OMO5Y " "Found entity 1: alt_dspbuilder_port_GNBO6OMO5Y" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNBO6OMO5Y.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_port_GNBO6OMO5Y.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862612998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862612998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gnepkllzky.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gnepkllzky.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNEPKLLZKY-rtl " "Found design unit 1: alt_dspbuilder_port_GNEPKLLZKY-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613005 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNEPKLLZKY " "Found entity 1: alt_dspbuilder_port_GNEPKLLZKY" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_port_GNEPKLLZKY.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gnh2fmnpff.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gnh2fmnpff.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNH2FMNPFF-rtl " "Found design unit 1: alt_dspbuilder_port_GNH2FMNPFF-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNH2FMNPFF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_port_GNH2FMNPFF.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613011 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNH2FMNPFF " "Found entity 1: alt_dspbuilder_port_GNH2FMNPFF" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNH2FMNPFF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_port_GNH2FMNPFF.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gnjvfjm3at.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gnjvfjm3at.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNJVFJM3AT-rtl " "Found design unit 1: alt_dspbuilder_port_GNJVFJM3AT-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNJVFJM3AT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_port_GNJVFJM3AT.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613018 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNJVFJM3AT " "Found entity 1: alt_dspbuilder_port_GNJVFJM3AT" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNJVFJM3AT.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_port_GNJVFJM3AT.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gnkzfr37zh.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gnkzfr37zh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNKZFR37ZH-rtl " "Found design unit 1: alt_dspbuilder_port_GNKZFR37ZH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNKZFR37ZH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_port_GNKZFR37ZH.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613026 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNKZFR37ZH " "Found entity 1: alt_dspbuilder_port_GNKZFR37ZH" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNKZFR37ZH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_port_GNKZFR37ZH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gnla26ejah.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gnla26ejah.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNLA26EJAH-rtl " "Found design unit 1: alt_dspbuilder_port_GNLA26EJAH-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNLA26EJAH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_port_GNLA26EJAH.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613032 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNLA26EJAH " "Found entity 1: alt_dspbuilder_port_GNLA26EJAH" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNLA26EJAH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_port_GNLA26EJAH.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_port_gnu6zt2wrz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_port_gnu6zt2wrz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_port_GNU6ZT2WRZ-rtl " "Found design unit 1: alt_dspbuilder_port_GNU6ZT2WRZ-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNU6ZT2WRZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_port_GNU6ZT2WRZ.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613037 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_port_GNU6ZT2WRZ " "Found entity 1: alt_dspbuilder_port_GNU6ZT2WRZ" {  } { { "Fusion/hdl/alt_dspbuilder_port_GNU6ZT2WRZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_port_GNU6ZT2WRZ.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_vcc_gn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_vcc_gn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc_GN-rtl " "Found design unit 1: alt_dspbuilder_vcc_GN-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_vcc_GN.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613044 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc_GN " "Found entity 1: alt_dspbuilder_vcc_GN" {  } { { "Fusion/hdl/alt_dspbuilder_vcc_GN.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_vcc_GN.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_logical_bus_op.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_logical_bus_op.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_logical_bus_op-rtl " "Found design unit 1: alt_dspbuilder_logical_bus_op-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bus_op.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_logical_bus_op.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613048 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_logical_bus_op " "Found entity 1: alt_dspbuilder_logical_bus_op" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bus_op.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_logical_bus_op.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_delay-rtl " "Found design unit 1: alt_dspbuilder_delay-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_delay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613053 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_delay " "Found entity 1: alt_dspbuilder_delay" {  } { { "Fusion/hdl/alt_dspbuilder_delay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/localedgepreserve.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/localedgepreserve.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve-rtl " "Found design unit 1: localedgepreserve-rtl" {  } { { "Fusion/hdl/localedgepreserve.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613061 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve " "Found entity 1: localedgepreserve" {  } { { "Fusion/hdl/localedgepreserve.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_comparator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_comparator-rtl " "Found design unit 1: alt_dspbuilder_comparator-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_comparator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_comparator.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613066 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_comparator " "Found entity 1: alt_dspbuilder_comparator" {  } { { "Fusion/hdl/alt_dspbuilder_comparator.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_comparator.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_memdelay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_memdelay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_memdelay-rtl " "Found design unit 1: alt_dspbuilder_memdelay-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613073 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_memdelay " "Found entity 1: alt_dspbuilder_memdelay" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/dual_port_ram_sync_import.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/dual_port_ram_sync_import.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_port_ram_sync_import-rtl " "Found design unit 1: dual_port_ram_sync_import-rtl" {  } { { "Fusion/hdl/dual_port_ram_sync_import.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/dual_port_ram_sync_import.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613079 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram_sync_import " "Found entity 1: dual_port_ram_sync_import" {  } { { "Fusion/hdl/dual_port_ram_sync_import.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/dual_port_ram_sync_import.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/div_import.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/div_import.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 div_import-rtl " "Found design unit 1: div_import-rtl" {  } { { "Fusion/hdl/div_import.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/div_import.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613084 ""} { "Info" "ISGN_ENTITY_NAME" "1 div_import " "Found entity 1: div_import" {  } { { "Fusion/hdl/div_import.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/div_import.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_multiplier.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_multiplier.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_multiplier-rtl " "Found design unit 1: alt_dspbuilder_multiplier-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613092 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_multiplier " "Found entity 1: alt_dspbuilder_multiplier" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_vcc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_vcc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_vcc-rtl " "Found design unit 1: alt_dspbuilder_vcc-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_vcc.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_vcc.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613097 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_vcc " "Found entity 1: alt_dspbuilder_vcc" {  } { { "Fusion/hdl/alt_dspbuilder_vcc.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_vcc.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_counter-rtl " "Found design unit 1: alt_dspbuilder_counter-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_counter.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613102 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_counter " "Found entity 1: alt_dspbuilder_counter" {  } { { "Fusion/hdl/alt_dspbuilder_counter.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_bus_concat.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_bus_concat.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_bus_concat-rtl " "Found design unit 1: alt_dspbuilder_bus_concat-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_bus_concat.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613110 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_bus_concat " "Found entity 1: alt_dspbuilder_bus_concat" {  } { { "Fusion/hdl/alt_dspbuilder_bus_concat.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_bus_concat.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_clock.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_clock.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_clock-rtl " "Found design unit 1: alt_dspbuilder_clock-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_clock.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_clock.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613115 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_clock " "Found entity 1: alt_dspbuilder_clock" {  } { { "Fusion/hdl/alt_dspbuilder_clock.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_clock.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_extract_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_extract_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_extract_bit-rtl " "Found design unit 1: alt_dspbuilder_extract_bit-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_extract_bit.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_extract_bit.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613120 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_extract_bit " "Found entity 1: alt_dspbuilder_extract_bit" {  } { { "Fusion/hdl/alt_dspbuilder_extract_bit.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_extract_bit.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_gnd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_gnd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_gnd-rtl " "Found design unit 1: alt_dspbuilder_gnd-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_gnd.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_gnd.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613126 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_gnd " "Found entity 1: alt_dspbuilder_gnd" {  } { { "Fusion/hdl/alt_dspbuilder_gnd.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_gnd.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_pipelined_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_pipelined_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_pipelined_adder-rtl " "Found design unit 1: alt_dspbuilder_pipelined_adder-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613131 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_pipelined_adder " "Found entity 1: alt_dspbuilder_pipelined_adder" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/alt_dspbuilder_magnitude.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/alt_dspbuilder_magnitude.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_dspbuilder_magnitude-rtl " "Found design unit 1: alt_dspbuilder_magnitude-rtl" {  } { { "Fusion/hdl/alt_dspbuilder_magnitude.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_magnitude.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613137 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_dspbuilder_magnitude " "Found entity 1: alt_dspbuilder_magnitude" {  } { { "Fusion/hdl/alt_dspbuilder_magnitude.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_magnitude.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613137 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613137 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/hdl/dual_port_ram_sync2_import.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/hdl/dual_port_ram_sync2_import.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_port_ram_sync2_import-rtl " "Found design unit 1: dual_port_ram_sync2_import-rtl" {  } { { "Fusion/hdl/dual_port_ram_sync2_import.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/dual_port_ram_sync2_import.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613143 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram_sync2_import " "Found entity 1: dual_port_ram_sync2_import" {  } { { "Fusion/hdl/dual_port_ram_sync2_import.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/dual_port_ram_sync2_import.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/dual_port_ram_sync2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/dual_port_ram_sync2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_port_ram_sync2-rtl " "Found design unit 1: dual_port_ram_sync2-rtl" {  } { { "Fusion/dual_port_ram_sync2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/dual_port_ram_sync2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613148 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram_sync2 " "Found entity 1: dual_port_ram_sync2" {  } { { "Fusion/dual_port_ram_sync2.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/dual_port_ram_sync2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/dual_port_ram_sync.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fusion/dual_port_ram_sync.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dual_port_ram_sync-rtl " "Found design unit 1: dual_port_ram_sync-rtl" {  } { { "Fusion/dual_port_ram_sync.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/dual_port_ram_sync.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613153 ""} { "Info" "ISGN_ENTITY_NAME" "1 dual_port_ram_sync " "Found entity 1: dual_port_ram_sync" {  } { { "Fusion/dual_port_ram_sync.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/dual_port_ram_sync.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fusion/div.v 1 1 " "Found 1 design units, including 1 entities, in source file fusion/div.v" { { "Info" "ISGN_ENTITY_NAME" "1 div " "Found entity 1: div" {  } { { "Fusion/div.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/div.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/computer_system.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/computer_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System " "Found entity 1: Computer_System" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Computer_System/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_irq_mapper " "Found entity 1: Computer_System_irq_mapper" {  } { { "Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_4.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_4.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_4 " "Found entity 1: Computer_System_mm_interconnect_4" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_4.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_4.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_3.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_3 " "Found entity 1: Computer_System_mm_interconnect_3" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2 " "Found entity 1: Computer_System_mm_interconnect_2" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_avalon_st_adapter " "Found entity 1: Computer_System_mm_interconnect_2_avalon_st_adapter" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0 " "Found entity 1: Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_2_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_mux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613370 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_2_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_demux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_2_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_mux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_2_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_demux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613470 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613470 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613470 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613470 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558862613479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558862613501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "Computer_System/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613587 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613599 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_2_router_002.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_2_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558862613601 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_2_router_002.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_2_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558862613602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_2_router_002_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613618 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_2_router_002 " "Found entity 2: Computer_System_mm_interconnect_2_router_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613618 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_2_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_2_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558862613622 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_2_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_2_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558862613623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_2_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_2_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_2_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_2_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613638 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_2_router " "Found entity 2: Computer_System_mm_interconnect_2_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_1 " "Found entity 1: Computer_System_mm_interconnect_1" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0 " "Found entity 1: Computer_System_mm_interconnect_0" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_mux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_rsp_demux " "Found entity 1: Computer_System_mm_interconnect_0_rsp_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_mux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_mux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_cmd_demux " "Found entity 1: Computer_System_mm_interconnect_0_cmd_demux" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613773 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558862613777 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558862613778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_002_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_002_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613794 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router_002 " "Found entity 2: Computer_System_mm_interconnect_0_router_002" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613794 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel Computer_System_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558862613797 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel Computer_System_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at Computer_System_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1558862613797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file computer_system/synthesis/submodules/computer_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_mm_interconnect_0_router_default_decode " "Found entity 1: Computer_System_mm_interconnect_0_router_default_decode" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613811 ""} { "Info" "ISGN_ENTITY_NAME" "2 Computer_System_mm_interconnect_0_router " "Found entity 2: Computer_System_mm_interconnect_0_router" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_axi_slave_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_slave_ni " "Found entity 1: altera_merlin_axi_slave_ni" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_dma_ctrl_addr_trans " "Found entity 1: altera_up_avalon_video_dma_ctrl_addr_trans" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_dma_ctrl_addr_trans.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613852 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613852 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM " "Found entity 1: Computer_System_VGA_SUBSYSTEM" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pixel_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_PLL " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613919 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613919 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_pll_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_subsystem_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_SUBSYSTEM_VGA_Controller " "Found entity 1: Computer_System_VGA_SUBSYSTEM_VGA_Controller" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Controller.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_VGA_PLL " "Found entity 1: Computer_System_VGA_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SYSTEM_PLL " "Found entity 1: Computer_System_SYSTEM_PLL" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862613990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862613990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_system_pll_sys_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_SYSTEM_PLL_sys_pll " "Found entity 1: Computer_System_SYSTEM_PLL_sys_pll" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_RAM " "Found entity 1: Computer_System_RAM" {  } { { "Computer_System/synthesis/submodules/Computer_System_RAM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_RAM.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_add.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_add " "Found entity 1: altera_up_video_clipper_add" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_drop.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_drop.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_drop " "Found entity 1: altera_up_video_clipper_drop" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_clipper_counters.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_clipper_counters.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_clipper_counters " "Found entity 1: altera_up_video_clipper_counters" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_padding_1.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_padding_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_PADDING_1 " "Found entity 1: Computer_System_PADDING_1" {  } { { "Computer_System/synthesis/submodules/Computer_System_PADDING_1.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_PADDING_1.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/localedgepreserve.vhd 2 1 " "Found 2 design units, including 1 entities, in source file computer_system/synthesis/submodules/localedgepreserve.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 localedgepreserve-rtl " "Found design unit 1: localedgepreserve-rtl" {  } { { "Computer_System/synthesis/submodules/localedgepreserve.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/localedgepreserve.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614068 ""} { "Info" "ISGN_ENTITY_NAME" "1 localedgepreserve " "Found entity 1: localedgepreserve" {  } { { "Computer_System/synthesis/submodules/localedgepreserve.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/localedgepreserve.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_control_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_control_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_control_slave " "Found entity 1: altera_up_video_dma_control_slave" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_to_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_to_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_memory " "Found entity 1: altera_up_video_dma_to_memory" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_memory.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614090 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "altera_up_video_dma_to_stream.v(274) " "Verilog HDL Module Instantiation warning at altera_up_video_dma_to_stream.v(274): ignored dangling comma in List of Port Connections" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1558862614095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_up_video_dma_to_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_up_video_dma_to_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_dma_to_stream " "Found entity 1: altera_up_video_dma_to_stream" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_dma_write.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_dma_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_DMA_WRITE " "Found entity 1: Computer_System_DMA_WRITE" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_dma_1.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_dma_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_DMA_1 " "Found entity 1: Computer_System_DMA_1" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_1.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_1.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS " "Found entity 1: Computer_System_ARM_A9_HPS" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614292 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_hps_io_border " "Found entity 1: Computer_System_ARM_A9_HPS_hps_io_border" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file computer_system/synthesis/submodules/computer_system_arm_a9_hps_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Computer_System_ARM_A9_HPS_fpga_interfaces " "Found entity 1: Computer_System_ARM_A9_HPS_fpga_interfaces" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_computer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_Computer " "Found entity 1: DE1_SoC_Computer" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file hex_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 HexDigit " "Found entity 1: HexDigit" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862614512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862614512 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862614670 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC_Computer " "Elaborating entity \"DE1_SoC_Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1558862617828 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_ADDR DE1_SoC_Computer.v(205) " "Output port \"DRAM_ADDR\" at DE1_SoC_Computer.v(205) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 205 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558862617828 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_BA DE1_SoC_Computer.v(206) " "Output port \"DRAM_BA\" at DE1_SoC_Computer.v(206) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 206 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558862617828 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC_Computer.v(237) " "Output port \"LEDR\" at DE1_SoC_Computer.v(237) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 237 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558862617828 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN DE1_SoC_Computer.v(192) " "Output port \"ADC_DIN\" at DE1_SoC_Computer.v(192) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 192 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558862617828 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK DE1_SoC_Computer.v(194) " "Output port \"ADC_SCLK\" at DE1_SoC_Computer.v(194) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 194 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558862617828 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT DE1_SoC_Computer.v(200) " "Output port \"AUD_DACDAT\" at DE1_SoC_Computer.v(200) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 200 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558862617828 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK DE1_SoC_Computer.v(202) " "Output port \"AUD_XCK\" at DE1_SoC_Computer.v(202) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 202 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558862617828 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CAS_N DE1_SoC_Computer.v(207) " "Output port \"DRAM_CAS_N\" at DE1_SoC_Computer.v(207) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 207 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558862617828 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CKE DE1_SoC_Computer.v(208) " "Output port \"DRAM_CKE\" at DE1_SoC_Computer.v(208) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 208 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558862617828 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CLK DE1_SoC_Computer.v(209) " "Output port \"DRAM_CLK\" at DE1_SoC_Computer.v(209) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 209 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558862617828 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_CS_N DE1_SoC_Computer.v(210) " "Output port \"DRAM_CS_N\" at DE1_SoC_Computer.v(210) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 210 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558862617828 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_LDQM DE1_SoC_Computer.v(212) " "Output port \"DRAM_LDQM\" at DE1_SoC_Computer.v(212) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 212 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558862617828 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_RAS_N DE1_SoC_Computer.v(213) " "Output port \"DRAM_RAS_N\" at DE1_SoC_Computer.v(213) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 213 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558862617828 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_UDQM DE1_SoC_Computer.v(214) " "Output port \"DRAM_UDQM\" at DE1_SoC_Computer.v(214) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 214 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558862617828 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DRAM_WE_N DE1_SoC_Computer.v(215) " "Output port \"DRAM_WE_N\" at DE1_SoC_Computer.v(215) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 215 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558862617828 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD DE1_SoC_Computer.v(231) " "Output port \"IRDA_TXD\" at DE1_SoC_Computer.v(231) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 231 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558862617828 "|DE1_SoC_Computer"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N DE1_SoC_Computer.v(253) " "Output port \"TD_RESET_N\" at DE1_SoC_Computer.v(253) has no driver" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 253 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558862617828 "|DE1_SoC_Computer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDigit HexDigit:Digit0 " "Elaborating entity \"HexDigit\" for hierarchy \"HexDigit:Digit0\"" {  } { { "DE1_SoC_Computer.v" "Digit0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862617844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System Computer_System:The_System " "Elaborating entity \"Computer_System\" for hierarchy \"Computer_System:The_System\"" {  } { { "DE1_SoC_Computer.v" "The_System" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862617891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps " "Elaborating entity \"Computer_System_ARM_A9_HPS\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\"" {  } { { "Computer_System/synthesis/Computer_System.v" "arm_a9_hps" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862617922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_fpga_interfaces Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces " "Elaborating entity \"Computer_System_ARM_A9_HPS_fpga_interfaces\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "fpga_interfaces" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862617953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" "hps_io" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862617984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_ARM_A9_HPS_hps_io_border Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border " "Elaborating entity \"Computer_System_ARM_A9_HPS_hps_io_border\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "border" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862618016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" "hps_sdram_inst" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862618047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862618063 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862618063 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_pll.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558862618063 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "p0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862618094 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862618109 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862618125 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1558862618141 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558862618141 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1558862618141 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558862618141 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862618156 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862618156 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862618156 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862618188 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558862618188 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558862618188 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558862618188 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1558862618188 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862618219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862618797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862618828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862618844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862618891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862619016 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862619016 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862619016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862619016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862619016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862619016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862619016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862619016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862619016 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862619016 ""}  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862619016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862619109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862619109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862619125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862619156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862619203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862619219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "seq" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862619475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "c0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862619490 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558862619506 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558862619506 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558862619506 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558862619506 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558862619506 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558862619506 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_ARM_A9_HPS:arm_a9_hps|Computer_System_ARM_A9_HPS_hps_io:hps_io|Computer_System_ARM_A9_HPS_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "oct" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862619521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "Computer_System/synthesis/submodules/hps_sdram.v" "dll" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862619553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1 " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\"" {  } { { "Computer_System/synthesis/Computer_System.v" "buffer_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862619600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_DMA_1 Computer_System:The_System\|Computer_System_DMA_1:dma_1 " "Elaborating entity \"Computer_System_DMA_1\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\"" {  } { { "Computer_System/synthesis/Computer_System.v" "dma_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862619631 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Computer_System_DMA_1.v(165) " "Verilog HDL assignment warning at Computer_System_DMA_1.v(165): truncated value with size 32 to match size of target (19)" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_1.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_1.v" 165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558862619631 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_DMA_1:dma_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_control_slave Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_control_slave:DMA_Control_Slave " "Elaborating entity \"altera_up_video_dma_control_slave\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_control_slave:DMA_Control_Slave\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_1.v" "DMA_Control_Slave" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_1.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862619662 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(128) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(128): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558862619662 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_DMA_1:dma_1|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 altera_up_video_dma_control_slave.v(129) " "Verilog HDL assignment warning at altera_up_video_dma_control_slave.v(129): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_control_slave.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558862619662 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_DMA_1:dma_1|altera_up_video_dma_control_slave:DMA_Control_Slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_stream Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream " "Elaborating entity \"altera_up_video_dma_to_stream\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_1.v" "From_Memory_to_Stream" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_1.v" 245 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862619693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "Image_Buffer" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862620006 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862620006 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862620006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862620006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862620006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862620006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862620006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862620006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862620006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862620006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862620006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862620006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862620006 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862620006 ""}  } { { "Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_up_video_dma_to_stream.v" 274 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862620006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1bg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1bg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1bg1 " "Found entity 1: scfifo_1bg1" {  } { { "db/scfifo_1bg1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/scfifo_1bg1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862620100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862620100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1bg1 Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated " "Elaborating entity \"scfifo_1bg1\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862620115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_m2a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_m2a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_m2a1 " "Found entity 1: a_dpfifo_m2a1" {  } { { "db/a_dpfifo_m2a1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/a_dpfifo_m2a1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862620146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862620146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_m2a1 Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo " "Elaborating entity \"a_dpfifo_m2a1\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\"" {  } { { "db/scfifo_1bg1.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/scfifo_1bg1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862620162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f3i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f3i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f3i1 " "Found entity 1: altsyncram_f3i1" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_f3i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862620240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862620240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f3i1 Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram " "Elaborating entity \"altsyncram_f3i1\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\"" {  } { { "db/a_dpfifo_m2a1.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/a_dpfifo_m2a1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862620256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6l8 " "Found entity 1: cmpr_6l8" {  } { { "db/cmpr_6l8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cmpr_6l8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862620334 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862620334 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cmpr_6l8:almost_full_comparer " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cmpr_6l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_m2a1.tdf" "almost_full_comparer" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/a_dpfifo_m2a1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862620350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6l8 Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cmpr_6l8:three_comparison " "Elaborating entity \"cmpr_6l8\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cmpr_6l8:three_comparison\"" {  } { { "db/a_dpfifo_m2a1.tdf" "three_comparison" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/a_dpfifo_m2a1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862620381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_h2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_h2b " "Found entity 1: cntr_h2b" {  } { { "db/cntr_h2b.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_h2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862620443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862620443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_h2b Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_h2b:rd_ptr_msb " "Elaborating entity \"cntr_h2b\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_h2b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_m2a1.tdf" "rd_ptr_msb" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/a_dpfifo_m2a1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862620459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u27.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u27 " "Found entity 1: cntr_u27" {  } { { "db/cntr_u27.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_u27.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862620537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862620537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_u27 Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_u27:usedw_counter " "Elaborating entity \"cntr_u27\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_u27:usedw_counter\"" {  } { { "db/a_dpfifo_m2a1.tdf" "usedw_counter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/a_dpfifo_m2a1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862620553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i2b " "Found entity 1: cntr_i2b" {  } { { "db/cntr_i2b.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_i2b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862620631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862620631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_i2b Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_i2b:wr_ptr " "Elaborating entity \"cntr_i2b\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_1:dma_1\|altera_up_video_dma_to_stream:From_Memory_to_Stream\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|cntr_i2b:wr_ptr\"" {  } { { "db/a_dpfifo_m2a1.tdf" "wr_ptr" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/a_dpfifo_m2a1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862620646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_DMA_WRITE Computer_System:The_System\|Computer_System_DMA_WRITE:dma_write " "Elaborating entity \"Computer_System_DMA_WRITE\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_WRITE:dma_write\"" {  } { { "Computer_System/synthesis/Computer_System.v" "dma_write" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862621178 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Computer_System_DMA_WRITE.v(161) " "Verilog HDL assignment warning at Computer_System_DMA_WRITE.v(161): truncated value with size 32 to match size of target (19)" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558862621178 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_DMA_WRITE:dma_write"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_dma_to_memory Computer_System:The_System\|Computer_System_DMA_WRITE:dma_write\|altera_up_video_dma_to_memory:From_Stream_to_Memory " "Elaborating entity \"altera_up_video_dma_to_memory\" for hierarchy \"Computer_System:The_System\|Computer_System_DMA_WRITE:dma_write\|altera_up_video_dma_to_memory:From_Stream_to_Memory\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" "From_Stream_to_Memory" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_DMA_WRITE.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862621225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve Computer_System:The_System\|localedgepreserve:fusion " "Elaborating entity \"localedgepreserve\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\"" {  } { { "Computer_System/synthesis/Computer_System.v" "fusion" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 644 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862621240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0 " "Elaborating entity \"localedgepreserve_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\"" {  } { { "Computer_System/synthesis/submodules/localedgepreserve.vhd" "\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/localedgepreserve.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862621256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNN7TLRCSZ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0 " "Elaborating entity \"alt_dspbuilder_clock_GNN7TLRCSZ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "clock_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862621287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay " "Elaborating entity \"LPM_FF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay\"" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "aclr_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862621350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay\"" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 40 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862621350 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862621350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862621350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862621350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862621350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862621350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862621350 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862621350 ""}  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 40 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862621350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2 " "Elaborating entity \"LPM_FF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2\"" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "aclr_delay2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862621381 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2\"" {  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 48 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862621396 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|LPM_FF:aclr_delay2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862621396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862621396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862621396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862621396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862621396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_FF " "Parameter \"LPM_TYPE\" = \"LPM_FF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862621396 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862621396 ""}  } { { "Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_clock_GNN7TLRCSZ.vhd" 48 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862621396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GN37ALZBS4 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_port_GN37ALZBS4:source_ready_0 " "Elaborating entity \"alt_dspbuilder_port_GN37ALZBS4\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_port_GN37ALZBS4:source_ready_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "source_ready_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862621443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNIM5IEXF4 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer " "Elaborating entity \"alt_dspbuilder_multiplexer_GNIM5IEXF4\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "multiplexer" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862621459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNIM5IEXF4.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNIM5IEXF4.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862621459 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862621459 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862621584 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862621584 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862621584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862621584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862621584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862621584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862621584 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862621584 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862621584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_c0e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_c0e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_c0e " "Found entity 1: mux_c0e" {  } { { "db/mux_c0e.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/mux_c0e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862621735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862621735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_c0e Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_c0e:auto_generated " "Elaborating entity \"mux_c0e\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_multiplexer_GNIM5IEXF4:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_c0e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862621735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_gnd_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_gnd_GN:multiplexeruser_aclrgnd " "Elaborating entity \"alt_dspbuilder_gnd_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_gnd_GN:multiplexeruser_aclrgnd\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "multiplexeruser_aclrgnd" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862621784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_vcc_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_vcc_GN:multiplexerenavcc " "Elaborating entity \"alt_dspbuilder_vcc_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_vcc_GN:multiplexerenavcc\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "multiplexerenavcc" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862621793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_comparator_GN:comparator " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_comparator_GN:comparator\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "comparator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862621810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_extract_bit_GNN5FDHW3U Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_extract_bit_GNN5FDHW3U:extract_bit " "Elaborating entity \"alt_dspbuilder_extract_bit_GNN5FDHW3U\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_extract_bit_GNN5FDHW3U:extract_bit\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "extract_bit" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862621838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "localedgepreserve_fusion_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862621853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_clock_GNQFU4PUDH Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0 " "Elaborating entity \"alt_dspbuilder_clock_GNQFU4PUDH\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_clock_GNQFU4PUDH:clock_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "clock_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862621931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNSFKO7633 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1 " "Elaborating entity \"alt_dspbuilder_multiplier_GNSFKO7633\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "multiplier1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 949 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862621931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNSFKO7633.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNSFKO7633.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862621947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862622088 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862622088 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862622088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862622088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862622088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 33 " "Parameter \"LPM_WIDTHP\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862622088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862622088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862622088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862622088 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862622088 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862622088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2ct " "Found entity 1: mult_2ct" {  } { { "db/mult_2ct.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/mult_2ct.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862622198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862622198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2ct Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_2ct:auto_generated " "Elaborating entity \"mult_2ct\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplier_GNSFKO7633:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_2ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862622214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNUYRTQ4QH Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNUYRTQ4QH:binary_point_casting1 " "Elaborating entity \"alt_dspbuilder_cast_GNUYRTQ4QH\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNUYRTQ4QH:binary_point_casting1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "binary_point_casting1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862622261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNUYRTQ4QH:binary_point_casting1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNUYRTQ4QH:binary_point_casting1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNUYRTQ4QH.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNUYRTQ4QH.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862622261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNUYRTQ4QH:binary_point_casting1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNUYRTQ4QH:binary_point_casting1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862622276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "localedgepreserve_fusion_cal_image_out_2_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862622417 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNA5S4SQDN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_port_GNA5S4SQDN:pixel_in_0 " "Elaborating entity \"alt_dspbuilder_port_GNA5S4SQDN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_port_GNA5S4SQDN:pixel_in_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "pixel_in_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862622448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNTWZRTG4I Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNTWZRTG4I\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "pipelined_adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862622464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862622479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gusn:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862622621 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862622621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862622621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862622621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862622621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862622621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862622621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862622621 ""}  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862622621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q7k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_q7k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q7k " "Found entity 1: add_sub_q7k" {  } { { "db/add_sub_q7k.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/add_sub_q7k.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862622754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862622754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_q7k Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_q7k:auto_generated " "Elaborating entity \"add_sub_q7k\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_q7k:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862622770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "localedgepreserve_fusion_cal_image_out_2_meanb_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862622832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNBO6OMO5Y Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|alt_dspbuilder_port_GNBO6OMO5Y:b_out_0 " "Elaborating entity \"alt_dspbuilder_port_GNBO6OMO5Y\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|alt_dspbuilder_port_GNBO6OMO5Y:b_out_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" "b_out_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862622863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" "localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862622879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GN3E5TB7KU Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_delay_GN3E5TB7KU:delay10 " "Elaborating entity \"alt_dspbuilder_delay_GN3E5TB7KU\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_delay_GN3E5TB7KU:delay10\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer.vhd" "delay10" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862622926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_delay_GN3E5TB7KU:delay10\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_delay_GN3E5TB7KU:delay10\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GN3E5TB7KU.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GN3E5TB7KU.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862622926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_delay_GN3E5TB7KU:delay10\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_delay_GN3E5TB7KU:delay10\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SDelay.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SDelay.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862622941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNNHPAZCPO Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNNHPAZCPO\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862623176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNNHPAZCPO.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNNHPAZCPO.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862623191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862623473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862623473 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862623473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862623473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862623473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862623473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862623473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862623473 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862623473 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862623473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_cm51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_cm51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_cm51 " "Found entity 1: shift_taps_cm51" {  } { { "db/shift_taps_cm51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_cm51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862623566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862623566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_cm51 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated " "Elaborating entity \"shift_taps_cm51\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862623582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gjj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gjj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gjj1 " "Found entity 1: altsyncram_gjj1" {  } { { "db/altsyncram_gjj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_gjj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862623669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862623669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gjj1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2 " "Elaborating entity \"altsyncram_gjj1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|altsyncram_gjj1:altsyncram2\"" {  } { { "db/shift_taps_cm51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_cm51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862623684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lmf " "Found entity 1: cntr_lmf" {  } { { "db/cntr_lmf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_lmf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862623778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862623778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lmf Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|cntr_lmf:cntr1 " "Elaborating entity \"cntr_lmf\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|cntr_lmf:cntr1\"" {  } { { "db/shift_taps_cm51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_cm51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862623794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pac.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pac.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pac " "Found entity 1: cmpr_pac" {  } { { "db/cmpr_pac.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cmpr_pac.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862623934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862623934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pac Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|cntr_lmf:cntr1\|cmpr_pac:cmpr6 " "Elaborating entity \"cmpr_pac\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|cntr_lmf:cntr1\|cmpr_pac:cmpr6\"" {  } { { "db/cntr_lmf.tdf" "cmpr6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_lmf.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862623950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b6h " "Found entity 1: cntr_b6h" {  } { { "db/cntr_b6h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_b6h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862624044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862624044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b6h Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|cntr_b6h:cntr3 " "Elaborating entity \"cntr_b6h\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_2_meanb_line_buffer_0\|alt_dspbuilder_memdelay_GNNHPAZCPO:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_cm51:auto_generated\|cntr_b6h:cntr3\"" {  } { { "db/shift_taps_cm51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_cm51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862624059 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" "localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862624450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNT7YVH2RY Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1 " "Elaborating entity \"alt_dspbuilder_multiplier_GNT7YVH2RY\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" "multiplier1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862624497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNT7YVH2RY.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNT7YVH2RY.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862624512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862624528 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862624528 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862624528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862624528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862624528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862624528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862624528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862624528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862624528 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862624528 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862624528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_tbt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_tbt.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_tbt " "Found entity 1: mult_tbt" {  } { { "db/mult_tbt.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/mult_tbt.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862624637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862624637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_tbt Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_tbt:auto_generated " "Elaborating entity \"mult_tbt\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNT7YVH2RY:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_tbt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862624653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_parallel_adder_GNRITCUGPT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor " "Elaborating entity \"alt_dspbuilder_parallel_adder_GNRITCUGPT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" "parallel_adder_subtractor" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862624715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" "adder_1_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862624731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862624762 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862624762 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 18 " "Parameter \"LPM_WIDTH\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862624762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862624762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862624762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862624762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862624762 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862624762 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862624762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_imh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_imh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_imh " "Found entity 1: add_sub_imh" {  } { { "db/add_sub_imh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/add_sub_imh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862624872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862624872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_imh Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_imh:auto_generated " "Elaborating entity \"add_sub_imh\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_imh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862624872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" "adder_2_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862625231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862625247 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862625247 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 19 " "Parameter \"LPM_WIDTH\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862625247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862625247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862625247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862625247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862625247 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862625247 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862625247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lmh " "Found entity 1: add_sub_lmh" {  } { { "db/add_sub_lmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/add_sub_lmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862625340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862625340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_lmh Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_lmh:auto_generated " "Elaborating entity \"add_sub_lmh\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_lmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862625356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" "adder_3_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862625544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862625575 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862625575 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862625575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862625575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862625575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862625575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862625575 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862625575 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862625575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bmh " "Found entity 1: add_sub_bmh" {  } { { "db/add_sub_bmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/add_sub_bmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862625669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862625669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bmh Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_bmh:auto_generated " "Elaborating entity \"add_sub_bmh\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_bmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862625669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" "adder_4_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNRITCUGPT.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862625794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862625825 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862625825 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 21 " "Parameter \"LPM_WIDTH\" = \"21\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862625825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862625825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862625825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862625825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862625825 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862625825 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862625825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fmh " "Found entity 1: add_sub_fmh" {  } { { "db/add_sub_fmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/add_sub_fmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862625934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862625934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_fmh Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_fmh:auto_generated " "Elaborating entity \"add_sub_fmh\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNRITCUGPT:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_fmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862625950 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNUTAAMD7E Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_constant_GNUTAAMD7E:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNUTAAMD7E\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_constant_GNUTAAMD7E:constant1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" 237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862626012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNTZ6Z63NN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNTZ6Z63NN:cast0 " "Elaborating entity \"alt_dspbuilder_cast_GNTZ6Z63NN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNTZ6Z63NN:cast0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" "cast0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862626137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNTZ6Z63NN:cast0\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNTZ6Z63NN:cast0\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNTZ6Z63NN.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNTZ6Z63NN.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862626137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNTZ6Z63NN:cast0\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNTZ6Z63NN:cast0\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862626137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNHQ7L56RA Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHQ7L56RA:cast1 " "Elaborating entity \"alt_dspbuilder_cast_GNHQ7L56RA\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHQ7L56RA:cast1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" "cast1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator.vhd" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862626153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHQ7L56RA:cast1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHQ7L56RA:cast1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNHQ7L56RA.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNHQ7L56RA.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862626153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHQ7L56RA:cast1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB:localedgepreserve_fusion_cal_image_out_2_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meanb_multiplier_accumulator_0\|alt_dspbuilder_cast_GNHQ7L56RA:cast1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862626153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "localedgepreserve_fusion_cal_image_out_2_meana_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862626294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA.vhd" "localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862626325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNF54IOIE4 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_delay_GNF54IOIE4:delay10 " "Elaborating entity \"alt_dspbuilder_delay_GNF54IOIE4\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_delay_GNF54IOIE4:delay10\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer.vhd" "delay10" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862626356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA.vhd" "localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862627387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GN4OQUTWTO Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2 " "Elaborating entity \"alt_dspbuilder_multiplier_GN4OQUTWTO\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" "multiplier2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862627434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN4OQUTWTO.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN4OQUTWTO.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862627450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862627481 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862627481 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862627481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862627481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862627481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862627481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862627481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862627481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862627481 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862627481 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862627481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_vbt.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_vbt.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_vbt " "Found entity 1: mult_vbt" {  } { { "db/mult_vbt.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/mult_vbt.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862627606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862627606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_vbt Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_vbt:auto_generated " "Elaborating entity \"mult_vbt\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4OQUTWTO:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_vbt:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862627622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN6RUFTBHU Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_cast_GN6RUFTBHU:cast10 " "Elaborating entity \"alt_dspbuilder_cast_GN6RUFTBHU\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_cast_GN6RUFTBHU:cast10\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" "cast10" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862629000 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_cast_GN6RUFTBHU:cast10\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_cast_GN6RUFTBHU:cast10\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6RUFTBHU.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6RUFTBHU.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862629005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNRISZPI4K Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_cast_GNRISZPI4K:cast11 " "Elaborating entity \"alt_dspbuilder_cast_GNRISZPI4K\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_cast_GNRISZPI4K:cast11\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" "cast11" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862629019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_cast_GNRISZPI4K:cast11\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_2_meana_multiplier_accumulator_0\|alt_dspbuilder_cast_GNRISZPI4K:cast11\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNRISZPI4K.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNRISZPI4K.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862629025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNXMJOJMJV Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNXMJOJMJV\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862629224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNXMJOJMJV.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862629233 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862629234 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0|alt_dspbuilder_memdelay_GNXMJOJMJV:memory_delay1|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GN64HZKYCA Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier " "Elaborating entity \"alt_dspbuilder_multiplier_GN64HZKYCA\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "multiplier" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862629259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN64HZKYCA.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN64HZKYCA.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862629274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862629310 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862629311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862629311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862629311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862629311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862629311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862629311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862629311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862629311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862629311 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862629311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_49t.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_49t.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_49t " "Found entity 1: mult_49t" {  } { { "db/mult_49t.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/mult_49t.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862629421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862629421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_49t Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_49t:auto_generated " "Elaborating entity \"mult_49t\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_multiplier_GN64HZKYCA:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_49t:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862629432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNFVL4YT66 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GNFVL4YT66\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862629475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNFVL4YT66.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNFVL4YT66.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862629483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862629619 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862629621 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862629621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862629621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862629621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 649 " "Parameter \"tap_distance\" = \"649\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862629621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862629621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862629621 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862629621 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862629621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_6l51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_6l51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_6l51 " "Found entity 1: shift_taps_6l51" {  } { { "db/shift_taps_6l51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_6l51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862629696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862629696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_6l51 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated " "Elaborating entity \"shift_taps_6l51\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862629712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hgj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hgj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hgj1 " "Found entity 1: altsyncram_hgj1" {  } { { "db/altsyncram_hgj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_hgj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862629790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862629790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hgj1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2 " "Elaborating entity \"altsyncram_hgj1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|altsyncram_hgj1:altsyncram2\"" {  } { { "db/shift_taps_6l51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_6l51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862629806 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mmf " "Found entity 1: cntr_mmf" {  } { { "db/cntr_mmf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_mmf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862629899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862629899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mmf Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|cntr_mmf:cntr1 " "Elaborating entity \"cntr_mmf\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|cntr_mmf:cntr1\"" {  } { { "db/shift_taps_6l51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_6l51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862629915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_c6h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_c6h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_c6h " "Found entity 1: cntr_c6h" {  } { { "db/cntr_c6h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_c6h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862631108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862631108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_c6h Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|cntr_c6h:cntr3 " "Elaborating entity \"cntr_c6h\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_memdelay_GNFVL4YT66:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_6l51:auto_generated\|cntr_c6h:cntr3\"" {  } { { "db/shift_taps_6l51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_6l51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862631121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNY3CPVYVD Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast20 " "Elaborating entity \"alt_dspbuilder_cast_GNY3CPVYVD\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast20\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" "cast20" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862631158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast20\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast20\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNY3CPVYVD.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862631162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast20\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|alt_dspbuilder_cast_GNY3CPVYVD:cast20\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862631166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNCY3KEQXH Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNCY3KEQXH:delay " "Elaborating entity \"alt_dspbuilder_delay_GNCY3KEQXH\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNCY3KEQXH:delay\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862631182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNCY3KEQXH:delay\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNCY3KEQXH:delay\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNCY3KEQXH.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNCY3KEQXH.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862631189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "localedgepreserve_fusion_cal_image_out_1_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862631203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1.vhd" "localedgepreserve_fusion_cal_image_out_1_meanb_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862631283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_1_meanb_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_1_meanb_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB.vhd" "localedgepreserve_fusion_cal_image_out_1_meanb_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862631302 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB:localedgepreserve_fusion_cal_image_out_1_meanb_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB_line_buffer:localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB.vhd" "localedgepreserve_fusion_cal_image_out_1_meanb_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanB.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862632470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1.vhd" "localedgepreserve_fusion_cal_image_out_1_meana_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862633360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA.vhd" "localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862633391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_1_meana_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_multiplier_accumulator:localedgepreserve_fusion_cal_image_out_1_meana_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA.vhd" "localedgepreserve_fusion_cal_image_out_1_meana_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862634313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_comparator_GN:comparator " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_comparator_GN:comparator\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "comparator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862635954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_generate_signals Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_generate_signals\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "localedgepreserve_fusion_generate_signals_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862635954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNV2B4FLZF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col " "Elaborating entity \"alt_dspbuilder_counter_GNV2B4FLZF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "counter_col" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862636017 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNV2B4FLZF.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNV2B4FLZF.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558862636017 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0|alt_dspbuilder_counter_GNV2B4FLZF:counter_col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862636157 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862636157 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 642 " "Parameter \"LPM_MODULUS\" = \"642\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636157 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636157 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNV2B4FLZF.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862636157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5in.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5in.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5in " "Found entity 1: cntr_5in" {  } { { "db/cntr_5in.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_5in.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862636266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862636266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5in Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\|LPM_COUNTER:Counteri\|cntr_5in:auto_generated " "Elaborating entity \"cntr_5in\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNV2B4FLZF:counter_col\|LPM_COUNTER:Counteri\|cntr_5in:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862636282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "comparator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862636345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator1 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "comparator1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862636360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNUIV5TX7Z Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter " "Elaborating entity \"alt_dspbuilder_counter_GNUIV5TX7Z\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "counter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862636376 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNUIV5TX7Z.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNUIV5TX7Z.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558862636376 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0|alt_dspbuilder_counter_GNUIV5TX7Z:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862636391 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862636391 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 37 " "Parameter \"LPM_MODULUS\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636391 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636391 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNUIV5TX7Z.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862636391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ifn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ifn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ifn " "Found entity 1: cntr_ifn" {  } { { "db/cntr_ifn.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_ifn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862636532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862636532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ifn Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri\|cntr_ifn:auto_generated " "Elaborating entity \"cntr_ifn\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri\|cntr_ifn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862636532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e9c " "Found entity 1: cmpr_e9c" {  } { { "db/cmpr_e9c.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cmpr_e9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862636610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862636610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e9c Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri\|cntr_ifn:auto_generated\|cmpr_e9c:cmpr1 " "Elaborating entity \"cmpr_e9c\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GNUIV5TX7Z:counter\|LPM_COUNTER:Counteri\|cntr_ifn:auto_generated\|cmpr_e9c:cmpr1\"" {  } { { "db/cntr_ifn.tdf" "cmpr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_ifn.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862636626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator5 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator5\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "comparator5" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862636673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator3 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "comparator3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862636688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GNA5ZFEL7V Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GNA5ZFEL7V\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "logical_bit_operator1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862636704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNA5ZFEL7V.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862636720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrBitPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\|alt_dspbuilder_sAltrBitPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrBitPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNA5ZFEL7V:logical_bit_operator1\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\|alt_dspbuilder_sAltrBitPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBitLogical.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862636720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GNYMSBQTJ6 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GNYMSBQTJ6\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "logical_bit_operator2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862636735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GNYMSBQTJ6:logical_bit_operator2\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNYMSBQTJ6.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862636735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GN6PNIQ74A Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row " "Elaborating entity \"alt_dspbuilder_counter_GN6PNIQ74A\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "counter_row" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862636782 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GN6PNIQ74A.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GN6PNIQ74A.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558862636782 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0|alt_dspbuilder_counter_GN6PNIQ74A:counter_row"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862636798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862636798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 482 " "Parameter \"LPM_MODULUS\" = \"482\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862636798 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GN6PNIQ74A.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862636798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6in.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6in.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6in " "Found entity 1: cntr_6in" {  } { { "db/cntr_6in.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_6in.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862636923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862636923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_6in Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\|LPM_COUNTER:Counteri\|cntr_6in:auto_generated " "Elaborating entity \"cntr_6in\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_counter_GN6PNIQ74A:counter_row\|LPM_COUNTER:Counteri\|cntr_6in:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862636923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN3HHC36SK Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GN3HHC36SK:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GN3HHC36SK\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GN3HHC36SK:constant2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNTHQFUUUC Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNTHQFUUUC:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GNTHQFUUUC\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNTHQFUUUC:constant3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "constant3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator6 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator6\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "comparator6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNA7AGW6YF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNA7AGW6YF:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNA7AGW6YF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNA7AGW6YF:constant1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GN5A3KLAEC Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GN5A3KLAEC\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "logical_bit_operator7" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 676 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_logical_bit_op_GN5A3KLAEC:logical_bit_operator7\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GN5A3KLAEC.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNLD7JS37T Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNLD7JS37T:constant8 " "Elaborating entity \"alt_dspbuilder_constant_GNLD7JS37T\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNLD7JS37T:constant8\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "constant8" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNZPNJMQE4 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNZPNJMQE4:constant9 " "Elaborating entity \"alt_dspbuilder_constant_GNZPNJMQE4\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNZPNJMQE4:constant9\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "constant9" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 715 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN2I6BJOVH Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GN2I6BJOVH:constant6 " "Elaborating entity \"alt_dspbuilder_constant_GN2I6BJOVH\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GN2I6BJOVH:constant6\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "constant6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNHCJTKREU Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNHCJTKREU:constant7 " "Elaborating entity \"alt_dspbuilder_constant_GNHCJTKREU\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNHCJTKREU:constant7\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "constant7" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNLSC6VFLT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNLSC6VFLT:constant4 " "Elaborating entity \"alt_dspbuilder_constant_GNLSC6VFLT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_constant_GNLSC6VFLT:constant4\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "constant4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN5D52DF5S Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast42 " "Elaborating entity \"alt_dspbuilder_cast_GN5D52DF5S\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast42\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "cast42" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast42\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast42\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5D52DF5S.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast42\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN5D52DF5S:cast42\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN7H445KAY Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN7H445KAY:cast48 " "Elaborating entity \"alt_dspbuilder_cast_GN7H445KAY\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN7H445KAY:cast48\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" "cast48" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_generate_signals.vhd" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN7H445KAY:cast48\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN7H445KAY:cast48\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN7H445KAY.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN7H445KAY.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN7H445KAY:cast48\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_generate_signals:localedgepreserve_fusion_generate_signals_0\|alt_dspbuilder_cast_GN7H445KAY:cast48\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNTWZRTG4I Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1 " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNTWZRTG4I\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "pipelined_adder1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gusn:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 25 " "Parameter \"LPM_WIDTH\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862637454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862637454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862637454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862637454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862637454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862637454 ""}  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862637454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_r7k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_r7k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_r7k " "Found entity 1: add_sub_r7k" {  } { { "db/add_sub_r7k.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/add_sub_r7k.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862637548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862637548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_r7k Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_r7k:auto_generated " "Elaborating entity \"add_sub_r7k\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_r7k:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNEBWH7Z3U Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEBWH7Z3U:bus_conversion3 " "Elaborating entity \"alt_dspbuilder_cast_GNEBWH7Z3U\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEBWH7Z3U:bus_conversion3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "bus_conversion3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEBWH7Z3U:bus_conversion3\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEBWH7Z3U:bus_conversion3\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNEBWH7Z3U.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNEBWH7Z3U.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEBWH7Z3U:bus_conversion3\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEBWH7Z3U:bus_conversion3\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_AROUND Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEBWH7Z3U:bus_conversion3\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura " "Elaborating entity \"alt_dspbuilder_AROUND\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEBWH7Z3U:bus_conversion3\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "\\sbf_a:rnd:ura" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN7IYG3D6O Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7IYG3D6O:bus_conversion " "Elaborating entity \"alt_dspbuilder_cast_GN7IYG3D6O\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7IYG3D6O:bus_conversion\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "bus_conversion" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7IYG3D6O:bus_conversion\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7IYG3D6O:bus_conversion\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN7IYG3D6O.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN7IYG3D6O.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7IYG3D6O:bus_conversion\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7IYG3D6O:bus_conversion\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_AROUND Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7IYG3D6O:bus_conversion\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura " "Elaborating entity \"alt_dspbuilder_AROUND\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7IYG3D6O:bus_conversion\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "\\sbf_a:rnd:ura" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNEL6FJM3V Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEL6FJM3V:bus_conversion1 " "Elaborating entity \"alt_dspbuilder_cast_GNEL6FJM3V\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEL6FJM3V:bus_conversion1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "bus_conversion1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEL6FJM3V:bus_conversion1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEL6FJM3V:bus_conversion1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNEL6FJM3V.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNEL6FJM3V.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEL6FJM3V:bus_conversion1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNEL6FJM3V:bus_conversion1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_comparator_GN:comparator9 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_comparator_GN:comparator9\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "comparator9" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNSVSRQZMI Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNSVSRQZMI:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNSVSRQZMI\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNSVSRQZMI:constant2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNQQLU6SNF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNQQLU6SNF:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GNQQLU6SNF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNQQLU6SNF:constant3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNP7U2HOAO Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNP7U2HOAO:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNP7U2HOAO\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNP7U2HOAO:constant1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNU3KBQ5HN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_bus_concat_GNU3KBQ5HN:bus_concatenation2 " "Elaborating entity \"alt_dspbuilder_bus_concat_GNU3KBQ5HN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_bus_concat_GNU3KBQ5HN:bus_concatenation2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "bus_concatenation2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GN7K3OAUCY Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_bus_concat_GN7K3OAUCY:bus_concatenation3 " "Elaborating entity \"alt_dspbuilder_bus_concat_GN7K3OAUCY\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_bus_concat_GN7K3OAUCY:bus_concatenation3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "bus_concatenation3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNCWI5QDAD Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNCWI5QDAD:constant6 " "Elaborating entity \"alt_dspbuilder_constant_GNCWI5QDAD\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNCWI5QDAD:constant6\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNC5NOVIJT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNC5NOVIJT:constant7 " "Elaborating entity \"alt_dspbuilder_constant_GNC5NOVIJT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNC5NOVIJT:constant7\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant7" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNDEA2MM7Q Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNDEA2MM7Q:constant4 " "Elaborating entity \"alt_dspbuilder_constant_GNDEA2MM7Q\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNDEA2MM7Q:constant4\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNNIOISJL5 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNNIOISJL5:constant5 " "Elaborating entity \"alt_dspbuilder_constant_GNNIOISJL5\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNNIOISJL5:constant5\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant5" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNJVFJM3AT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_port_GNJVFJM3AT:pixel_out_0 " "Elaborating entity \"alt_dspbuilder_port_GNJVFJM3AT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_port_GNJVFJM3AT:pixel_out_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "pixel_out_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1412 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNMRY6PWYH Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1 " "Elaborating entity \"alt_dspbuilder_multiplexer_GNMRY6PWYH\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "multiplexer1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNMRY6PWYH.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNMRY6PWYH.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637954 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862637954 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637970 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862637985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862637985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862637985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862637985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862637985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862637985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862637985 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862637985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_r1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_r1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_r1e " "Found entity 1: mux_r1e" {  } { { "db/mux_r1e.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/mux_r1e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862638063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862638063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_r1e Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_r1e:auto_generated " "Elaborating entity \"mux_r1e\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_multiplexer_GNMRY6PWYH:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_r1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862638079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "localedgepreserve_fusion_cal_a_b_2_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862638220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GN2GJCFTFE Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1 " "Elaborating entity \"alt_dspbuilder_multiplier_GN2GJCFTFE\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "multiplier1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862638282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN2GJCFTFE.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN2GJCFTFE.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862638298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862638313 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862638329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 35 " "Parameter \"LPM_WIDTHA\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862638329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862638329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862638329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 59 " "Parameter \"LPM_WIDTHP\" = \"59\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862638329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862638329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862638329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862638329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862638329 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862638329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_act.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_act.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_act " "Found entity 1: mult_act" {  } { { "db/mult_act.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/mult_act.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862638438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862638438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_act Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_act:auto_generated " "Elaborating entity \"mult_act\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GN2GJCFTFE:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_act:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862638438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GN7X7SG76C Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer " "Elaborating entity \"alt_dspbuilder_multiplexer_GN7X7SG76C\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "multiplexer" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862638532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GN7X7SG76C.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GN7X7SG76C.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862638532 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862638548 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862638563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862638563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862638563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862638563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862638563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862638563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862638563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862638563 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862638563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_q1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_q1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_q1e " "Found entity 1: mux_q1e" {  } { { "db/mux_q1e.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/mux_q1e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862638657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862638657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_q1e Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_q1e:auto_generated " "Elaborating entity \"mux_q1e\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplexer_GN7X7SG76C:multiplexer\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_q1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862638673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNLA26EJAH Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_port_GNLA26EJAH:grad_in_0 " "Elaborating entity \"alt_dspbuilder_port_GNLA26EJAH\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_port_GNLA26EJAH:grad_in_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "grad_in_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862638720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNDI52L3LZ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7 " "Elaborating entity \"alt_dspbuilder_memdelay_GNDI52L3LZ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "memory_delay7" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862638735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNDI52L3LZ.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNDI52L3LZ.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862638751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862638876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862638876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862638876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862638876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862638876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 25 " "Parameter \"tap_distance\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862638876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 24 " "Parameter \"width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862638876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862638876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862638876 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862638876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ok51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ok51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ok51 " "Found entity 1: shift_taps_ok51" {  } { { "db/shift_taps_ok51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_ok51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862638954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862638954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_ok51 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated " "Elaborating entity \"shift_taps_ok51\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862638970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tcj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_tcj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tcj1 " "Found entity 1: altsyncram_tcj1" {  } { { "db/altsyncram_tcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_tcj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862639063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862639063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tcj1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2 " "Elaborating entity \"altsyncram_tcj1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|altsyncram_tcj1:altsyncram2\"" {  } { { "db/shift_taps_ok51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_ok51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862639063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kjf " "Found entity 1: cntr_kjf" {  } { { "db/cntr_kjf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_kjf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862639157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862639157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kjf Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|cntr_kjf:cntr1 " "Elaborating entity \"cntr_kjf\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|cntr_kjf:cntr1\"" {  } { { "db/shift_taps_ok51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_ok51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862639173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cmpr_d9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862639251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862639251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_d9c Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|cntr_kjf:cntr1\|cmpr_d9c:cmpr6 " "Elaborating entity \"cmpr_d9c\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|cntr_kjf:cntr1\|cmpr_d9c:cmpr6\"" {  } { { "db/cntr_kjf.tdf" "cmpr6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_kjf.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862639282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_63h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_63h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_63h " "Found entity 1: cntr_63h" {  } { { "db/cntr_63h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_63h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862639360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862639360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_63h Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|cntr_63h:cntr3 " "Elaborating entity \"cntr_63h\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNDI52L3LZ:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ok51:auto_generated\|cntr_63h:cntr3\"" {  } { { "db/shift_taps_ok51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_ok51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862639376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNTWZRTG4I Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNTWZRTG4I\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "pipelined_adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 804 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862639423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862639438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gusn:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862639470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862639470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 40 " "Parameter \"LPM_WIDTH\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862639470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862639470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862639470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862639470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862639470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862639470 ""}  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862639470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_n7k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_n7k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_n7k " "Found entity 1: add_sub_n7k" {  } { { "db/add_sub_n7k.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/add_sub_n7k.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862639579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862639579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_n7k Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_n7k:auto_generated " "Elaborating entity \"add_sub_n7k\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_n7k:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862639595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNMIZKWFE6 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNMIZKWFE6:memory_delay5 " "Elaborating entity \"alt_dspbuilder_memdelay_GNMIZKWFE6\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNMIZKWFE6:memory_delay5\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "memory_delay5" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862639626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNMIZKWFE6:memory_delay5\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNMIZKWFE6:memory_delay5\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNMIZKWFE6.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNMIZKWFE6.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862639642 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862639657 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_memdelay_GNMIZKWFE6:memory_delay5|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_dspbuilder_SShiftTap.vhd(78) " "VHDL Subtype or Type Declaration warning at alt_dspbuilder_SShiftTap.vhd(78): subtype or type has null range" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 78 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1558862639657 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_memdelay_GNMIZKWFE6:memory_delay5|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNI6WYI4F7 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6 " "Elaborating entity \"alt_dspbuilder_memdelay_GNI6WYI4F7\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "memory_delay6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862639673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNI6WYI4F7.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNI6WYI4F7.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862639688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862639845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862639845 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862639845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862639845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862639845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 29 " "Parameter \"tap_distance\" = \"29\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862639845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862639845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862639845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862639845 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862639845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ej51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ej51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ej51 " "Found entity 1: shift_taps_ej51" {  } { { "db/shift_taps_ej51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_ej51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862639923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862639923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_ej51 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated " "Elaborating entity \"shift_taps_ej51\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862639938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9aj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9aj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9aj1 " "Found entity 1: altsyncram_9aj1" {  } { { "db/altsyncram_9aj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_9aj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862640032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862640032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9aj1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2 " "Elaborating entity \"altsyncram_9aj1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|altsyncram_9aj1:altsyncram2\"" {  } { { "db/shift_taps_ej51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_ej51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862640048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ljf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ljf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ljf " "Found entity 1: cntr_ljf" {  } { { "db/cntr_ljf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_ljf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862640126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862640126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ljf Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|cntr_ljf:cntr1 " "Elaborating entity \"cntr_ljf\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|cntr_ljf:cntr1\"" {  } { { "db/shift_taps_ej51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_ej51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862640142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_73h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_73h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_73h " "Found entity 1: cntr_73h" {  } { { "db/cntr_73h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_73h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862640251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862640251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_73h Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|cntr_73h:cntr3 " "Elaborating entity \"cntr_73h\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNI6WYI4F7:memory_delay6\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_ej51:auto_generated\|cntr_73h:cntr3\"" {  } { { "db/shift_taps_ej51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_ej51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862640267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 864 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862640298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNWZAKUPA4 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1 " "Elaborating entity \"alt_dspbuilder_multiplier_GNWZAKUPA4\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "multiplier1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862640423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNWZAKUPA4.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNWZAKUPA4.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862640438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862640454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862640454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862640454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862640454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862640454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862640454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862640454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862640454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862640454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862640454 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862640454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_1ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_1ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_1ct " "Found entity 1: mult_1ct" {  } { { "db/mult_1ct.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/mult_1ct.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862640563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862640563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_1ct Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_1ct:auto_generated " "Elaborating entity \"mult_1ct\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_multiplier_GNWZAKUPA4:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_1ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862640579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNU6ZT2WRZ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_port_GNU6ZT2WRZ:vari_0 " "Elaborating entity \"alt_dspbuilder_port_GNU6ZT2WRZ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_port_GNU6ZT2WRZ:vari_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "vari_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862640626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862640642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862640688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNG36NZ2PG Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_delay_GNG36NZ2PG:delay10 " "Elaborating entity \"alt_dspbuilder_delay_GNG36NZ2PG\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_delay_GNG36NZ2PG:delay10\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer.vhd" "delay10" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862640720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNXTKJER6C Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNXTKJER6C\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862640907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNXTKJER6C.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNXTKJER6C.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862640923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862641048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862641048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862641048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862641048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862641048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 642 " "Parameter \"tap_distance\" = \"642\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862641048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862641048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862641048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862641048 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862641048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_em51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_em51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_em51 " "Found entity 1: shift_taps_em51" {  } { { "db/shift_taps_em51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_em51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862641142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862641142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_em51 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated " "Elaborating entity \"shift_taps_em51\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862641142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1jj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1jj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1jj1 " "Found entity 1: altsyncram_1jj1" {  } { { "db/altsyncram_1jj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_1jj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862641235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862641235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1jj1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2 " "Elaborating entity \"altsyncram_1jj1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|altsyncram_1jj1:altsyncram2\"" {  } { { "db/shift_taps_em51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_em51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862641251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_emf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_emf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_emf " "Found entity 1: cntr_emf" {  } { { "db/cntr_emf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_emf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862641329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862641329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_emf Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|cntr_emf:cntr1 " "Elaborating entity \"cntr_emf\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|cntr_emf:cntr1\"" {  } { { "db/shift_taps_em51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_em51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862641345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_46h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_46h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_46h " "Found entity 1: cntr_46h" {  } { { "db/cntr_46h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_46h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862641470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862641470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_46h Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|cntr_46h:cntr3 " "Elaborating entity \"cntr_46h\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_memdelay_GNXTKJER6C:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_em51:auto_generated\|cntr_46h:cntr3\"" {  } { { "db/shift_taps_em51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_em51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862641485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862642001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNYACTWEAF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2 " "Elaborating entity \"alt_dspbuilder_multiplier_GNYACTWEAF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" "multiplier2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862642048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNYACTWEAF.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNYACTWEAF.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862642063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862642110 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862642110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GNYACTWEAF:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 20 " "Parameter \"LPM_WIDTHA\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862642110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862642110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862642110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 44 " "Parameter \"LPM_WIDTHP\" = \"44\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862642110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862642110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862642110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862642110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862642110 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862642110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNZ5L7KEUM Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZ5L7KEUM:cast60 " "Elaborating entity \"alt_dspbuilder_cast_GNZ5L7KEUM\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZ5L7KEUM:cast60\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" "cast60" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862643157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZ5L7KEUM:cast60\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZ5L7KEUM:cast60\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZ5L7KEUM.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZ5L7KEUM.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862643157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNOZDXZSET Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_cast_GNOZDXZSET:cast61 " "Elaborating entity \"alt_dspbuilder_cast_GNOZDXZSET\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_cast_GNOZDXZSET:cast61\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" "cast61" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862643173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_cast_GNOZDXZSET:cast61\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_corri_multiplier_accumulator_0\|alt_dspbuilder_cast_GNOZDXZSET:cast61\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNOZDXZSET.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNOZDXZSET.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862643173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862643329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862643360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GN53FGQEY3 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay10 " "Elaborating entity \"alt_dspbuilder_delay_GN53FGQEY3\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay10\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" "delay10" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862643407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay10\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay10\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GN53FGQEY3.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862643407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay10\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GN53FGQEY3:delay10\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SDelay.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SDelay.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862643407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNMCYDWHIR Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNMCYDWHIR\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862643610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNMCYDWHIR.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNMCYDWHIR.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862643610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862643735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862643751 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862643751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862643751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862643751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 642 " "Parameter \"tap_distance\" = \"642\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862643751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862643751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862643751 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862643751 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862643751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vk51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vk51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vk51 " "Found entity 1: shift_taps_vk51" {  } { { "db/shift_taps_vk51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_vk51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862643829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862643829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_vk51 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated " "Elaborating entity \"shift_taps_vk51\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862643845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3gj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3gj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3gj1 " "Found entity 1: altsyncram_3gj1" {  } { { "db/altsyncram_3gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_3gj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862643938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862643938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3gj1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2 " "Elaborating entity \"altsyncram_3gj1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_memdelay_GNMCYDWHIR:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_vk51:auto_generated\|altsyncram_3gj1:altsyncram2\"" {  } { { "db/shift_taps_vk51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_vk51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862643954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNIBRIOGPR Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3 " "Elaborating entity \"alt_dspbuilder_delay_GNIBRIOGPR\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" "delay3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862644407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNIBRIOGPR.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNIBRIOGPR.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862644407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNEPKLLZKY Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|alt_dspbuilder_port_GNEPKLLZKY:mean_0 " "Elaborating entity \"alt_dspbuilder_port_GNEPKLLZKY\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|alt_dspbuilder_port_GNEPKLLZKY:mean_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" "mean_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862644470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862644501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GN2RACAKCQ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2 " "Elaborating entity \"alt_dspbuilder_multiplier_GN2RACAKCQ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" "multiplier2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862644532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN2RACAKCQ.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN2RACAKCQ.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862644548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862644563 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862644563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN2RACAKCQ:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 12 " "Parameter \"LPM_WIDTHA\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862644563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862644563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862644563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862644563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862644563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862644563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862644563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862644563 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862644563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_parallel_adder_GNEEONFX37 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor " "Elaborating entity \"alt_dspbuilder_parallel_adder_GNEEONFX37\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" "parallel_adder_subtractor" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862644657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" "adder_1_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862644673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862644704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862644704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862644704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862644704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862644704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862644704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862644704 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862644704 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862644704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_amh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_amh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_amh " "Found entity 1: add_sub_amh" {  } { { "db/add_sub_amh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/add_sub_amh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862644813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862644813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_amh Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_amh:auto_generated " "Elaborating entity \"add_sub_amh\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_1_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_amh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862644829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" "adder_2_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862645173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862645189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862645189 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862645189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862645189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862645189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862645189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862645189 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862645189 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862645189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gmh " "Found entity 1: add_sub_gmh" {  } { { "db/add_sub_gmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/add_sub_gmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862645298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862645298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_gmh Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_gmh:auto_generated " "Elaborating entity \"add_sub_gmh\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_gmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862645314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" "adder_3_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862645501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862645532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862645532 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 12 " "Parameter \"LPM_WIDTH\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862645532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862645532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862645532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862645532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862645532 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862645532 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862645532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hmh " "Found entity 1: add_sub_hmh" {  } { { "db/add_sub_hmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/add_sub_hmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862645610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862645610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hmh Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_hmh:auto_generated " "Elaborating entity \"add_sub_hmh\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_hmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862645626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" "adder_4_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNEEONFX37.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862645751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862645782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862645782 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862645782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862645782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862645782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862645782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862645782 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862645782 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862645782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mmh " "Found entity 1: add_sub_mmh" {  } { { "db/add_sub_mmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/add_sub_mmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862645876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862645876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_mmh Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_mmh:auto_generated " "Elaborating entity \"add_sub_mmh\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNEEONFX37:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_mmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862645892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNUDBRONP6 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUDBRONP6:cast70 " "Elaborating entity \"alt_dspbuilder_cast_GNUDBRONP6\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUDBRONP6:cast70\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" "cast70" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862646064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUDBRONP6:cast70\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUDBRONP6:cast70\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNUDBRONP6.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNUDBRONP6.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862646079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUDBRONP6:cast70\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUDBRONP6:cast70\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862646079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNUW2C7J4Q Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUW2C7J4Q:cast71 " "Elaborating entity \"alt_dspbuilder_cast_GNUW2C7J4Q\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUW2C7J4Q:cast71\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" "cast71" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862646079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUW2C7J4Q:cast71\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_multiplier_accumulator_0\|alt_dspbuilder_cast_GNUW2C7J4Q:cast71\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNUW2C7J4Q.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862646095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNY2JEH574 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNY2JEH574\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "pipelined_adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862646220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862646235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gsn:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862646251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862646267 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 40 " "Parameter \"LPM_WIDTH\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862646267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862646267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862646267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862646267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862646267 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862646267 ""}  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862646267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_dek.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_dek.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_dek " "Found entity 1: add_sub_dek" {  } { { "db/add_sub_dek.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/add_sub_dek.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862646376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862646376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_dek Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\|add_sub_dek:auto_generated " "Elaborating entity \"add_sub_dek\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\|add_sub_dek:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862646376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNC4CQZXMX Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_memdelay_GNC4CQZXMX:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GNC4CQZXMX\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_memdelay_GNC4CQZXMX:memory_delay\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862646439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_memdelay_GNC4CQZXMX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_memdelay_GNC4CQZXMX:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNC4CQZXMX.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNC4CQZXMX.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862646454 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862646454 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0|alt_dspbuilder_memdelay_GNC4CQZXMX:memory_delay|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNR4R6OFXK Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_cast_GNR4R6OFXK:cast80 " "Elaborating entity \"alt_dspbuilder_cast_GNR4R6OFXK\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_cast_GNR4R6OFXK:cast80\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" "cast80" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862646485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_cast_GNR4R6OFXK:cast80\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_cast_GNR4R6OFXK:cast80\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNR4R6OFXK.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNR4R6OFXK.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862646485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_cast_GNR4R6OFXK:cast80\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|alt_dspbuilder_cast_GNR4R6OFXK:cast80\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862646501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNF7HJJOOI Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNF7HJJOOI:memory_delay9 " "Elaborating entity \"alt_dspbuilder_memdelay_GNF7HJJOOI\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNF7HJJOOI:memory_delay9\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "memory_delay9" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 875 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862646517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNF7HJJOOI:memory_delay9\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNF7HJJOOI:memory_delay9\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNF7HJJOOI.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNF7HJJOOI.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862646532 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862646532 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_memdelay_GNF7HJJOOI:memory_delay9|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_comparator_GN:comparator " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_comparator_GN:comparator\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "comparator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 895 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862646548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GN4TPDAUQN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3 " "Elaborating entity \"alt_dspbuilder_memdelay_GN4TPDAUQN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "memory_delay3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 914 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862646564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN4TPDAUQN.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN4TPDAUQN.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862646579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862646735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862646735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862646735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862646735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862646735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 27 " "Parameter \"tap_distance\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862646735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862646735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862646735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862646735 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862646735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_rk51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_rk51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_rk51 " "Found entity 1: shift_taps_rk51" {  } { { "db/shift_taps_rk51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_rk51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862646845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862646845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_rk51 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated " "Elaborating entity \"shift_taps_rk51\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862646860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3dj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3dj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3dj1 " "Found entity 1: altsyncram_3dj1" {  } { { "db/altsyncram_3dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_3dj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862646954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862646954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3dj1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2 " "Elaborating entity \"altsyncram_3dj1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|altsyncram_3dj1:altsyncram2\"" {  } { { "db/shift_taps_rk51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_rk51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862646970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mjf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mjf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mjf " "Found entity 1: cntr_mjf" {  } { { "db/cntr_mjf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_mjf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862647079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862647079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mjf Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|cntr_mjf:cntr1 " "Elaborating entity \"cntr_mjf\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|cntr_mjf:cntr1\"" {  } { { "db/shift_taps_rk51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_rk51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862647079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a3h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_a3h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a3h " "Found entity 1: cntr_a3h" {  } { { "db/cntr_a3h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_a3h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862647220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862647220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_a3h Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|cntr_a3h:cntr3 " "Elaborating entity \"cntr_a3h\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GN4TPDAUQN:memory_delay3\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_rk51:auto_generated\|cntr_a3h:cntr3\"" {  } { { "db/shift_taps_rk51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_rk51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862647235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNMYXI7BAD Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNMYXI7BAD:memory_delay4 " "Elaborating entity \"alt_dspbuilder_memdelay_GNMYXI7BAD\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNMYXI7BAD:memory_delay4\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "memory_delay4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 934 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862647282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNMYXI7BAD:memory_delay4\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNMYXI7BAD:memory_delay4\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNMYXI7BAD.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNMYXI7BAD.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862647298 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862647298 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_memdelay_GNMYXI7BAD:memory_delay4|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNNY7HWC5A Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNNY7HWC5A:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNNY7HWC5A\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNNY7HWC5A:memory_delay1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862647314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNNY7HWC5A:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNNY7HWC5A:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNNY7HWC5A.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNNY7HWC5A.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862647329 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862647329 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_memdelay_GNNY7HWC5A:memory_delay1|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_dspbuilder_SShiftTap.vhd(78) " "VHDL Subtype or Type Declaration warning at alt_dspbuilder_SShiftTap.vhd(78): subtype or type has null range" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 78 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1558862647329 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_memdelay_GNNY7HWC5A:memory_delay1|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNZWVQQT43 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNZWVQQT43:memory_delay2 " "Elaborating entity \"alt_dspbuilder_memdelay_GNZWVQQT43\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNZWVQQT43:memory_delay2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "memory_delay2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862647345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNZWVQQT43:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_memdelay_GNZWVQQT43:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNZWVQQT43.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNZWVQQT43.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862647360 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862647360 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_memdelay_GNZWVQQT43:memory_delay2|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_dspbuilder_SShiftTap.vhd(78) " "VHDL Subtype or Type Declaration warning at alt_dspbuilder_SShiftTap.vhd(78): subtype or type has null range" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 78 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1558862647360 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|alt_dspbuilder_memdelay_GNZWVQQT43:memory_delay2|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNKTEWW72G Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier " "Elaborating entity \"alt_dspbuilder_multiplier_GNKTEWW72G\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "multiplier" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862647392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNKTEWW72G.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNKTEWW72G.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862647392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862647439 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862647439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862647439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862647439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862647439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862647439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862647439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862647439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862647439 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862647439 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862647439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_iat.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_iat.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_iat " "Found entity 1: mult_iat" {  } { { "db/mult_iat.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/mult_iat.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862647610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862647610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_iat Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_iat:auto_generated " "Elaborating entity \"mult_iat\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_multiplier_GNKTEWW72G:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_iat:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862647642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNWEIMU3MK Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder1 " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNWEIMU3MK\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "pipelined_adder1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862647720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNPPZDVXTY Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNPPZDVXTY:bus_conversion5 " "Elaborating entity \"alt_dspbuilder_cast_GNPPZDVXTY\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNPPZDVXTY:bus_conversion5\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "bus_conversion5" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862647829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNPPZDVXTY:bus_conversion5\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNPPZDVXTY:bus_conversion5\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNPPZDVXTY.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNPPZDVXTY.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862647829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_AROUND Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNPPZDVXTY:bus_conversion5\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura " "Elaborating entity \"alt_dspbuilder_AROUND\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNPPZDVXTY:bus_conversion5\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "\\sbf_a:rnd:ura" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862647845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNW6I55EUT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNW6I55EUT:bus_conversion4 " "Elaborating entity \"alt_dspbuilder_cast_GNW6I55EUT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNW6I55EUT:bus_conversion4\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "bus_conversion4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1049 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862647860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNW6I55EUT:bus_conversion4\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNW6I55EUT:bus_conversion4\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNW6I55EUT.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNW6I55EUT.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862647860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_AROUND Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNW6I55EUT:bus_conversion4\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura " "Elaborating entity \"alt_dspbuilder_AROUND\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNW6I55EUT:bus_conversion4\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "\\sbf_a:rnd:ura" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862647876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNZYD62DLY Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNZYD62DLY:bus_conversion3 " "Elaborating entity \"alt_dspbuilder_cast_GNZYD62DLY\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNZYD62DLY:bus_conversion3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "bus_conversion3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862647892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNZYD62DLY:bus_conversion3\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNZYD62DLY:bus_conversion3\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZYD62DLY.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZYD62DLY.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862647892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_AROUND Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNZYD62DLY:bus_conversion3\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura " "Elaborating entity \"alt_dspbuilder_AROUND\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNZYD62DLY:bus_conversion3\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_AROUND:\\sbf_a:rnd:ura\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "\\sbf_a:rnd:ura" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862647907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meang_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1085 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862647923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862647970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNKPK2IWBA Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_delay_GNKPK2IWBA:delay10 " "Elaborating entity \"alt_dspbuilder_delay_GNKPK2IWBA\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_delay_GNKPK2IWBA:delay10\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer.vhd" "delay10" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862648001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_delay_GNKPK2IWBA:delay10\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_delay_GNKPK2IWBA:delay10\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNKPK2IWBA.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNKPK2IWBA.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862648001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNY33G4TJP Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNY33G4TJP\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862648189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNY33G4TJP.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNY33G4TJP.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862648204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862648329 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862648329 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862648329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862648329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862648329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 642 " "Parameter \"tap_distance\" = \"642\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862648329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 11 " "Parameter \"width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862648329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862648329 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862648329 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862648329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_am51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_am51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_am51 " "Found entity 1: shift_taps_am51" {  } { { "db/shift_taps_am51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_am51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862648423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862648423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_am51 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated " "Elaborating entity \"shift_taps_am51\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862648439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nij1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nij1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nij1 " "Found entity 1: altsyncram_nij1" {  } { { "db/altsyncram_nij1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_nij1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862648517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862648517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nij1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2 " "Elaborating entity \"altsyncram_nij1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_memdelay_GNY33G4TJP:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_am51:auto_generated\|altsyncram_nij1:altsyncram2\"" {  } { { "db/shift_taps_am51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_am51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862648532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNH2FMNPFF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|alt_dspbuilder_port_GNH2FMNPFF:meang_0 " "Elaborating entity \"alt_dspbuilder_port_GNH2FMNPFF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|alt_dspbuilder_port_GNH2FMNPFF:meang_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" "meang_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862649032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" "localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862649032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GN4LMOW2WU Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2 " "Elaborating entity \"alt_dspbuilder_multiplier_GN4LMOW2WU\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" "multiplier2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862649064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GN4LMOW2WU.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GN4LMOW2WU.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862649079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862649095 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862649110 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 15 " "Parameter \"LPM_WIDTHA\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862649110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862649110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862649110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 39 " "Parameter \"LPM_WIDTHP\" = \"39\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862649110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862649110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862649110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862649110 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862649110 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862649110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_5ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_5ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_5ct " "Found entity 1: mult_5ct" {  } { { "db/mult_5ct.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/mult_5ct.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862649220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862649220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_5ct Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_5ct:auto_generated " "Elaborating entity \"mult_5ct\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_multiplier_GN4LMOW2WU:multiplier2\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_5ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862649235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_parallel_adder_GNDV6TKE3O Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor " "Elaborating entity \"alt_dspbuilder_parallel_adder_GNDV6TKE3O\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" "parallel_adder_subtractor" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862649282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" "adder_2_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862649673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862649689 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862649689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862649689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862649689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862649689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862649689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862649689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862649689 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862649689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_nmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_nmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_nmh " "Found entity 1: add_sub_nmh" {  } { { "db/add_sub_nmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/add_sub_nmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862649814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862649814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_nmh Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_nmh:auto_generated " "Elaborating entity \"add_sub_nmh\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_2_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_nmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862649814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" "adder_3_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862650032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862650048 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862650048 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 15 " "Parameter \"LPM_WIDTH\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862650048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862650048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862650048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862650048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862650048 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862650048 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862650048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_omh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_omh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_omh " "Found entity 1: add_sub_omh" {  } { { "db/add_sub_omh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/add_sub_omh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862650142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862650142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_omh Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_omh:auto_generated " "Elaborating entity \"add_sub_omh\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_3_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_omh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862650157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SAdderSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1 " "Elaborating entity \"alt_dspbuilder_SAdderSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\"" {  } { { "Fusion/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" "adder_4_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_parallel_adder_GNDV6TKE3O.vhd" 212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862650282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "\\pip:genaa:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862650314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862650314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862650314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862650314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862650314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862650314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862650314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862650314 ""}  } { { "Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SAdderSub.vhd" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862650314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pmh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pmh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pmh " "Found entity 1: add_sub_pmh" {  } { { "db/add_sub_pmh.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/add_sub_pmh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862651079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862651079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pmh Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_pmh:auto_generated " "Elaborating entity \"add_sub_pmh\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_parallel_adder_GNDV6TKE3O:parallel_adder_subtractor\|alt_dspbuilder_SAdderSub:adder_4_1\|LPM_ADD_SUB:\\pip:genaa:U0\|add_sub_pmh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862651079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNKMAYNGZH Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNKMAYNGZH:cast82 " "Elaborating entity \"alt_dspbuilder_cast_GNKMAYNGZH\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNKMAYNGZH:cast82\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" "cast82" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862651251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNKMAYNGZH:cast82\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNKMAYNGZH:cast82\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNKMAYNGZH.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNKMAYNGZH.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862651267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNZZO4R4AV Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZZO4R4AV:cast83 " "Elaborating entity \"alt_dspbuilder_cast_GNZZO4R4AV\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZZO4R4AV:cast83\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" "cast83" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator.vhd" 324 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862651267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZZO4R4AV:cast83\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZZO4R4AV:cast83\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZZO4R4AV.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZZO4R4AV.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862651282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZZO4R4AV:cast83\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_2_cal_meang_multiplier_accumulator_0\|alt_dspbuilder_cast_GNZZO4R4AV:cast83\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862651282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNRSDUIWRP Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_constant_GNRSDUIWRP:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNRSDUIWRP\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_constant_GNRSDUIWRP:constant1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862651392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "localedgepreserve_fusion_cal_a_b_2_generate_signals_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862651392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNRP3VGEH6 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col " "Elaborating entity \"alt_dspbuilder_counter_GNRP3VGEH6\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" "counter_col" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862651454 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNRP3VGEH6.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNRP3VGEH6.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558862651454 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0|alt_dspbuilder_counter_GNRP3VGEH6:counter_col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862651470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862651470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862651470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 644 " "Parameter \"LPM_MODULUS\" = \"644\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862651470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862651470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862651470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862651470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862651470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862651470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862651470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862651470 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNRP3VGEH6.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862651470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7in.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7in.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7in " "Found entity 1: cntr_7in" {  } { { "db/cntr_7in.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_7in.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862651595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862651595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_7in Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\|LPM_COUNTER:Counteri\|cntr_7in:auto_generated " "Elaborating entity \"cntr_7in\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNRP3VGEH6:counter_col\|LPM_COUNTER:Counteri\|cntr_7in:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862651610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GN4HOFC7WF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter " "Elaborating entity \"alt_dspbuilder_counter_GN4HOFC7WF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" "counter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" 411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862651704 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GN4HOFC7WF.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GN4HOFC7WF.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558862651704 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0|alt_dspbuilder_counter_GN4HOFC7WF:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862651814 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862651814 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862651814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 38 " "Parameter \"LPM_MODULUS\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862651814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862651814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862651814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862651814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862651814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862651814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862651814 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862651814 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GN4HOFC7WF.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862651814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jfn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jfn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jfn " "Found entity 1: cntr_jfn" {  } { { "db/cntr_jfn.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_jfn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862651923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862651923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jfn Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\|LPM_COUNTER:Counteri\|cntr_jfn:auto_generated " "Elaborating entity \"cntr_jfn\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GN4HOFC7WF:counter\|LPM_COUNTER:Counteri\|cntr_jfn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862651923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNJOYHMX5W Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row " "Elaborating entity \"alt_dspbuilder_counter_GNJOYHMX5W\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" "counter_row" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652095 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNJOYHMX5W.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNJOYHMX5W.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558862652095 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0|alt_dspbuilder_counter_GNJOYHMX5W:counter_row"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652126 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652126 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862652126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 484 " "Parameter \"LPM_MODULUS\" = \"484\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862652126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862652126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862652126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862652126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862652126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862652126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862652126 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862652126 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNJOYHMX5W.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862652126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bin.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bin.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bin " "Found entity 1: cntr_bin" {  } { { "db/cntr_bin.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_bin.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862652267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862652267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bin Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\|LPM_COUNTER:Counteri\|cntr_bin:auto_generated " "Elaborating entity \"cntr_bin\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_counter_GNJOYHMX5W:counter_row\|LPM_COUNTER:Counteri\|cntr_bin:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNENUHZK52 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_constant_GNENUHZK52:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNENUHZK52\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_constant_GNENUHZK52:constant1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNWN5Z2MHN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_constant_GNWN5Z2MHN:constant8 " "Elaborating entity \"alt_dspbuilder_constant_GNWN5Z2MHN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals:localedgepreserve_fusion_cal_a_b_2_generate_signals_0\|alt_dspbuilder_constant_GNWN5Z2MHN:constant8\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" "constant8" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_generate_signals.vhd" 633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNOQTN4QAD Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_bus_concat_GNOQTN4QAD:bus_concatenation2 " "Elaborating entity \"alt_dspbuilder_bus_concat_GNOQTN4QAD\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_bus_concat_GNOQTN4QAD:bus_concatenation2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "bus_concatenation2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNDDREGCTK Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_bus_concat_GNDDREGCTK:bus_concatenation3 " "Elaborating entity \"alt_dspbuilder_bus_concat_GNDDREGCTK\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_bus_concat_GNDDREGCTK:bus_concatenation3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "bus_concatenation3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN5FET4EJH Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_constant_GN5FET4EJH:constant_1 " "Elaborating entity \"alt_dspbuilder_constant_GN5FET4EJH\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_constant_GN5FET4EJH:constant_1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "constant_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|div:divider " "Elaborating entity \"div\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|div:divider\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "divider" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN3FODBL3U Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN3FODBL3U:cast106 " "Elaborating entity \"alt_dspbuilder_cast_GN3FODBL3U\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN3FODBL3U:cast106\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast106" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN3FODBL3U:cast106\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN3FODBL3U:cast106\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN3FODBL3U.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN3FODBL3U.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNKD3JEUSD Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNKD3JEUSD:cast107 " "Elaborating entity \"alt_dspbuilder_cast_GNKD3JEUSD\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNKD3JEUSD:cast107\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast107" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNKD3JEUSD:cast107\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNKD3JEUSD:cast107\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNKD3JEUSD.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNKD3JEUSD.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNKD3JEUSD:cast107\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNKD3JEUSD:cast107\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN5P6ORZXA Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN5P6ORZXA:cast108 " "Elaborating entity \"alt_dspbuilder_cast_GN5P6ORZXA\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN5P6ORZXA:cast108\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast108" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1227 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN5P6ORZXA:cast108\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN5P6ORZXA:cast108\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5P6ORZXA.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5P6ORZXA.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNEIIG67TZ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNEIIG67TZ:cast109 " "Elaborating entity \"alt_dspbuilder_cast_GNEIIG67TZ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNEIIG67TZ:cast109\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast109" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNEIIG67TZ:cast109\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNEIIG67TZ:cast109\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNEIIG67TZ.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNEIIG67TZ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNOEMJJSIT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNOEMJJSIT:cast110 " "Elaborating entity \"alt_dspbuilder_cast_GNOEMJJSIT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNOEMJJSIT:cast110\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast110" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNOEMJJSIT:cast110\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNOEMJJSIT:cast110\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNOEMJJSIT.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNOEMJJSIT.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNOEMJJSIT:cast110\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNOEMJJSIT:cast110\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNA5TAMWCZ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNA5TAMWCZ:cast111 " "Elaborating entity \"alt_dspbuilder_cast_GNA5TAMWCZ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNA5TAMWCZ:cast111\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast111" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNA5TAMWCZ:cast111\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNA5TAMWCZ:cast111\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNA5TAMWCZ.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNA5TAMWCZ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNP5J2CFQQ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNP5J2CFQQ:cast112 " "Elaborating entity \"alt_dspbuilder_cast_GNP5J2CFQQ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNP5J2CFQQ:cast112\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast112" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNP5J2CFQQ:cast112\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNP5J2CFQQ:cast112\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNP5J2CFQQ.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNP5J2CFQQ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN46N4UJ5S Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast113 " "Elaborating entity \"alt_dspbuilder_cast_GN46N4UJ5S\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast113\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast113" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast113\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast113\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN46N4UJ5S.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast113\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GN46N4UJ5S:cast113\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNDHESB5KA Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNDHESB5KA:cast114 " "Elaborating entity \"alt_dspbuilder_cast_GNDHESB5KA\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNDHESB5KA:cast114\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast114" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNDHESB5KA:cast114\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNDHESB5KA:cast114\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNDHESB5KA.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNDHESB5KA.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNT7Y2ULVV Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNT7Y2ULVV:cast115 " "Elaborating entity \"alt_dspbuilder_cast_GNT7Y2ULVV\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNT7Y2ULVV:cast115\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast115" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNT7Y2ULVV:cast115\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNT7Y2ULVV:cast115\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNT7Y2ULVV.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNT7Y2ULVV.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNXSA7APAK Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNXSA7APAK:cast117 " "Elaborating entity \"alt_dspbuilder_cast_GNXSA7APAK\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNXSA7APAK:cast117\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" "cast117" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2.vhd" 1317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNXSA7APAK:cast117\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNXSA7APAK:cast117\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNXSA7APAK.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNXSA7APAK.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNXSA7APAK:cast117\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|alt_dspbuilder_cast_GNXSA7APAK:cast117\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNWEIMU3MK Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNWEIMU3MK\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "pipelined_adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNWEIMU3MK.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNWEIMU3MK.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gusn:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652954 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862652970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 17 " "Parameter \"LPM_WIDTH\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862652970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862652970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862652970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862652970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862652970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862652970 ""}  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862652970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_s7k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_s7k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_s7k " "Found entity 1: add_sub_s7k" {  } { { "db/add_sub_s7k.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/add_sub_s7k.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862653079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862653079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_s7k Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_s7k:auto_generated " "Elaborating entity \"add_sub_s7k\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_pipelined_adder_GNWEIMU3MK:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_s7k:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862653095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "localedgepreserve_fusion_cal_a_b_1_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1528 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862653157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meang_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" 855 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862654064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_1_cal_meang_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_1_cal_meang_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meang_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG.vhd" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862654095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG:localedgepreserve_fusion_cal_a_b_1_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meang_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanG.vhd" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862655298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" 1090 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862656704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI.vhd" 309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862656939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI.vhd" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862656954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI.vhd" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862657861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI.vhd" 365 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862659282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_multiplier_accumulator:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI.vhd" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862659314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI.vhd" "localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862660454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals:localedgepreserve_fusion_cal_a_b_1_generate_signals_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_generate_signals:localedgepreserve_fusion_cal_a_b_1_generate_signals_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" "localedgepreserve_fusion_cal_a_b_1_generate_signals_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1.vhd" 1188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862661392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GN7Z3LCMEE Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col " "Elaborating entity \"alt_dspbuilder_counter_GN7Z3LCMEE\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "counter_col" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862662142 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GN7Z3LCMEE.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GN7Z3LCMEE.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558862662142 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862662173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862662173 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862662173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 646 " "Parameter \"LPM_MODULUS\" = \"646\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862662173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862662173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862662173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862662173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862662173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862662173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862662173 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862662173 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GN7Z3LCMEE.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862662173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_din.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_din.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_din " "Found entity 1: cntr_din" {  } { { "db/cntr_din.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_din.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862662282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862662282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_din Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\|LPM_COUNTER:Counteri\|cntr_din:auto_generated " "Elaborating entity \"cntr_din\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GN7Z3LCMEE:counter_col\|LPM_COUNTER:Counteri\|cntr_din:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862662298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_comparator_GN:comparator1 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_comparator_GN:comparator1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "comparator1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862662361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNBRIKDQTV Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNBRIKDQTV\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862662392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNBRIKDQTV.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNBRIKDQTV.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862662407 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862662564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862662564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862662564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862662564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862662564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 26 " "Parameter \"tap_distance\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862662564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862662564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862662564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862662564 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862662564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_qk51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_qk51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_qk51 " "Found entity 1: shift_taps_qk51" {  } { { "db/shift_taps_qk51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_qk51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862662658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862662658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_qk51 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated " "Elaborating entity \"shift_taps_qk51\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862662658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1dj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1dj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1dj1 " "Found entity 1: altsyncram_1dj1" {  } { { "db/altsyncram_1dj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_1dj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862662751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862662751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1dj1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2 " "Elaborating entity \"altsyncram_1dj1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|altsyncram_1dj1:altsyncram2\"" {  } { { "db/shift_taps_qk51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_qk51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862662767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ejf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ejf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ejf " "Found entity 1: cntr_ejf" {  } { { "db/cntr_ejf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_ejf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862662845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862662845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ejf Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|cntr_ejf:cntr1 " "Elaborating entity \"cntr_ejf\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|cntr_ejf:cntr1\"" {  } { { "db/shift_taps_qk51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_qk51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862662861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_b3h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_b3h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_b3h " "Found entity 1: cntr_b3h" {  } { { "db/cntr_b3h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_b3h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862662986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862662986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_b3h Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|cntr_b3h:cntr3 " "Elaborating entity \"cntr_b3h\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GNBRIKDQTV:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_qk51:auto_generated\|cntr_b3h:cntr3\"" {  } { { "db/shift_taps_qk51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_qk51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862663001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNIDQK4WDH Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1 " "Elaborating entity \"alt_dspbuilder_delay_GNIDQK4WDH\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "delay1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862663189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_delay_GNIDQK4WDH:delay1\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNIDQK4WDH.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNIDQK4WDH.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862663204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNDZKJNQWW Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNDZKJNQWW:constant15 " "Elaborating entity \"alt_dspbuilder_constant_GNDZKJNQWW\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNDZKJNQWW:constant15\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant15" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862663220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNVYTHOFEU Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row " "Elaborating entity \"alt_dspbuilder_counter_GNVYTHOFEU\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "counter_row" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1723 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862663236 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNVYTHOFEU.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNVYTHOFEU.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558862663236 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|alt_dspbuilder_counter_GNVYTHOFEU:counter_row"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862663251 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862663251 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862663251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 486 " "Parameter \"LPM_MODULUS\" = \"486\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862663251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862663251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862663251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 0 " "Parameter \"LPM_SVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862663251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862663251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862663251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862663251 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862663251 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNVYTHOFEU.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862663251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ein.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ein.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ein " "Found entity 1: cntr_ein" {  } { { "db/cntr_ein.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_ein.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862663376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862663376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ein Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\|LPM_COUNTER:Counteri\|cntr_ein:auto_generated " "Elaborating entity \"cntr_ein\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_counter_GNVYTHOFEU:counter_row\|LPM_COUNTER:Counteri\|cntr_ein:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862663376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "localedgepreserve_fusion_cal_weight_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862663454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNUSAT2VBO Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1 " "Elaborating entity \"alt_dspbuilder_multiplier_GNUSAT2VBO\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "multiplier1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862663579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNUSAT2VBO.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNUSAT2VBO.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862663579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862663611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862663611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNUSAT2VBO:multiplier1\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862663611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862663611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862663611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862663611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862663611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862663611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862663611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862663611 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862663611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNBBMDRQ7A Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBBMDRQ7A:binary_point_casting1 " "Elaborating entity \"alt_dspbuilder_cast_GNBBMDRQ7A\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBBMDRQ7A:binary_point_casting1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "binary_point_casting1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862663689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBBMDRQ7A:binary_point_casting1\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBBMDRQ7A:binary_point_casting1\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBBMDRQ7A.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBBMDRQ7A.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862663689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBBMDRQ7A:binary_point_casting1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBBMDRQ7A:binary_point_casting1\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862663704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_ram_sync Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram " "Elaborating entity \"dual_port_ram_sync\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "histogram" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862663704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dual_port_ram_sync2 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram " "Elaborating entity \"dual_port_ram_sync2\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "acc_histogram" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862663829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1 " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\"" {  } {  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862664079 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862664079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664079 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664079 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862664079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k6n1 " "Found entity 1: altsyncram_k6n1" {  } { { "db/altsyncram_k6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_k6n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862664189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862664189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k6n1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated " "Elaborating entity \"altsyncram_k6n1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync2:acc_histogram\|altsyncram:ram_block\[0\]\[31\]__1\|altsyncram_k6n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862664189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNTBDM57LR Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNTBDM57LR:delay " "Elaborating entity \"alt_dspbuilder_delay_GNTBDM57LR\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNTBDM57LR:delay\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862664251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNTBDM57LR:delay\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNTBDM57LR:delay\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNTBDM57LR.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNTBDM57LR.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862664251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNTBDM57LR:delay\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNTBDM57LR:delay\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SDelay.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SDelay.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862664267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_comparator_GN:comparator " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_comparator_GN:comparator\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "comparator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862664283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNS5ZU7DCJ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter " "Elaborating entity \"alt_dspbuilder_counter_GNS5ZU7DCJ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "counter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862664298 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNS5ZU7DCJ.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNS5ZU7DCJ.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558862664298 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_counter_GNS5ZU7DCJ:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862664314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862664314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664314 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNS5ZU7DCJ.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862664314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_pen.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_pen.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_pen " "Found entity 1: cntr_pen" {  } { { "db/cntr_pen.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_pen.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862664439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862664439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_pen Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\|LPM_COUNTER:Counteri\|cntr_pen:auto_generated " "Elaborating entity \"cntr_pen\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNS5ZU7DCJ:counter\|LPM_COUNTER:Counteri\|cntr_pen:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862664454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNY2JEH574 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2 " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNY2JEH574\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "pipelined_adder2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862664517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNY2JEH574.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862664533 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sLpmAddSub.vhd(58) " "Verilog HDL or VHDL warning at alt_dspbuilder_sLpmAddSub.vhd(58): object \"aclr_i\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862664533 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2|alt_dspbuilder_sLpmAddSub:PipelinedAdderi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gnp:gsn:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862664564 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862664564 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664564 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664564 ""}  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862664564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_eti.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_eti.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_eti " "Found entity 1: add_sub_eti" {  } { { "db/add_sub_eti.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/add_sub_eti.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862664673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862664673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_eti Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\|add_sub_eti:auto_generated " "Elaborating entity \"add_sub_eti\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNY2JEH574:pipelined_adder2\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gnp:gsn:U0\|add_sub_eti:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862664689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNTWZRTG4I Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1 " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNTWZRTG4I\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "pipelined_adder1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862664751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862664767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gusn:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862664783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862664798 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 32 " "Parameter \"LPM_WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664798 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862664798 ""}  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862664798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_o7k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_o7k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_o7k " "Found entity 1: add_sub_o7k" {  } { { "db/add_sub_o7k.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/add_sub_o7k.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862664908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862664908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_o7k Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_o7k:auto_generated " "Elaborating entity \"add_sub_o7k\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder1\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_o7k:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862664923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNIIAAYRYZ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNIIAAYRYZ:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNIIAAYRYZ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNIIAAYRYZ:constant2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862665095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GNKUBZL4TE Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_logical_bit_op_GNKUBZL4TE:logical_bit_operator4 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GNKUBZL4TE\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_logical_bit_op_GNKUBZL4TE:logical_bit_operator4\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "logical_bit_operator4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862665111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_logical_bit_op_GNKUBZL4TE:logical_bit_operator4\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_logical_bit_op_GNKUBZL4TE:logical_bit_operator4\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNKUBZL4TE.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNKUBZL4TE.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862665111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bit_op_GNUQ2R64DV Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_logical_bit_op_GNUQ2R64DV:logical_bit_operator6 " "Elaborating entity \"alt_dspbuilder_logical_bit_op_GNUQ2R64DV\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_logical_bit_op_GNUQ2R64DV:logical_bit_operator6\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "logical_bit_operator6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862665173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBitLogical Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_logical_bit_op_GNUQ2R64DV:logical_bit_operator6\|alt_dspbuilder_SBitLogical:LogicalBitOperatori " "Elaborating entity \"alt_dspbuilder_SBitLogical\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_logical_bit_op_GNUQ2R64DV:logical_bit_operator6\|alt_dspbuilder_SBitLogical:LogicalBitOperatori\"" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bit_op_GNUQ2R64DV.vhd" "LogicalBitOperatori" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_logical_bit_op_GNUQ2R64DV.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862665189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNLUER2G5H Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNLUER2G5H:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNLUER2G5H\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNLUER2G5H:constant1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862665220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN5IRMZXKK Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GN5IRMZXKK:constant7 " "Elaborating entity \"alt_dspbuilder_constant_GN5IRMZXKK\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GN5IRMZXKK:constant7\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "constant7" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862665314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNWFCSDEFM Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNWFCSDEFM:constant4 " "Elaborating entity \"alt_dspbuilder_constant_GNWFCSDEFM\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNWFCSDEFM:constant4\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "constant4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862665314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNTG7F5PN7 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3 " "Elaborating entity \"alt_dspbuilder_multiplexer_GNTG7F5PN7\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "multiplexer3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862665392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNTG7F5PN7.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNTG7F5PN7.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862665408 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862665408 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862665423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862665423 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 56 " "Parameter \"LPM_WIDTH\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862665423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862665423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862665423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862665423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862665423 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862665423 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862665423 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_u1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_u1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_u1e " "Found entity 1: mux_u1e" {  } { { "db/mux_u1e.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/mux_u1e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862665517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862665517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_u1e Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_u1e:auto_generated " "Elaborating entity \"mux_u1e\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNTG7F5PN7:multiplexer3\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_u1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862665533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNCMV7Z7A7 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1 " "Elaborating entity \"alt_dspbuilder_multiplexer_GNCMV7Z7A7\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "multiplexer1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862665673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNCMV7Z7A7.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNCMV7Z7A7.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862665689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gp:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gp:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gp:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862665704 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gp:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gp:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862665720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gp:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gp:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862665720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862665720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862665720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862665720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862665720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862665720 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862665720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hif.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hif.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hif " "Found entity 1: mux_hif" {  } { { "db/mux_hif.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/mux_hif.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862665798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862665798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_hif Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gp:U0\|mux_hif:auto_generated " "Elaborating entity \"mux_hif\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNCMV7Z7A7:multiplexer1\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gp:U0\|mux_hif:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862665814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNXY3BAFE2 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2 " "Elaborating entity \"alt_dspbuilder_multiplexer_GNXY3BAFE2\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "multiplexer2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1868 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862665876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNXY3BAFE2.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNXY3BAFE2.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862665892 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862665908 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862665923 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862665923 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862665923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862665923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862665923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862665923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862665923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862665923 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862665923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_l1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_l1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_l1e " "Found entity 1: mux_l1e" {  } { { "db/mux_l1e.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/mux_l1e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862666017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862666017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_l1e Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_l1e:auto_generated " "Elaborating entity \"mux_l1e\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNXY3BAFE2:multiplexer2\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_l1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862666033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNSNJI6FHR Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_memdelay_GNSNJI6FHR:memory_delay7 " "Elaborating entity \"alt_dspbuilder_memdelay_GNSNJI6FHR\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_memdelay_GNSNJI6FHR:memory_delay7\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "memory_delay7" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 1897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862666111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_memdelay_GNSNJI6FHR:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_memdelay_GNSNJI6FHR:memory_delay7\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNSNJI6FHR.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNSNJI6FHR.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862666111 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862666126 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_memdelay_GNSNJI6FHR:memory_delay7|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_dspbuilder_SShiftTap.vhd(78) " "VHDL Subtype or Type Declaration warning at alt_dspbuilder_SShiftTap.vhd(78): subtype or type has null range" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 78 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1558862666126 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_memdelay_GNSNJI6FHR:memory_delay7|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_comparator_GN:comparator5 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_comparator_GN:comparator5\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "comparator5" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862666329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GN7KC3ZSDB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay4 " "Elaborating entity \"alt_dspbuilder_memdelay_GN7KC3ZSDB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay4\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "memory_delay4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2086 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862666376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay4\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay4\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN7KC3ZSDB.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862666376 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sena alt_dspbuilder_SShiftTap.vhd(56) " "Verilog HDL or VHDL warning at alt_dspbuilder_SShiftTap.vhd(56): object \"sena\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862666392 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay4|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_dspbuilder_SShiftTap.vhd(78) " "VHDL Subtype or Type Declaration warning at alt_dspbuilder_SShiftTap.vhd(78): subtype or type has null range" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 78 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1558862666392 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_memdelay_GN7KC3ZSDB:memory_delay4|alt_dspbuilder_SShiftTap:MemoryDelayi"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplier_GNXX7E2RLJ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier " "Elaborating entity \"alt_dspbuilder_multiplier_GNXX7E2RLJ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "multiplier" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862666470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMultAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri " "Elaborating entity \"alt_dspbuilder_sMultAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplier_GNXX7E2RLJ.vhd" "Multiplieri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplier_GNXX7E2RLJ.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862666486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MULT Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborating entity \"LPM_MULT\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "\\greg:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862666501 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862666517 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862666517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 24 " "Parameter \"LPM_WIDTHB\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862666517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862666517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 56 " "Parameter \"LPM_WIDTHP\" = \"56\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862666517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862666517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862666517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MULT " "Parameter \"LPM_TYPE\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862666517 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"LPM_HINT\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862666517 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMultAltr.vhd" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862666517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_3ct.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_3ct.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_3ct " "Found entity 1: mult_3ct" {  } { { "db/mult_3ct.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/mult_3ct.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862666626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862666626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_3ct Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_3ct:auto_generated " "Elaborating entity \"mult_3ct\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplier_GNXX7E2RLJ:multiplier\|alt_dspbuilder_sMultAltr:Multiplieri\|LPM_MULT:\\greg:U0\|mult_3ct:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862666642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNGQ56ZS4N Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNGQ56ZS4N:delay2 " "Elaborating entity \"alt_dspbuilder_delay_GNGQ56ZS4N\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNGQ56ZS4N:delay2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "delay2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862666720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNGQ56ZS4N:delay2\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNGQ56ZS4N:delay2\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNGQ56ZS4N.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862666720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNNQSQIG3K Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNNQSQIG3K:delay1 " "Elaborating entity \"alt_dspbuilder_delay_GNNQSQIG3K\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNNQSQIG3K:delay1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "delay1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862666751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNNQSQIG3K:delay1\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNNQSQIG3K:delay1\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNNQSQIG3K.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNNQSQIG3K.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862666767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNQE5XU76S Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNQE5XU76S:constant14 " "Elaborating entity \"alt_dspbuilder_constant_GNQE5XU76S\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNQE5XU76S:constant14\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "constant14" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862666798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNK57PM5EK Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNK57PM5EK:constant12 " "Elaborating entity \"alt_dspbuilder_constant_GNK57PM5EK\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNK57PM5EK:constant12\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "constant12" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862666814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNSXLT2IGA Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNSXLT2IGA:constant11 " "Elaborating entity \"alt_dspbuilder_constant_GNSXLT2IGA\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_constant_GNSXLT2IGA:constant11\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "constant11" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862666814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNJYRI37NB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1 " "Elaborating entity \"alt_dspbuilder_counter_GNJYRI37NB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "counter1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862666845 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNJYRI37NB.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNJYRI37NB.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558862666845 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_counter_GNJYRI37NB:counter1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862666876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862666876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 9 " "Parameter \"LPM_WIDTH\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862666876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862666876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862666876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862666876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862666876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862666876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862666876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862666876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862666876 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNJYRI37NB.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862666876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gdn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gdn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gdn " "Found entity 1: cntr_gdn" {  } { { "db/cntr_gdn.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_gdn.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862667001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862667001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gdn Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\|LPM_COUNTER:Counteri\|cntr_gdn:auto_generated " "Elaborating entity \"cntr_gdn\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNJYRI37NB:counter1\|LPM_COUNTER:Counteri\|cntr_gdn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862667017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNUACQWN66 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5 " "Elaborating entity \"alt_dspbuilder_delay_GNUACQWN66\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "delay5" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862667158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNUACQWN66.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNUACQWN66.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862667158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\|alt_dspbuilder_SDelay:Delay1i\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SDelay.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SDelay.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862667173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNPVW56BJJ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3 " "Elaborating entity \"alt_dspbuilder_counter_GNPVW56BJJ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "counter3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862667283 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNPVW56BJJ.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNPVW56BJJ.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558862667283 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_counter_GNPVW56BJJ:counter3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862667314 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862667314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862667314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862667314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862667314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862667314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862667314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862667314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862667314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862667314 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862667314 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNPVW56BJJ.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862667314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_oen.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_oen.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_oen " "Found entity 1: cntr_oen" {  } { { "db/cntr_oen.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_oen.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862667439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862667439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_oen Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\|LPM_COUNTER:Counteri\|cntr_oen:auto_generated " "Elaborating entity \"cntr_oen\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_counter_GNPVW56BJJ:counter3\|LPM_COUNTER:Counteri\|cntr_oen:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862667454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNQBXYU75H Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNQBXYU75H:delay4 " "Elaborating entity \"alt_dspbuilder_delay_GNQBXYU75H\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNQBXYU75H:delay4\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "delay4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862667533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNQBXYU75H:delay4\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNQBXYU75H:delay4\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNQBXYU75H.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNQBXYU75H.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862667533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNWZZP2IFI Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5 " "Elaborating entity \"alt_dspbuilder_multiplexer_GNWZZP2IFI\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "multiplexer5" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2499 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862667564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNWZZP2IFI.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862667579 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862667579 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862667611 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862667611 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862667611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862667611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862667611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862667611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862667611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862667611 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862667611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_k1e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_k1e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_k1e " "Found entity 1: mux_k1e" {  } { { "db/mux_k1e.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/mux_k1e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862667720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862667720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_k1e Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_k1e:auto_generated " "Elaborating entity \"mux_k1e\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNWZZP2IFI:multiplexer5\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_k1e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862667736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_multiplexer_GNAIWAHV3K Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6 " "Elaborating entity \"alt_dspbuilder_multiplexer_GNAIWAHV3K\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "multiplexer6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862667876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sMuxAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri " "Elaborating entity \"alt_dspbuilder_sMuxAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\"" {  } { { "Fusion/hdl/alt_dspbuilder_multiplexer_GNAIWAHV3K.vhd" "nto1Multiplexeri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_multiplexer_GNAIWAHV3K.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862667892 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aclr_i alt_dspbuilder_sMuxAltr.vhd(59) " "Verilog HDL or VHDL warning at alt_dspbuilder_sMuxAltr.vhd(59): object \"aclr_i\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862667892 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6|alt_dspbuilder_sMuxAltr:nto1Multiplexeri"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborating entity \"LPM_MUX\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "\\gc:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862667908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862667908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862667908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862667908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862667908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862667908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862667908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862667908 ""}  } { { "Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sMuxAltr.vhd" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862667908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_40e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_40e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_40e " "Found entity 1: mux_40e" {  } { { "db/mux_40e.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/mux_40e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862668001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862668001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_40e Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_40e:auto_generated " "Elaborating entity \"mux_40e\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_multiplexer_GNAIWAHV3K:multiplexer6\|alt_dspbuilder_sMuxAltr:nto1Multiplexeri\|LPM_MUX:\\gc:U0\|mux_40e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNU3FOKJ6W Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNU3FOKJ6W:cast174 " "Elaborating entity \"alt_dspbuilder_cast_GNU3FOKJ6W\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNU3FOKJ6W:cast174\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast174" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNU3FOKJ6W:cast174\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNU3FOKJ6W:cast174\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNU3FOKJ6W.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNU3FOKJ6W.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNHIWMUP5U Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNHIWMUP5U:cast175 " "Elaborating entity \"alt_dspbuilder_cast_GNHIWMUP5U\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNHIWMUP5U:cast175\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast175" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNHIWMUP5U:cast175\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNHIWMUP5U:cast175\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNHIWMUP5U.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNHIWMUP5U.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNOFO5NIX3 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNOFO5NIX3:cast177 " "Elaborating entity \"alt_dspbuilder_cast_GNOFO5NIX3\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNOFO5NIX3:cast177\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast177" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2614 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNOFO5NIX3:cast177\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNOFO5NIX3:cast177\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNOFO5NIX3.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNOFO5NIX3.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNOFO5NIX3:cast177\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNOFO5NIX3:cast177\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN6OFM6A6B Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN6OFM6A6B:cast178 " "Elaborating entity \"alt_dspbuilder_cast_GN6OFM6A6B\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN6OFM6A6B:cast178\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast178" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN6OFM6A6B:cast178\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN6OFM6A6B:cast178\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6OFM6A6B.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6OFM6A6B.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNAMS3PPNH Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNAMS3PPNH:cast181 " "Elaborating entity \"alt_dspbuilder_cast_GNAMS3PPNH\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNAMS3PPNH:cast181\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast181" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNSB3OXIQS Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast182 " "Elaborating entity \"alt_dspbuilder_cast_GNSB3OXIQS\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSB3OXIQS:cast182\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast182" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN5JC4724B Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5JC4724B:cast183 " "Elaborating entity \"alt_dspbuilder_cast_GN5JC4724B\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5JC4724B:cast183\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast183" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2674 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5JC4724B:cast183\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5JC4724B:cast183\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5JC4724B.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5JC4724B.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNPFJ7B3O7 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNPFJ7B3O7:cast184 " "Elaborating entity \"alt_dspbuilder_cast_GNPFJ7B3O7\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNPFJ7B3O7:cast184\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast184" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2684 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNPFJ7B3O7:cast184\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNPFJ7B3O7:cast184\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNPFJ7B3O7.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNPFJ7B3O7.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNVKZTMEYW Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNVKZTMEYW:cast185 " "Elaborating entity \"alt_dspbuilder_cast_GNVKZTMEYW\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNVKZTMEYW:cast185\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast185" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2694 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNVKZTMEYW:cast185\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNVKZTMEYW:cast185\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNVKZTMEYW.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNVKZTMEYW.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNBZR5PMEK Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast189 " "Elaborating entity \"alt_dspbuilder_cast_GNBZR5PMEK\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast189\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast189" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2734 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast189\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBZR5PMEK:cast189\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBZR5PMEK.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNQQ42CR65 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNQQ42CR65:cast195 " "Elaborating entity \"alt_dspbuilder_cast_GNQQ42CR65\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNQQ42CR65:cast195\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast195" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNQQ42CR65:cast195\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNQQ42CR65:cast195\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNQQ42CR65.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNQQ42CR65.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNSKTJRCBQ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSKTJRCBQ:cast197 " "Elaborating entity \"alt_dspbuilder_cast_GNSKTJRCBQ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSKTJRCBQ:cast197\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast197" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSKTJRCBQ:cast197\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSKTJRCBQ:cast197\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNSKTJRCBQ.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNSKTJRCBQ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNXDXNUGW4 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNXDXNUGW4:cast210 " "Elaborating entity \"alt_dspbuilder_cast_GNXDXNUGW4\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNXDXNUGW4:cast210\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast210" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNXDXNUGW4:cast210\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNXDXNUGW4:cast210\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNXDXNUGW4.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNXDXNUGW4.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNRXYRYI2J Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNRXYRYI2J:cast214 " "Elaborating entity \"alt_dspbuilder_cast_GNRXYRYI2J\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNRXYRYI2J:cast214\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast214" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNRXYRYI2J:cast214\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNRXYRYI2J:cast214\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNRXYRYI2J.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNRXYRYI2J.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNBKDIMZSI Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBKDIMZSI:cast215 " "Elaborating entity \"alt_dspbuilder_cast_GNBKDIMZSI\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBKDIMZSI:cast215\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast215" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 2994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBKDIMZSI:cast215\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNBKDIMZSI:cast215\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNBKDIMZSI.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNBKDIMZSI.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNNDZ2WJEB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNDZ2WJEB:cast218 " "Elaborating entity \"alt_dspbuilder_cast_GNNDZ2WJEB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNDZ2WJEB:cast218\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast218" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 3024 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNDZ2WJEB:cast218\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNDZ2WJEB:cast218\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNNDZ2WJEB.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNACWQQVMS Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNACWQQVMS:cast221 " "Elaborating entity \"alt_dspbuilder_cast_GNACWQQVMS\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNACWQQVMS:cast221\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast221" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 3054 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNACWQQVMS:cast221\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNACWQQVMS:cast221\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNACWQQVMS.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNACWQQVMS.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNQ4YFQS5C Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNQ4YFQS5C:cast223 " "Elaborating entity \"alt_dspbuilder_cast_GNQ4YFQS5C\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNQ4YFQS5C:cast223\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast223" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNQ4YFQS5C:cast223\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNQ4YFQS5C:cast223\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNQ4YFQS5C.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNQ4YFQS5C.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNJYJUBV3U Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNJYJUBV3U:cast224 " "Elaborating entity \"alt_dspbuilder_cast_GNJYJUBV3U\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNJYJUBV3U:cast224\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast224" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 3084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNJYJUBV3U:cast224\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNJYJUBV3U:cast224\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNJYJUBV3U.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNJYJUBV3U.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN5PMHXBFJ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5PMHXBFJ:cast225 " "Elaborating entity \"alt_dspbuilder_cast_GN5PMHXBFJ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5PMHXBFJ:cast225\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast225" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 3094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5PMHXBFJ:cast225\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5PMHXBFJ:cast225\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5PMHXBFJ.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5PMHXBFJ.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNZEACPTPO Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNZEACPTPO:cast226 " "Elaborating entity \"alt_dspbuilder_cast_GNZEACPTPO\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNZEACPTPO:cast226\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast226" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 3104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNZEACPTPO:cast226\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNZEACPTPO:cast226\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNZEACPTPO.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNZEACPTPO.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNNQZKMK3E Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNQZKMK3E:cast227 " "Elaborating entity \"alt_dspbuilder_cast_GNNQZKMK3E\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNQZKMK3E:cast227\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast227" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 3114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNQZKMK3E:cast227\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNQZKMK3E:cast227\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNNQZKMK3E.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNNQZKMK3E.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNQZKMK3E:cast227\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNNQZKMK3E:cast227\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN5UGBMOKS Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5UGBMOKS:cast228 " "Elaborating entity \"alt_dspbuilder_cast_GN5UGBMOKS\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5UGBMOKS:cast228\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast228" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 3124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5UGBMOKS:cast228\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GN5UGBMOKS:cast228\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN5UGBMOKS.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN5UGBMOKS.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNSR6E4BZE Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSR6E4BZE:cast229 " "Elaborating entity \"alt_dspbuilder_cast_GNSR6E4BZE\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSR6E4BZE:cast229\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast229" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 3134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSR6E4BZE:cast229\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNSR6E4BZE:cast229\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNSR6E4BZE.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNSR6E4BZE.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNDTOV7QCB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNDTOV7QCB:cast230 " "Elaborating entity \"alt_dspbuilder_cast_GNDTOV7QCB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNDTOV7QCB:cast230\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" "cast230" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight.vhd" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNDTOV7QCB:cast230\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_cast_GNDTOV7QCB:cast230\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNDTOV7QCB.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNDTOV7QCB.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNIJE6VUO6 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNIJE6VUO6:constant13 " "Elaborating entity \"alt_dspbuilder_constant_GNIJE6VUO6\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNIJE6VUO6:constant13\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant13" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNWR35ZFKG Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNWR35ZFKG:constant12 " "Elaborating entity \"alt_dspbuilder_constant_GNWR35ZFKG\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNWR35ZFKG:constant12\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant12" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1782 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNJC6E54BA Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNJC6E54BA:constant11 " "Elaborating entity \"alt_dspbuilder_constant_GNJC6E54BA\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_constant_GNJC6E54BA:constant11\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "constant11" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1792 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_2_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862668970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_counter_GNU6MGZBEO Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter " "Elaborating entity \"alt_dspbuilder_counter_GNU6MGZBEO\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "counter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 445 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862669189 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cout alt_dspbuilder_counter_GNU6MGZBEO.vhd(35) " "VHDL Signal Declaration warning at alt_dspbuilder_counter_GNU6MGZBEO.vhd(35): used implicit default value for signal \"cout\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558862669189 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0|alt_dspbuilder_counter_GNU6MGZBEO:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" "Counteri" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862669204 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri\"" {  } { { "Fusion/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862669204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 3 " "Parameter \"LPM_WIDTH\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862669204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 7 " "Parameter \"LPM_MODULUS\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862669204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862669204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862669204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862669204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862669204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862669204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862669204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862669204 ""}  } { { "Fusion/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_counter_GNU6MGZBEO.vhd" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862669204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sdn.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sdn.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sdn " "Found entity 1: cntr_sdn" {  } { { "db/cntr_sdn.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_sdn.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862669298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862669298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sdn Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri\|cntr_sdn:auto_generated " "Elaborating entity \"cntr_sdn\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri\|cntr_sdn:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862669329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_b9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_b9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_b9c " "Found entity 1: cmpr_b9c" {  } { { "db/cmpr_b9c.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cmpr_b9c.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862669408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862669408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_b9c Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri\|cntr_sdn:auto_generated\|cmpr_b9c:cmpr1 " "Elaborating entity \"cmpr_b9c\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_counter_GNU6MGZBEO:counter\|LPM_COUNTER:Counteri\|cntr_sdn:auto_generated\|cmpr_b9c:cmpr1\"" {  } { { "db/cntr_sdn.tdf" "cmpr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_sdn.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862669423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator5 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator5\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "comparator5" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 472 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862669470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNVYJZZDO6 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNVYJZZDO6:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNVYJZZDO6\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNVYJZZDO6:constant2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 585 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862669673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_comparator_GN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator6 " "Elaborating entity \"alt_dspbuilder_comparator_GN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_comparator_GN:comparator6\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "comparator6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862669736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNUEQXKTB7 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNUEQXKTB7:constant8 " "Elaborating entity \"alt_dspbuilder_constant_GNUEQXKTB7\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNUEQXKTB7:constant8\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "constant8" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862669814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNFJXS55VN Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNFJXS55VN:constant6 " "Elaborating entity \"alt_dspbuilder_constant_GNFJXS55VN\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNFJXS55VN:constant6\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "constant6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862669829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNCIHUZ7LK Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNCIHUZ7LK:constant7 " "Elaborating entity \"alt_dspbuilder_constant_GNCIHUZ7LK\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GNCIHUZ7LK:constant7\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "constant7" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862669845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN7YIUCNFV Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GN7YIUCNFV:constant4 " "Elaborating entity \"alt_dspbuilder_constant_GN7YIUCNFV\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_constant_GN7YIUCNFV:constant4\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "constant4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 745 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862669845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNOUVIOKVB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_cast_GNOUVIOKVB:cast239 " "Elaborating entity \"alt_dspbuilder_cast_GNOUVIOKVB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_cast_GNOUVIOKVB:cast239\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" "cast239" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals.vhd" 842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862669970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_cast_GNOUVIOKVB:cast239\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_cast_GNOUVIOKVB:cast239\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNOUVIOKVB.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNOUVIOKVB.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862669970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_cast_GNOUVIOKVB:cast239\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_2_generate_signals_0\|alt_dspbuilder_cast_GNOUVIOKVB:cast239\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862669986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GNTWZRTG4I Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GNTWZRTG4I\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "pipelined_adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862670142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GNTWZRTG4I.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862670158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gusn:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862670189 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862670204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 11 " "Parameter \"LPM_WIDTH\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862670204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862670204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862670204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862670204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862670204 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862670204 ""}  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 141 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862670204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l7k.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l7k.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l7k " "Found entity 1: add_sub_l7k" {  } { { "db/add_sub_l7k.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/add_sub_l7k.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862670298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862670298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_l7k Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_l7k:auto_generated " "Elaborating entity \"add_sub_l7k\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_pipelined_adder_GNTWZRTG4I:pipelined_adder\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gusn:U0\|add_sub_l7k:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862670314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_magnitude_GNBHL4WGDH Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude " "Elaborating entity \"alt_dspbuilder_magnitude_GNBHL4WGDH\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "magnitude" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862670376 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ABS Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi " "Elaborating entity \"LPM_ABS\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\"" {  } { { "Fusion/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" "Magi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862670454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\"" {  } { { "Fusion/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" 26 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862670454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 13 " "Parameter \"LPM_WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862670454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ABS " "Parameter \"LPM_TYPE\" = \"LPM_ABS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862670454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862670454 ""}  } { { "Fusion/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" 26 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862670454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\|LPM_ADD_SUB:adder " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\|LPM_ADD_SUB:adder\"" {  } { { "lpm_abs.tdf" "adder" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_abs.tdf" 49 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862670501 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\|LPM_ADD_SUB:adder Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\|LPM_ADD_SUB:adder\", which is child of megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\"" {  } { { "lpm_abs.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_abs.tdf" 49 3 0 } } { "Fusion/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_magnitude_GNBHL4WGDH.vhd" 26 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862670501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kqc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kqc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kqc " "Found entity 1: add_sub_kqc" {  } { { "db/add_sub_kqc.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/add_sub_kqc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862670611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862670611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kqc Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\|LPM_ADD_SUB:adder\|add_sub_kqc:auto_generated " "Elaborating entity \"add_sub_kqc\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_magnitude_GNBHL4WGDH:magnitude\|LPM_ABS:Magi\|LPM_ADD_SUB:adder\|add_sub_kqc:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862670626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862670829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNN5NKF6I6 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1 " "Elaborating entity \"alt_dspbuilder_memdelay_GNN5NKF6I6\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer.vhd" "memory_delay1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer.vhd" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862671095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNN5NKF6I6.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNN5NKF6I6.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862671095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862671236 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862671236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862671236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862671236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862671236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 644 " "Parameter \"tap_distance\" = \"644\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862671236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862671236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862671236 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862671236 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862671236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1l51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1l51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1l51 " "Found entity 1: shift_taps_1l51" {  } { { "db/shift_taps_1l51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_1l51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862671345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862671345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_1l51 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated " "Elaborating entity \"shift_taps_1l51\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862671361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7gj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7gj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7gj1 " "Found entity 1: altsyncram_7gj1" {  } { { "db/altsyncram_7gj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_7gj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862671439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862671439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7gj1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2 " "Elaborating entity \"altsyncram_7gj1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|altsyncram_7gj1:altsyncram2\"" {  } { { "db/shift_taps_1l51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_1l51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862671455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gmf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gmf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gmf " "Found entity 1: cntr_gmf" {  } { { "db/cntr_gmf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_gmf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862671548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862671548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gmf Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|cntr_gmf:cntr1 " "Elaborating entity \"cntr_gmf\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|cntr_gmf:cntr1\"" {  } { { "db/shift_taps_1l51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_1l51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862671564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_66h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_66h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_66h " "Found entity 1: cntr_66h" {  } { { "db/cntr_66h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_66h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862671689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862671689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_66h Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|cntr_66h:cntr3 " "Elaborating entity \"cntr_66h\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNN5NKF6I6:memory_delay1\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_1l51:auto_generated\|cntr_66h:cntr3\"" {  } { { "db/shift_taps_1l51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_1l51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862671705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GNYLPPAGO6 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2 " "Elaborating entity \"alt_dspbuilder_memdelay_GNYLPPAGO6\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer.vhd" "memory_delay2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862671767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GNYLPPAGO6.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GNYLPPAGO6.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862671767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862671908 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862671908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862671908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862671908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862671908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 4 " "Parameter \"tap_distance\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862671908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862671908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862671908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862671908 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862671908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_nh51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_nh51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_nh51 " "Found entity 1: shift_taps_nh51" {  } { { "db/shift_taps_nh51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_nh51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862671986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862671986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_nh51 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated " "Elaborating entity \"shift_taps_nh51\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862672001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j6j1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j6j1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j6j1 " "Found entity 1: altsyncram_j6j1" {  } { { "db/altsyncram_j6j1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_j6j1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862672080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862672080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j6j1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2 " "Elaborating entity \"altsyncram_j6j1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|altsyncram_j6j1:altsyncram2\"" {  } { { "db/shift_taps_nh51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_nh51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862672095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mhf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mhf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mhf " "Found entity 1: cntr_mhf" {  } { { "db/cntr_mhf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_mhf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862672189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862672189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mhf Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|cntr_mhf:cntr1 " "Elaborating entity \"cntr_mhf\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|cntr_mhf:cntr1\"" {  } { { "db/shift_taps_nh51.tdf" "cntr1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_nh51.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862672205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d1h " "Found entity 1: cntr_d1h" {  } { { "db/cntr_d1h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_d1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862672298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862672298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d1h Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|cntr_d1h:cntr3 " "Elaborating entity \"cntr_d1h\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_2_line_buffer_0\|alt_dspbuilder_memdelay_GNYLPPAGO6:memory_delay2\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_nh51:auto_generated\|cntr_d1h:cntr3\"" {  } { { "db/shift_taps_nh51.tdf" "cntr3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_nh51.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862672314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862672736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_pipelined_adder_GN4HTUTWRG Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3 " "Elaborating entity \"alt_dspbuilder_pipelined_adder_GN4HTUTWRG\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "pipelined_adder3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862672814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sLpmAddSub Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi " "Elaborating entity \"alt_dspbuilder_sLpmAddSub\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\"" {  } { { "Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" "PipelinedAdderi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_pipelined_adder_GN4HTUTWRG.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862672830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ADD_SUB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Elaborating entity \"LPM_ADD_SUB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "\\gp:gsn:U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862672845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862672861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 10 " "Parameter \"LPM_WIDTH\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862672861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862672861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862672861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 1 " "Parameter \"LPM_PIPELINE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862672861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ADD_SUB " "Parameter \"LPM_TYPE\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862672861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT ONE_INPUT_IS_CONSTANT=NO " "Parameter \"LPM_HINT\" = \"ONE_INPUT_IS_CONSTANT=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862672861 ""}  } { { "Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sLpmAddSub.vhd" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862672861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_aek.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_aek.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_aek " "Found entity 1: add_sub_aek" {  } { { "db/add_sub_aek.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/add_sub_aek.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862672986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862672986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_aek Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\|add_sub_aek:auto_generated " "Elaborating entity \"add_sub_aek\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_pipelined_adder_GN4HTUTWRG:pipelined_adder3\|alt_dspbuilder_sLpmAddSub:PipelinedAdderi\|LPM_ADD_SUB:\\gp:gsn:U0\|add_sub_aek:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862672986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_delay_GNAM6PTFR4 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_delay_GNAM6PTFR4:delay2 " "Elaborating entity \"alt_dspbuilder_delay_GNAM6PTFR4\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_delay_GNAM6PTFR4:delay2\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "delay2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862673220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SDelay Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_delay_GNAM6PTFR4:delay2\|alt_dspbuilder_SDelay:Delay1i " "Elaborating entity \"alt_dspbuilder_SDelay\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_delay_GNAM6PTFR4:delay2\|alt_dspbuilder_SDelay:Delay1i\"" {  } { { "Fusion/hdl/alt_dspbuilder_delay_GNAM6PTFR4.vhd" "Delay1i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_delay_GNAM6PTFR4.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862673220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_parallel_adder_GNNQ3FWLTP Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_parallel_adder_GNNQ3FWLTP:parallel_adder_subtractor " "Elaborating entity \"alt_dspbuilder_parallel_adder_GNNQ3FWLTP\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_parallel_adder_GNNQ3FWLTP:parallel_adder_subtractor\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "parallel_adder_subtractor" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 398 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862673251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GN6SFEINY6 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_constant_GN6SFEINY6:constant3 " "Elaborating entity \"alt_dspbuilder_constant_GN6SFEINY6\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_constant_GN6SFEINY6:constant3\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "constant3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862673736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNKLOJ6ING Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_bus_concat_GNKLOJ6ING:bus_concatenation1 " "Elaborating entity \"alt_dspbuilder_bus_concat_GNKLOJ6ING\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_bus_concat_GNKLOJ6ING:bus_concatenation1\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "bus_concatenation1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862673783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bus_op_GNAIUQX2FS Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_logical_bus_op_GNAIUQX2FS:logical_bus_operator6 " "Elaborating entity \"alt_dspbuilder_logical_bus_op_GNAIUQX2FS\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_logical_bus_op_GNAIUQX2FS:logical_bus_operator6\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "logical_bus_operator6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862673798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBusLogical Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_logical_bus_op_GNAIUQX2FS:logical_bus_operator6\|alt_dspbuilder_SBusLogical:LogicalBusOperatori " "Elaborating entity \"alt_dspbuilder_SBusLogical\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_logical_bus_op_GNAIUQX2FS:logical_bus_operator6\|alt_dspbuilder_SBusLogical:LogicalBusOperatori\"" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bus_op_GNAIUQX2FS.vhd" "LogicalBusOperatori" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_logical_bus_op_GNAIUQX2FS.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862673814 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busmask alt_dspbuilder_SBusLogical.vhd(43) " "Verilog HDL or VHDL warning at alt_dspbuilder_SBusLogical.vhd(43): object \"busmask\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SBusLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBusLogical.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862673814 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0|alt_dspbuilder_logical_bus_op_GNAIUQX2FS:logical_bus_operator6|alt_dspbuilder_SBusLogical:LogicalBusOperatori"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_logical_bus_op_GNZIK3BHQU Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_logical_bus_op_GNZIK3BHQU:logical_bus_operator4 " "Elaborating entity \"alt_dspbuilder_logical_bus_op_GNZIK3BHQU\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_logical_bus_op_GNZIK3BHQU:logical_bus_operator4\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "logical_bus_operator4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 589 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862673876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBusLogical Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_logical_bus_op_GNZIK3BHQU:logical_bus_operator4\|alt_dspbuilder_SBusLogical:LogicalBusOperatori " "Elaborating entity \"alt_dspbuilder_SBusLogical\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_logical_bus_op_GNZIK3BHQU:logical_bus_operator4\|alt_dspbuilder_SBusLogical:LogicalBusOperatori\"" {  } { { "Fusion/hdl/alt_dspbuilder_logical_bus_op_GNZIK3BHQU.vhd" "LogicalBusOperatori" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_logical_bus_op_GNZIK3BHQU.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862673876 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "busmask alt_dspbuilder_SBusLogical.vhd(43) " "Verilog HDL or VHDL warning at alt_dspbuilder_SBusLogical.vhd(43): object \"busmask\" assigned a value but never read" {  } { { "Fusion/hdl/alt_dspbuilder_SBusLogical.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBusLogical.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862673876 "|DE1_SoC_Computer|Computer_System:The_System|localedgepreserve:fusion|localedgepreserve_GN:localedgepreserve_GN_0:inst_localedgepreserve_GN_0|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0|alt_dspbuilder_logical_bus_op_GNZIK3BHQU:logical_bus_operator4|alt_dspbuilder_SBusLogical:LogicalBusOperatori"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_port_GNKZFR37ZH Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_port_GNKZFR37ZH:grad_y_0 " "Elaborating entity \"alt_dspbuilder_port_GNKZFR37ZH\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_port_GNKZFR37ZH:grad_y_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "grad_y_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862673955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN6DDKTPIR Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast255 " "Elaborating entity \"alt_dspbuilder_cast_GN6DDKTPIR\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast255\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" "cast255" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1.vhd" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862674017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast255\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator1_0\|alt_dspbuilder_cast_GN6DDKTPIR:cast255\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN6DDKTPIR.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862674033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2_multiplier_accumulator:localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_2_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862674095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNGHP3W5LB Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_cast_GNGHP3W5LB:cast263 " "Elaborating entity \"alt_dspbuilder_cast_GNGHP3W5LB\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_cast_GNGHP3W5LB:cast263\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" "cast263" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2.vhd" 384 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862675126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_cast_GNGHP3W5LB:cast263\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_cast_GNGHP3W5LB:cast263\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNGHP3W5LB.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNGHP3W5LB.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862675126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_cast_GNGHP3W5LB:cast263\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_2:localedgepreserve_fusion_cal_magnitude_gradient_2_0\|alt_dspbuilder_cast_GNGHP3W5LB:cast263\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862675142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_1_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1826 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862675158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator1_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator1:localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator1_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator1_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862675283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_1_generate_signals_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_generate_signals:localedgepreserve_fusion_cal_magnitude_gradient_1_generate_signals_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_1_generate_signals_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862676517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_line_buffer:localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_1_line_buffer_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862677220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator:localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator_0 " "Elaborating entity \"localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1:localedgepreserve_fusion_cal_magnitude_gradient_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1_multiplier_accumulator:localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator_0\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" "localedgepreserve_fusion_cal_magnitude_gradient_1_multiplier_accumulator_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion_Cal_Magnitude_Gradient_1.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862678283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_memdelay_GN3YPLAG7W Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay " "Elaborating entity \"alt_dspbuilder_memdelay_GN3YPLAG7W\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "memory_delay" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862679345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SShiftTap Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi " "Elaborating entity \"alt_dspbuilder_SShiftTap\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\"" {  } { { "Fusion/hdl/alt_dspbuilder_memdelay_GN3YPLAG7W.vhd" "MemoryDelayi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_memdelay_GN3YPLAG7W.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862679345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborating entity \"altshift_taps\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "\\gdc:u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862679470 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862679470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family unused " "Parameter \"intended_device_family\" = \"unused\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862679470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 1 " "Parameter \"number_of_taps\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862679470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_state CLEARED " "Parameter \"power_up_state\" = \"CLEARED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862679470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 25 " "Parameter \"tap_distance\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862679470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 16 " "Parameter \"width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862679470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862679470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862679470 ""}  } { { "Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SShiftTap.vhd" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862679470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_pk51.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_pk51.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_pk51 " "Found entity 1: shift_taps_pk51" {  } { { "db/shift_taps_pk51.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_pk51.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862679564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862679564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_pk51 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated " "Elaborating entity \"shift_taps_pk51\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862679580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vcj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vcj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vcj1 " "Found entity 1: altsyncram_vcj1" {  } { { "db/altsyncram_vcj1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_vcj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862679689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862679689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vcj1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2 " "Elaborating entity \"altsyncram_vcj1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_memdelay_GN3YPLAG7W:memory_delay\|alt_dspbuilder_SShiftTap:MemoryDelayi\|altshift_taps:\\gdc:u0\|shift_taps_pk51:auto_generated\|altsyncram_vcj1:altsyncram2\"" {  } { { "db/shift_taps_pk51.tdf" "altsyncram2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_pk51.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862679705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GN7YNIFSF6 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7YNIFSF6:cast301 " "Elaborating entity \"alt_dspbuilder_cast_GN7YNIFSF6\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7YNIFSF6:cast301\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "cast301" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 1958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862679941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7YNIFSF6:cast301\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7YNIFSF6:cast301\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GN7YNIFSF6.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GN7YNIFSF6.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862679941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sAltrPropagate Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7YNIFSF6:cast301\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0 " "Elaborating entity \"alt_dspbuilder_sAltrPropagate\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GN7YNIFSF6:cast301\|alt_dspbuilder_SBF:Outputi\|alt_dspbuilder_sAltrPropagate:u0\"" {  } { { "Fusion/hdl/alt_dspbuilder_SBF.vhd" "u0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_SBF.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862679941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNJ6DWMNK6 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNJ6DWMNK6:cast322 " "Elaborating entity \"alt_dspbuilder_cast_GNJ6DWMNK6\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNJ6DWMNK6:cast322\"" {  } { { "Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" "cast322" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN_localedgepreserve_Fusion.vhd" 2168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862680144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNJ6DWMNK6:cast322\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|alt_dspbuilder_cast_GNJ6DWMNK6:cast322\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNJ6DWMNK6.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNJ6DWMNK6.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862680144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_cast_GNMBFHMJNM Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNMBFHMJNM:bus_conversion " "Elaborating entity \"alt_dspbuilder_cast_GNMBFHMJNM\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNMBFHMJNM:bus_conversion\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "bus_conversion" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 393 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862680175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_SBF Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNMBFHMJNM:bus_conversion\|alt_dspbuilder_SBF:Outputi " "Elaborating entity \"alt_dspbuilder_SBF\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_cast_GNMBFHMJNM:bus_conversion\|alt_dspbuilder_SBF:Outputi\"" {  } { { "Fusion/hdl/alt_dspbuilder_cast_GNMBFHMJNM.vhd" "Outputi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_cast_GNMBFHMJNM.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862680175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNA4WR7CCY Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_constant_GNA4WR7CCY:constant2 " "Elaborating entity \"alt_dspbuilder_constant_GNA4WR7CCY\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_constant_GNA4WR7CCY:constant2\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "constant2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862680253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_constant_GNRT4BCWLZ Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_constant_GNRT4BCWLZ:constant1 " "Elaborating entity \"alt_dspbuilder_constant_GNRT4BCWLZ\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_constant_GNRT4BCWLZ:constant1\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "constant1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862680253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_bus_concat_GNMCLODSEX Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_bus_concat_GNMCLODSEX:bus_concatenation1 " "Elaborating entity \"alt_dspbuilder_bus_concat_GNMCLODSEX\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_bus_concat_GNMCLODSEX:bus_concatenation1\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "bus_concatenation1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 484 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862680285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_fifo_GNC2APWQ5P Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNC2APWQ5P:fifo_1 " "Elaborating entity \"alt_dspbuilder_fifo_GNC2APWQ5P\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNC2APWQ5P:fifo_1\"" {  } { { "Fusion/hdl/localedgepreserve_GN.vhd" "fifo_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/localedgepreserve_GN.vhd" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862680441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_dspbuilder_sCFifoAltr Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNC2APWQ5P:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi " "Elaborating entity \"alt_dspbuilder_sCFifoAltr\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNC2APWQ5P:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\"" {  } { { "Fusion/hdl/alt_dspbuilder_fifo_GNC2APWQ5P.vhd" "FIFOi" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_fifo_GNC2APWQ5P.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862680456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNC2APWQ5P:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0 " "Elaborating entity \"scfifo\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNC2APWQ5P:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sCFifoAltr.vhd" "U0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sCFifoAltr.vhd" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862680722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNC2APWQ5P:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNC2APWQ5P:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\"" {  } { { "Fusion/hdl/alt_dspbuilder_sCFifoAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sCFifoAltr.vhd" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862680722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNC2APWQ5P:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNC2APWQ5P:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862680722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "allow_rwcycle_when_full OFF " "Parameter \"allow_rwcycle_when_full\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862680722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 0 " "Parameter \"almost_empty_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862680722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 0 " "Parameter \"almost_full_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862680722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862680722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862680722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862680722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862680722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862680722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862680722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862680722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862680722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862680722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862680722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862680722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862680722 ""}  } { { "Fusion/hdl/alt_dspbuilder_sCFifoAltr.vhd" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Fusion/hdl/alt_dspbuilder_sCFifoAltr.vhd" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862680722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_83o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_83o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_83o1 " "Found entity 1: scfifo_83o1" {  } { { "db/scfifo_83o1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/scfifo_83o1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862680816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862680816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_83o1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNC2APWQ5P:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_83o1:auto_generated " "Elaborating entity \"scfifo_83o1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNC2APWQ5P:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_83o1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862680831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_eve1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_eve1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_eve1 " "Found entity 1: a_dpfifo_eve1" {  } { { "db/a_dpfifo_eve1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/a_dpfifo_eve1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862680863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862680863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_eve1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNC2APWQ5P:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_83o1:auto_generated\|a_dpfifo_eve1:dpfifo " "Elaborating entity \"a_dpfifo_eve1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNC2APWQ5P:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_83o1:auto_generated\|a_dpfifo_eve1:dpfifo\"" {  } { { "db/scfifo_83o1.tdf" "dpfifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/scfifo_83o1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862680878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_raf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_raf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_raf " "Found entity 1: a_fefifo_raf" {  } { { "db/a_fefifo_raf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/a_fefifo_raf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862680941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862680941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_raf Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNC2APWQ5P:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_83o1:auto_generated\|a_dpfifo_eve1:dpfifo\|a_fefifo_raf:fifo_state " "Elaborating entity \"a_fefifo_raf\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNC2APWQ5P:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_83o1:auto_generated\|a_dpfifo_eve1:dpfifo\|a_fefifo_raf:fifo_state\"" {  } { { "db/a_dpfifo_eve1.tdf" "fifo_state" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/a_dpfifo_eve1.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862680972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_bi7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_bi7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_bi7 " "Found entity 1: cntr_bi7" {  } { { "db/cntr_bi7.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_bi7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862681066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862681066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_bi7 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNC2APWQ5P:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_83o1:auto_generated\|a_dpfifo_eve1:dpfifo\|a_fefifo_raf:fifo_state\|cntr_bi7:count_usedw " "Elaborating entity \"cntr_bi7\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNC2APWQ5P:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_83o1:auto_generated\|a_dpfifo_eve1:dpfifo\|a_fefifo_raf:fifo_state\|cntr_bi7:count_usedw\"" {  } { { "db/a_fefifo_raf.tdf" "count_usedw" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/a_fefifo_raf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862681097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_92v1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_92v1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_92v1 " "Found entity 1: altsyncram_92v1" {  } { { "db/altsyncram_92v1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_92v1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862681191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862681191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_92v1 Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNC2APWQ5P:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_83o1:auto_generated\|a_dpfifo_eve1:dpfifo\|altsyncram_92v1:FIFOram " "Elaborating entity \"altsyncram_92v1\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNC2APWQ5P:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_83o1:auto_generated\|a_dpfifo_eve1:dpfifo\|altsyncram_92v1:FIFOram\"" {  } { { "db/a_dpfifo_eve1.tdf" "FIFOram" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/a_dpfifo_eve1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862681206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vhb " "Found entity 1: cntr_vhb" {  } { { "db/cntr_vhb.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_vhb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862681316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862681316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vhb Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNC2APWQ5P:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_83o1:auto_generated\|a_dpfifo_eve1:dpfifo\|cntr_vhb:rd_ptr_count " "Elaborating entity \"cntr_vhb\" for hierarchy \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_fifo_GNC2APWQ5P:fifo_1\|alt_dspbuilder_sCFifoAltr:FIFOi\|scfifo:U0\|scfifo_83o1:auto_generated\|a_dpfifo_eve1:dpfifo\|cntr_vhb:rd_ptr_count\"" {  } { { "db/a_dpfifo_eve1.tdf" "rd_ptr_count" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/a_dpfifo_eve1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862681347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_PADDING_1 Computer_System:The_System\|Computer_System_PADDING_1:padding_1 " "Elaborating entity \"Computer_System_PADDING_1\" for hierarchy \"Computer_System:The_System\|Computer_System_PADDING_1:padding_1\"" {  } { { "Computer_System/synthesis/Computer_System.v" "padding_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862682003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_drop Computer_System:The_System\|Computer_System_PADDING_1:padding_1\|altera_up_video_clipper_drop:Clipper_Drop " "Elaborating entity \"altera_up_video_clipper_drop\" for hierarchy \"Computer_System:The_System\|Computer_System_PADDING_1:padding_1\|altera_up_video_clipper_drop:Clipper_Drop\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_PADDING_1.v" "Clipper_Drop" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_PADDING_1.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862682035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Computer_System:The_System\|Computer_System_PADDING_1:padding_1\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_PADDING_1:padding_1\|altera_up_video_clipper_drop:Clipper_Drop\|altera_up_video_clipper_counters:Clipper_Drop_Counters\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" "Clipper_Drop_Counters" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_drop.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862682050 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558862682050 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_PADDING_1:padding_1|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558862682050 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_PADDING_1:padding_1|altera_up_video_clipper_drop:Clipper_Drop|altera_up_video_clipper_counters:Clipper_Drop_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_add Computer_System:The_System\|Computer_System_PADDING_1:padding_1\|altera_up_video_clipper_add:Clipper_Add " "Elaborating entity \"altera_up_video_clipper_add\" for hierarchy \"Computer_System:The_System\|Computer_System_PADDING_1:padding_1\|altera_up_video_clipper_add:Clipper_Add\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_PADDING_1.v" "Clipper_Add" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_PADDING_1.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862682066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_clipper_counters Computer_System:The_System\|Computer_System_PADDING_1:padding_1\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters " "Elaborating entity \"altera_up_video_clipper_counters\" for hierarchy \"Computer_System:The_System\|Computer_System_PADDING_1:padding_1\|altera_up_video_clipper_add:Clipper_Add\|altera_up_video_clipper_counters:Clipper_Add_Counters\"" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" "Clipper_Add_Counters" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_add.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862682097 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_video_clipper_counters.v(120) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(120): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558862682097 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_PADDING_1:padding_1|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_clipper_counters.v(131) " "Verilog HDL assignment warning at altera_up_video_clipper_counters.v(131): truncated value with size 32 to match size of target (9)" {  } { { "Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_up_video_clipper_counters.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558862682097 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_PADDING_1:padding_1|altera_up_video_clipper_add:Clipper_Add|altera_up_video_clipper_counters:Clipper_Add_Counters"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_RAM Computer_System:The_System\|Computer_System_RAM:ram " "Elaborating entity \"Computer_System_RAM\" for hierarchy \"Computer_System:The_System\|Computer_System_RAM:ram\"" {  } { { "Computer_System/synthesis/Computer_System.v" "ram" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 693 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862682222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_RAM.v" "the_altsyncram" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_RAM.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862682269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_RAM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_RAM.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862682269 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862682269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862682269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862682269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862682269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862682269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862682269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 307200 " "Parameter \"maximum_depth\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862682269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 307200 " "Parameter \"numwords_a\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862682269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 307200 " "Parameter \"numwords_b\" = \"307200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862682269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862682269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862682269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862682269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862682269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862682269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862682269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862682269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 19 " "Parameter \"widthad_a\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862682269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 19 " "Parameter \"widthad_b\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862682269 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862682269 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_RAM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_RAM.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862682269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ib22.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ib22.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ib22 " "Found entity 1: altsyncram_ib22" {  } { { "db/altsyncram_ib22.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_ib22.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862682472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862682472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ib22 Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated " "Elaborating entity \"altsyncram_ib22\" for hierarchy \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862682488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3na.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3na.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3na " "Found entity 1: decode_3na" {  } { { "db/decode_3na.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/decode_3na.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862682581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862682581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3na Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|decode_3na:decode2 " "Elaborating entity \"decode_3na\" for hierarchy \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|decode_3na:decode2\"" {  } { { "db/altsyncram_ib22.tdf" "decode2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_ib22.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862682597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jhb " "Found entity 1: mux_jhb" {  } { { "db/mux_jhb.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/mux_jhb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862682738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862682738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_jhb Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|mux_jhb:mux4 " "Elaborating entity \"mux_jhb\" for hierarchy \"Computer_System:The_System\|Computer_System_RAM:ram\|altsyncram:the_altsyncram\|altsyncram_ib22:auto_generated\|mux_jhb:mux4\"" {  } { { "db/altsyncram_ib22.tdf" "mux4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_ib22.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862682753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SYSTEM_PLL Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll " "Elaborating entity \"Computer_System_SYSTEM_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\"" {  } { { "Computer_System/synthesis/Computer_System.v" "system_pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862682847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_SYSTEM_PLL_sys_pll Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll " "Elaborating entity \"Computer_System_SYSTEM_PLL_sys_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" "sys_pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862682878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" "altera_pll_i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862683003 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1558862683003 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862683003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683003 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862683003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" "reset_from_locked" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862683035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_PLL Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll " "Elaborating entity \"Computer_System_VGA_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\"" {  } { { "Computer_System/synthesis/Computer_System.v" "vga_pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862683066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" "altera_pll_i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862683097 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1558862683097 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862683097 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 100.0 MHz " "Parameter \"reference_clock_frequency\" = \"100.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683097 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_PLL.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862683097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\"" {  } { { "Computer_System/synthesis/Computer_System.v" "vga_subsystem" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 735 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862683113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_Controller Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_Controller\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_controller" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862683144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Controller.v" "VGA_Timing" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Controller.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862683175 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558862683175 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558862683175 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_dual_clock_fifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862683206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "Data_FIFO" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862683753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862683753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862683753 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862683753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_73q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_73q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_73q1 " "Found entity 1: dcfifo_73q1" {  } { { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dcfifo_73q1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862683878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862683878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_73q1 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated " "Elaborating entity \"dcfifo_73q1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862683894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_f9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_f9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_f9b " "Found entity 1: a_gray2bin_f9b" {  } { { "db/a_gray2bin_f9b.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/a_gray2bin_f9b.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862683925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862683925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_f9b Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_f9b\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_gray2bin_f9b:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g_gray2bin" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dcfifo_73q1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862683941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_cg6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_cg6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_cg6 " "Found entity 1: a_graycounter_cg6" {  } { { "db/a_graycounter_cg6.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/a_graycounter_cg6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862684066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862684066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_cg6 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p " "Elaborating entity \"a_graycounter_cg6\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_cg6:rdptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "rdptr_g1p" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dcfifo_73q1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862684081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_8ub.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_8ub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_8ub " "Found entity 1: a_graycounter_8ub" {  } { { "db/a_graycounter_8ub.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/a_graycounter_8ub.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862684175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862684175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_8ub Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p " "Elaborating entity \"a_graycounter_8ub\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|a_graycounter_8ub:wrptr_g1p\"" {  } { { "db/dcfifo_73q1.tdf" "wrptr_g1p" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dcfifo_73q1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862684207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3b81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3b81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3b81 " "Found entity 1: altsyncram_3b81" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_3b81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862684316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862684316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3b81 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram " "Elaborating entity \"altsyncram_3b81\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\"" {  } { { "db/dcfifo_73q1.tdf" "fifo_ram" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dcfifo_73q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862684332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862684378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862684378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_73q1.tdf" "rs_dgwp" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dcfifo_73q1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862684394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862684425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862684425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862684457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862684488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862684488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_brp" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dcfifo_73q1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862684503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862684582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862684582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_73q1.tdf" "ws_dgrp" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dcfifo_73q1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862684597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862684644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862684644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862684675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_su5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_su5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_su5 " "Found entity 1: cmpr_su5" {  } { { "db/cmpr_su5.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cmpr_su5.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862684785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862684785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_su5 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_su5\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|cmpr_su5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_73q1.tdf" "rdempty_eq_comp1_lsb" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dcfifo_73q1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862684800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/mux_5r7.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862685113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862685113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_73q1.tdf" "rdemp_eq_comp_lsb_mux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dcfifo_73q1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862685128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_PLL Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_PLL\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862685316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" "video_pll" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862685332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" "altera_pll_i" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862685363 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1558862685363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862685363 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 3 " "Parameter \"number_of_clocks\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.000000 MHz " "Parameter \"output_clock_frequency0\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 25.000000 MHz " "Parameter \"output_clock_frequency1\" = \"25.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 33.000000 MHz " "Parameter \"output_clock_frequency2\" = \"33.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862685363 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862685363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_pixel_dma" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862685441 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(234) " "Verilog HDL assignment warning at Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(234): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558862685441 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(235) " "Verilog HDL assignment warning at Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(235): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558862685441 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(240) " "Verilog HDL assignment warning at Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(240): truncated value with size 32 to match size of target (16)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558862685441 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(319) " "Verilog HDL assignment warning at Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v(319): truncated value with size 32 to match size of target (19)" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1558862685441 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_pixel_fifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862685925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" "Data_FIFO" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862686285 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862686285 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862686285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862686285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862686285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862686285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862686285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862686285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862686285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862686285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862686285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862686285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862686285 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862686285 ""}  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862686285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_v2q1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_v2q1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_v2q1 " "Found entity 1: dcfifo_v2q1" {  } { { "db/dcfifo_v2q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dcfifo_v2q1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862686410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862686410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_v2q1 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated " "Elaborating entity \"dcfifo_v2q1\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862686441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ra81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ra81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ra81 " "Found entity 1: altsyncram_ra81" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_ra81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862686628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862686628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ra81 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram " "Elaborating entity \"altsyncram_ra81\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\"" {  } { { "db/dcfifo_v2q1.tdf" "fifo_ram" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dcfifo_v2q1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862686644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_i9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_i9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_i9l " "Found entity 1: alt_synch_pipe_i9l" {  } { { "db/alt_synch_pipe_i9l.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/alt_synch_pipe_i9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862686675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862686675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_i9l Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_i9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\"" {  } { { "db/dcfifo_v2q1.tdf" "rs_dgwp" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dcfifo_v2q1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862686691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3v8 " "Found entity 1: dffpipe_3v8" {  } { { "db/dffpipe_3v8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dffpipe_3v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862686738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862686738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3v8 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6 " "Elaborating entity \"dffpipe_3v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_i9l:rs_dgwp\|dffpipe_3v8:dffpipe6\"" {  } { { "db/alt_synch_pipe_i9l.tdf" "dffpipe6" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/alt_synch_pipe_i9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862686753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_j9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_j9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_j9l " "Found entity 1: alt_synch_pipe_j9l" {  } { { "db/alt_synch_pipe_j9l.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/alt_synch_pipe_j9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862686863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862686863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_j9l Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_j9l\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\"" {  } { { "db/dcfifo_v2q1.tdf" "ws_dgrp" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dcfifo_v2q1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862686894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_4v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_4v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_4v8 " "Found entity 1: dffpipe_4v8" {  } { { "db/dffpipe_4v8.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dffpipe_4v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862686925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862686925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_4v8 Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9 " "Elaborating entity \"dffpipe_4v8\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|alt_synch_pipe_j9l:ws_dgrp\|dffpipe_4v8:dffpipe9\"" {  } { { "db/alt_synch_pipe_j9l.tdf" "dffpipe9" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/alt_synch_pipe_j9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862686957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler " "Elaborating entity \"Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "vga_pixel_rgb_resampler" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862687394 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v(106) " "Verilog HDL or VHDL warning at Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v(106): object \"a\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler.v" 106 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862687394 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_RGB_Resampler:vga_pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "rst_controller" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862687410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862687425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Computer_System/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862687457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_dma_ctrl_addr_trans Computer_System:The_System\|altera_up_avalon_video_dma_ctrl_addr_trans:video_dma_address_translator " "Elaborating entity \"altera_up_avalon_video_dma_ctrl_addr_trans\" for hierarchy \"Computer_System:The_System\|altera_up_avalon_video_dma_ctrl_addr_trans:video_dma_address_translator\"" {  } { { "Computer_System/synthesis/Computer_System.v" "video_dma_address_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862687566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"Computer_System_mm_interconnect_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862687582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_1_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:dma_1_avalon_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "dma_1_avalon_dma_master_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862687613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_1_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_1_avalon_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "dma_1_avalon_dma_master_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862687644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_2_avalon_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:dma_2_avalon_dma_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "dma_2_avalon_dma_master_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862687675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_slave_ni Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent " "Elaborating entity \"altera_merlin_axi_slave_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_f2h_axi_slave_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 651 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862687691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "check_and_align_address_to_size" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862687722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_merlin_burst_uncompressor:read_burst_uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "read_burst_uncompressor" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 757 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862687738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_slave_ni:arm_a9_hps_f2h_axi_slave_agent\|altera_avalon_sc_fifo:write_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" "write_rsp_fifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_slave_ni.sv" 798 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862687753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router " "Elaborating entity \"Computer_System_mm_interconnect_0_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862687832 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address Computer_System_mm_interconnect_0_router.sv(154) " "Verilog HDL or VHDL warning at Computer_System_mm_interconnect_0_router.sv(154): object \"address\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 154 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862687832 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|Computer_System_mm_interconnect_0_router:router"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router:router\|Computer_System_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862687847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002 Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "router_002" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862687925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_router_002_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_0_router_002_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_router_002:router_002\|Computer_System_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862687957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:dma_1_avalon_dma_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:dma_1_avalon_dma_master_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "dma_1_avalon_dma_master_limiter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 765 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862688019 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862688066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862688097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862688128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862688144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 930 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862688222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_0_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_0_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 976 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862688269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|Computer_System_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862688285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862688394 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862688410 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862688410 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1558862688410 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_cmd_width_adapter\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "uncompressor" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862688441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" "arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_0.v" 1197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862688503 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558862688503 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1558862688503 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:arm_a9_hps_f2h_axi_slave_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_1 Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"Computer_System_mm_interconnect_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_1" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862688566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dma_write_avalon_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_master_translator:dma_write_avalon_dma_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "dma_write_avalon_dma_master_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862688582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:ram_s1_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" "ram_s1_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_1.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862688597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2 Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2 " "Elaborating entity \"Computer_System_mm_interconnect_2\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_2" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862688628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:dma_1_avalon_dma_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:dma_1_avalon_dma_control_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "dma_1_avalon_dma_control_slave_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862688675 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:video_dma_address_translator_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_translator:video_dma_address_translator_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "video_dma_address_translator_slave_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862688738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "arm_a9_hps_h2f_lw_axi_master_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862688753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_axi_master_ni:arm_a9_hps_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862688785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_1_avalon_dma_control_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_1_avalon_dma_control_slave_agent\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "dma_1_avalon_dma_control_slave_agent" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862688816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_1_avalon_dma_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_slave_agent:dma_1_avalon_dma_control_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862688832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_1_avalon_dma_control_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_1_avalon_dma_control_slave_agent_rsp_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "dma_1_avalon_dma_control_slave_agent_rsp_fifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 954 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862688863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_1_avalon_dma_control_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_avalon_sc_fifo:dma_1_avalon_dma_control_slave_agent_rdata_fifo\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "dma_1_avalon_dma_control_slave_agent_rdata_fifo" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 995 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862688878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router " "Elaborating entity \"Computer_System_mm_interconnect_2_router\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "router" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862689144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router\|Computer_System_mm_interconnect_2_router_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_2_router_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router:router\|Computer_System_mm_interconnect_2_router_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862689160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router_002 Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_002:router_002 " "Elaborating entity \"Computer_System_mm_interconnect_2_router_002\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_002:router_002\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "router_002" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862689222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_router_002_default_decode Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_002:router_002\|Computer_System_mm_interconnect_2_router_002_default_decode:the_default_decode " "Elaborating entity \"Computer_System_mm_interconnect_2_router_002_default_decode\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_router_002:router_002\|Computer_System_mm_interconnect_2_router_002_default_decode:the_default_decode\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" "the_default_decode" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862689253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_traffic_limiter:arm_a9_hps_h2f_lw_axi_master_wr_limiter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "arm_a9_hps_h2f_lw_axi_master_wr_limiter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862689394 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "dma_1_avalon_dma_control_slave_burst_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862689425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862689441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862689472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862689488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862689519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862689535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|altera_merlin_burst_adapter:dma_1_avalon_dma_control_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862689566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_cmd_demux Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_demux:cmd_demux " "Elaborating entity \"Computer_System_mm_interconnect_2_cmd_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_demux:cmd_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "cmd_demux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862690535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_cmd_mux Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_mux:cmd_mux " "Elaborating entity \"Computer_System_mm_interconnect_2_cmd_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_cmd_mux:cmd_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "cmd_mux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 1982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862690566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_rsp_demux Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_demux:rsp_demux " "Elaborating entity \"Computer_System_mm_interconnect_2_rsp_demux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_demux:rsp_demux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "rsp_demux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 2074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862690785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_rsp_mux Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux " "Elaborating entity \"Computer_System_mm_interconnect_2_rsp_mux\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "rsp_mux" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 2178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862690847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_mux.sv" "arb" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862690863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862690894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_avalon_st_adapter Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"Computer_System_mm_interconnect_2_avalon_st_adapter\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" "avalon_st_adapter" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2.v" 2242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862690988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0 Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_2:mm_interconnect_2\|Computer_System_mm_interconnect_2_avalon_st_adapter:avalon_st_adapter\|Computer_System_mm_interconnect_2_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_2_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862691003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_3 Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3 " "Elaborating entity \"Computer_System_mm_interconnect_3\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_3" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 913 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862691160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:video_dma_address_translator_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\|altera_merlin_master_translator:video_dma_address_translator_master_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" "video_dma_address_translator_master_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862691191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:vga_subsystem_pixel_dma_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_3:mm_interconnect_3\|altera_merlin_slave_translator:vga_subsystem_pixel_dma_control_slave_translator\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" "vga_subsystem_pixel_dma_control_slave_translator" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_mm_interconnect_3.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862691207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_mm_interconnect_4 Computer_System:The_System\|Computer_System_mm_interconnect_4:mm_interconnect_4 " "Elaborating entity \"Computer_System_mm_interconnect_4\" for hierarchy \"Computer_System:The_System\|Computer_System_mm_interconnect_4:mm_interconnect_4\"" {  } { { "Computer_System/synthesis/Computer_System.v" "mm_interconnect_4" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862691238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Computer_System_irq_mapper Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper " "Elaborating entity \"Computer_System_irq_mapper\" for hierarchy \"Computer_System:The_System\|Computer_System_irq_mapper:irq_mapper\"" {  } { { "Computer_System/synthesis/Computer_System.v" "irq_mapper" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862691300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 1006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862691332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller Computer_System:The_System\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"Computer_System:The_System\|altera_reset_controller:rst_controller_001\"" {  } { { "Computer_System/synthesis/Computer_System.v" "rst_controller_001" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 1069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862691394 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_SOURCE" "multi_hier " "Partition \"multi_hier\" requires synthesis because its netlist type is Source File" {  } {  } 0 12210 "Partition \"%1!s!\" requires synthesis because its netlist type is Source File" 0 0 "Design Software" 0 -1 1558862700347 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Computer_System:The_System " "Partition \"Computer_System:The_System\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1558862700347 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1558862700347 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1558862700347 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1558862700347 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_3b81.tdf" 69 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 735 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862706129 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[2\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_3b81.tdf" 99 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 735 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862706129 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[3\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_3b81.tdf" 129 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 735 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862706129 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[12\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_3b81.tdf" 399 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 735 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862706129 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[13\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_3b81.tdf" 429 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 735 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862706129 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[22\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_3b81.tdf" 699 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 735 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862706129 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[23\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_73q1:auto_generated\|altsyncram_3b81:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_3b81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_3b81.tdf" 729 2 0 } } { "db/dcfifo_73q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dcfifo_73q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 91 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 735 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862706129 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_73q1:auto_generated|altsyncram_3b81:fifo_ram|ram_block11a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1558862706129 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[2\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll.v" 91 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_PLL.v" 25 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 98 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 735 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862706129 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll|altera_pll:altera_pll_i|general[2].gpll"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } } { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL_sys_pll.v" 88 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_SYSTEM_PLL.v" 25 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 701 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862706129 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_SYSTEM_PLL:system_pll|Computer_System_SYSTEM_PLL_sys_pll:sys_pll|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1558862706129 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1558862706129 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[1\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo\|dcfifo:Data_FIFO\|dcfifo_v2q1:auto_generated\|altsyncram_ra81:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_ra81.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_ra81.tdf" 69 2 0 } } { "db/dcfifo_v2q1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/dcfifo_v2q1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO.v" 155 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 137 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 735 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862706144 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_FIFO:vga_pixel_fifo|dcfifo:Data_FIFO|dcfifo_v2q1:auto_generated|altsyncram_ra81:fifo_ram|ram_block5a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[9\] " "Synthesized away node \"Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma\|scfifo:Image_Buffer\|scfifo_1bg1:auto_generated\|a_dpfifo_m2a1:dpfifo\|altsyncram_f3i1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_f3i1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_f3i1.tdf" 307 2 0 } } { "db/a_dpfifo_m2a1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/a_dpfifo_m2a1.tdf" 45 2 0 } } { "db/scfifo_1bg1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/scfifo_1bg1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA.v" 377 0 0 } } { "Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_VGA_SUBSYSTEM.v" 120 0 0 } } { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 735 0 0 } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862706144 "|DE1_SoC_Computer|Computer_System:The_System|Computer_System_VGA_SUBSYSTEM:vga_subsystem|Computer_System_VGA_SUBSYSTEM_VGA_Pixel_DMA:vga_pixel_dma|scfifo:Image_Buffer|scfifo_1bg1:auto_generated|a_dpfifo_m2a1:dpfifo|altsyncram_f3i1:FIFOram|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1558862706144 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1558862706144 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Computer_System:The_System " "Timing-Driven Synthesis is running on partition \"Computer_System:The_System\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862715457 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "10 " "Inferred 10 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|ram_block_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|ram_block_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_1\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 10 " "Parameter WIDTH_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 13 " "Parameter WIDTHAD_A set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8192 " "Parameter NUMWORDS_A set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 10 " "Parameter WIDTH_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 13 " "Parameter WIDTHAD_B set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8192 " "Parameter NUMWORDS_B set to 8192" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\|alt_dspbuilder_SDelay:Delay1i\|DelayLine_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_delay_GNG36NZ2PG:delay10\|alt_dspbuilder_SDelay:Delay1i\|result_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_delay_GNG36NZ2PG:delay10\|alt_dspbuilder_SDelay:Delay1i\|result_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 35 " "Parameter WIDTH set to 35" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_delay_GNKPK2IWBA:delay10\|alt_dspbuilder_SDelay:Delay1i\|result_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG:localedgepreserve_fusion_cal_a_b_2_cal_meang_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanG_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meang_line_buffer_0\|alt_dspbuilder_delay_GNKPK2IWBA:delay10\|alt_dspbuilder_SDelay:Delay1i\|result_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 35 " "Parameter WIDTH set to 35" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_delay_GNF54IOIE4:delay10\|alt_dspbuilder_SDelay:Delay1i\|result_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1:localedgepreserve_fusion_cal_image_out_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA:localedgepreserve_fusion_cal_image_out_1_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_1_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_1_meana_line_buffer_0\|alt_dspbuilder_delay_GNF54IOIE4:delay10\|alt_dspbuilder_SDelay:Delay1i\|result_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_delay_GNF54IOIE4:delay10\|alt_dspbuilder_SDelay:Delay1i\|result_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_delay_GNF54IOIE4:delay10\|alt_dspbuilder_SDelay:Delay1i\|result_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 32 " "Parameter WIDTH set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1558862729770 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862729770 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1558862729770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862729832 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|altera_avalon_sc_fifo:buffer_2\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 10 " "Parameter \"WIDTH_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 13 " "Parameter \"WIDTHAD_A\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8192 " "Parameter \"NUMWORDS_A\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 10 " "Parameter \"WIDTH_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 13 " "Parameter \"WIDTHAD_B\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8192 " "Parameter \"NUMWORDS_B\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862729832 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862729832 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862729832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_icn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_icn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_icn1 " "Found entity 1: altsyncram_icn1" {  } { { "db/altsyncram_icn1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_icn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862729942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862729942 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862730192 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2:localedgepreserve_fusion_cal_a_b_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_2_Cal_MeanI_VarI_MeanI_line_buffer:localedgepreserve_fusion_cal_a_b_2_cal_meani_vari_meani_line_buffer_0\|alt_dspbuilder_delay_GNIBRIOGPR:delay3\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862730192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862730192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862730192 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862730192 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862730192 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1tv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1tv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1tv " "Found entity 1: shift_taps_1tv" {  } { { "db/shift_taps_1tv.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_1tv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862730301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862730301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_scc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_scc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_scc1 " "Found entity 1: altsyncram_scc1" {  } { { "db/altsyncram_scc1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_scc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862730410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862730410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_shf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_shf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_shf " "Found entity 1: cntr_shf" {  } { { "db/cntr_shf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_shf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862730535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862730535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g1h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g1h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g1h " "Found entity 1: cntr_g1h" {  } { { "db/cntr_g1h.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_g1h.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862730692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862730692 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862731004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|dual_port_ram_sync:histogram\|altsyncram:ram_block_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862731004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862731004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862731004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862731004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862731004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862731004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862731004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862731004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862731004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862731004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862731004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862731004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862731004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862731004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862731004 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862731004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o6n1 " "Found entity 1: altsyncram_o6n1" {  } { { "db/altsyncram_o6n1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_o6n1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862731098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862731098 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_delay_GNG36NZ2PG:delay10\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_delay_GNG36NZ2PG:delay10\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862731270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_delay_GNG36NZ2PG:delay10\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1:localedgepreserve_fusion_cal_a_b_1_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_A_B_1_Cal_MeanI_VarI_CorrI_line_buffer:localedgepreserve_fusion_cal_a_b_1_cal_meani_vari_corri_line_buffer_0\|alt_dspbuilder_delay_GNG36NZ2PG:delay10\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862731270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862731270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 35 " "Parameter \"WIDTH\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862731270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862731270 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862731270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_luv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_luv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_luv " "Found entity 1: shift_taps_luv" {  } { { "db/shift_taps_luv.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_luv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862731379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862731379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ofc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ofc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ofc1 " "Found entity 1: altsyncram_ofc1" {  } { { "db/altsyncram_ofc1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_ofc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862731488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862731488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/cntr_phf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862731613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862731613 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_delay_GNF54IOIE4:delay10\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_delay_GNF54IOIE4:delay10\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862732004 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_delay_GNF54IOIE4:delay10\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2:localedgepreserve_fusion_cal_image_out_2_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA:localedgepreserve_fusion_cal_image_out_2_meana_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Image_Out_2_MeanA_line_buffer:localedgepreserve_fusion_cal_image_out_2_meana_line_buffer_0\|alt_dspbuilder_delay_GNF54IOIE4:delay10\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:result_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862732004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862732004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 32 " "Parameter \"WIDTH\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862732004 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862732004 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862732004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_nuv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_nuv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_nuv " "Found entity 1: shift_taps_nuv" {  } { { "db/shift_taps_nuv.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_nuv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862732098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862732098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gfc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gfc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gfc1 " "Found entity 1: altsyncram_gfc1" {  } { { "db/altsyncram_gfc1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_gfc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862732207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862732207 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Elaborated megafunction instantiation \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862732629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0 " "Instantiated megafunction \"Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|localedgepreserve_GN_localedgepreserve_Fusion:localedgepreserve_fusion_0\|localedgepreserve_GN_localedgepreserve_Fusion_Cal_Weight:localedgepreserve_fusion_cal_weight_0\|alt_dspbuilder_delay_GNUACQWN66:delay5\|alt_dspbuilder_SDelay:Delay1i\|altshift_taps:DelayLine_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862732629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862732629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862732629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1558862732629 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1558862732629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_hbv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_hbv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_hbv " "Found entity 1: shift_taps_hbv" {  } { { "db/shift_taps_hbv.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/shift_taps_hbv.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862732723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862732723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lcc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lcc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lcc1 " "Found entity 1: altsyncram_lcc1" {  } { { "db/altsyncram_lcc1.tdf" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/db/altsyncram_lcc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1558862732848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862732848 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "53 " "53 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1558862736004 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "multi_hier " "Starting Logic Optimization and Technology Mapping for Partition multi_hier" {  } { { "DE1_SoC_Computer.v" "Digit0" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 362 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862736301 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[0\] GND " "Pin \"HexDigit:Digit0\|segs\[0\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit0|segs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[1\] GND " "Pin \"HexDigit:Digit0\|segs\[1\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit0|segs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[2\] GND " "Pin \"HexDigit:Digit0\|segs\[2\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit0|segs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[3\] GND " "Pin \"HexDigit:Digit0\|segs\[3\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit0|segs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[4\] GND " "Pin \"HexDigit:Digit0\|segs\[4\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit0|segs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[5\] GND " "Pin \"HexDigit:Digit0\|segs\[5\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit0|segs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit0\|segs\[6\] VCC " "Pin \"HexDigit:Digit0\|segs\[6\]\" is stuck at VCC" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit0|segs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[0\] GND " "Pin \"HexDigit:Digit1\|segs\[0\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit1|segs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[1\] GND " "Pin \"HexDigit:Digit1\|segs\[1\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit1|segs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[2\] GND " "Pin \"HexDigit:Digit1\|segs\[2\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit1|segs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[3\] GND " "Pin \"HexDigit:Digit1\|segs\[3\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit1|segs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[4\] GND " "Pin \"HexDigit:Digit1\|segs\[4\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit1|segs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[5\] GND " "Pin \"HexDigit:Digit1\|segs\[5\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit1|segs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit1\|segs\[6\] VCC " "Pin \"HexDigit:Digit1\|segs\[6\]\" is stuck at VCC" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit1|segs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[0\] GND " "Pin \"HexDigit:Digit2\|segs\[0\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit2|segs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[1\] GND " "Pin \"HexDigit:Digit2\|segs\[1\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit2|segs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[2\] GND " "Pin \"HexDigit:Digit2\|segs\[2\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit2|segs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[3\] GND " "Pin \"HexDigit:Digit2\|segs\[3\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit2|segs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[4\] GND " "Pin \"HexDigit:Digit2\|segs\[4\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit2|segs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[5\] GND " "Pin \"HexDigit:Digit2\|segs\[5\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit2|segs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit2\|segs\[6\] VCC " "Pin \"HexDigit:Digit2\|segs\[6\]\" is stuck at VCC" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit2|segs[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[0\] GND " "Pin \"HexDigit:Digit3\|segs\[0\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit3|segs[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[1\] GND " "Pin \"HexDigit:Digit3\|segs\[1\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit3|segs[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[2\] GND " "Pin \"HexDigit:Digit3\|segs\[2\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit3|segs[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[3\] GND " "Pin \"HexDigit:Digit3\|segs\[3\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit3|segs[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[4\] GND " "Pin \"HexDigit:Digit3\|segs\[4\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit3|segs[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[5\] GND " "Pin \"HexDigit:Digit3\|segs\[5\]\" is stuck at GND" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit3|segs[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HexDigit:Digit3\|segs\[6\] VCC " "Pin \"HexDigit:Digit3\|segs\[6\]\" is stuck at VCC" {  } { { "hex_decoder.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/hex_decoder.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862736504 "|DE1_SoC_Computer|HexDigit:Digit3|segs[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558862736504 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "46 " "Implemented 46 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558862736520 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558862736520 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2 " "Implemented 2 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558862736520 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558862736520 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "Computer_System:The_System " "Starting Logic Optimization and Technology Mapping for Partition Computer_System:The_System" {  } { { "DE1_SoC_Computer.v" "The_System" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862736535 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_emac1_inst_MDIO~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_emac1_inst_MDIO~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 13 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO0~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO0~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 21 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO1~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO1~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 22 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO2~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO2~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 23 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO3~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_qspi_inst_IO3~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 24 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_CMD~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_CMD~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 27 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_D0~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_D0~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 28 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_D1~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_D1~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 29 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_D2~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_D2~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 31 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_sdio_inst_D3~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_sdio_inst_D3~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 32 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D0~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D0~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 33 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D1~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D1~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 34 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D2~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D2~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 35 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D3~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D3~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 36 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D4~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D4~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D5~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D5~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 38 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D6~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D6~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 39 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_usb1_inst_D7~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_usb1_inst_D7~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 40 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_i2c0_inst_SDA~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_i2c0_inst_SDA~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 51 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_i2c0_inst_SCL~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_i2c0_inst_SCL~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 52 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_i2c1_inst_SDA~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_i2c1_inst_SDA~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 53 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_i2c1_inst_SCL~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_i2c1_inst_SCL~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 54 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO09~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO09~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 55 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO35~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO35~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 56 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO40~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO40~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 57 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO41~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO41~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 58 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO48~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO48~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 59 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO53~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO53~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 60 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO54~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO54~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 61 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO61~synth " "Node \"Computer_System:The_System\|hps_io_hps_io_gpio_inst_GPIO61~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 62 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[0\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[0\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[1\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[1\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[2\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[2\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[3\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[3\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[4\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[4\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[5\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[5\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[6\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[6\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[7\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[7\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[8\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[8\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[9\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[9\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[10\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[10\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[11\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[11\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[12\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[12\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[13\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[13\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[14\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[14\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[15\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[15\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[16\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[16\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[17\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[17\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[18\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[18\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[19\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[19\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[20\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[20\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[21\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[21\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[22\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[22\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[23\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[23\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[24\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[24\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[25\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[25\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[26\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[26\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[27\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[27\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[28\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[28\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[29\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[29\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[30\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[30\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dq\[31\]~synth " "Node \"Computer_System:The_System\|memory_mem_dq\[31\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 73 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs\[0\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs\[0\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs\[1\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs\[1\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs\[2\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs\[2\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs\[3\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs\[3\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 74 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs_n\[0\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs_n\[0\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs_n\[1\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs_n\[1\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs_n\[2\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs_n\[2\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""} { "Warning" "WMLS_MLS_NODE_NAME" "Computer_System:The_System\|memory_mem_dqs_n\[3\]~synth " "Node \"Computer_System:The_System\|memory_mem_dqs_n\[3\]~synth\"" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 75 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1558862750504 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1558862750504 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Computer_System:The_System\|vga_SYNC GND " "Pin \"Computer_System:The_System\|vga_SYNC\" is stuck at GND" {  } { { "Computer_System/synthesis/Computer_System.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/Computer_System.v" 85 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1558862750520 "|DE1_SoC_Computer|Computer_System:The_System|vga_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1558862750520 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1425 " "1425 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1558862757161 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15901 " "Implemented 15901 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558862757614 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558862757614 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "70 " "Implemented 70 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1558862757614 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14621 " "Implemented 14621 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558862757614 ""} { "Info" "ICUT_CUT_TM_RAMS" "1071 " "Implemented 1071 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1558862757614 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1558862757614 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "33 " "Implemented 33 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1558862757614 ""} { "Info" "ICUT_CUT_TM_BLACKBOX" "1 " "Implemented 1 partitions" {  } {  } 0 21071 "Implemented %1!d! partitions" 0 0 "Design Software" 0 -1 1558862757614 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558862757614 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Starting Logic Optimization and Technology Mapping for Partition Computer_System_ARM_A9_HPS_hps_io_border:border" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "border" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862758676 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1558862758989 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "807 " "Implemented 807 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558862759770 ""} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Implemented 46 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558862759770 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "70 " "Implemented 70 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1558862759770 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558862759770 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1558862759770 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1558862759770 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.map.smsg " "Generated suppressed messages file C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1558862761333 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 213 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 213 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1519 " "Peak virtual memory: 1519 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558863014041 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 16:30:14 2019 " "Processing ended: Sun May 26 16:30:14 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558863014041 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:07:30 " "Elapsed time: 00:07:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558863014041 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:08:16 " "Total CPU time (on all processors): 00:08:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558863014041 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1558863014041 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1558863023354 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558863023354 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 16:30:18 2019 " "Processing started: Sun May 26 16:30:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558863023354 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1558863023354 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1558863023354 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "Top " "Using previously generated Fitter netlist for partition \"Top\"" {  } {  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863032401 ""}
{ "Warning" "WAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT" "Computer_System:The_System " "Previously generated Fitter netlist for partition \"Computer_System:The_System\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" { { "Info" "IAMERGE_PARTITION_SOURCE_OVERRIDE_POST_FIT_HELP" "" "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" {  } {  } 0 35011 "Set the option to Ignore source file changes to force the Quartus Prime software to always use a previously generated Fitter netlist" 0 0 "Design Software" 0 -1 1558863035526 ""}  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 35010 "Previously generated Fitter netlist for partition \"%1!s!\" is older than current Synthesis netlist -- using the current Synthesis netlist instead to ensure that the latest source changes are included" 0 0 "Design Software" 0 -1 1558863035526 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Computer_System:The_System " "Using synthesis netlist for partition \"Computer_System:The_System\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 498 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863035526 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Computer_System_ARM_A9_HPS_hps_io_border:border " "Using synthesis netlist for partition \"Computer_System_ARM_A9_HPS_hps_io_border:border\"" {  } { { "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io.v" 157 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863038542 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "multi_hier " "Using synthesis netlist for partition \"multi_hier\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 362 0 0 } }  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863040934 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "4 " "Resolved and merged 4 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1558863043418 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "17 0 4 0 0 " "Adding 17 node(s), including 0 DDIO, 4 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1558863044137 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863044137 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_DRIVER_CONSTANT" "47 " "Found 47 ports with constant drivers. For more information, refer to the Partition Merger report" {  } {  } 0 35048 "Found %1!d! ports with constant drivers. For more information, refer to the Partition Merger report" 0 0 "Design Software" 0 -1 1558863045996 ""}
{ "Info" "IAMERGE_QIC_ADVISOR_NO_FANOUT" "17 " "Found 17 ports with no fan-out. For more information, refer to the Partition Merger report" {  } {  } 0 35047 "Found %1!d! ports with no fan-out. For more information, refer to the Partition Merger report" 0 0 "Design Software" 0 -1 1558863045996 ""}
{ "Warning" "WAMERGE_DANGLING_ATOM_TOP" "" "Found partition port(s) not driving logic, possibly wasting area" { { "Warning" "WAMERGE_DANGLING_ATOM_NO_TIE_OFF" "Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll Computer_System:The_System\|vga_clk_clk " "Partition port \"Computer_System:The_System\|vga_clk_clk\", driven by node \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\", does not drive logic" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 35018 "Partition port \"%2!s!\", driven by node \"%1!s!\", does not drive logic" 0 0 "Design Software" 0 -1 1558863045996 "|DE1_SoC_Computer|Computer_System:The_System|vga_clk_clk"}  } {  } 0 35016 "Found partition port(s) not driving logic, possibly wasting area" 0 0 "Design Software" 0 -1 1558863045996 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1558863046215 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Design Software" 0 -1 1558863046215 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1558863046231 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Design Software" 0 -1 1558863046231 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "30 " "Design contains 30 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 187 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 188 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 193 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 230 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 234 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 234 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 234 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 234 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 247 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 250 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 251 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 252 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 254 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1558863048340 "|DE1_SoC_Computer|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1558863048340 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16787 " "Implemented 16787 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "44 " "Implemented 44 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1558863048402 ""} { "Info" "ICUT_CUT_TM_OPINS" "155 " "Implemented 155 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1558863048402 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "167 " "Implemented 167 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1558863048402 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14662 " "Implemented 14662 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1558863048402 ""} { "Info" "ICUT_CUT_TM_RAMS" "1071 " "Implemented 1071 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1558863048402 ""} { "Info" "ICUT_CUT_TM_PLLS" "4 " "Implemented 4 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1558863048402 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1558863048402 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "33 " "Implemented 33 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1558863048402 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1558863048402 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 36 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "926 " "Peak virtual memory: 926 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558863050074 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 16:30:50 2019 " "Processing ended: Sun May 26 16:30:50 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558863050074 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558863050074 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558863050074 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1558863050074 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1558863056324 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558863056324 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 16:30:51 2019 " "Processing started: Sun May 26 16:30:51 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558863056324 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1558863056324 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1558863056324 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1558863056449 ""}
{ "Info" "0" "" "Project  = DE1_SoC_Computer" {  } {  } 0 0 "Project  = DE1_SoC_Computer" 0 0 "Fitter" 0 0 1558863056449 ""}
{ "Info" "0" "" "Revision = DE1_SoC_Computer" {  } {  } 0 0 "Revision = DE1_SoC_Computer" 0 0 "Fitter" 0 0 1558863056449 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1558863057965 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC_Computer 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC_Computer\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1558863058324 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558863058403 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1558863058403 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_OUTCLK" "OUTCLK Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "OUTCLK port on the PLL is not properly connected on instance Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll. The output clock port on the PLL must be connected." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1558863059965 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/17.1/quartus/libraries/megafunctions/altera_pll.v" 748 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The output clock port on the PLL must be connected." 0 0 "Fitter" 0 -1 1558863059965 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1558863059981 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1558863061184 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "2.94 1 0 5 " "Fitter is preserving placement for 2.94 percent of the design from 1 Post-Fit partition(s) and 0 imported partition(s) of 5 total partition(s)" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partition(s) and %3!d! imported partition(s) of %4!d! total partition(s)" 0 0 "Fitter" 0 -1 1558863070528 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1558863072825 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1558863074950 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "46 366 " "No exact pin location assignment(s) for 46 pins of 366 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1558863076184 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1558863101450 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y74_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y74_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL Computer_System:The_System\|Computer_System_VGA_PLL:vga_pll\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1558863102731 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1558863102731 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "3 s (3 global) " "Promoted 3 clocks (3 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 4 global CLKCTRL_G12 " "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 4 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1558863104122 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 12383 global CLKCTRL_G5 " "Computer_System:The_System\|Computer_System_SYSTEM_PLL:system_pll\|Computer_System_SYSTEM_PLL_sys_pll:sys_pll\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 12383 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1558863104122 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 149 global CLKCTRL_G4 " "Computer_System:The_System\|Computer_System_VGA_SUBSYSTEM:vga_subsystem\|Computer_System_VGA_SUBSYSTEM_VGA_PLL:vga_pll\|Computer_System_VGA_SUBSYSTEM_VGA_PLL_video_pll:video_pll\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 149 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1558863104122 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1558863104122 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|lpm_ff:aclr_delay2\|dffs\[0\]~CLKENA0 4799 global CLKCTRL_G0 " "Computer_System:The_System\|localedgepreserve:fusion\|localedgepreserve_GN:\\localedgepreserve_GN_0:inst_localedgepreserve_GN_0\|alt_dspbuilder_clock_GNN7TLRCSZ:clock_0\|lpm_ff:aclr_delay2\|dffs\[0\]~CLKENA0 with 4799 fanout uses global clock CLKCTRL_G0" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1558863104122 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1558863104122 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1558863104122 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:02 " "Fitter periphery placement operations ending: elapsed time is 00:00:02" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558863104122 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_73q1 " "Entity dcfifo_73q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558863112903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558863112903 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558863112903 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_v2q1 " "Entity dcfifo_v2q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558863112903 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558863112903 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558863112903 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1558863112903 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1558863113247 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1558863113356 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1558863113356 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114575 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114638 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114638 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114638 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114638 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114653 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114653 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114653 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114653 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114653 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114653 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114653 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114653 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114653 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114653 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114653 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114653 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114653 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114653 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114653 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114653 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114653 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114653 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114653 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114653 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114653 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114653 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114669 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114669 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114685 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114685 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114700 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114700 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114700 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114700 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114700 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114700 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1558863114700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114700 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114700 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114700 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114700 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_Computer.sdc " "Reading SDC File: 'DE1_SoC_Computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1558863114700 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1558863114716 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1558863114716 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1558863114716 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1558863114716 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 3 -duty_cycle 50.00 -name \{The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 3 -duty_cycle 50.00 -name \{The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1558863114716 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1558863114716 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1558863114716 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 93 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114716 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114716 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 94 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(94): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863114716 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1558863114716 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558863114872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558863114872 "|DE1_SoC_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558863114872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558863114872 "|DE1_SoC_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558863114872 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1558863114872 "|DE1_SoC_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863114935 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1558863114935 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1558863115388 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1558863115388 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863115419 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1558863115419 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1558863115435 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 29 clocks " "Found 29 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000     clk_dram " "  10.000     clk_dram" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK2_50 " "  20.000    CLOCK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK3_50 " "  20.000    CLOCK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    CLOCK4_50 " "  20.000    CLOCK4_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  40.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037       tv_27m " "  37.037       tv_27m" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1558863115435 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1558863115435 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558863118419 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1558863118435 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1558863118435 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558863118482 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1558863118685 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Enable Register ON * " "Wildcard assignment \"Fast Output Enable Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1558863118685 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1558863118685 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1558863118685 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1558863118778 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1558863118825 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1558863118888 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1558863130622 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "20 Block RAM " "Packed 20 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1558863130669 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1185 DSP block " "Packed 1185 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1558863130669 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "169 " "Created 169 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1558863130669 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1558863130669 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558863132747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558863132747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558863132747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558863132747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558863132747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558863132747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558863132747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558863132747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558863132747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558863132747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558863132747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558863132747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558863132747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558863132747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558863132747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558863132747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558863132747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558863132747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558863132747 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1558863132747 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1558863132747 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:01:02 " "Fitter preparation operations ending: elapsed time is 00:01:02" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558863132747 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1558863143341 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1558863152591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:22 " "Fitter placement preparation operations ending: elapsed time is 00:01:22" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558863226359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1558863334476 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1558863396133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:03 " "Fitter placement operations ending: elapsed time is 00:01:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558863396133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1558863405446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "16.00 " "Router is attempting to preserve 16.00 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1558863417055 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "27 X33_Y35 X44_Y45 " "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45" {  } { { "loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 1 { 0 "Router estimated peak interconnect usage is 27% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45"} { { 12 { 0 ""} 33 35 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1558863449855 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1558863449855 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1558863474527 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1558863474527 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:59 " "Fitter routing operations ending: elapsed time is 00:00:59" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558863474542 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 70.77 " "Total time spent on timing analysis during the Fitter is 70.77 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1558863493558 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558863494324 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558863513684 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1558863513715 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1558863531950 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:31 " "Fitter post-fit operations ending: elapsed time is 00:01:31" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1558863584807 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1558863586870 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "97 " "Following 97 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ADC_CS_N a permanently disabled " "Pin ADC_CS_N has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { ADC_CS_N } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 191 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4614 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 198 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4619 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 199 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4620 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 201 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4622 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[0\] a permanently disabled " "Pin DRAM_DQ\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4336 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[1\] a permanently disabled " "Pin DRAM_DQ\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4337 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[2\] a permanently disabled " "Pin DRAM_DQ\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4338 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[3\] a permanently disabled " "Pin DRAM_DQ\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4339 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[4\] a permanently disabled " "Pin DRAM_DQ\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[5\] a permanently disabled " "Pin DRAM_DQ\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4341 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[6\] a permanently disabled " "Pin DRAM_DQ\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4342 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[7\] a permanently disabled " "Pin DRAM_DQ\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4343 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[8\] a permanently disabled " "Pin DRAM_DQ\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4344 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[9\] a permanently disabled " "Pin DRAM_DQ\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4345 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[10\] a permanently disabled " "Pin DRAM_DQ\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4346 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[11\] a permanently disabled " "Pin DRAM_DQ\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4347 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[12\] a permanently disabled " "Pin DRAM_DQ\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4348 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[13\] a permanently disabled " "Pin DRAM_DQ\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4349 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[14\] a permanently disabled " "Pin DRAM_DQ\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4350 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DRAM_DQ\[15\] a permanently disabled " "Pin DRAM_DQ\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 211 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4351 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4352 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4353 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4354 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4355 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4356 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4357 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4358 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4359 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4360 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4361 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4362 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4363 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4364 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4365 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4366 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4367 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4368 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4370 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4371 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4372 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4373 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4374 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4375 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4376 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4377 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4378 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4379 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4380 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4381 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4382 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4383 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4386 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 218 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4387 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4388 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4389 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4390 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4391 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4392 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4393 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4395 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4397 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4399 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4401 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4403 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4405 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4407 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4409 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4410 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4411 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4412 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4413 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4414 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4415 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4416 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4417 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4418 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4419 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4420 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4421 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4422 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 219 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4423 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 240 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4634 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 241 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 243 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4636 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 244 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 334 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1558863587354 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4552 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4546 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4547 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4548 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4549 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4550 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4553 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4554 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4555 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4556 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4557 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4558 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4559 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4560 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4561 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4562 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4563 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4564 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4565 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4566 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4567 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4568 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4569 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4570 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4571 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4572 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4573 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4574 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 281 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4575 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 282 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4576 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 282 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4577 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 282 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4578 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 282 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4579 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 283 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4580 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 283 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4581 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 283 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4582 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "DE1_SoC_Computer.v" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.v" 283 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/" { { 0 { 0 ""} 0 4583 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1558863587354 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1558863587354 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.fit.smsg " "Generated suppressed messages file C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1558863589698 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 182 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 182 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3397 " "Peak virtual memory: 3397 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558863605325 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 16:40:05 2019 " "Processing ended: Sun May 26 16:40:05 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558863605325 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:09:14 " "Elapsed time: 00:09:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558863605325 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:15:29 " "Total CPU time (on all processors): 00:15:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558863605325 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1558863605325 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1558863608590 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558863608590 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 16:40:08 2019 " "Processing started: Sun May 26 16:40:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558863608590 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1558863608590 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1558863608590 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1558863636466 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1558863641325 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "941 " "Peak virtual memory: 941 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558863641903 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 16:40:41 2019 " "Processing ended: Sun May 26 16:40:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558863641903 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558863641903 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558863641903 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1558863641903 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1558863643263 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1558863649653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1558863649653 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 26 16:40:43 2019 " "Processing started: Sun May 26 16:40:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1558863649653 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863649653 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SoC_Computer -c DE1_SoC_Computer " "Command: quartus_sta DE1_SoC_Computer -c DE1_SoC_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863649653 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863649794 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863659422 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863659500 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863659500 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_73q1 " "Entity dcfifo_73q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_2v8:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558863663364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_1v8:dffpipe12\|dffe13a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558863663364 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558863663364 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_v2q1 " "Entity dcfifo_v2q1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_4v8:dffpipe9\|dffe10a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558863663364 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_3v8:dffpipe6\|dffe7a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1558863663364 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1558863663364 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863663364 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863663833 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863663958 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863664021 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863664021 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863666568 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0_pin_map.tcl 60 * clock " "Ignored filter at hps_sdram_p0_pin_map.tcl(60): * could not be matched with a clock" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0_pin_map.tcl" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666724 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666818 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666818 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666818 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666833 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666833 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666833 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863666849 ""}
{ "Info" "ISTA_SDC_FOUND" "Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc " "Reading SDC File: 'Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666849 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666849 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666849 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666849 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666849 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666849 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666849 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666849 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666849 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666849 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666865 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666865 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666865 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666865 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666865 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666865 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666865 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666865 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666865 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666865 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666865 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666865 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666865 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666865 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666865 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666865 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666865 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666865 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666880 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666880 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666880 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666880 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666880 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666880 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666880 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666880 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666880 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666880 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666880 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666880 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666880 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666880 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666880 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666880 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666880 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666880 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666880 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666880 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666880 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666880 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666880 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666896 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666896 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666896 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666896 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666896 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666896 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666896 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666896 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666896 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666896 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666896 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666896 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666896 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666896 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666896 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666896 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666896 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666896 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666911 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666911 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666911 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666911 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666911 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666911 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666911 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666911 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666911 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666911 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666911 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666911 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666911 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666911 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666911 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666911 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666911 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666927 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666927 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666927 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666927 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666927 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666927 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666927 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666927 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666927 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666927 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666927 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666927 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666927 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666927 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666927 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666927 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666927 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Computer_System_ARM_A9_HPS_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at Computer_System_ARM_A9_HPS_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666927 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/Computer_System/synthesis/submodules/Computer_System_ARM_A9_HPS_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666927 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC_Computer.sdc " "Reading SDC File: 'DE1_SoC_Computer.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666943 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1558863666958 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1558863666958 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1558863666958 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 12 -duty_cycle 50.00 -name \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1558863666958 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 6 -duty_cycle 50.00 -name \{The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1558863666958 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666958 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666958 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 93 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(93): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK_N\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666974 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.sdc" 93 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666974 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC_Computer.sdc 94 Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints. " "Assignment set_output_delay is accepted but has some problems at DE1_SoC_Computer.sdc(94): Set_input_delay/set_output_delay has replaced one or more delays on port \"VGA_BLANK_N\". Please use -add_delay option if you meant to add additional constraints." { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK_N\]" {  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1558863666974 ""}  } { { "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.sdc" "" { Text "C:/Users/TungLT/Desktop/DE1-SoC/v2.2/verilog/DE1_SoC_Computer.sdc" 94 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863666974 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558863667161 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863667161 "|DE1_SoC_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558863667161 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863667161 "|DE1_SoC_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558863667161 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863667161 "|DE1_SoC_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863667286 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863667286 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863667568 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863667568 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863667615 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863667615 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863667615 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863667802 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1558863669318 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863669318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.550 " "Worst-case setup slack is -12.550" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.550            -305.721 clk_vga  " "  -12.550            -305.721 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.730               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.730               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.173               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.173               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669318 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.618               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   35.618               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669318 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863669318 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.058 " "Worst-case hold slack is -0.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.058              -0.072 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.058              -0.072 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.371               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.499               0.000 clk_vga  " "    8.499               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863669646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 2.971 " "Worst-case recovery slack is 2.971" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.971               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.971               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669755 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.375               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.375               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669755 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863669755 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.339 " "Worst-case removal slack is 0.339" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.339               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669865 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.470               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669865 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863669865 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.608 " "Worst-case minimum pulse width slack is 0.608" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.608               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.623               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.765               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.765               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLOCK2_50  " "    9.670               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.670               0.000 CLOCK_50  " "    9.670               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.772               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.772               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863669896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863669896 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863669896 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863670396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863670396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863670396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863670396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.086 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.086" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863670396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.439 ns " "Worst Case Available Settling Time: 17.439 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863670396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863670396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863670396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863670396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863670396 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863670396 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863670396 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863670771 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863672632 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863674773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863674773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863674773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863674773 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863674773 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863674773 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863674867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863674867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863674867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863674867 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863674867 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863674867 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863674945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863674945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863674945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863674945 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863674945 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863674945 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863675038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863675038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863675038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863675038 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863675038 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863675038 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863675179 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863675179 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|    0.6  0.583" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|    0.6  0.583" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863675179 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.303     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.303     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863675179 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863675179 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863675179 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.657  0.274" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.657  0.274" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863675179 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863675179 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863675179 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863675179 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863675504 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863675655 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863703644 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558863705628 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863705628 "|DE1_SoC_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558863705628 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863705628 "|DE1_SoC_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558863705628 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863705628 "|DE1_SoC_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863705753 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863705753 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863705769 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863705769 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863705816 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863705816 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1558863706706 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863706706 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.192 " "Worst-case setup slack is -12.192" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863706737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863706737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.192            -296.507 clk_vga  " "  -12.192            -296.507 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863706737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.727               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.727               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863706737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.353               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.353               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863706737 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.582               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   35.582               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863706737 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863706737 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.171 " "Worst-case hold slack is -0.171" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863707112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863707112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.171              -0.543 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.171              -0.543 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863707112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863707112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.337               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863707112 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.240               0.000 clk_vga  " "    8.240               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863707112 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863707112 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.093 " "Worst-case recovery slack is 3.093" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863707269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863707269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.093               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.093               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863707269 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.468               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.468               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863707269 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863707269 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.238 " "Worst-case removal slack is 0.238" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863707409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863707409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.238               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.238               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863707409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.460               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863707409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863707409 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.613 " "Worst-case minimum pulse width slack is 0.613" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863707472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863707472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.613               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863707472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.630               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863707472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863707472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863707472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.741               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.741               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863707472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLOCK2_50  " "    9.673               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863707472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.673               0.000 CLOCK_50  " "    9.673               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863707472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.754               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.754               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863707472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863707472 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863707472 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863707862 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863707862 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863707862 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863707862 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.086 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.086" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863707862 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 17.429 ns " "Worst Case Available Settling Time: 17.429 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863707862 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863707862 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863707862 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863707862 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863707862 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863707862 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863707862 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863708362 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863710128 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863712081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863712081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863712081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863712081 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863712081 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863712081 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863712206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863712206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863712206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863712206 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863712206 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863712206 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863712331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863712331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863712331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863712331 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863712331 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863712331 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863712456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863712456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863712456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863712456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863712456 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863712456 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863712628 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863712628 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.588  0.582" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.588  0.582" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863712628 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.33     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.33     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863712628 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863712628 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863712628 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.663  0.313" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.663  0.313" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863712628 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863712628 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863712628 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863712628 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863712987 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863713425 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863742097 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558863744066 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863744066 "|DE1_SoC_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558863744066 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863744066 "|DE1_SoC_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558863744066 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863744066 "|DE1_SoC_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863744248 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863744248 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863744264 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863744264 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863744332 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863744332 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1558863744766 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863744766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.615 " "Worst-case setup slack is -7.615" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863744875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863744875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.615            -185.579 clk_vga  " "   -7.615            -185.579 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863744875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863744875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.678               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.678               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863744875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.362               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.362               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863744875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863744875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.002 " "Worst-case hold slack is -0.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863745442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863745442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.002              -0.002 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.002              -0.002 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863745442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863745442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.182               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863745442 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.504               0.000 clk_vga  " "    4.504               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863745442 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863745442 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.727 " "Worst-case recovery slack is 3.727" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863745714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863745714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.727               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863745714 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.111               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.111               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863745714 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863745714 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.203 " "Worst-case removal slack is 0.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863745961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863745961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.203               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.203               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863745961 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863745961 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863745961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.883 " "Worst-case minimum pulse width slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863746128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863746128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863746128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863746128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863746128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863746128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.880               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.880               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863746128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK2_50  " "    9.336               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863746128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.336               0.000 CLOCK_50  " "    9.336               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863746128 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.886               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.886               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863746128 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863746128 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863746130 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863746644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863746644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863746644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863746644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.086 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.086" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863746644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.516 ns " "Worst Case Available Settling Time: 18.516 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863746644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863746644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863746644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863746644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863746644 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863746644 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863746644 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863747524 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863749926 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863752942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863752942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863752942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863752942 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863752942 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863752942 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863753129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863753129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863753129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863753129 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863753129 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863753129 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863753332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863753332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863753332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863753332 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863753332 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863753332 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863753535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863753535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863753535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863753535 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863753535 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863753535 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863753801 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863753801 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.639" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.639" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863753801 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863753801 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863753801 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863753801 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.72   0.41" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.72   0.41" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863753801 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863753801 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863753801 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863753817 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863754379 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558863756120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863756120 "|DE1_SoC_Computer|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558863756120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863756120 "|DE1_SoC_Computer|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1558863756120 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863756120 "|DE1_SoC_Computer|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|fpga2hps\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|fpga2hps~FF_3377" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: The_System\|arm_a9_hps\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout " "Cell: The_System\|vga_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: coreclkin  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1558863756277 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863756277 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863756277 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863756277 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1558863756323 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863756323 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1558863756745 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863756745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.218 " "Worst-case setup slack is -7.218" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863756902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863756902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.218            -175.340 clk_vga  " "   -7.218            -175.340 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863756902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863756902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.311               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.311               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863756902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.492               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   37.492               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863756902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863756902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.070 " "Worst-case hold slack is -0.070" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863757433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863757433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.070              -0.157 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.070              -0.157 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863757433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863757433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.171               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863757433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.142               0.000 clk_vga  " "    4.142               0.000 clk_vga " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863757433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863757433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.825 " "Worst-case recovery slack is 3.825" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863757698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863757698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.825               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.825               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863757698 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.253               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.253               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863757698 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863757698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.129 " "Worst-case removal slack is 0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863757948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863757948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.129               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.129               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863757948 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863757948 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863757948 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.887 " "Worst-case minimum pulse width slack is 0.887" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863758152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863758152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863758152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 Computer_System:The_System\|Computer_System_ARM_A9_HPS:arm_a9_hps\|Computer_System_ARM_A9_HPS_hps_io:hps_io\|Computer_System_ARM_A9_HPS_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863758152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863758152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863758152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.882               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.882               0.000 The_System\|system_pll\|sys_pll\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863758152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK2_50  " "    9.286               0.000 CLOCK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863758152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.286               0.000 CLOCK_50  " "    9.286               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863758152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.889               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.889               0.000 The_System\|vga_subsystem\|vga_pll\|video_pll\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1558863758152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863758152 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863758152 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 35 synchronizer chains. " "Report Metastability: Found 35 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863758652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863758652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 35 " "Number of Synchronizer Chains Found: 35" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863758652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 3 Registers " "Shortest Synchronizer Chain: 3 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863758652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.086 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.086" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863758652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.594 ns " "Worst Case Available Settling Time: 18.594 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863758652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863758652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863758652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863758652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863758652 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1558863758652 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863758652 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863759861 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863762355 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863765516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863765516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863765516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863765516 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863765516 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863765516 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863765750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863765750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863765750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863765750 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863765750 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863765750 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863765972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863765972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863765972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863765972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863765972 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863765972 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:The_System\|*:arm_a9_hps\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863766203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863766203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863766203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863766203 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1558863766203 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863766203 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: The_System\|arm_a9_hps\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863766477 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863766478 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.661" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.661" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863766478 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863766478 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863766478 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863766478 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.717  0.438" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.717  0.438" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863766478 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863766479 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863766479 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" 0 0 "TimeQuest Timing Analyzer" 0 0 1558863766479 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863776177 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863776180 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 169 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 169 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1783 " "Peak virtual memory: 1783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1558863778025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 26 16:42:58 2019 " "Processing ended: Sun May 26 16:42:58 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1558863778025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:15 " "Elapsed time: 00:02:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1558863778025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:49 " "Total CPU time (on all processors): 00:02:49" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1558863778025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863778025 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 600 s " "Quartus Prime Full Compilation was successful. 0 errors, 600 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1558863782474 ""}
