$date
	Fri Apr  7 19:26:04 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 16 ! bus [15:0] $end
$var reg 8 " busSet [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ enable $end
$var reg 1 % increment $end
$var reg 1 & latch $end
$scope module cpu $end
$var wire 16 ' MAR_RAM [15:0] $end
$var wire 16 ( bus [15:0] $end
$var wire 1 ) clk $end
$var reg 1 * MAR_LE $end
$var reg 1 + MAR_OE $end
$var reg 1 , RAM_OE $end
$var reg 1 - RAM_WE $end
$scope module MAR $end
$var wire 1 ) clk $end
$var wire 16 . data_in [15:0] $end
$var wire 16 / data_out [15:0] $end
$var wire 1 0 enable $end
$var wire 1 1 latch $end
$var reg 16 2 data_internal [15:0] $end
$upscope $end
$scope module RAM $end
$var wire 1 3 OE $end
$var wire 1 4 WE $end
$var wire 16 5 address [15:0] $end
$var wire 1 ) clk $end
$var wire 8 6 data [7:0] $end
$upscope $end
$upscope $end
$scope module regA $end
$var wire 1 ) clk $end
$var wire 8 7 data_in [7:0] $end
$var wire 8 8 data_out [7:0] $end
$var wire 1 9 enable $end
$var wire 1 : increment $end
$var wire 1 ; latch $end
$var reg 8 < data_internal [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx <
0;
0:
09
bz 8
b100010 7
b100010 6
bz 5
04
03
bx 2
01
00
bz /
bz00100010 .
0-
0,
0+
0*
0)
bz00100010 (
bz '
0&
0%
0$
0#
b100010 "
bz00100010 !
$end
#1
1#
1)
#2
0#
0)
#3
1#
1)
#4
0#
0)
#5
1#
1)
#6
0#
0)
#7
1#
1)
#8
0#
0)
#9
1#
1)
#10
bx00100010 !
bx00100010 (
bx00100010 .
bx 8
0#
0)
1$
19
#11
1#
1)
#12
bz00100010 !
bz00100010 (
bz00100010 .
bz 8
0#
0)
0$
09
#13
1#
1)
#14
0#
0)
#15
1#
1)
#16
0#
0)
#17
b100010 <
1#
1)
1&
1;
#18
0#
0)
#19
1#
1)
0&
0;
#20
0#
0)
#21
1#
1)
#22
0#
0)
#23
1#
1)
#24
b10001000100010 !
b10001000100010 (
b10001000100010 .
b100010 8
0#
0)
1$
19
#25
1#
1)
#26
bz00100010 !
bz00100010 (
bz00100010 .
bz 8
0#
0)
0$
09
#27
1#
1)
#28
0#
0)
#29
1#
1)
#30
0#
0)
#31
b100011 <
1#
1)
1%
1:
#32
0#
0)
#33
b100100 <
1#
1)
#34
0#
0)
0%
0:
#35
1#
1)
#36
0#
0)
#37
1#
1)
#38
0#
0)
#39
b10010000100010 !
b10010000100010 (
b10010000100010 .
b100100 8
1#
1)
1$
19
#40
0#
0)
#41
bz00100010 !
bz00100010 (
bz00100010 .
bz 8
1#
1)
0$
09
#42
0#
0)
#43
1#
1)
#44
0#
0)
#45
1#
1)
#46
0#
0)
#47
1#
1)
#48
0#
0)
#49
1#
1)
#50
0#
0)
#51
1#
1)
#52
0#
0)
#53
1#
1)
#54
0#
0)
#55
1#
1)
#56
0#
0)
#57
1#
1)
#58
0#
0)
#59
1#
1)
#60
0#
0)
#61
1#
1)
#62
0#
0)
#63
1#
1)
#64
0#
0)
#65
1#
1)
#66
0#
0)
#67
1#
1)
#68
0#
0)
#69
1#
1)
#70
0#
0)
#71
1#
1)
#72
0#
0)
#73
1#
1)
#74
0#
0)
#75
1#
1)
#76
0#
0)
#77
1#
1)
#78
0#
0)
#79
1#
1)
#80
0#
0)
#81
1#
1)
#82
0#
0)
#83
1#
1)
#84
0#
0)
#85
1#
1)
#86
0#
0)
#87
1#
1)
#88
0#
0)
#89
1#
1)
#90
0#
0)
#91
1#
1)
#92
0#
0)
#93
1#
1)
#94
0#
0)
#95
1#
1)
#96
0#
0)
#97
1#
1)
#98
0#
0)
#99
1#
1)
#100
0#
0)
#101
1#
1)
#102
0#
0)
#103
1#
1)
#104
0#
0)
#105
1#
1)
#106
0#
0)
#107
1#
1)
#108
0#
0)
#109
1#
1)
#110
0#
0)
#111
1#
1)
#112
0#
0)
#113
1#
1)
#114
0#
0)
#115
1#
1)
#116
0#
0)
#117
1#
1)
#118
0#
0)
#119
1#
1)
#120
0#
0)
#121
1#
1)
#122
0#
0)
#123
1#
1)
#124
0#
0)
#125
1#
1)
#126
0#
0)
#127
1#
1)
#128
0#
0)
#129
1#
1)
#130
0#
0)
#131
1#
1)
#132
0#
0)
#133
1#
1)
#134
0#
0)
#135
1#
1)
#136
0#
0)
#137
1#
1)
#138
0#
0)
#139
1#
1)
#140
0#
0)
#141
1#
1)
