# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:17 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 11:09:17 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:17 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:09:17 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:17 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 11:09:17 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:17 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 11:09:17 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:17 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:09:17 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:17 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 11:09:17 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:17 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 11:09:17 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:17 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 11:09:17 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:17 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 11:09:18 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:18 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 11:09:18 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:18 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:09:18 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:18 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:09:18 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:18 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 11:09:18 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:18 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 11:09:18 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:18 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:09:18 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:18 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 11:09:18 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:18 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 11:09:18 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:18 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:09:18 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:18 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 11:09:18 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:18 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 11:09:18 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:18 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 11:09:18 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:18 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:09:18 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:18 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:09:19 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:19 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 11:09:19 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:19 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 11:09:19 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:19 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 11:09:19 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:09:19 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 11:09:19 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 11:09:20 on Nov 10,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 15 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 75 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 95 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 115 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 115 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 735 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 735 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 745 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 745 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 755 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 755 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 765 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 765 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 775 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 775 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 785 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 785 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 795 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 795 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 805 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 805 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 815 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 815 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 825 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 825 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 835 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 835 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 845 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 845 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 855 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 855 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 865 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 865 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 875 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 875 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 885 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 885 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 895 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 895 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 905 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 905 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 1015 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
# WARNING: No extended dataflow license exists
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:31 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 11:36:31 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:31 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:36:31 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:31 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 11:36:31 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:32 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 11:36:32 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:32 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:36:32 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:32 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 11:36:32 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:32 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 11:36:32 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:32 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 11:36:32 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:32 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 11:36:32 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:32 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 11:36:32 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:32 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:36:32 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:32 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:36:32 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:32 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 11:36:32 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:32 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 11:36:32 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:32 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:36:32 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:32 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 11:36:32 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:32 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 11:36:32 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:32 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:36:32 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:32 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 11:36:32 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:32 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 11:36:32 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:32 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 11:36:33 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:33 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:36:33 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:33 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:36:33 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:33 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 11:36:33 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:33 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 11:36:33 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:33 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 11:36:33 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:33 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 11:36:33 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:36:34 on Nov 10,2025, Elapsed time: 0:27:14
# Errors: 133, Warnings: 2
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 11:36:34 on Nov 10,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 15 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 735 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 745 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 755 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 765 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 775 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 785 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 795 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 805 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 815 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 825 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 835 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 845 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 855 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 865 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 875 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 885 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 895 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 905 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 915 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 925 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 935 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 945 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 955 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 965 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 975 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 985 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 995 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1005 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1015 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 1015 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
add wave -position end  sim:/singleCycle_testbench/dut/instr
write format wave -window .main_pane.wave.interior.cs.body.pw.wf {C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/wave.do}
restart -f
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 15 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 735 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 745 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 755 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 765 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 775 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 785 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 795 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 805 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 815 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 825 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 835 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 845 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 855 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 865 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 875 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 885 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 895 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 905 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 915 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 925 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 935 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 945 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 955 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 965 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 975 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 985 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 995 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1005 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1015 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 1015 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
add wave -position end  sim:/singleCycle_testbench/dut/shifty/result
restart -f
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 15 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 735 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 745 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 755 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 765 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 775 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 785 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 795 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 805 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 815 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 825 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 835 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 845 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 855 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 865 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 875 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 885 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 895 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 905 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 915 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 925 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 935 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 945 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 955 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 965 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 975 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 985 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 995 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1005 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1015 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 1015 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
add wave -position 8  sim:/singleCycle_testbench/dut/ALU/zero
restart -f
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 15 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 735 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 745 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 755 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 765 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 775 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 785 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 795 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 805 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 815 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 825 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 835 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 845 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 855 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 865 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 875 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 885 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 895 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 905 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 915 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 925 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 935 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 945 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 955 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 965 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 975 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 985 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 995 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1005 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1015 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 1015 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
add wave -position 9  sim:/singleCycle_testbench/dut/ALUz
restart -f
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 15 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 735 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 745 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 755 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 765 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 775 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 785 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 795 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 805 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 815 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 825 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 835 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 845 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 855 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 865 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 875 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 885 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 895 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 905 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 915 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 925 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 935 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 945 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 955 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 965 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 975 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 985 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 995 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1005 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1015 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 1015 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:16 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 11:58:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:16 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:58:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:16 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 11:58:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:16 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 11:58:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:16 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:58:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:16 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 11:58:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:16 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 11:58:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:17 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 11:58:17 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:17 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 11:58:17 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:17 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 11:58:17 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:17 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:58:17 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:17 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:58:17 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:17 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 11:58:17 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:17 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 11:58:17 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:17 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:58:17 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:17 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 11:58:17 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:17 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 11:58:17 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:17 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:58:17 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:17 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 11:58:17 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:17 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 11:58:17 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:17 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 11:58:17 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:17 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:58:17 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:17 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:58:17 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:17 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 11:58:17 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:17 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 11:58:18 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:18 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 11:58:18 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:18 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 11:58:18 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:58:19 on Nov 10,2025, Elapsed time: 0:21:45
# Errors: 1075, Warnings: 5
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 11:58:19 on Nov 10,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# ** Error: (vish-4014) No objects found matching '/mux2_1_testbench/i0'.
# Executing ONERROR command at macro ./mux2_1_wave.do line 3
# ** Error: (vish-4014) No objects found matching '/mux2_1_testbench/i1'.
# Executing ONERROR command at macro ./mux2_1_wave.do line 4
# ** Error: (vish-4014) No objects found matching '/mux2_1_testbench/sel'.
# Executing ONERROR command at macro ./mux2_1_wave.do line 5
# ** Error: (vish-4014) No objects found matching '/mux2_1_testbench/out'.
# Executing ONERROR command at macro ./mux2_1_wave.do line 6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# 10300000.00 ns testing subtraction and overflow
# 10400000.00 ns testing subtraction: negative and carry out
# 10500000.00 ns testing bit wise & - false
# 10600000.00 ns testing bit wise & - true
# 10700000.00 ns testing bit wise OR
# 10800000.00 ns testing bit wise XOR
add wave -position end  sim:/alustim/A
add wave -position end  sim:/alustim/ALU_ADD
add wave -position end  sim:/alustim/ALU_AND
add wave -position end  sim:/alustim/ALU_OR
add wave -position end  sim:/alustim/ALU_PASS_B
add wave -position end  sim:/alustim/ALU_SUBTRACT
add wave -position end  sim:/alustim/ALU_XOR
add wave -position end  sim:/alustim/B
add wave -position end  sim:/alustim/carry_out
add wave -position end  sim:/alustim/cntrl
add wave -position end  sim:/alustim/delay
add wave -position end  sim:/alustim/i
add wave -position end  sim:/alustim/negative
add wave -position end  sim:/alustim/overflow
add wave -position end  sim:/alustim/result
add wave -position end  sim:/alustim/test_val
add wave -position end  sim:/alustim/zero
restart -f
run -all
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# 10300000.00 ns testing subtraction and overflow
# 10400000.00 ns testing subtraction: negative and carry out
# 10500000.00 ns testing bit wise & - false
# 10600000.00 ns testing bit wise & - true
# 10700000.00 ns testing bit wise OR
# 10800000.00 ns testing bit wise XOR
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:50 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 11:58:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:50 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:58:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:50 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 11:58:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:50 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 11:58:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:50 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:58:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:50 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 11:58:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:50 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 11:58:51 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:51 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 11:58:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:51 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 11:58:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:51 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 11:58:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:51 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:58:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:51 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:58:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:51 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 11:58:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:51 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 11:58:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:51 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:58:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:51 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 11:58:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:51 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 11:58:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:51 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:58:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:51 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 11:58:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:51 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 11:58:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:51 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 11:58:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:51 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:58:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:51 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:58:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:51 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 11:58:52 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:52 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 11:58:52 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:52 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 11:58:52 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:58:52 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 11:58:52 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:58:53 on Nov 10,2025, Elapsed time: 0:00:34
# Errors: 12, Warnings: 0
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 11:58:53 on Nov 10,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 15 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 735 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 745 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 755 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 765 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 775 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 785 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 795 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 805 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 815 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 825 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 835 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 845 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 855 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 865 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 875 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 885 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 895 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 905 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 915 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 925 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 935 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 945 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 955 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 965 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 975 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 985 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 995 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1005 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1015 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 1015 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
add wave -position 8  sim:/singleCycle_testbench/dut/ALUz
add wave -position end  sim:/singleCycle_testbench/dut/ALU/zero
restart -f
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 15 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 735 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 745 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 755 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 765 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 775 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 785 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 795 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 805 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 815 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 825 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 835 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 845 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 855 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 865 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 875 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 885 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 895 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 905 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 915 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 925 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 935 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 945 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 955 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 965 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 975 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 985 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 995 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1005 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1015 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 1015 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:04 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 12:55:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:04 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 12:55:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:04 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 12:55:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:04 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 12:55:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:04 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 12:55:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:04 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 12:55:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:04 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 12:55:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:04 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 12:55:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:04 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 12:55:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:04 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 12:55:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:04 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:55:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:04 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:55:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:04 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 12:55:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:04 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# 
# Top level modules:
# 	nor_64
# End time: 12:55:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:04 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:55:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:04 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 12:55:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:04 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 12:55:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:04 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:55:05 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:05 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 12:55:05 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:05 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 12:55:05 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:05 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 12:55:05 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:05 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:55:05 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:05 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:55:05 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:05 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 12:55:05 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:05 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 12:55:05 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:05 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 12:55:05 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:55:05 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 12:55:05 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:55:08 on Nov 10,2025, Elapsed time: 0:56:15
# Errors: 430, Warnings: 2
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 12:55:08 on Nov 10,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 15 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 735 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 745 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 755 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 765 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 775 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 785 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 795 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 805 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 815 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 825 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 835 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 845 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 855 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 865 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 875 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 885 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 895 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 905 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 915 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 925 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 935 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 945 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 955 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 965 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 975 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 985 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 995 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1005 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1015 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 1015 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:03 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 13:03:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:03 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:03:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:03 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 13:03:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:03 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 13:03:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:03 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:03:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:03 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 13:03:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:03 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 13:03:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:03 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 13:03:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:03 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 13:03:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:03 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 13:03:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:03 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:03:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:03 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:03:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:03 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 13:03:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:03 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 13:03:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:03 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:03:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:03 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 13:03:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:03 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 13:03:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:03 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 13:03:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:04 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 13:03:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:04 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 13:03:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:04 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 13:03:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:04 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:03:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:04 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:03:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:04 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 13:03:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:04 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 13:03:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:04 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 13:03:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:03:04 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 13:03:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:03:05 on Nov 10,2025, Elapsed time: 0:07:57
# Errors: 215, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work nor_64_tb 
# Start time: 13:03:05 on Nov 10,2025
# Loading sv_std.std
# Loading work.nor_64_tb
# Loading work.nor_64
# Loading work.nor_16
# ** Error: (vsim-8378) ./nor_64.sv(22): Port size (1) does not match connection size (64) for implicit .name connection port 'out'. The port definition is at: ./nor_64.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /nor_64_tb/dut File: ./nor_64.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab2.do PAUSED at line 40
do runlab2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:02 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 13:06:02 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:02 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:06:02 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:02 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 13:06:02 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:02 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 13:06:03 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:03 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:06:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:03 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 13:06:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:03 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 13:06:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:03 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 13:06:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:03 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 13:06:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:03 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 13:06:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:03 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:06:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:03 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:06:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:03 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 13:06:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:03 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 13:06:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:03 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:06:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:03 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 13:06:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:03 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 13:06:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:03 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 13:06:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:03 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 13:06:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:03 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 13:06:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:03 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 13:06:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:03 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:06:03 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:03 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:06:04 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:04 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 13:06:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:04 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 13:06:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:04 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 13:06:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:04 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 13:06:04 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work nor_64_tb 
# Start time: 13:03:05 on Nov 10,2025
# Loading sv_std.std
# Loading work.nor_64_tb
# Loading work.nor_64
# Loading work.nor_16
# ** Error: (vsim-8378) ./nor_64.sv(22): Port size (1) does not match connection size (64) for implicit .name connection port 'out'. The port definition is at: ./nor_64.sv(3).
#    Time: 0 ps  Iteration: 0  Instance: /nor_64_tb/dut File: ./nor_64.sv
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab2.do PAUSED at line 40
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:29 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 13:06:29 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:29 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:06:29 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:29 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 13:06:29 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:29 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 13:06:29 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:29 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:06:29 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:29 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 13:06:29 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:29 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 13:06:29 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:29 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 13:06:29 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:29 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 13:06:29 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:29 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 13:06:29 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:29 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:06:29 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:29 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:06:29 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:29 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 13:06:30 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:30 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 13:06:30 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:30 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:06:30 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:30 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 13:06:30 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:30 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 13:06:30 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:30 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 13:06:30 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:30 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 13:06:30 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:30 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 13:06:30 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:30 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 13:06:30 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:30 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:06:30 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:30 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:06:30 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:30 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 13:06:30 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:30 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 13:06:30 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:30 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 13:06:30 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:30 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 13:06:30 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 13:03:05 on Nov 10,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 15 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# Break key hit
# Simulation stop requested.
do runlab2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:39 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 13:06:39 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:39 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:06:39 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:39 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 13:06:39 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:39 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 13:06:39 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:39 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:06:39 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:39 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 13:06:39 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:39 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 13:06:39 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:39 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 13:06:39 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:39 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 13:06:39 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:39 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 13:06:39 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:39 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:06:39 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:40 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:06:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:40 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 13:06:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:40 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 13:06:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:40 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:06:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:40 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 13:06:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:40 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 13:06:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:40 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 13:06:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:40 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 13:06:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:40 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 13:06:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:40 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 13:06:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:40 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:06:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:40 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:06:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:40 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 13:06:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:40 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 13:06:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:40 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 13:06:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:06:40 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 13:06:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:06:41 on Nov 10,2025, Elapsed time: 0:03:36
# Errors: 164, Warnings: 1
# vsim -voptargs=""+acc"" -t 1ps -lib work nor_64_tb 
# Start time: 13:06:41 on Nov 10,2025
# Loading sv_std.std
# Loading work.nor_64_tb
# Loading work.nor_64
# Loading work.nor_16
# ** Error: (vish-4014) No objects found matching '/mux2_1_testbench/i0'.
# Executing ONERROR command at macro ./mux2_1_wave.do line 3
# ** Error: (vish-4014) No objects found matching '/mux2_1_testbench/i1'.
# Executing ONERROR command at macro ./mux2_1_wave.do line 4
# ** Error: (vish-4014) No objects found matching '/mux2_1_testbench/sel'.
# Executing ONERROR command at macro ./mux2_1_wave.do line 5
# ** Error: (vish-4014) No objects found matching '/mux2_1_testbench/out'.
# Executing ONERROR command at macro ./mux2_1_wave.do line 6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
add wave -position end  sim:/nor_64_tb/in
add wave -position end  sim:/nor_64_tb/out
restart -f
run -all
do runlab2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:49 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 13:08:49 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:49 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:08:49 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:49 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 13:08:49 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:49 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 13:08:49 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:49 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:08:49 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:49 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 13:08:49 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:49 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 13:08:49 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:49 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 13:08:49 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:49 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 13:08:49 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:49 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 13:08:49 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:49 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:08:49 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:49 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:08:49 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:49 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 13:08:50 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:50 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 13:08:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:50 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:08:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:50 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 13:08:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:50 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 13:08:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:50 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 13:08:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:50 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 13:08:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:50 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 13:08:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:50 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 13:08:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:50 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:08:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:50 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:08:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:50 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 13:08:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:50 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 13:08:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:50 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 13:08:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:08:50 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 13:08:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:08:51 on Nov 10,2025, Elapsed time: 0:02:10
# Errors: 12, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 13:08:51 on Nov 10,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# ** Error: (vish-4014) No objects found matching '/mux2_1_testbench/i0'.
# Executing ONERROR command at macro ./mux2_1_wave.do line 3
# ** Error: (vish-4014) No objects found matching '/mux2_1_testbench/i1'.
# Executing ONERROR command at macro ./mux2_1_wave.do line 4
# ** Error: (vish-4014) No objects found matching '/mux2_1_testbench/sel'.
# Executing ONERROR command at macro ./mux2_1_wave.do line 5
# ** Error: (vish-4014) No objects found matching '/mux2_1_testbench/out'.
# Executing ONERROR command at macro ./mux2_1_wave.do line 6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# 10300000.00 ns testing subtraction and overflow
# 10400000.00 ns testing subtraction: negative and carry out
# 10500000.00 ns testing bit wise & - false
# 10600000.00 ns testing bit wise & - true
# 10700000.00 ns testing bit wise OR
# 10800000.00 ns testing bit wise XOR
add wave -position end  sim:/alustim/A
add wave -position end  sim:/alustim/ALU_ADD
add wave -position end  sim:/alustim/ALU_AND
add wave -position end  sim:/alustim/ALU_OR
add wave -position end  sim:/alustim/ALU_PASS_B
add wave -position end  sim:/alustim/ALU_SUBTRACT
add wave -position end  sim:/alustim/ALU_XOR
add wave -position end  sim:/alustim/B
add wave -position end  sim:/alustim/carry_out
add wave -position end  sim:/alustim/cntrl
add wave -position end  sim:/alustim/delay
add wave -position end  sim:/alustim/i
add wave -position end  sim:/alustim/negative
add wave -position end  sim:/alustim/overflow
add wave -position end  sim:/alustim/result
add wave -position end  sim:/alustim/test_val
add wave -position end  sim:/alustim/zero
restart -f
run -all
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# 10300000.00 ns testing subtraction and overflow
# 10400000.00 ns testing subtraction: negative and carry out
# 10500000.00 ns testing bit wise & - false
# 10600000.00 ns testing bit wise & - true
# 10700000.00 ns testing bit wise OR
# 10800000.00 ns testing bit wise XOR
do runlab2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:55 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 13:13:55 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:55 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:13:55 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:55 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 13:13:55 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:55 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 13:13:55 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:55 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:13:55 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:55 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 13:13:55 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:55 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 13:13:56 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:56 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 13:13:56 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:56 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 13:13:56 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:56 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 13:13:56 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:56 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:13:56 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:13:56 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# ** Error: (vlog-13069) ./alustim.sv(107): near "'0": syntax error, unexpected UNSIZED_BIT.
# End time: 13:13:56 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab2.do line 18
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alustim.sv""
do runlab2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:34 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 13:16:34 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:34 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:16:34 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:34 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 13:16:34 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:34 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 13:16:34 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:34 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:16:34 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:34 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 13:16:34 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:34 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 13:16:34 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:34 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 13:16:34 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:34 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 13:16:34 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:34 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 13:16:34 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:34 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:16:35 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:16:35 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# ** Error: (vlog-13069) ./alustim.sv(107): near "'0": syntax error, unexpected UNSIZED_BIT.
# End time: 13:16:35 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab2.do line 18
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./alustim.sv""
do runlab2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:15 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 13:17:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:15 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:17:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:15 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 13:17:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:15 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 13:17:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:15 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:17:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:15 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 13:17:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:15 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 13:17:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:15 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 13:17:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:15 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 13:17:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:15 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 13:17:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:15 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:17:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:15 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:17:16 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 13:17:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 13:17:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:17:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 13:17:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 13:17:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 13:17:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 13:17:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 13:17:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 13:17:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:17:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:17:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 13:17:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 13:17:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 13:17:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:17:16 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 13:17:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:17:18 on Nov 10,2025, Elapsed time: 0:08:27
# Errors: 20, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 13:17:18 on Nov 10,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# ** Error: (vish-4014) No objects found matching '/mux2_1_testbench/i0'.
# Executing ONERROR command at macro ./mux2_1_wave.do line 3
# ** Error: (vish-4014) No objects found matching '/mux2_1_testbench/i1'.
# Executing ONERROR command at macro ./mux2_1_wave.do line 4
# ** Error: (vish-4014) No objects found matching '/mux2_1_testbench/sel'.
# Executing ONERROR command at macro ./mux2_1_wave.do line 5
# ** Error: (vish-4014) No objects found matching '/mux2_1_testbench/out'.
# Executing ONERROR command at macro ./mux2_1_wave.do line 6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# 10300000.00 ns testing subtraction and overflow
# 10400000.00 ns testing subtraction: negative and carry out
# 10500000.00 ns testing bit wise & - false
# 10600000.00 ns testing bit wise & - true
# 10700000.00 ns testing bit wise OR
# 10800000.00 ns testing bit wise XOR
# 10900000.00 ns testing PASSB
add wave -position end  sim:/alustim/A
add wave -position end  sim:/alustim/ALU_ADD
add wave -position end  sim:/alustim/ALU_AND
add wave -position end  sim:/alustim/ALU_OR
add wave -position end  sim:/alustim/ALU_PASS_B
add wave -position end  sim:/alustim/ALU_SUBTRACT
add wave -position end  sim:/alustim/ALU_XOR
add wave -position end  sim:/alustim/B
add wave -position end  sim:/alustim/carry_out
add wave -position end  sim:/alustim/cntrl
add wave -position end  sim:/alustim/delay
add wave -position end  sim:/alustim/i
add wave -position end  sim:/alustim/negative
add wave -position end  sim:/alustim/overflow
add wave -position end  sim:/alustim/result
add wave -position end  sim:/alustim/test_val
add wave -position end  sim:/alustim/zero
run -all
restart -f
run -all
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# 10300000.00 ns testing subtraction and overflow
# 10400000.00 ns testing subtraction: negative and carry out
# 10500000.00 ns testing bit wise & - false
# 10600000.00 ns testing bit wise & - true
# 10700000.00 ns testing bit wise OR
# 10800000.00 ns testing bit wise XOR
# 10900000.00 ns testing PASSB
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:24 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 13:21:24 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:24 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:21:24 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:24 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 13:21:24 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:24 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 13:21:24 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:24 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:21:24 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:24 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 13:21:24 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:24 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 13:21:24 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:24 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 13:21:24 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:24 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 13:21:25 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:25 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 13:21:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:25 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:21:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:25 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:21:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:25 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 13:21:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:25 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 13:21:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:25 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:21:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:25 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 13:21:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:25 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 13:21:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:25 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 13:21:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:25 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 13:21:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:25 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 13:21:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:25 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 13:21:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:25 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:21:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:25 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:21:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:25 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 13:21:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:25 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 13:21:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:25 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 13:21:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:21:25 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 13:21:26 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 13:21:27 on Nov 10,2025, Elapsed time: 0:04:09
# Errors: 12, Warnings: 0
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 13:21:27 on Nov 10,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 15 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 735 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 745 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 755 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 765 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 775 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 785 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 795 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 805 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 815 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 825 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 835 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 845 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 855 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 865 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 875 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 885 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 895 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 905 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 915 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 925 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 935 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 945 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 955 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 965 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 975 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 985 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 995 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1005 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1015 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 1015 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:05 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 13:30:05 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:05 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:30:05 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:05 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 13:30:05 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:05 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 13:30:05 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:05 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:30:05 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:05 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 13:30:05 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:05 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 13:30:05 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:05 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 13:30:05 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:06 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 13:30:06 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:06 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 13:30:06 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:06 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:30:06 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:06 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:30:06 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:06 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 13:30:06 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:06 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 13:30:06 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:06 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:30:06 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:06 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 13:30:06 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:06 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 13:30:06 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:06 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 13:30:06 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:06 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 13:30:06 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:06 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 13:30:06 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:06 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 13:30:06 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:06 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:30:06 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:06 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:30:06 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:06 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 13:30:06 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:06 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 13:30:06 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:06 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 13:30:07 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:30:07 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 13:30:07 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:30:12 on Nov 10,2025, Elapsed time: 0:08:45
# Errors: 215, Warnings: 1
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 13:30:12 on Nov 10,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 15 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 85 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 105 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 125 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 135 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 145 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 155 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 165 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 175 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 185 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 195 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 205 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 215 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 225 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 235 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 245 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 255 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 265 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 275 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 285 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 295 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 305 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 315 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 325 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 335 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 345 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 355 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 365 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 375 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 385 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 395 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 405 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 415 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 425 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 435 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 445 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 455 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 465 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 475 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 485 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 495 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 505 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 515 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 525 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 535 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 545 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 555 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 565 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 575 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 585 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 595 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 605 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 615 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 625 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 635 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 645 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 655 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 665 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 675 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 685 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 695 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 705 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 715 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 725 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 735 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 745 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 755 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 765 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 775 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 785 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 795 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 805 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 815 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 825 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 835 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 845 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 855 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 865 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 875 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 885 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 895 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 905 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 915 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 925 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 935 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 945 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 955 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 965 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 975 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 985 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 995 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1005 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1015 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 1015 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:08 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 13:36:08 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:08 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:36:08 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:08 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 13:36:08 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:08 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 13:36:08 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:08 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:36:08 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:08 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 13:36:08 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:09 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 13:36:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:09 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 13:36:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:09 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 13:36:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:09 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 13:36:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:09 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:36:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:09 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:36:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:09 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 13:36:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:09 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 13:36:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:09 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:36:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:09 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 13:36:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:09 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 13:36:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:09 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 13:36:10 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:10 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 13:36:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:10 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 13:36:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:10 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 13:36:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:10 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:36:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:10 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:36:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:10 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 13:36:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:10 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 13:36:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:10 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 13:36:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:36:10 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 13:36:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:36:16 on Nov 10,2025, Elapsed time: 0:06:04
# Errors: 215, Warnings: 1
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 13:36:16 on Nov 10,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:26 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 13:42:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:26 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:42:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:26 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 13:42:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:26 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 13:42:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:26 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:42:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:26 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 13:42:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:26 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 13:42:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:26 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 13:42:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:26 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 13:42:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:26 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 13:42:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:26 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:42:27 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:27 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:42:27 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:27 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 13:42:27 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:27 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 13:42:27 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:27 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:42:27 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:27 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 13:42:27 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:27 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 13:42:27 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:27 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 13:42:27 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:27 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 13:42:27 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:27 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 13:42:27 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:27 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 13:42:27 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:27 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:42:28 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:28 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:42:28 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:28 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 13:42:28 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:28 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 13:42:28 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:28 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 13:42:28 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:42:28 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 13:42:28 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:42:33 on Nov 10,2025, Elapsed time: 0:06:17
# Errors: 49, Warnings: 1
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 13:42:33 on Nov 10,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 22500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 127500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 157500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 187500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 187500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 187500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 202500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 202500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 202500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 217500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 217500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 217500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 232500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 232500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 232500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 247500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 247500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 247500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 262500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 262500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 262500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 277500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 277500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 277500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 292500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 292500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 292500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 307500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 307500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 307500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 322500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 322500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 322500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 337500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 337500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 337500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 352500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 352500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 352500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 367500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 367500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 367500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 382500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 382500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 382500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 397500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 397500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 397500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 412500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 412500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 412500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 427500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 427500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 427500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 442500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 442500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 442500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 457500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 457500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 457500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 472500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 472500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 472500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 487500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 487500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 487500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 502500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 502500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 502500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 517500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 517500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 517500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 532500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 532500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 532500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 547500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 547500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 547500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 562500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 562500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 562500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 577500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 577500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 577500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 592500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 592500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 592500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 607500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 607500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 607500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 622500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 622500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 622500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 637500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 637500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 637500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 652500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 652500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 652500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 667500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 667500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 667500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 682500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 682500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 682500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 697500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 697500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 697500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 712500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 712500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 712500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 727500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 727500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 727500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 742500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 742500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 742500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 757500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 757500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 757500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 772500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 772500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 772500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 787500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 787500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 787500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 802500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 802500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 802500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 817500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 817500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 817500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 832500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 832500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 832500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 847500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 847500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 847500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 862500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 862500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 862500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 877500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 877500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 877500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 892500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 892500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 892500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 907500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 907500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 907500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 922500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 922500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 922500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 937500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 937500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 937500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 952500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 952500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 952500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 967500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 967500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 967500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 982500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 982500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 982500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 997500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 997500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 997500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1012500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1012500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1012500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1027500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1027500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1027500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1042500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1042500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1042500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1057500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1057500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1057500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1072500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1072500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1072500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1087500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1087500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1087500 ps  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1102500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1117500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1132500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1147500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1162500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1177500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1192500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1207500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1222500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1237500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1252500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1267500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1282500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1297500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1312500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1327500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1342500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1357500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1372500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1387500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1402500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1417500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1432500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1447500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1462500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1477500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1492500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1507500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1522500 ps  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 1522500 ps  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:09 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 13:43:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:09 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:43:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:09 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 13:43:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:09 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 13:43:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:09 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:43:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:09 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 13:43:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:09 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 13:43:10 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:10 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 13:43:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:10 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 13:43:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:10 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 13:43:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:10 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:43:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:10 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:43:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:10 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 13:43:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:10 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 13:43:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:10 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:43:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:10 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 13:43:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:10 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 13:43:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:11 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 13:43:11 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:11 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 13:43:11 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:11 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 13:43:11 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:11 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 13:43:11 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:11 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:43:11 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:11 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:43:11 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:11 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 13:43:11 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:11 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 13:43:11 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:11 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 13:43:11 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:43:11 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 13:43:11 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:43:16 on Nov 10,2025, Elapsed time: 0:00:43
# Errors: 215, Warnings: 1
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 13:43:16 on Nov 10,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:38 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 13:47:38 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:38 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 13:47:38 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:38 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 13:47:38 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:38 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 13:47:38 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:39 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 13:47:39 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:39 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 13:47:39 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:39 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 13:47:39 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:39 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 13:47:39 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:39 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 13:47:39 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:39 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 13:47:39 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:39 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 13:47:39 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:39 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 13:47:39 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:39 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 13:47:39 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:39 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 13:47:39 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:39 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:47:39 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:40 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 13:47:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:40 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 13:47:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:40 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 13:47:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:40 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 13:47:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:40 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 13:47:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:40 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 13:47:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:40 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 13:47:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:40 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 13:47:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:40 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 13:47:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:40 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 13:47:40 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:40 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 13:47:41 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:47:41 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 13:47:41 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 13:47:47 on Nov 10,2025, Elapsed time: 0:04:31
# Errors: 49, Warnings: 1
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 13:47:47 on Nov 10,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
add wave -position 10  sim:/singleCycle_testbench/dut/ALUz
add wave -position 10  sim:/singleCycle_testbench/dut/ALU/zero
restart -f
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab2.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:58 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 14:14:58 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:58 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:14:58 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:58 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:14:58 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:58 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 14:14:58 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:59 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:14:59 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:59 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 14:14:59 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:59 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 14:14:59 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:59 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 14:14:59 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:59 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 14:14:59 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:59 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 14:14:59 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:59 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:14:59 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:59 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:14:59 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:59 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 14:14:59 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:59 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 14:14:59 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:14:59 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:15:00 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:00 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:15:00 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:00 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 14:15:00 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:00 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:15:00 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:00 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:15:00 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:00 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 14:15:00 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:00 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 14:15:00 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:00 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:15:00 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:00 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:15:00 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:00 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:15:00 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:00 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 14:15:00 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:00 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 14:15:01 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:15:01 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 14:15:01 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:15:06 on Nov 10,2025, Elapsed time: 0:27:19
# Errors: 98, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work alustim 
# Start time: 14:15:06 on Nov 10,2025
# Loading sv_std.std
# Loading work.alustim
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.fullAdder
# Loading work.nor_64
# Loading work.nor_16
# Loading work.mux8_1
# Loading work.mux4_1
# ** Error: (vish-4014) No objects found matching '/mux2_1_testbench/i0'.
# Executing ONERROR command at macro ./mux2_1_wave.do line 3
# ** Error: (vish-4014) No objects found matching '/mux2_1_testbench/i1'.
# Executing ONERROR command at macro ./mux2_1_wave.do line 4
# ** Error: (vish-4014) No objects found matching '/mux2_1_testbench/sel'.
# Executing ONERROR command at macro ./mux2_1_wave.do line 5
# ** Error: (vish-4014) No objects found matching '/mux2_1_testbench/out'.
# Executing ONERROR command at macro ./mux2_1_wave.do line 6
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# 10300000.00 ns testing subtraction and overflow
# 10400000.00 ns testing subtraction: negative and carry out
# 10500000.00 ns testing bit wise & - false
# 10600000.00 ns testing bit wise & - true
# 10700000.00 ns testing bit wise OR
# 10800000.00 ns testing bit wise XOR
# 10900000.00 ns testing PASSB
add wave -position end  sim:/alustim/A
add wave -position end  sim:/alustim/ALU_ADD
add wave -position end  sim:/alustim/ALU_AND
add wave -position end  sim:/alustim/ALU_OR
add wave -position end  sim:/alustim/ALU_PASS_B
add wave -position end  sim:/alustim/ALU_SUBTRACT
add wave -position end  sim:/alustim/ALU_XOR
add wave -position end  sim:/alustim/B
add wave -position end  sim:/alustim/carry_out
add wave -position end  sim:/alustim/cntrl
add wave -position end  sim:/alustim/delay
add wave -position end  sim:/alustim/i
add wave -position end  sim:/alustim/negative
add wave -position end  sim:/alustim/overflow
add wave -position end  sim:/alustim/result
add wave -position end  sim:/alustim/test_val
add wave -position end  sim:/alustim/zero
restart -f
run -all
#    0.00 ns testing PASS_A operations
# 10000000.00 ns testing addition
# 10100000.00 ns testing addition overflow
# 10200000.00 ns testing addition carry out
# 10300000.00 ns testing subtraction and overflow
# 10400000.00 ns testing subtraction: negative and carry out
# 10500000.00 ns testing bit wise & - false
# 10600000.00 ns testing bit wise & - true
# 10700000.00 ns testing bit wise OR
# 10800000.00 ns testing bit wise XOR
# 10900000.00 ns testing PASSB
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:24 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 14:19:24 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:24 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:19:24 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:24 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:19:24 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:24 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 14:19:24 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:24 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:19:24 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:24 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 14:19:24 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:24 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 14:19:24 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:24 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 14:19:24 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:25 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 14:19:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:25 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 14:19:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:25 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:19:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:25 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:19:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:25 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 14:19:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:25 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 14:19:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:25 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:19:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:25 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:19:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:25 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 14:19:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:25 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:19:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:25 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:19:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:25 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 14:19:26 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:26 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 14:19:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:26 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:19:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:26 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:19:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:26 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:19:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:26 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 14:19:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:26 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 14:19:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:19:26 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 14:19:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:19:28 on Nov 10,2025, Elapsed time: 0:04:22
# Errors: 12, Warnings: 0
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 14:19:28 on Nov 10,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
add wave -position end  sim:/singleCycle_testbench/dut/ALUBin
restart -f
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:26 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 14:32:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:26 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:32:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:26 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:32:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:27 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 14:32:27 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:27 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:32:27 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:27 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 14:32:27 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:27 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 14:32:27 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:27 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 14:32:27 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:27 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 14:32:27 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:27 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 14:32:27 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:27 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:32:27 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:27 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:32:27 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:27 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 14:32:27 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:27 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 14:32:27 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:28 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:32:28 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:28 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:32:28 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:28 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 14:32:28 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:28 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:32:28 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:28 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:32:28 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:28 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 14:32:28 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:28 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 14:32:28 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:28 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:32:28 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:28 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:32:28 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:28 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:32:28 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:28 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 14:32:28 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:29 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 14:32:29 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:29 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 14:32:29 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:32:34 on Nov 10,2025, Elapsed time: 0:13:06
# Errors: 98, Warnings: 2
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 14:32:34 on Nov 10,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:14 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 14:34:14 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:14 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:34:14 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:14 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:34:14 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:14 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 14:34:14 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:14 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:34:14 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:14 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 14:34:15 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:15 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 14:34:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:15 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 14:34:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:15 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 14:34:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:15 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 14:34:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:15 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:34:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:15 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:34:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:15 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 14:34:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:15 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 14:34:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:15 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:34:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:15 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:34:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:15 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 14:34:16 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:16 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:34:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:16 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:34:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:16 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 14:34:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:16 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 14:34:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:16 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:34:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:16 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:34:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:16 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:34:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:16 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 14:34:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:16 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 14:34:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:34:16 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 14:34:17 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 14:34:18 on Nov 10,2025, Elapsed time: 0:01:44
# Errors: 49, Warnings: 1
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 14:34:18 on Nov 10,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test02_AddsSubs.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 50 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 70 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 90 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 130 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:13 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 14:37:13 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:13 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:37:13 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:13 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:37:13 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:13 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 14:37:13 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:13 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:37:14 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:14 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 14:37:14 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:14 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 14:37:14 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:14 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 14:37:14 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:14 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 14:37:14 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:14 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 14:37:14 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:14 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:37:14 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:14 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:37:14 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:14 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 14:37:14 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:14 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 14:37:14 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:14 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:37:14 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:15 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:37:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:15 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 14:37:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:15 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:37:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:15 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:37:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:15 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 14:37:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:15 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 14:37:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:15 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:37:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:15 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:37:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:15 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:37:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:15 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 14:37:15 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:15 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 14:37:16 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:37:16 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 14:37:16 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:37:18 on Nov 10,2025, Elapsed time: 0:03:00
# Errors: 7, Warnings: 1
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 14:37:18 on Nov 10,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test04_LdurStur.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 50 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 70 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:49 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 14:38:49 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:49 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:38:49 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:49 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:38:49 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:49 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 14:38:50 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:50 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:38:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:50 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 14:38:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:50 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 14:38:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:50 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 14:38:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:50 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 14:38:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:50 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 14:38:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:50 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:38:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:50 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:38:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:50 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 14:38:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:50 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 14:38:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:51 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:38:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:51 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:38:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:51 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 14:38:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:51 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:38:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:51 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:38:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:51 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 14:38:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:51 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 14:38:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:51 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:38:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:51 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:38:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:51 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:38:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:51 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 14:38:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:51 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 14:38:52 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:38:52 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 14:38:52 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:38:54 on Nov 10,2025, Elapsed time: 0:01:36
# Errors: 4, Warnings: 1
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 14:38:54 on Nov 10,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 110 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 130 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 130 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 130 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 150 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 190 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 230 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 270 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 330 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 330 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 330 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 370 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 370 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 370 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 410 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 410 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 410 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 450 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 450 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 450 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 490 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 490 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 490 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 530 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 530 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 530 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 570 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 570 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 570 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 610 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 610 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 610 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 650 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 650 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 650 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 690 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 690 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 690 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 730 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 730 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 730 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 770 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 770 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 770 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 810 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 810 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 810 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 850 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 850 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 850 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 890 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 890 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 890 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 930 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 930 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 930 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 970 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 970 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 970 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1010 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1010 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1010 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1050 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1050 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1050 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1090 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1090 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1090 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1130 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1130 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1130 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1170 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1210 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1290 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1330 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1330 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1330 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1370 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1410 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1450 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1470 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1490 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1510 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1530 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1570 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1590 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1610 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1650 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1690 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1710 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1730 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1770 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1790 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1810 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1830 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1850 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1890 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1930 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1970 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1990 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2010 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2030 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:28 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 14:41:28 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:28 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:41:28 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:28 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:41:28 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:28 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 14:41:28 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:28 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:41:28 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:28 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 14:41:28 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:28 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 14:41:29 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:29 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 14:41:29 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:29 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 14:41:29 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:29 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 14:41:29 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:29 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:41:29 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:29 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:41:29 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:29 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 14:41:29 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:29 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 14:41:29 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:29 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:41:29 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:29 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:41:29 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:29 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 14:41:29 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:29 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:41:30 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:30 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:41:30 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:30 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 14:41:30 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:30 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 14:41:30 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:30 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:41:30 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:30 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:41:30 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:30 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:41:30 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:30 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 14:41:30 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:30 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 14:41:30 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:41:30 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 14:41:30 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:41:32 on Nov 10,2025, Elapsed time: 0:02:38
# Errors: 222, Warnings: 1
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 14:41:32 on Nov 10,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
add wave -position end  sim:/singleCycle_testbench/dut/ALU/zero
add wave -position end  sim:/singleCycle_testbench/dut/ALUBin
restart -f
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:49 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 14:45:49 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:49 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:45:49 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:49 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:45:49 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:49 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 14:45:50 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:50 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:45:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:50 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 14:45:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:50 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 14:45:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:50 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 14:45:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:50 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 14:45:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:50 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 14:45:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:50 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:45:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:50 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:45:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:50 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 14:45:50 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:50 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 14:45:51 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:51 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:45:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:51 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:45:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:51 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 14:45:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:51 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:45:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:51 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:45:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:51 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 14:45:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:51 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 14:45:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:51 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:45:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:51 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:45:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:51 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:45:51 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:51 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 14:45:52 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:52 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 14:45:52 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:45:52 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 14:45:52 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:45:54 on Nov 10,2025, Elapsed time: 0:04:22
# Errors: 98, Warnings: 2
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 14:45:54 on Nov 10,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
add wave -position end  sim:/singleCycle_testbench/dut/ALU/zero
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:24 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 14:47:24 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:24 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:47:24 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:24 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:47:25 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:25 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 14:47:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:25 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:47:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:25 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 14:47:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:25 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 14:47:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:25 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 14:47:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:25 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 14:47:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:25 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 14:47:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:25 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:47:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:25 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:47:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:25 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 14:47:25 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:25 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 14:47:26 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:26 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:47:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:26 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:47:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:26 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 14:47:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:26 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:47:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:26 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:47:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:26 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 14:47:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:26 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 14:47:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:26 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:47:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:26 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:47:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:26 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:47:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:26 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 14:47:26 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:27 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 14:47:27 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:47:27 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 14:47:27 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:47:29 on Nov 10,2025, Elapsed time: 0:01:35
# Errors: 49, Warnings: 1
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 14:47:29 on Nov 10,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:08 on Nov 10,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 14:49:08 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:08 on Nov 10,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 14:49:08 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:08 on Nov 10,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 14:49:08 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:08 on Nov 10,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 14:49:08 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:08 on Nov 10,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 14:49:08 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:08 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 14:49:09 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:09 on Nov 10,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 14:49:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:09 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 14:49:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:09 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 14:49:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:09 on Nov 10,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 14:49:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:09 on Nov 10,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 14:49:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:09 on Nov 10,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 14:49:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:09 on Nov 10,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 14:49:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:09 on Nov 10,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 14:49:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:09 on Nov 10,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 14:49:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:09 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 14:49:09 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:09 on Nov 10,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 14:49:10 on Nov 10,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:10 on Nov 10,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 14:49:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:10 on Nov 10,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 14:49:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:10 on Nov 10,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 14:49:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:10 on Nov 10,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 14:49:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:10 on Nov 10,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 14:49:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:10 on Nov 10,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 14:49:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:10 on Nov 10,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 14:49:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:10 on Nov 10,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 14:49:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:10 on Nov 10,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# 
# Top level modules:
# 	controls
# End time: 14:49:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:49:10 on Nov 10,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 14:49:10 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 14:49:12 on Nov 10,2025, Elapsed time: 0:01:43
# Errors: 49, Warnings: 1
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 14:49:13 on Nov 10,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
add wave -position end  sim:/singleCycle_testbench/dut/ALU/finout
add wave -position 11  sim:/singleCycle_testbench/dut/ALU/zero
restart -f
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -continue
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:50 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 10:21:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:50 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 10:21:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:50 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 10:21:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:50 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 10:21:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:51 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 10:21:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:51 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 10:21:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:51 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 10:21:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:51 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 10:21:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:51 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 10:21:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:51 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 10:21:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:51 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 10:21:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:51 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 10:21:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:51 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 10:21:52 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:52 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 10:21:52 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:52 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 10:21:52 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:52 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 10:21:52 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:52 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 10:21:52 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:52 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 10:21:52 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:52 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 10:21:52 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:52 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 10:21:52 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:52 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 10:21:53 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:53 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 10:21:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:53 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 10:21:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:53 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 10:21:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:53 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 10:21:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:53 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(103): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 10:21:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:21:53 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 10:21:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 10:21:58 on Nov 11,2025, Elapsed time: 19:32:45
# Errors: 98, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 10:21:58 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
add wave -position end  sim:/singleCycle_testbench/dut/ALU/zero
restart -f
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
add wave -position end  sim:/singleCycle_testbench/dut/ALU/finout
restart -f
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:09 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 11:34:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:09 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:34:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:09 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 11:34:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:09 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 11:34:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:09 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:34:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:10 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 11:34:10 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:10 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 11:34:10 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:10 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 11:34:10 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:10 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 11:34:10 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:10 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 11:34:10 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:10 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:34:10 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:10 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:34:10 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:10 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 11:34:10 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:10 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 11:34:10 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:10 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:34:10 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:10 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 11:34:11 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:11 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 11:34:11 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:11 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:34:11 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:11 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 11:34:11 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:11 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 11:34:11 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:11 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 11:34:11 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:11 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:34:11 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:11 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:34:11 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:11 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 11:34:11 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:11 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 11:34:11 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:11 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 11:34:12 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:12 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 11:34:12 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:34:43 on Nov 11,2025, Elapsed time: 1:12:45
# Errors: 147, Warnings: 4
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 11:34:43 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# ** Error: (vsim-3033) ./singleCycle.sv(17): Instantiation of 'D_FF_en' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /singleCycle_testbench/dut File: ./singleCycle.sv
#         Searched libraries:
#             C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/work
# ** Error: (vsim-3033) ./singleCycle.sv(18): Instantiation of 'D_FF_en' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /singleCycle_testbench/dut File: ./singleCycle.sv
#         Searched libraries:
#             C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/work
# ** Error: (vsim-3033) ./singleCycle.sv(19): Instantiation of 'D_FF_en' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /singleCycle_testbench/dut File: ./singleCycle.sv
#         Searched libraries:
#             C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/work
# ** Error: (vsim-3033) ./singleCycle.sv(20): Instantiation of 'D_FF_en' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /singleCycle_testbench/dut File: ./singleCycle.sv
#         Searched libraries:
#             C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/work
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 39
# Break key hit
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:48 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 11:34:48 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:48 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:34:48 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:48 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 11:34:48 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:48 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 11:34:48 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:48 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:34:48 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:48 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 11:34:49 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:49 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 11:34:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:49 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 11:34:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:49 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 11:34:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:49 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 11:34:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:49 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:34:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:49 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:34:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:49 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 11:34:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:49 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 11:34:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:49 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:34:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:49 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 11:34:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:50 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 11:34:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:50 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:34:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:50 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 11:34:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:50 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 11:34:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:50 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 11:34:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:50 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:34:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:50 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:34:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:50 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 11:34:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:50 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 11:34:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:50 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 11:34:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:50 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 11:34:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:34:51 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# ** Error: (vlog-13069) ./D_FF_en.sv(7): near ")": syntax error, unexpected ')', expecting .* or '.'.
# End time: 11:34:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 34
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./D_FF_en.sv""
do rulab.do
# Cannot open macro file: rulab.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:30 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 11:35:30 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:30 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:35:30 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:30 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 11:35:31 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:31 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 11:35:31 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:31 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:35:31 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:31 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 11:35:31 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:31 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 11:35:31 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:31 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 11:35:31 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:31 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 11:35:31 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:31 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 11:35:31 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:31 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:35:31 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:31 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:35:31 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:31 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 11:35:31 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:32 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 11:35:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:32 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:35:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:32 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 11:35:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:32 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 11:35:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:32 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:35:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:32 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 11:35:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:32 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 11:35:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:32 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 11:35:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:32 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:35:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:32 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:35:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:32 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 11:35:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:32 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 11:35:33 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:33 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 11:35:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:33 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 11:35:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:33 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 11:35:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 11:34:43 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF_en
# ** Error: (vsim-3033) ./D_FF_en.sv(6): Instantiation of 'mux_2_1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /singleCycle_testbench/dut/zeroFlag File: ./D_FF_en.sv
#         Searched libraries:
#             C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/work
# Loading work.D_FF
# ** Error: (vsim-3033) ./D_FF_en.sv(6): Instantiation of 'mux_2_1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /singleCycle_testbench/dut/overflowFlag File: ./D_FF_en.sv
#         Searched libraries:
#             C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/work
# ** Error: (vsim-3033) ./D_FF_en.sv(6): Instantiation of 'mux_2_1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /singleCycle_testbench/dut/carryoutFlag File: ./D_FF_en.sv
#         Searched libraries:
#             C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/work
# ** Error: (vsim-3033) ./D_FF_en.sv(6): Instantiation of 'mux_2_1' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /singleCycle_testbench/dut/negativeFlag File: ./D_FF_en.sv
#         Searched libraries:
#             C:/Users/brayd/Documents/GitHub/my-cpu/Single Cycle Ver/work
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 40
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:01 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 11:36:01 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:01 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:36:01 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:01 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 11:36:01 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:01 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 11:36:01 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:01 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:36:01 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:01 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 11:36:01 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:01 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 11:36:01 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:01 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 11:36:01 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:02 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 11:36:02 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:02 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 11:36:02 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:02 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:36:02 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:02 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:36:02 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:02 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 11:36:02 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:02 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 11:36:02 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:02 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:36:02 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:02 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 11:36:02 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:02 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 11:36:02 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:02 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:36:02 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:02 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 11:36:02 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:02 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 11:36:03 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:03 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 11:36:03 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:03 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:36:03 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:03 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:36:03 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:03 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 11:36:03 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:03 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 11:36:03 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:03 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 11:36:03 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:03 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 11:36:03 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:03 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 11:36:03 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 11:34:43 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: (vsim-3017) ./singleCycle.sv(24): [TFMPC] - Too few port connections. Expected 14, found 13.
#    Time: 0 ps  Iteration: 0  Instance: /singleCycle_testbench/dut/broisthethinker File: ./controls.sv
# ** Warning: (vsim-3722) ./singleCycle.sv(24): [TFMPC] - Missing connection for port 'ALUz'.
# ** Warning: Design size of 11409 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 270 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 330 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 330 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 330 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 370 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 370 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 370 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 410 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 410 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 410 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 450 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 450 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 450 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 490 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 490 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 490 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 530 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 530 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 530 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 570 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 570 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 570 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 610 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 610 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 610 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 650 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 650 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 650 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 690 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 690 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 690 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 730 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 730 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 730 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 770 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 770 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 770 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 810 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 810 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 810 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 850 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 850 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 850 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 890 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 890 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 890 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 930 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 930 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 930 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 970 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 970 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 970 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1010 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1010 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1010 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1050 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1050 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1050 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1090 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1090 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1090 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1130 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1130 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1130 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1170 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1210 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1290 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1330 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1330 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1330 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1370 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1370 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1370 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1410 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1410 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1410 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1450 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1450 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1450 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1470 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1490 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1510 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1530 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1570 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1590 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1610 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1650 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1690 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1710 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1730 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1770 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1790 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1810 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1830 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1850 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1890 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1930 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1970 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1990 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2010 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2030 ns  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:44 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 11:36:44 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:44 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:36:44 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:44 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 11:36:44 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:44 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 11:36:44 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:45 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:36:45 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:45 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 11:36:45 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:45 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 11:36:45 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:45 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 11:36:45 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:45 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 11:36:45 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:45 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 11:36:45 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:45 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:36:45 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:45 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:36:45 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:45 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 11:36:45 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:45 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 11:36:45 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:45 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:36:46 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:46 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 11:36:46 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:46 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 11:36:46 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:46 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:36:46 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:46 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 11:36:46 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:46 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 11:36:46 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:46 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 11:36:46 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:46 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:36:46 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:46 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:36:46 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:46 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 11:36:46 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:46 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 11:36:46 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:46 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 11:36:47 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:47 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 11:36:47 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:36:47 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 11:36:47 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:36:49 on Nov 11,2025, Elapsed time: 0:02:06
# Errors: 223, Warnings: 4
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 11:36:49 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11409 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:42 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 11:41:42 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:42 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:41:42 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:42 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 11:41:42 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:42 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 11:41:42 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:42 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:41:42 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:42 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 11:41:42 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:42 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 11:41:42 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:42 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 11:41:42 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:43 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 11:41:43 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:43 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 11:41:43 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:43 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:41:43 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:43 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:41:43 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:43 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 11:41:43 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:43 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 11:41:43 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:43 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:41:43 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:43 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 11:41:43 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:43 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 11:41:43 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:43 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:41:43 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:43 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 11:41:44 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:44 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 11:41:44 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:44 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 11:41:44 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:44 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:41:44 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:44 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:41:44 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:44 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 11:41:44 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:44 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 11:41:44 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:44 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 11:41:44 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:44 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 11:41:44 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:41:44 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 11:41:44 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:41:48 on Nov 11,2025, Elapsed time: 0:04:59
# Errors: 49, Warnings: 2
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 11:41:48 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11409 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:07 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 11:44:07 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:07 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:44:07 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:07 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 11:44:07 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:07 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 11:44:07 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:07 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:44:07 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:07 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 11:44:07 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:07 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 11:44:08 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:08 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 11:44:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:08 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 11:44:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:08 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 11:44:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:08 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:44:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:08 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:44:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:08 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 11:44:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:08 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 11:44:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:08 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:44:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:08 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 11:44:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:08 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 11:44:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:08 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:44:09 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:09 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 11:44:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:09 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 11:44:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:09 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 11:44:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:09 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:44:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:09 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:44:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:09 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 11:44:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:09 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 11:44:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:09 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 11:44:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:09 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 11:44:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:09 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 11:44:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:44:16 on Nov 11,2025, Elapsed time: 0:02:28
# Errors: 49, Warnings: 2
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 11:44:16 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11409 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:46 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 11:45:46 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:46 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:45:46 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:46 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 11:45:46 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:46 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 11:45:47 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:47 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:45:47 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:47 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 11:45:47 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:47 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 11:45:47 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:47 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 11:45:47 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:47 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 11:45:47 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:47 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 11:45:47 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:47 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:45:47 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:47 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:45:47 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:47 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 11:45:47 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:47 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 11:45:48 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:48 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:45:48 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:48 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 11:45:48 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:48 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 11:45:48 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:48 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:45:48 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:48 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 11:45:48 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:48 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 11:45:48 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:48 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 11:45:48 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:48 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:45:48 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:48 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:45:48 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:48 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 11:45:49 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:49 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 11:45:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:49 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 11:45:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:49 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 11:45:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:45:49 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 11:45:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:45:53 on Nov 11,2025, Elapsed time: 0:01:37
# Errors: 49, Warnings: 2
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 11:45:53 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11409 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
add wave -position end  sim:/singleCycle_testbench/dut/ALU/finout
add wave -position end  sim:/singleCycle_testbench/dut/ALU/zeroFlag/in
add wave -position end  sim:/singleCycle_testbench/dut/ALU/zeroFlag/out
restart -f
# ** Warning: Design size of 11409 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
add wave -position end  sim:/singleCycle_testbench/dut/ALU/zeroFlag/a
add wave -position end  sim:/singleCycle_testbench/dut/ALU/zeroFlag/b
add wave -position end  sim:/singleCycle_testbench/dut/ALU/zeroFlag/c
add wave -position end  sim:/singleCycle_testbench/dut/ALU/zeroFlag/d
restart -f
# ** Warning: Design size of 11409 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1350 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1390 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1430 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1470 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1510 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1550 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1590 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1630 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1670 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1710 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1750 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1790 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1830 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1870 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1910 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1950 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1990 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 2030 ns  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 ns  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:48 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 11:59:48 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:48 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 11:59:49 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:49 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 11:59:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:49 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 11:59:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:49 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 11:59:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:49 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 11:59:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:49 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 11:59:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:49 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 11:59:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:49 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 11:59:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:49 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 11:59:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:49 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 11:59:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:49 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 11:59:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:49 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 11:59:50 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:50 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 11:59:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:50 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 11:59:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:50 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 11:59:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:50 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 11:59:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:50 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 11:59:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:50 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 11:59:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:50 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 11:59:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:50 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 11:59:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:50 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 11:59:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:50 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 11:59:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:50 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 11:59:51 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:51 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 11:59:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:51 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 11:59:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:51 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 11:59:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:59:51 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 11:59:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 11:59:54 on Nov 11,2025, Elapsed time: 0:14:01
# Errors: 147, Warnings: 4
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 11:59:54 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11409 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# Break key hit
# Control-C interrupt
# 
# MACRO ./runlab.do PAUSED at line 40
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:17 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 12:00:17 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:17 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 12:00:17 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:17 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 12:00:17 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:17 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 12:00:17 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:17 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 12:00:18 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:18 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 12:00:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:18 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 12:00:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:18 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 12:00:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:18 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 12:00:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:18 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 12:00:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:18 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:00:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:18 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:00:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:18 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 12:00:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:18 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 12:00:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:18 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:00:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:18 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 12:00:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:19 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 12:00:19 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:19 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:00:19 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:19 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 12:00:19 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:19 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 12:00:19 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:19 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 12:00:19 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:19 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:00:19 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:19 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:00:19 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:19 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 12:00:19 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:19 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 12:00:19 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:19 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 12:00:19 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:19 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 12:00:19 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:00:19 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 12:00:20 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 12:00:22 on Nov 11,2025, Elapsed time: 0:00:28
# Errors: 0, Warnings: 2
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 12:00:22 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11409 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 370 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 us  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:20 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 12:02:20 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:20 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 12:02:20 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:20 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 12:02:20 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:20 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 12:02:20 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:20 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 12:02:20 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:20 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 12:02:20 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:20 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 12:02:20 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:20 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 12:02:21 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:21 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 12:02:21 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:21 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 12:02:21 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:21 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:02:21 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:21 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:02:21 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:21 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 12:02:21 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:21 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 12:02:21 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:21 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:02:21 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:21 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 12:02:21 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:21 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 12:02:21 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:21 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:02:21 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:22 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 12:02:22 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:22 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 12:02:22 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:22 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 12:02:22 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:22 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:02:22 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:22 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:02:22 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:22 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 12:02:22 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:22 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 12:02:22 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:22 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 12:02:22 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:22 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 12:02:22 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:02:22 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 12:02:22 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:02:25 on Nov 11,2025, Elapsed time: 0:02:03
# Errors: 8, Warnings: 2
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 12:02:25 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11409 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test02_AddsSubs.arm
# ** Error: Assertion error.
#    Time: 30 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 50 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 70 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 90 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 us  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:07 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 12:03:08 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:08 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 12:03:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:08 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 12:03:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:08 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 12:03:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:08 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 12:03:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:08 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 12:03:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:08 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 12:03:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:08 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 12:03:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:08 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 12:03:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:08 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 12:03:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:08 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:03:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:08 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:03:09 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:09 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 12:03:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:09 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 12:03:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:09 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:03:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:09 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 12:03:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:09 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 12:03:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:09 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:03:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:09 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 12:03:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:09 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 12:03:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:09 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 12:03:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:09 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:03:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:10 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:03:10 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:10 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 12:03:10 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:10 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 12:03:10 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:10 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 12:03:10 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:10 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 12:03:10 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:03:10 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 12:03:10 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:03:12 on Nov 11,2025, Elapsed time: 0:00:47
# Errors: 7, Warnings: 2
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 12:03:12 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11409 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test01_AddiB.arm
# ** Error: Assertion error.
#    Time: 50 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 70 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 90 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 us  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:17 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 12:04:17 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:17 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 12:04:17 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:17 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 12:04:17 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:17 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 12:04:17 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:17 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 12:04:17 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:17 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 12:04:17 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:17 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 12:04:17 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:17 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 12:04:17 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:17 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 12:04:17 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:17 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 12:04:17 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:17 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:04:18 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:18 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:04:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:18 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 12:04:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:18 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 12:04:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:18 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:04:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:18 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 12:04:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:18 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 12:04:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:18 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:04:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:18 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 12:04:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:18 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 12:04:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:18 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 12:04:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:18 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:04:19 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:19 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:04:19 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:19 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 12:04:19 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:19 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 12:04:19 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:19 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 12:04:19 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:19 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 12:04:19 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:04:19 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 12:04:19 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:04:21 on Nov 11,2025, Elapsed time: 0:01:09
# Errors: 4, Warnings: 2
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 12:04:21 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11409 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test04_LdurStur.arm
# ** Error: Assertion error.
#    Time: 30 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 50 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 70 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 us  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
# WARNING: No extended dataflow license exists
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:07 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 12:06:07 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:07 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 12:06:07 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:07 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 12:06:08 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:08 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 12:06:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:08 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 12:06:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:08 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 12:06:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:08 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 12:06:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:08 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 12:06:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:08 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 12:06:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:08 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 12:06:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:08 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 12:06:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:08 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 12:06:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:08 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 12:06:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:08 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 12:06:09 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:09 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 12:06:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:09 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 12:06:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:09 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 12:06:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:09 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 12:06:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:09 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 12:06:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:09 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 12:06:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:09 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 12:06:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:09 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 12:06:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:09 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 12:06:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:09 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 12:06:10 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:10 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 12:06:10 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:10 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 12:06:10 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:10 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 12:06:10 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 12:06:10 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 12:06:10 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 12:06:13 on Nov 11,2025, Elapsed time: 0:01:52
# Errors: 4, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 12:06:13 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11409 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 30 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 110 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 130 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 150 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 150 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 150 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 170 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 190 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 210 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 230 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 250 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 270 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 270 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 270 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 290 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 310 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 330 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 330 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 330 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 350 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 350 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 370 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 370 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 370 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 390 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 390 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 410 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 410 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 410 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 430 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 430 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 450 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 450 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 450 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 470 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 470 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 490 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 490 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 490 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 510 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 510 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 530 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 530 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 530 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 550 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 550 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 570 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 570 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 570 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 590 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 590 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 610 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 610 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 610 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 630 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 630 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 650 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 650 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 650 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 670 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 670 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 690 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 690 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 690 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 710 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 710 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 730 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 730 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 730 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 750 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 750 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 770 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 770 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 770 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 790 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 790 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 810 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 810 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 810 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 830 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 830 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 850 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 850 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 850 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 870 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 870 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 890 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 890 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 890 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 910 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 910 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 930 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 930 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 930 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 950 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 950 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 970 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 970 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 970 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 990 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 990 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1010 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1010 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1010 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1030 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1030 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1050 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1050 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1050 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1070 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1070 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1090 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1090 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1090 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1110 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1130 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1150 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1150 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1170 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1190 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1210 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1230 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1250 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1270 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1270 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1290 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1310 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1330 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1330 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1330 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1350 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1370 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1390 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1410 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1430 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1450 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1470 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1490 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1510 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1530 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1550 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1570 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1590 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1610 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1630 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1650 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1670 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1690 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1710 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1730 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1750 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1770 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1790 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1810 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1830 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1850 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1870 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1890 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1910 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1930 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1950 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1970 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1990 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2010 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2030 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 us  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:06 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 16:17:06 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:06 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:17:06 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:06 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:17:06 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:06 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 16:17:06 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:06 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:17:06 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:06 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 16:17:07 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:07 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 16:17:07 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:07 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 16:17:07 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:07 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 16:17:07 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:07 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 16:17:07 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:07 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 16:17:07 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:07 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 16:17:07 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:07 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 16:17:07 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:07 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 16:17:07 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:07 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:17:07 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:07 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:17:07 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:07 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 16:17:08 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:08 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:17:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:08 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 16:17:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:08 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 16:17:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:08 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 16:17:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:08 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:17:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:08 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:17:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:08 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 16:17:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:08 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 16:17:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:08 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 16:17:08 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:09 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 16:17:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:17:09 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 16:17:09 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:17:11 on Nov 11,2025, Elapsed time: 4:10:58
# Errors: 222, Warnings: 2
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 16:17:11 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11409 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 370 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 us  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:52 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 16:20:52 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:52 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:20:52 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:52 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:20:52 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:52 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 16:20:52 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:52 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:20:52 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:52 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 16:20:52 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:53 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 16:20:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:53 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 16:20:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:53 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 16:20:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:53 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 16:20:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:53 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 16:20:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:53 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 16:20:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:53 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 16:20:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:53 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 16:20:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:53 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:20:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:53 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:20:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:54 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 16:20:54 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:54 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:20:54 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:54 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 16:20:54 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:54 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 16:20:54 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:54 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 16:20:54 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:54 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:20:54 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:54 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:20:54 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:54 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 16:20:54 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:54 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 16:20:54 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:54 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 16:20:54 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:54 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 16:20:55 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:20:55 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 16:20:55 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:20:57 on Nov 11,2025, Elapsed time: 0:03:46
# Errors: 8, Warnings: 2
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 16:20:57 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11409 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test03_CbzB.arm
# ** Error: Assertion error.
#    Time: 30 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 370 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 us  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:42 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 16:23:42 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:42 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:23:42 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:42 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:23:42 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:42 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 16:23:43 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:43 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:23:43 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:43 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 16:23:43 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:43 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 16:23:43 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:43 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 16:23:43 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:43 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 16:23:43 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:43 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 16:23:43 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:43 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 16:23:43 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:43 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 16:23:43 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:43 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 16:23:43 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:43 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 16:23:43 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:43 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:23:44 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:44 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:23:44 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:44 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 16:23:44 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:44 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:23:44 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:44 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 16:23:44 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:44 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 16:23:44 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:44 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 16:23:44 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:44 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:23:44 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:44 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:23:44 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:44 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 16:23:44 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:44 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 16:23:44 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:44 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 16:23:45 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:45 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 16:23:45 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:23:45 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 16:23:45 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:23:47 on Nov 11,2025, Elapsed time: 0:02:50
# Errors: 8, Warnings: 2
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 16:23:47 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11409 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 30 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 110 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 130 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 150 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 150 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 150 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 170 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 190 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 210 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 230 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 250 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 270 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 270 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 270 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 290 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 310 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 330 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 330 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 330 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 350 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 350 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 370 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 370 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 370 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 390 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 390 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 410 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 410 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 410 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 430 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 430 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 450 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 450 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 450 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 470 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 470 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 490 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 490 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 490 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 510 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 510 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 530 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 530 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 530 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 550 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 550 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 570 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 570 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 570 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 590 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 590 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 610 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 610 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 610 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 630 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 630 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 650 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 650 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 650 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 670 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 670 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 690 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 690 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 690 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 710 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 710 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 730 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 730 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 730 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 750 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 750 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 770 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 770 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 770 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 790 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 790 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 810 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 810 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 810 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 830 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 830 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 850 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 850 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 850 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 870 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 870 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 890 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 890 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 890 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 910 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 910 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 930 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 930 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 930 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 950 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 950 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 970 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 970 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 970 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 990 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 990 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1010 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1010 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1010 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1030 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1030 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1050 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1050 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1050 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1070 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1070 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1090 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1090 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1090 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1110 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1130 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1150 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1150 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1170 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1190 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1210 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1230 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1250 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1270 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1270 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1290 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1310 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1330 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1330 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1330 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1350 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1370 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1390 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1410 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1430 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1450 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1470 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1490 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1510 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1530 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1550 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1570 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1590 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1610 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1630 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1650 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1670 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1690 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1710 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1730 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1750 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1770 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1790 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1810 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1830 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1850 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1870 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1890 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1910 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1930 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1950 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1970 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1990 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2010 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2030 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 us  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:16 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 16:38:16 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:16 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:38:16 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:16 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:38:16 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:16 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 16:38:16 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:16 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:38:17 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:17 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 16:38:17 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:17 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 16:38:17 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:17 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 16:38:17 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:17 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 16:38:17 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:17 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 16:38:17 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:17 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 16:38:17 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:17 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 16:38:17 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:17 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 16:38:17 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:17 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 16:38:17 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:17 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:38:17 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:17 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:38:18 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:18 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 16:38:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:18 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:38:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:18 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 16:38:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:18 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 16:38:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:18 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 16:38:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:18 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:38:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:18 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:38:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:18 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 16:38:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:18 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# ** Error: (vlog-13069) ./singleCycle.sv(18): near "D_FF": syntax error, unexpected IDENTIFIER, expecting ';' or ','.
# -- Compiling module singleCycle_testbench
# End time: 16:38:18 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./runlab.do line 31
# C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog "./singleCycle.sv""
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:36 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 16:38:37 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:37 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:38:37 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:37 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:38:37 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:37 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 16:38:37 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:37 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:38:37 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:37 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 16:38:37 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:37 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 16:38:37 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:37 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 16:38:38 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:38 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 16:38:38 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:38 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 16:38:38 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:38 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 16:38:38 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:38 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 16:38:38 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:38 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 16:38:38 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:38 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 16:38:38 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:39 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:38:39 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:39 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:38:39 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:39 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 16:38:39 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:39 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:38:39 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:39 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 16:38:39 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:39 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 16:38:39 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:39 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 16:38:39 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:39 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:38:40 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:40 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:38:40 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:40 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 16:38:40 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:40 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 16:38:40 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:40 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 16:38:40 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:40 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 16:38:40 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:38:40 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 16:38:41 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 16:38:45 on Nov 11,2025, Elapsed time: 0:14:58
# Errors: 226, Warnings: 2
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 16:38:45 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 30 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 110 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 130 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 150 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 150 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 150 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 170 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 190 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 210 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 230 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 250 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 270 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 270 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 270 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 290 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 310 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 330 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 330 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 330 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 350 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 350 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 370 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 370 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 370 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 390 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 390 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 410 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 410 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 410 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 430 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 430 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 450 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 450 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 450 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 470 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 470 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 490 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 490 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 490 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 510 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 510 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 530 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 530 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 530 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 550 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 550 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 570 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 570 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 570 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 590 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 590 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 610 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 610 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 610 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 630 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 630 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 650 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 650 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 650 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 670 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 670 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 690 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 690 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 690 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 710 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 710 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 730 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 730 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 730 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 750 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 750 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 770 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 770 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 770 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 790 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 790 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 810 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 810 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 810 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 830 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 830 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 850 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 850 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 850 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 870 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 870 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 890 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 890 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 890 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 910 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 910 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 930 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 930 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 930 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 950 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 950 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 970 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 970 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 970 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 990 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 990 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1010 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1010 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1010 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1030 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1030 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1050 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1050 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1050 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1070 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1070 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1090 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1090 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1090 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1110 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1130 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1150 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1150 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1170 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1190 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1210 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1230 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1250 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1270 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1270 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1290 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1310 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1330 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1330 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1330 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1350 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1370 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1390 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1410 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1430 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1450 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1470 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1490 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1510 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1530 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1550 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1570 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1590 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1610 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1630 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1650 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1670 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1690 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1710 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1730 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1750 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1770 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1790 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1810 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1830 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1850 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1870 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1890 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1910 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1930 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1950 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1970 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1990 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2010 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2030 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 us  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
add wave -position end  sim:/singleCycle_testbench/dut/broisthethinker/BrTaken
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:31 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 16:52:31 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:31 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:52:31 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:31 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:52:31 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:31 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 16:52:31 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:31 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:52:31 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:31 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 16:52:31 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:31 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 16:52:31 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:31 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 16:52:31 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:31 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 16:52:31 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:31 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 16:52:32 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:32 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 16:52:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:32 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 16:52:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:32 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 16:52:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:32 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 16:52:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:32 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:52:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:32 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:52:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:32 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 16:52:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:32 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:52:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:32 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 16:52:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:32 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 16:52:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:32 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 16:52:33 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:33 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:52:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:33 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:52:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:33 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 16:52:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:33 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 16:52:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:33 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 16:52:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:33 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 16:52:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:52:33 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 16:52:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:52:36 on Nov 11,2025, Elapsed time: 0:13:51
# Errors: 222, Warnings: 2
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 16:52:36 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11401 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 30 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 110 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 130 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 150 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 150 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 150 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 170 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 190 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 210 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 230 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 250 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 270 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 270 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 270 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 290 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 310 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 330 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 330 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 330 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 350 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 350 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 370 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 370 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 370 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 390 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 390 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 410 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 410 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 410 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 430 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 430 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 450 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 450 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 450 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 470 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 470 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 490 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 490 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 490 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 510 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 510 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 530 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 530 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 530 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 550 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 550 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 570 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 570 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 570 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 590 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 590 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 610 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 610 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 610 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 630 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 630 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 650 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 650 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 650 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 670 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 670 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 690 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 690 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 690 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 710 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 710 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 730 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 730 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 730 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 750 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 750 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 770 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 770 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 770 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 790 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 790 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 810 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 810 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 810 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 830 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 830 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 850 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 850 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 850 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 870 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 870 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 890 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 890 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 890 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 910 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 910 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 930 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 930 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 930 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 950 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 950 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 970 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 970 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 970 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 990 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 990 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1010 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1010 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1010 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1030 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1030 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1050 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1050 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1050 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1070 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1070 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1090 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1090 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1090 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1110 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1130 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1150 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1150 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1170 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1190 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1210 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1230 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1250 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1270 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1270 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1290 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1310 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1330 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1330 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1330 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1350 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1370 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1390 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1410 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1430 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1450 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1470 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1490 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1510 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1530 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1550 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1570 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1590 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1610 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1630 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1650 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1670 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1690 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1710 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1730 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1750 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1770 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1790 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1810 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1830 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1850 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1870 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1890 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1910 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1930 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1950 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1970 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1990 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2010 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2030 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 us  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
# WARNING: No extended dataflow license exists
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:28 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 16:57:28 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:28 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:57:29 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:29 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:57:29 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:29 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 16:57:29 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:29 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:57:29 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:29 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 16:57:29 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:29 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 16:57:29 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:29 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 16:57:29 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:29 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 16:57:29 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:29 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 16:57:29 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:29 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 16:57:29 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:29 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 16:57:29 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:30 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 16:57:30 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:30 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 16:57:30 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:30 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:57:30 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:30 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:57:30 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:30 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 16:57:30 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:30 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:57:30 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:30 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 16:57:30 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:30 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 16:57:30 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:30 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 16:57:30 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:30 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:57:30 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:30 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:57:31 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:31 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 16:57:31 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:31 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 16:57:31 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:31 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 16:57:31 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:31 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 16:57:31 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:57:31 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 16:57:31 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 16:57:36 on Nov 11,2025, Elapsed time: 0:05:00
# Errors: 222, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 16:57:36 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.mux2_1
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Error: (vsim-3389) ./singleCycle.sv(17): Port 'en' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /singleCycle_testbench/dut/zeroFlag File: ./D_FF.sv
# ** Fatal: (vsim-3365) ./singleCycle.sv(17): Too many port connections. Expected 4, found 5.
#    Time: 0 ps  Iteration: 0  Instance: /singleCycle_testbench/dut/zeroFlag File: ./D_FF.sv
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 40
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:01 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 16:58:01 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:01 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 16:58:01 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:01 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 16:58:01 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:01 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 16:58:01 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:01 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 16:58:01 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:01 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 16:58:01 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:01 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 16:58:01 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:01 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 16:58:01 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:01 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 16:58:01 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:01 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 16:58:01 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:02 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 16:58:02 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:02 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 16:58:02 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:02 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 16:58:02 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:02 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 16:58:02 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:02 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 16:58:02 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:02 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 16:58:02 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:02 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 16:58:02 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:02 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 16:58:02 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:02 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 16:58:02 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:02 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 16:58:02 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:02 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 16:58:03 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:03 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 16:58:03 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:03 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 16:58:03 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:03 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 16:58:03 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:03 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 16:58:03 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:03 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 16:58:03 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:03 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 16:58:03 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:58:03 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 16:58:03 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 16:57:36 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11409 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 30 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 110 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 130 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 150 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 150 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 150 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 170 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 190 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 210 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 230 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 250 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 270 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 270 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 270 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 290 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 310 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 330 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 330 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 330 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 350 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 350 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 370 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 370 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 370 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 390 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 390 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 410 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 410 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 410 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 430 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 430 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 450 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 450 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 450 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 470 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 470 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 490 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 490 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 490 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 510 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 510 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 530 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 530 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 530 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 550 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 550 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 570 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 570 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 570 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 590 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 590 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 610 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 610 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 610 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 630 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 630 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 650 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 650 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 650 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 670 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 670 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 690 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 690 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 690 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 710 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 710 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 730 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 730 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 730 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 750 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 750 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 770 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 770 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 770 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 790 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 790 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 810 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 810 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 810 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 830 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 830 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 850 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 850 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 850 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 870 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 870 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 890 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 890 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 890 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 910 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 910 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 930 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 930 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 930 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 950 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 950 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 970 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 970 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 970 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 990 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 990 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1010 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1010 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1010 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1030 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1030 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1050 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1050 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1050 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1070 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1070 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1090 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1090 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1090 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1110 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1130 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1150 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1150 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1170 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1190 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1210 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1230 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1250 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1270 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1270 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1290 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1310 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1330 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1330 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1330 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1350 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1370 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1390 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1410 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1430 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1450 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1470 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1490 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1510 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1530 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1550 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1570 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1590 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1610 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1630 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1650 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1670 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1690 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1710 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1730 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1750 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1770 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1790 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1810 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1830 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1850 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1870 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1890 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1910 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1930 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1950 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1970 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1990 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2010 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2030 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 us  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:48 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 17:02:48 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:48 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 17:02:48 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:48 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 17:02:48 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:48 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 17:02:48 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:48 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 17:02:48 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:48 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 17:02:48 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:49 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 17:02:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:49 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 17:02:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:49 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 17:02:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:49 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 17:02:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:49 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 17:02:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:49 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 17:02:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:49 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 17:02:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:49 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 17:02:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:49 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:02:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:49 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:02:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:49 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 17:02:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:50 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:02:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:50 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 17:02:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:50 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 17:02:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:50 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 17:02:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:50 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:02:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:50 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 17:02:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:50 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 17:02:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:50 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 17:02:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:50 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 17:02:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:50 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 17:02:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:02:50 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 17:02:51 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# End time: 17:02:58 on Nov 11,2025, Elapsed time: 0:05:22
# Errors: 224, Warnings: 2
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 17:02:58 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11409 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 30 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 110 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 130 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 150 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 150 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 150 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 170 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 190 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 210 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 230 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 250 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 270 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 270 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 270 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 290 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 310 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 330 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 330 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 330 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 350 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 350 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 350 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 370 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 370 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 370 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 390 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 390 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 390 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 410 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 410 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 410 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 430 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 430 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 430 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 450 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 450 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 450 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 470 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 470 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 470 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 490 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 490 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 490 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 510 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 510 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 510 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 530 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 530 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 530 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 550 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 550 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 550 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 570 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 570 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 570 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 590 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 590 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 590 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 610 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 610 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 610 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 630 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 630 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 630 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 650 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 650 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 650 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 670 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 670 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 670 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 690 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 690 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 690 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 710 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 710 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 710 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 730 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 730 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 730 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 750 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 750 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 750 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 770 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 770 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 770 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 790 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 790 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 790 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 810 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 810 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 810 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 830 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 830 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 830 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 850 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 850 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 850 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 870 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 870 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 870 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 890 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 890 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 890 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 910 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 910 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 910 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 930 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 930 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 930 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 950 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 950 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 950 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 970 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 970 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 970 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 990 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 990 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 990 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1010 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1010 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1010 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1030 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1030 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1030 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1050 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1050 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1050 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1070 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1070 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1070 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1090 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1090 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1090 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1110 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1110 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1130 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1150 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1150 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1150 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1170 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1170 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1190 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1210 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1210 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1230 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1250 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1250 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1270 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1270 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1270 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1290 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1290 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1310 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1310 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1330 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1330 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 1330 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1350 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1370 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1390 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1410 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1430 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1450 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1470 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1490 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1510 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1530 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1550 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1570 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1590 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1610 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1630 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1650 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1670 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1690 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1710 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1730 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1750 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1770 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1790 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1810 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1830 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1850 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1870 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1890 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1910 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1930 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1950 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1970 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 1990 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2010 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Error: Assertion error.
#    Time: 2030 us  Scope: singleCycle_testbench.dut.instruction File: ./instructmem.sv Line: 33
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 us  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:51 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 17:03:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:51 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 17:03:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:51 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 17:03:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:51 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 17:03:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:51 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 17:03:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:51 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 17:03:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:51 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 17:03:52 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:52 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 17:03:52 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:52 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 17:03:52 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:52 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 17:03:52 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:52 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 17:03:52 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:52 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 17:03:52 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:52 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 17:03:52 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:52 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 17:03:52 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:52 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:03:52 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:52 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:03:52 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:52 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 17:03:52 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:52 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:03:52 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:53 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 17:03:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:53 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 17:03:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:53 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 17:03:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:53 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:03:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:53 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 17:03:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:53 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 17:03:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:53 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 17:03:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:53 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 17:03:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:53 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 17:03:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:03:53 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 17:03:53 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:04:07 on Nov 11,2025, Elapsed time: 0:01:09
# Errors: 222, Warnings: 2
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 17:04:07 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11409 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 30 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 us  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
add wave -position end  sim:/singleCycle_testbench/dut/broisthethinker/BrTaken
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:33 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 17:15:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:33 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 17:15:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:33 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 17:15:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:33 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 17:15:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:33 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 17:15:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:33 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 17:15:34 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:34 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 17:15:34 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:34 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 17:15:34 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:34 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 17:15:34 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:34 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 17:15:34 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:34 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 17:15:34 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:34 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 17:15:34 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:34 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 17:15:34 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:34 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 17:15:34 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:34 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:15:35 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:35 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:15:35 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:35 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 17:15:35 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:35 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:15:35 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:35 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 17:15:35 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:35 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 17:15:35 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:35 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 17:15:35 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:35 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:15:35 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:35 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 17:15:36 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:36 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 17:15:36 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:36 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 17:15:36 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:36 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 17:15:36 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:36 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 17:15:36 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:15:36 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 17:15:36 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:15:39 on Nov 11,2025, Elapsed time: 0:11:32
# Errors: 1, Warnings: 2
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 17:15:39 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11409 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 30 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 us  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
add wave -position end  sim:/singleCycle_testbench/dut/negativeFlag/en
restart -f
# ** Warning: Design size of 11409 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
run -all
# Running benchmark: ./benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 30 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 us  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:32 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 17:22:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:32 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 17:22:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:32 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 17:22:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:32 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 17:22:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:32 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 17:22:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:32 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 17:22:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:32 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 17:22:32 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:33 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 17:22:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:33 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 17:22:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:33 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 17:22:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:33 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 17:22:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:33 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 17:22:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:33 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 17:22:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:33 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 17:22:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:33 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:22:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:33 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:22:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:33 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 17:22:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:33 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:22:33 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:33 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 17:22:34 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:34 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 17:22:34 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:34 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 17:22:34 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:34 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:22:34 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:34 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 17:22:34 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:34 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 17:22:34 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:34 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 17:22:34 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:34 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 17:22:34 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:34 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 17:22:34 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:22:34 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 17:22:34 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:22:37 on Nov 11,2025, Elapsed time: 0:06:58
# Errors: 6, Warnings: 3
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 17:22:37 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11409 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 30 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 us  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:22 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 17:23:22 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:22 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 17:23:23 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:23 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 17:23:23 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:23 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 17:23:23 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:23 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 17:23:23 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:23 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 17:23:23 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:23 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 17:23:23 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:23 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 17:23:23 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:23 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 17:23:23 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:23 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 17:23:23 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:23 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 17:23:23 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:23 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 17:23:23 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:23 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 17:23:24 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:24 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 17:23:24 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:24 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:23:24 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:24 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:23:24 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:24 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 17:23:24 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:24 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:23:24 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:24 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 17:23:24 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:24 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 17:23:24 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:24 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 17:23:24 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:24 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:23:24 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:24 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 17:23:24 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:24 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 17:23:25 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:25 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 17:23:25 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:25 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 17:23:25 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:25 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 17:23:25 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:23:25 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 17:23:25 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:23:30 on Nov 11,2025, Elapsed time: 0:00:53
# Errors: 4, Warnings: 2
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 17:23:30 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11409 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 30 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 us  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:49 on Nov 11,2025
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# 
# Top level modules:
# 	mux2_1
# End time: 17:32:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:49 on Nov 11,2025
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# -- Compiling module mux4_1_testbench
# 
# Top level modules:
# 	mux4_1_testbench
# End time: 17:32:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:49 on Nov 11,2025
# vlog -reportprogress 300 ./mux8_1.sv 
# -- Compiling module mux8_1
# 
# Top level modules:
# 	mux8_1
# End time: 17:32:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:49 on Nov 11,2025
# vlog -reportprogress 300 ./mux16_1.sv 
# -- Compiling module mux16_1
# 
# Top level modules:
# 	mux16_1
# End time: 17:32:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:49 on Nov 11,2025
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 17:32:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:49 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_2_1.sv 
# -- Compiling module mux_64_2_1
# -- Compiling module mux_64_2_1_tb
# 
# Top level modules:
# 	mux_64_2_1_tb
# End time: 17:32:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:49 on Nov 11,2025
# vlog -reportprogress 300 ./mux_64_32_1.sv 
# -- Compiling module mux_64_32_1
# -- Compiling module mux_64_32_1_testbench
# 
# Top level modules:
# 	mux_64_32_1_testbench
# End time: 17:32:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:49 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_3_8.sv 
# -- Compiling module decoder_3_8
# -- Compiling module decoder_3_8_testbench
# 
# Top level modules:
# 	decoder_3_8_testbench
# End time: 17:32:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:49 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_2_4.sv 
# -- Compiling module decoder_2_4
# -- Compiling module decoder_2_4_testbench
# 
# Top level modules:
# 	decoder_2_4_testbench
# End time: 17:32:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:49 on Nov 11,2025
# vlog -reportprogress 300 ./decoder_5_32.sv 
# -- Compiling module decoder_5_32
# -- Compiling module decoder_5_32_testbench
# 
# Top level modules:
# 	decoder_5_32_testbench
# End time: 17:32:49 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:49 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 17:32:50 on Nov 11,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:50 on Nov 11,2025
# vlog -reportprogress 300 ./alustim.sv 
# -- Compiling module alustim
# 
# Top level modules:
# 	alustim
# End time: 17:32:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:50 on Nov 11,2025
# vlog -reportprogress 300 ./nor_16.sv 
# -- Compiling module nor_16
# 
# Top level modules:
# 	nor_16
# End time: 17:32:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:50 on Nov 11,2025
# vlog -reportprogress 300 ./nor_64.sv 
# -- Compiling module nor_64
# -- Compiling module nor_64_tb
# 
# Top level modules:
# 	nor_64_tb
# End time: 17:32:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:50 on Nov 11,2025
# vlog -reportprogress 300 ./alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 17:32:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:50 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdder.sv 
# -- Compiling module fullAdder
# 
# Top level modules:
# 	fullAdder
# End time: 17:32:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:50 on Nov 11,2025
# vlog -reportprogress 300 ./fullAdderSubtractor.sv 
# -- Compiling module fullAdderSubtractor
# 
# Top level modules:
# 	fullAdderSubtractor
# End time: 17:32:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:50 on Nov 11,2025
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# 
# Top level modules:
# 	regfile
# End time: 17:32:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:50 on Nov 11,2025
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 17:32:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:50 on Nov 11,2025
# vlog -reportprogress 300 ./sign_extend.sv 
# -- Compiling module sign_extend
# -- Compiling module sign_extend_tb
# 
# Top level modules:
# 	sign_extend_tb
# End time: 17:32:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:50 on Nov 11,2025
# vlog -reportprogress 300 ./adder_64.sv 
# -- Compiling module adder_64
# -- Compiling module adder_64_tb
# 
# Top level modules:
# 	adder_64_tb
# End time: 17:32:50 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:51 on Nov 11,2025
# vlog -reportprogress 300 ./datamem.sv 
# -- Compiling module datamem
# -- Compiling module datamem_testbench
# 
# Top level modules:
# 	datamem_testbench
# End time: 17:32:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:51 on Nov 11,2025
# vlog -reportprogress 300 ./instructmem.sv 
# -- Compiling module instructmem
# -- Compiling module instructmem_testbench
# 
# Top level modules:
# 	instructmem_testbench
# End time: 17:32:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:51 on Nov 11,2025
# vlog -reportprogress 300 ./programCounter.sv 
# -- Compiling module programCounter
# 
# Top level modules:
# 	programCounter
# End time: 17:32:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:51 on Nov 11,2025
# vlog -reportprogress 300 ./singleCycle.sv 
# -- Compiling module singleCycle
# -- Compiling module singleCycle_testbench
# 
# Top level modules:
# 	singleCycle_testbench
# End time: 17:32:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:51 on Nov 11,2025
# vlog -reportprogress 300 ./controls.sv 
# -- Compiling module controls
# ** Warning: ./controls.sv(110): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	controls
# End time: 17:32:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:51 on Nov 11,2025
# vlog -reportprogress 300 ./zero_extend.sv 
# -- Compiling module zero_extend
# -- Compiling module zero_extend_tb
# 
# Top level modules:
# 	zero_extend_tb
# End time: 17:32:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:32:51 on Nov 11,2025
# vlog -reportprogress 300 ./D_FF_en.sv 
# -- Compiling module D_FF_en
# 
# Top level modules:
# 	D_FF_en
# End time: 17:32:51 on Nov 11,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 17:32:56 on Nov 11,2025, Elapsed time: 0:09:26
# Errors: 3, Warnings: 2
# vsim -novopt -voptargs=""+acc"" -lib work singleCycle_testbench 
# Start time: 17:32:56 on Nov 11,2025
# Loading sv_std.std
# Loading work.singleCycle_testbench
# Loading work.singleCycle
# Loading work.D_FF_en
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.instructmem
# Loading work.controls
# Loading work.programCounter
# Loading work.sign_extend
# Loading work.mux_64_2_1
# Loading work.shifter
# Loading work.adder_64
# Loading work.fullAdder
# Loading work.regfile
# Loading work.decoder_5_32
# Loading work.decoder_2_4
# Loading work.decoder_3_8
# Loading work.register_64
# Loading work.mux_64_32_1
# Loading work.zero_extend
# Loading work.alu
# Loading work.fullAdderSubtractor
# Loading work.nor_64
# Loading work.nor_16
# Loading work.datamem
# Loading work.mux32_1
# Loading work.mux8_1
# Loading work.mux4_1
# ** Warning: Design size of 11409 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# Running benchmark: ./benchmarks/test05_Blt.arm
# ** Error: Assertion error.
#    Time: 30 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 130 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 190 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Error: Assertion error.
#    Time: 230 us  Scope: singleCycle_testbench.dut.dataMemory File: ./datamem.sv Line: 31
# ** Note: $stop    : ./singleCycle.sv(116)
#    Time: 2030 us  Iteration: 1  Instance: /singleCycle_testbench
# Break in Module singleCycle_testbench at ./singleCycle.sv line 116
# End time: 17:49:59 on Nov 11,2025, Elapsed time: 0:17:03
# Errors: 4, Warnings: 1
