{
  "nbformat": 4,
  "nbformat_minor": 0,
  "metadata": {
    "colab": {
      "provenance": [],
      "machine_shape": "hm"
    },
    "kernelspec": {
      "name": "python3",
      "display_name": "Python 3"
    },
    "language_info": {
      "name": "python"
    }
  },
  "cells": [
    {
      "cell_type": "code",
      "source": [
        "!pip install openai langchain langchain-community langchain-core PyPDF2 accelerate bitsandbytes llama_index huggingface_hub chromadb groq anthropic python-docx pypandoc markitdown pytesseract pdf2image python-docx pymupdf pillow pycryptodome==3.15.0"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "MN7rrrBiPzo4",
        "outputId": "cb0c7059-f3ea-40ca-b228-4d65eae8a95c"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Requirement already satisfied: openai in /usr/local/lib/python3.12/dist-packages (1.109.1)\n",
            "Requirement already satisfied: langchain in /usr/local/lib/python3.12/dist-packages (0.3.27)\n",
            "Requirement already satisfied: langchain-community in /usr/local/lib/python3.12/dist-packages (0.3.31)\n",
            "Requirement already satisfied: langchain-core in /usr/local/lib/python3.12/dist-packages (0.3.78)\n",
            "Requirement already satisfied: PyPDF2 in /usr/local/lib/python3.12/dist-packages (3.0.1)\n",
            "Requirement already satisfied: accelerate in /usr/local/lib/python3.12/dist-packages (1.10.1)\n",
            "Requirement already satisfied: bitsandbytes in /usr/local/lib/python3.12/dist-packages (0.48.1)\n",
            "Requirement already satisfied: llama_index in /usr/local/lib/python3.12/dist-packages (0.14.4)\n",
            "Requirement already satisfied: huggingface_hub in /usr/local/lib/python3.12/dist-packages (0.35.3)\n",
            "Requirement already satisfied: chromadb in /usr/local/lib/python3.12/dist-packages (1.1.1)\n",
            "Requirement already satisfied: groq in /usr/local/lib/python3.12/dist-packages (0.32.0)\n",
            "Requirement already satisfied: anthropic in /usr/local/lib/python3.12/dist-packages (0.69.0)\n",
            "Requirement already satisfied: python-docx in /usr/local/lib/python3.12/dist-packages (1.2.0)\n",
            "Requirement already satisfied: pypandoc in /usr/local/lib/python3.12/dist-packages (1.15)\n",
            "Requirement already satisfied: markitdown in /usr/local/lib/python3.12/dist-packages (0.1.3)\n",
            "Requirement already satisfied: pytesseract in /usr/local/lib/python3.12/dist-packages (0.3.13)\n",
            "Requirement already satisfied: pdf2image in /usr/local/lib/python3.12/dist-packages (1.17.0)\n",
            "Requirement already satisfied: pymupdf in /usr/local/lib/python3.12/dist-packages (1.26.4)\n",
            "Requirement already satisfied: pillow in /usr/local/lib/python3.12/dist-packages (11.3.0)\n",
            "Requirement already satisfied: pycryptodome==3.15.0 in /usr/local/lib/python3.12/dist-packages (3.15.0)\n",
            "Requirement already satisfied: anyio<5,>=3.5.0 in /usr/local/lib/python3.12/dist-packages (from openai) (4.11.0)\n",
            "Requirement already satisfied: distro<2,>=1.7.0 in /usr/local/lib/python3.12/dist-packages (from openai) (1.9.0)\n",
            "Requirement already satisfied: httpx<1,>=0.23.0 in /usr/local/lib/python3.12/dist-packages (from openai) (0.28.1)\n",
            "Requirement already satisfied: jiter<1,>=0.4.0 in /usr/local/lib/python3.12/dist-packages (from openai) (0.11.0)\n",
            "Requirement already satisfied: pydantic<3,>=1.9.0 in /usr/local/lib/python3.12/dist-packages (from openai) (2.11.9)\n",
            "Requirement already satisfied: sniffio in /usr/local/lib/python3.12/dist-packages (from openai) (1.3.1)\n",
            "Requirement already satisfied: tqdm>4 in /usr/local/lib/python3.12/dist-packages (from openai) (4.67.1)\n",
            "Requirement already satisfied: typing-extensions<5,>=4.11 in /usr/local/lib/python3.12/dist-packages (from openai) (4.15.0)\n",
            "Requirement already satisfied: langchain-text-splitters<1.0.0,>=0.3.9 in /usr/local/lib/python3.12/dist-packages (from langchain) (0.3.11)\n",
            "Requirement already satisfied: langsmith>=0.1.17 in /usr/local/lib/python3.12/dist-packages (from langchain) (0.4.31)\n",
            "Requirement already satisfied: SQLAlchemy<3,>=1.4 in /usr/local/lib/python3.12/dist-packages (from langchain) (2.0.43)\n",
            "Requirement already satisfied: requests<3,>=2 in /usr/local/lib/python3.12/dist-packages (from langchain) (2.32.5)\n",
            "Requirement already satisfied: PyYAML>=5.3 in /usr/local/lib/python3.12/dist-packages (from langchain) (6.0.3)\n",
            "Requirement already satisfied: aiohttp<4.0.0,>=3.8.3 in /usr/local/lib/python3.12/dist-packages (from langchain-community) (3.12.15)\n",
            "Requirement already satisfied: tenacity!=8.4.0,<10.0.0,>=8.1.0 in /usr/local/lib/python3.12/dist-packages (from langchain-community) (8.5.0)\n",
            "Requirement already satisfied: dataclasses-json<0.7.0,>=0.6.7 in /usr/local/lib/python3.12/dist-packages (from langchain-community) (0.6.7)\n",
            "Requirement already satisfied: pydantic-settings<3.0.0,>=2.10.1 in /usr/local/lib/python3.12/dist-packages (from langchain-community) (2.11.0)\n",
            "Requirement already satisfied: httpx-sse<1.0.0,>=0.4.0 in /usr/local/lib/python3.12/dist-packages (from langchain-community) (0.4.1)\n",
            "Requirement already satisfied: numpy>=1.26.2 in /usr/local/lib/python3.12/dist-packages (from langchain-community) (2.0.2)\n",
            "Requirement already satisfied: jsonpatch<2.0.0,>=1.33.0 in /usr/local/lib/python3.12/dist-packages (from langchain-core) (1.33)\n",
            "Requirement already satisfied: packaging<26.0.0,>=23.2.0 in /usr/local/lib/python3.12/dist-packages (from langchain-core) (25.0)\n",
            "Requirement already satisfied: psutil in /usr/local/lib/python3.12/dist-packages (from accelerate) (5.9.5)\n",
            "Requirement already satisfied: torch>=2.0.0 in /usr/local/lib/python3.12/dist-packages (from accelerate) (2.8.0+cu126)\n",
            "Requirement already satisfied: safetensors>=0.4.3 in /usr/local/lib/python3.12/dist-packages (from accelerate) (0.6.2)\n",
            "Requirement already satisfied: llama-index-cli<0.6,>=0.5.0 in /usr/local/lib/python3.12/dist-packages (from llama_index) (0.5.3)\n",
            "Requirement already satisfied: llama-index-core<0.15.0,>=0.14.4 in /usr/local/lib/python3.12/dist-packages (from llama_index) (0.14.4)\n",
            "Requirement already satisfied: llama-index-embeddings-openai<0.6,>=0.5.0 in /usr/local/lib/python3.12/dist-packages (from llama_index) (0.5.1)\n",
            "Requirement already satisfied: llama-index-indices-managed-llama-cloud>=0.4.0 in /usr/local/lib/python3.12/dist-packages (from llama_index) (0.9.4)\n",
            "Requirement already satisfied: llama-index-llms-openai<0.7,>=0.6.0 in /usr/local/lib/python3.12/dist-packages (from llama_index) (0.6.4)\n",
            "Requirement already satisfied: llama-index-readers-file<0.6,>=0.5.0 in /usr/local/lib/python3.12/dist-packages (from llama_index) (0.5.4)\n",
            "Requirement already satisfied: llama-index-readers-llama-parse>=0.4.0 in /usr/local/lib/python3.12/dist-packages (from llama_index) (0.5.1)\n",
            "Requirement already satisfied: nltk>3.8.1 in /usr/local/lib/python3.12/dist-packages (from llama_index) (3.9.1)\n",
            "Requirement already satisfied: filelock in /usr/local/lib/python3.12/dist-packages (from huggingface_hub) (3.19.1)\n",
            "Requirement already satisfied: fsspec>=2023.5.0 in /usr/local/lib/python3.12/dist-packages (from huggingface_hub) (2025.3.0)\n",
            "Requirement already satisfied: hf-xet<2.0.0,>=1.1.3 in /usr/local/lib/python3.12/dist-packages (from huggingface_hub) (1.1.10)\n",
            "Requirement already satisfied: build>=1.0.3 in /usr/local/lib/python3.12/dist-packages (from chromadb) (1.3.0)\n",
            "Requirement already satisfied: pybase64>=1.4.1 in /usr/local/lib/python3.12/dist-packages (from chromadb) (1.4.2)\n",
            "Requirement already satisfied: uvicorn>=0.18.3 in /usr/local/lib/python3.12/dist-packages (from uvicorn[standard]>=0.18.3->chromadb) (0.37.0)\n",
            "Requirement already satisfied: posthog<6.0.0,>=2.4.0 in /usr/local/lib/python3.12/dist-packages (from chromadb) (5.4.0)\n",
            "Requirement already satisfied: onnxruntime>=1.14.1 in /usr/local/lib/python3.12/dist-packages (from chromadb) (1.23.1)\n",
            "Requirement already satisfied: opentelemetry-api>=1.2.0 in /usr/local/lib/python3.12/dist-packages (from chromadb) (1.37.0)\n",
            "Requirement already satisfied: opentelemetry-exporter-otlp-proto-grpc>=1.2.0 in /usr/local/lib/python3.12/dist-packages (from chromadb) (1.37.0)\n",
            "Requirement already satisfied: opentelemetry-sdk>=1.2.0 in /usr/local/lib/python3.12/dist-packages (from chromadb) (1.37.0)\n",
            "Requirement already satisfied: tokenizers>=0.13.2 in /usr/local/lib/python3.12/dist-packages (from chromadb) (0.22.1)\n",
            "Requirement already satisfied: pypika>=0.48.9 in /usr/local/lib/python3.12/dist-packages (from chromadb) (0.48.9)\n",
            "Requirement already satisfied: overrides>=7.3.1 in /usr/local/lib/python3.12/dist-packages (from chromadb) (7.7.0)\n",
            "Requirement already satisfied: importlib-resources in /usr/local/lib/python3.12/dist-packages (from chromadb) (6.5.2)\n",
            "Requirement already satisfied: grpcio>=1.58.0 in /usr/local/lib/python3.12/dist-packages (from chromadb) (1.75.1)\n",
            "Requirement already satisfied: bcrypt>=4.0.1 in /usr/local/lib/python3.12/dist-packages (from chromadb) (5.0.0)\n",
            "Requirement already satisfied: typer>=0.9.0 in /usr/local/lib/python3.12/dist-packages (from chromadb) (0.19.2)\n",
            "Requirement already satisfied: kubernetes>=28.1.0 in /usr/local/lib/python3.12/dist-packages (from chromadb) (34.1.0)\n",
            "Requirement already satisfied: mmh3>=4.0.1 in /usr/local/lib/python3.12/dist-packages (from chromadb) (5.2.0)\n",
            "Requirement already satisfied: orjson>=3.9.12 in /usr/local/lib/python3.12/dist-packages (from chromadb) (3.11.3)\n",
            "Requirement already satisfied: rich>=10.11.0 in /usr/local/lib/python3.12/dist-packages (from chromadb) (13.9.4)\n",
            "Requirement already satisfied: jsonschema>=4.19.0 in /usr/local/lib/python3.12/dist-packages (from chromadb) (4.25.1)\n",
            "Requirement already satisfied: docstring-parser<1,>=0.15 in /usr/local/lib/python3.12/dist-packages (from anthropic) (0.17.0)\n",
            "Requirement already satisfied: lxml>=3.1.0 in /usr/local/lib/python3.12/dist-packages (from python-docx) (5.4.0)\n",
            "Requirement already satisfied: beautifulsoup4 in /usr/local/lib/python3.12/dist-packages (from markitdown) (4.13.5)\n",
            "Requirement already satisfied: charset-normalizer in /usr/local/lib/python3.12/dist-packages (from markitdown) (3.4.3)\n",
            "Requirement already satisfied: defusedxml in /usr/local/lib/python3.12/dist-packages (from markitdown) (0.7.1)\n",
            "Requirement already satisfied: magika~=0.6.1 in /usr/local/lib/python3.12/dist-packages (from markitdown) (0.6.2)\n",
            "Requirement already satisfied: markdownify in /usr/local/lib/python3.12/dist-packages (from markitdown) (1.2.0)\n",
            "Requirement already satisfied: aiohappyeyeballs>=2.5.0 in /usr/local/lib/python3.12/dist-packages (from aiohttp<4.0.0,>=3.8.3->langchain-community) (2.6.1)\n",
            "Requirement already satisfied: aiosignal>=1.4.0 in /usr/local/lib/python3.12/dist-packages (from aiohttp<4.0.0,>=3.8.3->langchain-community) (1.4.0)\n",
            "Requirement already satisfied: attrs>=17.3.0 in /usr/local/lib/python3.12/dist-packages (from aiohttp<4.0.0,>=3.8.3->langchain-community) (25.3.0)\n",
            "Requirement already satisfied: frozenlist>=1.1.1 in /usr/local/lib/python3.12/dist-packages (from aiohttp<4.0.0,>=3.8.3->langchain-community) (1.7.0)\n",
            "Requirement already satisfied: multidict<7.0,>=4.5 in /usr/local/lib/python3.12/dist-packages (from aiohttp<4.0.0,>=3.8.3->langchain-community) (6.6.4)\n",
            "Requirement already satisfied: propcache>=0.2.0 in /usr/local/lib/python3.12/dist-packages (from aiohttp<4.0.0,>=3.8.3->langchain-community) (0.3.2)\n",
            "Requirement already satisfied: yarl<2.0,>=1.17.0 in /usr/local/lib/python3.12/dist-packages (from aiohttp<4.0.0,>=3.8.3->langchain-community) (1.20.1)\n",
            "Requirement already satisfied: idna>=2.8 in /usr/local/lib/python3.12/dist-packages (from anyio<5,>=3.5.0->openai) (3.10)\n",
            "Requirement already satisfied: pyproject_hooks in /usr/local/lib/python3.12/dist-packages (from build>=1.0.3->chromadb) (1.2.0)\n",
            "Requirement already satisfied: marshmallow<4.0.0,>=3.18.0 in /usr/local/lib/python3.12/dist-packages (from dataclasses-json<0.7.0,>=0.6.7->langchain-community) (3.26.1)\n",
            "Requirement already satisfied: typing-inspect<1,>=0.4.0 in /usr/local/lib/python3.12/dist-packages (from dataclasses-json<0.7.0,>=0.6.7->langchain-community) (0.9.0)\n",
            "Requirement already satisfied: certifi in /usr/local/lib/python3.12/dist-packages (from httpx<1,>=0.23.0->openai) (2025.8.3)\n",
            "Requirement already satisfied: httpcore==1.* in /usr/local/lib/python3.12/dist-packages (from httpx<1,>=0.23.0->openai) (1.0.9)\n",
            "Requirement already satisfied: h11>=0.16 in /usr/local/lib/python3.12/dist-packages (from httpcore==1.*->httpx<1,>=0.23.0->openai) (0.16.0)\n",
            "Requirement already satisfied: jsonpointer>=1.9 in /usr/local/lib/python3.12/dist-packages (from jsonpatch<2.0.0,>=1.33.0->langchain-core) (3.0.0)\n",
            "Requirement already satisfied: jsonschema-specifications>=2023.03.6 in /usr/local/lib/python3.12/dist-packages (from jsonschema>=4.19.0->chromadb) (2025.9.1)\n",
            "Requirement already satisfied: referencing>=0.28.4 in /usr/local/lib/python3.12/dist-packages (from jsonschema>=4.19.0->chromadb) (0.36.2)\n",
            "Requirement already satisfied: rpds-py>=0.7.1 in /usr/local/lib/python3.12/dist-packages (from jsonschema>=4.19.0->chromadb) (0.27.1)\n",
            "Requirement already satisfied: six>=1.9.0 in /usr/local/lib/python3.12/dist-packages (from kubernetes>=28.1.0->chromadb) (1.17.0)\n",
            "Requirement already satisfied: python-dateutil>=2.5.3 in /usr/local/lib/python3.12/dist-packages (from kubernetes>=28.1.0->chromadb) (2.9.0.post0)\n",
            "Requirement already satisfied: google-auth>=1.0.1 in /usr/local/lib/python3.12/dist-packages (from kubernetes>=28.1.0->chromadb) (2.38.0)\n",
            "Requirement already satisfied: websocket-client!=0.40.0,!=0.41.*,!=0.42.*,>=0.32.0 in /usr/local/lib/python3.12/dist-packages (from kubernetes>=28.1.0->chromadb) (1.8.0)\n",
            "Requirement already satisfied: requests-oauthlib in /usr/local/lib/python3.12/dist-packages (from kubernetes>=28.1.0->chromadb) (2.0.0)\n",
            "Requirement already satisfied: urllib3<2.4.0,>=1.24.2 in /usr/local/lib/python3.12/dist-packages (from kubernetes>=28.1.0->chromadb) (2.3.0)\n",
            "Requirement already satisfied: durationpy>=0.7 in /usr/local/lib/python3.12/dist-packages (from kubernetes>=28.1.0->chromadb) (0.10)\n",
            "Requirement already satisfied: requests-toolbelt>=1.0.0 in /usr/local/lib/python3.12/dist-packages (from langsmith>=0.1.17->langchain) (1.0.0)\n",
            "Requirement already satisfied: zstandard>=0.23.0 in /usr/local/lib/python3.12/dist-packages (from langsmith>=0.1.17->langchain) (0.25.0)\n",
            "Requirement already satisfied: aiosqlite in /usr/local/lib/python3.12/dist-packages (from llama-index-core<0.15.0,>=0.14.4->llama_index) (0.21.0)\n",
            "Requirement already satisfied: banks<3,>=2.2.0 in /usr/local/lib/python3.12/dist-packages (from llama-index-core<0.15.0,>=0.14.4->llama_index) (2.2.0)\n",
            "Requirement already satisfied: deprecated>=1.2.9.3 in /usr/local/lib/python3.12/dist-packages (from llama-index-core<0.15.0,>=0.14.4->llama_index) (1.2.18)\n",
            "Requirement already satisfied: dirtyjson<2,>=1.0.8 in /usr/local/lib/python3.12/dist-packages (from llama-index-core<0.15.0,>=0.14.4->llama_index) (1.0.8)\n",
            "Requirement already satisfied: filetype<2,>=1.2.0 in /usr/local/lib/python3.12/dist-packages (from llama-index-core<0.15.0,>=0.14.4->llama_index) (1.2.0)\n",
            "Requirement already satisfied: llama-index-workflows<3,>=2 in /usr/local/lib/python3.12/dist-packages (from llama-index-core<0.15.0,>=0.14.4->llama_index) (2.7.0)\n",
            "Requirement already satisfied: nest-asyncio<2,>=1.5.8 in /usr/local/lib/python3.12/dist-packages (from llama-index-core<0.15.0,>=0.14.4->llama_index) (1.6.0)\n",
            "Requirement already satisfied: networkx>=3.0 in /usr/local/lib/python3.12/dist-packages (from llama-index-core<0.15.0,>=0.14.4->llama_index) (3.5)\n",
            "Requirement already satisfied: platformdirs in /usr/local/lib/python3.12/dist-packages (from llama-index-core<0.15.0,>=0.14.4->llama_index) (4.4.0)\n",
            "Requirement already satisfied: setuptools>=80.9.0 in /usr/local/lib/python3.12/dist-packages (from llama-index-core<0.15.0,>=0.14.4->llama_index) (80.9.0)\n",
            "Requirement already satisfied: tiktoken>=0.7.0 in /usr/local/lib/python3.12/dist-packages (from llama-index-core<0.15.0,>=0.14.4->llama_index) (0.11.0)\n",
            "Requirement already satisfied: wrapt in /usr/local/lib/python3.12/dist-packages (from llama-index-core<0.15.0,>=0.14.4->llama_index) (1.17.3)\n",
            "Requirement already satisfied: llama-cloud==0.1.35 in /usr/local/lib/python3.12/dist-packages (from llama-index-indices-managed-llama-cloud>=0.4.0->llama_index) (0.1.35)\n",
            "Requirement already satisfied: pandas<2.3.0 in /usr/local/lib/python3.12/dist-packages (from llama-index-readers-file<0.6,>=0.5.0->llama_index) (2.2.2)\n",
            "Requirement already satisfied: pypdf<7,>=5.1.0 in /usr/local/lib/python3.12/dist-packages (from llama-index-readers-file<0.6,>=0.5.0->llama_index) (6.1.1)\n",
            "Requirement already satisfied: striprtf<0.0.27,>=0.0.26 in /usr/local/lib/python3.12/dist-packages (from llama-index-readers-file<0.6,>=0.5.0->llama_index) (0.0.26)\n",
            "Requirement already satisfied: soupsieve>1.2 in /usr/local/lib/python3.12/dist-packages (from beautifulsoup4->markitdown) (2.8)\n",
            "Requirement already satisfied: llama-parse>=0.5.0 in /usr/local/lib/python3.12/dist-packages (from llama-index-readers-llama-parse>=0.4.0->llama_index) (0.6.54)\n",
            "Requirement already satisfied: click>=8.1.7 in /usr/local/lib/python3.12/dist-packages (from magika~=0.6.1->markitdown) (8.3.0)\n",
            "Requirement already satisfied: python-dotenv>=1.0.1 in /usr/local/lib/python3.12/dist-packages (from magika~=0.6.1->markitdown) (1.1.1)\n",
            "Requirement already satisfied: joblib in /usr/local/lib/python3.12/dist-packages (from nltk>3.8.1->llama_index) (1.5.2)\n",
            "Requirement already satisfied: regex>=2021.8.3 in /usr/local/lib/python3.12/dist-packages (from nltk>3.8.1->llama_index) (2024.11.6)\n",
            "Requirement already satisfied: coloredlogs in /usr/local/lib/python3.12/dist-packages (from onnxruntime>=1.14.1->chromadb) (15.0.1)\n",
            "Requirement already satisfied: flatbuffers in /usr/local/lib/python3.12/dist-packages (from onnxruntime>=1.14.1->chromadb) (25.9.23)\n",
            "Requirement already satisfied: protobuf in /usr/local/lib/python3.12/dist-packages (from onnxruntime>=1.14.1->chromadb) (5.29.5)\n",
            "Requirement already satisfied: sympy in /usr/local/lib/python3.12/dist-packages (from onnxruntime>=1.14.1->chromadb) (1.13.3)\n",
            "Requirement already satisfied: importlib-metadata<8.8.0,>=6.0 in /usr/local/lib/python3.12/dist-packages (from opentelemetry-api>=1.2.0->chromadb) (8.7.0)\n",
            "Requirement already satisfied: googleapis-common-protos~=1.57 in /usr/local/lib/python3.12/dist-packages (from opentelemetry-exporter-otlp-proto-grpc>=1.2.0->chromadb) (1.70.0)\n",
            "Requirement already satisfied: opentelemetry-exporter-otlp-proto-common==1.37.0 in /usr/local/lib/python3.12/dist-packages (from opentelemetry-exporter-otlp-proto-grpc>=1.2.0->chromadb) (1.37.0)\n",
            "Requirement already satisfied: opentelemetry-proto==1.37.0 in /usr/local/lib/python3.12/dist-packages (from opentelemetry-exporter-otlp-proto-grpc>=1.2.0->chromadb) (1.37.0)\n",
            "Requirement already satisfied: opentelemetry-semantic-conventions==0.58b0 in /usr/local/lib/python3.12/dist-packages (from opentelemetry-sdk>=1.2.0->chromadb) (0.58b0)\n",
            "Requirement already satisfied: backoff>=1.10.0 in /usr/local/lib/python3.12/dist-packages (from posthog<6.0.0,>=2.4.0->chromadb) (2.2.1)\n",
            "Requirement already satisfied: annotated-types>=0.6.0 in /usr/local/lib/python3.12/dist-packages (from pydantic<3,>=1.9.0->openai) (0.7.0)\n",
            "Requirement already satisfied: pydantic-core==2.33.2 in /usr/local/lib/python3.12/dist-packages (from pydantic<3,>=1.9.0->openai) (2.33.2)\n",
            "Requirement already satisfied: typing-inspection>=0.4.0 in /usr/local/lib/python3.12/dist-packages (from pydantic<3,>=1.9.0->openai) (0.4.2)\n",
            "Requirement already satisfied: markdown-it-py>=2.2.0 in /usr/local/lib/python3.12/dist-packages (from rich>=10.11.0->chromadb) (4.0.0)\n",
            "Requirement already satisfied: pygments<3.0.0,>=2.13.0 in /usr/local/lib/python3.12/dist-packages (from rich>=10.11.0->chromadb) (2.19.2)\n",
            "Requirement already satisfied: greenlet>=1 in /usr/local/lib/python3.12/dist-packages (from SQLAlchemy<3,>=1.4->langchain) (3.2.4)\n",
            "Requirement already satisfied: jinja2 in /usr/local/lib/python3.12/dist-packages (from torch>=2.0.0->accelerate) (3.1.6)\n",
            "Requirement already satisfied: nvidia-cuda-nvrtc-cu12==12.6.77 in /usr/local/lib/python3.12/dist-packages (from torch>=2.0.0->accelerate) (12.6.77)\n",
            "Requirement already satisfied: nvidia-cuda-runtime-cu12==12.6.77 in /usr/local/lib/python3.12/dist-packages (from torch>=2.0.0->accelerate) (12.6.77)\n",
            "Requirement already satisfied: nvidia-cuda-cupti-cu12==12.6.80 in /usr/local/lib/python3.12/dist-packages (from torch>=2.0.0->accelerate) (12.6.80)\n",
            "Requirement already satisfied: nvidia-cudnn-cu12==9.10.2.21 in /usr/local/lib/python3.12/dist-packages (from torch>=2.0.0->accelerate) (9.10.2.21)\n",
            "Requirement already satisfied: nvidia-cublas-cu12==12.6.4.1 in /usr/local/lib/python3.12/dist-packages (from torch>=2.0.0->accelerate) (12.6.4.1)\n",
            "Requirement already satisfied: nvidia-cufft-cu12==11.3.0.4 in /usr/local/lib/python3.12/dist-packages (from torch>=2.0.0->accelerate) (11.3.0.4)\n",
            "Requirement already satisfied: nvidia-curand-cu12==10.3.7.77 in /usr/local/lib/python3.12/dist-packages (from torch>=2.0.0->accelerate) (10.3.7.77)\n",
            "Requirement already satisfied: nvidia-cusolver-cu12==11.7.1.2 in /usr/local/lib/python3.12/dist-packages (from torch>=2.0.0->accelerate) (11.7.1.2)\n",
            "Requirement already satisfied: nvidia-cusparse-cu12==12.5.4.2 in /usr/local/lib/python3.12/dist-packages (from torch>=2.0.0->accelerate) (12.5.4.2)\n",
            "Requirement already satisfied: nvidia-cusparselt-cu12==0.7.1 in /usr/local/lib/python3.12/dist-packages (from torch>=2.0.0->accelerate) (0.7.1)\n",
            "Requirement already satisfied: nvidia-nccl-cu12==2.27.3 in /usr/local/lib/python3.12/dist-packages (from torch>=2.0.0->accelerate) (2.27.3)\n",
            "Requirement already satisfied: nvidia-nvtx-cu12==12.6.77 in /usr/local/lib/python3.12/dist-packages (from torch>=2.0.0->accelerate) (12.6.77)\n",
            "Requirement already satisfied: nvidia-nvjitlink-cu12==12.6.85 in /usr/local/lib/python3.12/dist-packages (from torch>=2.0.0->accelerate) (12.6.85)\n",
            "Requirement already satisfied: nvidia-cufile-cu12==1.11.1.6 in /usr/local/lib/python3.12/dist-packages (from torch>=2.0.0->accelerate) (1.11.1.6)\n",
            "Requirement already satisfied: triton==3.4.0 in /usr/local/lib/python3.12/dist-packages (from torch>=2.0.0->accelerate) (3.4.0)\n",
            "Requirement already satisfied: shellingham>=1.3.0 in /usr/local/lib/python3.12/dist-packages (from typer>=0.9.0->chromadb) (1.5.4)\n",
            "Requirement already satisfied: httptools>=0.6.3 in /usr/local/lib/python3.12/dist-packages (from uvicorn[standard]>=0.18.3->chromadb) (0.6.4)\n",
            "Requirement already satisfied: uvloop>=0.15.1 in /usr/local/lib/python3.12/dist-packages (from uvicorn[standard]>=0.18.3->chromadb) (0.21.0)\n",
            "Requirement already satisfied: watchfiles>=0.13 in /usr/local/lib/python3.12/dist-packages (from uvicorn[standard]>=0.18.3->chromadb) (1.1.0)\n",
            "Requirement already satisfied: websockets>=10.4 in /usr/local/lib/python3.12/dist-packages (from uvicorn[standard]>=0.18.3->chromadb) (15.0.1)\n",
            "Requirement already satisfied: griffe in /usr/local/lib/python3.12/dist-packages (from banks<3,>=2.2.0->llama-index-core<0.15.0,>=0.14.4->llama_index) (1.14.0)\n",
            "Requirement already satisfied: cachetools<6.0,>=2.0.0 in /usr/local/lib/python3.12/dist-packages (from google-auth>=1.0.1->kubernetes>=28.1.0->chromadb) (5.5.2)\n",
            "Requirement already satisfied: pyasn1-modules>=0.2.1 in /usr/local/lib/python3.12/dist-packages (from google-auth>=1.0.1->kubernetes>=28.1.0->chromadb) (0.4.2)\n",
            "Requirement already satisfied: rsa<5,>=3.1.4 in /usr/local/lib/python3.12/dist-packages (from google-auth>=1.0.1->kubernetes>=28.1.0->chromadb) (4.9.1)\n",
            "Requirement already satisfied: zipp>=3.20 in /usr/local/lib/python3.12/dist-packages (from importlib-metadata<8.8.0,>=6.0->opentelemetry-api>=1.2.0->chromadb) (3.23.0)\n",
            "Requirement already satisfied: llama-index-instrumentation>=0.1.0 in /usr/local/lib/python3.12/dist-packages (from llama-index-workflows<3,>=2->llama-index-core<0.15.0,>=0.14.4->llama_index) (0.4.1)\n",
            "Requirement already satisfied: llama-cloud-services>=0.6.54 in /usr/local/lib/python3.12/dist-packages (from llama-parse>=0.5.0->llama-index-readers-llama-parse>=0.4.0->llama_index) (0.6.54)\n",
            "Requirement already satisfied: mdurl~=0.1 in /usr/local/lib/python3.12/dist-packages (from markdown-it-py>=2.2.0->rich>=10.11.0->chromadb) (0.1.2)\n",
            "Requirement already satisfied: pytz>=2020.1 in /usr/local/lib/python3.12/dist-packages (from pandas<2.3.0->llama-index-readers-file<0.6,>=0.5.0->llama_index) (2025.2)\n",
            "Requirement already satisfied: tzdata>=2022.7 in /usr/local/lib/python3.12/dist-packages (from pandas<2.3.0->llama-index-readers-file<0.6,>=0.5.0->llama_index) (2025.2)\n",
            "Requirement already satisfied: mpmath<1.4,>=1.1.0 in /usr/local/lib/python3.12/dist-packages (from sympy->onnxruntime>=1.14.1->chromadb) (1.3.0)\n",
            "Requirement already satisfied: mypy-extensions>=0.3.0 in /usr/local/lib/python3.12/dist-packages (from typing-inspect<1,>=0.4.0->dataclasses-json<0.7.0,>=0.6.7->langchain-community) (1.1.0)\n",
            "Requirement already satisfied: humanfriendly>=9.1 in /usr/local/lib/python3.12/dist-packages (from coloredlogs->onnxruntime>=1.14.1->chromadb) (10.0)\n",
            "Requirement already satisfied: MarkupSafe>=2.0 in /usr/local/lib/python3.12/dist-packages (from jinja2->torch>=2.0.0->accelerate) (3.0.3)\n",
            "Requirement already satisfied: oauthlib>=3.0.0 in /usr/local/lib/python3.12/dist-packages (from requests-oauthlib->kubernetes>=28.1.0->chromadb) (3.3.1)\n",
            "Requirement already satisfied: pyasn1<0.7.0,>=0.6.1 in /usr/local/lib/python3.12/dist-packages (from pyasn1-modules>=0.2.1->google-auth>=1.0.1->kubernetes>=28.1.0->chromadb) (0.6.1)\n",
            "Requirement already satisfied: colorama>=0.4 in /usr/local/lib/python3.12/dist-packages (from griffe->banks<3,>=2.2.0->llama-index-core<0.15.0,>=0.14.4->llama_index) (0.4.6)\n"
          ]
        }
      ]
    },
    {
      "cell_type": "code",
      "source": [
        "from google.colab import drive\n",
        "drive.mount('/GD', force_remount=True)"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "YHon6YNdPueX",
        "outputId": "b060e7dc-4e79-4538-a096-26131c9834d4"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "Mounted at /GD\n"
          ]
        }
      ]
    },
    {
      "cell_type": "markdown",
      "source": [
        "# Pypandoc + Test Card + Vector DB"
      ],
      "metadata": {
        "id": "uWmCjM55gkPV"
      }
    },
    {
      "cell_type": "code",
      "source": [
        "import os\n",
        "import re\n",
        "import json\n",
        "import tempfile\n",
        "import subprocess\n",
        "from dataclasses import dataclass\n",
        "from typing import Dict, List, Tuple, Optional\n",
        "from concurrent.futures import ThreadPoolExecutor, as_completed\n",
        "\n",
        "# ---------- PDF & I/O ----------\n",
        "from PyPDF2 import PdfReader\n",
        "import pypandoc\n",
        "\n",
        "# ---------- LLM (OpenAI via LangChain for your rules/plan/test-card) ----------\n",
        "from langchain.chat_models import ChatOpenAI\n",
        "from langchain.schema import HumanMessage\n",
        "\n",
        "# ---------- Colab secret helper ----------\n",
        "try:\n",
        "    from google.colab import userdata  # type: ignore\n",
        "except Exception:  # pragma: no cover\n",
        "    userdata = None\n",
        "\n",
        "# ---------- Vector DB + embeddings ----------\n",
        "import chromadb\n",
        "from sentence_transformers import SentenceTransformer\n",
        "\n",
        "# ---------- Images & PDF visuals (PyMuPDF) ----------\n",
        "import numpy as np\n",
        "from PIL import Image\n",
        "\n",
        "try:\n",
        "    import fitz  # PyMuPDF\n",
        "except Exception:\n",
        "    fitz = None\n",
        "\n",
        "# Optional OCR\n",
        "try:\n",
        "    import pytesseract  # type: ignore\n",
        "except Exception:\n",
        "    pytesseract = None\n",
        "\n",
        "try:\n",
        "    from pdf2image import convert_from_path  # type: ignore\n",
        "except Exception:\n",
        "    convert_from_path = None\n",
        "\n",
        "# ---------- MarkItDown for image description (OpenAI multimodal) ----------\n",
        "from openai import OpenAI\n",
        "from markitdown import MarkItDown\n",
        "\n",
        "# ---------- DOCX post-processing (borders) ----------\n",
        "from docx import Document\n",
        "from docx.oxml import OxmlElement\n",
        "from docx.oxml.ns import qn\n",
        "\n",
        "# ============================ CONFIG ============================\n",
        "\n",
        "# OpenAI key (colab or env)\n",
        "import openai\n",
        "openai.api_key = userdata.get('OpenaAIAPI') if userdata else os.environ.get(\"OPENAI_API_KEY\", \"\")\n",
        "os.environ[\"OPENAI_API_KEY\"] = openai.api_key or os.environ.get(\"OPENAI_API_KEY\", \"\")\n",
        "\n",
        "# Model for rules / pairwise / test-cards\n",
        "llm_model = \"gpt-4.1\"\n",
        "\n",
        "# PDF & output paths (from your original code)\n",
        "pdf_path = \"/GD/My Drive/JITC/military_standards_pdf/MIL-STD-188-203-1A_1995.pdf\"\n",
        "output_docx_path = \"/GD/My Drive/JITC/military_standards_pdf/MIL-STD-188-Auto-TestPlan.docx\"\n",
        "output_markdown_path = output_docx_path.replace(\".docx\", \".md\")  # save master .md too\n",
        "\n",
        "# Vector DB locations derived from the same folder as the PDF\n",
        "folder_path = os.path.dirname(pdf_path)\n",
        "chroma_path = os.path.join(folder_path, \"chroma_store\")       # persistent chroma\n",
        "collection_name = \"military_standards\"                        # you can rename\n",
        "\n",
        "# Ingestion knobs\n",
        "EMBED_MODEL = \"multi-qa-mpnet-base-dot-v1\"\n",
        "MARKITDOWN_MODEL = \"o4-mini\"\n",
        "DESCRIBE_IMAGES = True\n",
        "MAX_IMAGES_PER_PAGE = None\n",
        "OCR_ENABLED = False\n",
        "OCR_DPI = 220\n",
        "PAGE_RASTER_DPI = 144\n",
        "PROBE_DPI = 72\n",
        "PROBE_NONWHITE_THRESHOLD = 0.01\n",
        "DETECT_INLINE_BLOCKS = True\n",
        "DETECT_DRAWINGS = True\n",
        "MIN_DRAWING_AREA = 2000.0\n",
        "RASTERIZE_WHEN_NON_XOBJECT_VISUALS = True\n",
        "IMAGE_OUT_DIRNAME = \"_extracted_images\"\n",
        "BATCH_SIZE_EMBED = 32\n",
        "BATCH_SIZE_UPSERT = 64\n",
        "\n",
        "# Parallelism for rule extraction / test-cards / pairwise sections\n",
        "RULES_MAX_WORKERS = 8\n",
        "PAIRWISE_MAX_WORKERS = 4\n",
        "\n",
        "# Pandoc raw OpenXML page break for DOCX (works in Word)\n",
        "PAGE_BREAK_MD = \"\\n```{=openxml}\\n<w:p><w:r><w:br w:type=\\\"page\\\"/></w:r></w:p>\\n```\\n\"\n",
        "\n",
        "# ============================ PANDOC ============================\n",
        "\n",
        "def ensure_pandoc():\n",
        "    \"\"\"Ensure pandoc is available; fallback to pypandoc downloader.\"\"\"\n",
        "    try:\n",
        "        _ = pypandoc.get_pandoc_path()\n",
        "    except OSError:\n",
        "        print(\"Pandoc not found by pypandoc. Attempting to download via pypandoc...\")\n",
        "        pypandoc.download_pandoc()\n",
        "\n",
        "def _ensure_table_borders_docx(docx_path: str):\n",
        "    \"\"\"\n",
        "    Post-process the DOCX to ensure every table has visible borders.\n",
        "    This sidesteps needing Pandoc's +attributes/custom styles.\n",
        "    \"\"\"\n",
        "    doc = Document(docx_path)\n",
        "    for table in doc.tables:\n",
        "        tbl_pr = table._tbl.tblPr\n",
        "        # remove existing borders\n",
        "        for el in tbl_pr.findall(qn('w:tblBorders')):\n",
        "            tbl_pr.remove(el)\n",
        "        # add new borders\n",
        "        tbl_borders = OxmlElement('w:tblBorders')\n",
        "        for edge in ('top', 'left', 'bottom', 'right', 'insideH', 'insideV'):\n",
        "            element = OxmlElement(f'w:{edge}')\n",
        "            element.set(qn('w:val'), 'single')\n",
        "            element.set(qn('w:sz'), '8')      # ~0.5pt\n",
        "            element.set(qn('w:space'), '0')\n",
        "            element.set(qn('w:color'), 'auto')\n",
        "            tbl_borders.append(element)\n",
        "        tbl_pr.append(tbl_borders)\n",
        "    doc.save(docx_path)\n",
        "\n",
        "def write_docx_with_pandoc(markdown_text: str, output_docx_path: str, reference_docx: str = None, also_save_md: str = None):\n",
        "    ensure_pandoc()\n",
        "\n",
        "    if also_save_md:\n",
        "        os.makedirs(os.path.dirname(also_save_md), exist_ok=True)\n",
        "        with open(also_save_md, \"w\", encoding=\"utf-8\") as f:\n",
        "            f.write(markdown_text)\n",
        "\n",
        "    # Helpful for debugging your environment:\n",
        "    try:\n",
        "        ver = subprocess.check_output([\"pandoc\", \"-v\"]).decode(errors=\"ignore\").splitlines()[0]\n",
        "        print(f\"[pandoc] {ver}\")\n",
        "    except Exception:\n",
        "        pass\n",
        "\n",
        "    with tempfile.NamedTemporaryFile(suffix=\".md\", delete=False, mode=\"w\", encoding=\"utf-8\") as tmp:\n",
        "        tmp.write(markdown_text)\n",
        "        tmp_md_path = tmp.name\n",
        "\n",
        "    extra_args = [\"--toc\", \"--toc-depth=3\", \"--number-sections\"]\n",
        "    if reference_docx:\n",
        "        extra_args += [\"--reference-doc\", reference_docx]\n",
        "\n",
        "    # NOTE: Removed +attributes to avoid the \"Unknown extension: attributes\" error on older pandoc.\n",
        "    # Keep raw OpenXML + fenced_code_blocks so page breaks render correctly.\n",
        "    from_format = (\n",
        "        \"markdown\"\n",
        "        \"+raw_attribute\"\n",
        "        \"+fenced_code_blocks\"\n",
        "        \"+fenced_divs\"\n",
        "        \"+pipe_tables\"\n",
        "        \"+autolink_bare_uris\"\n",
        "    )\n",
        "\n",
        "    pypandoc.convert_file(\n",
        "        tmp_md_path,\n",
        "        to=\"docx\",\n",
        "        outputfile=output_docx_path,\n",
        "        extra_args=extra_args,\n",
        "        format=from_format\n",
        "    )\n",
        "    print(f\"Test plan saved to {output_docx_path} (from={from_format})\")\n",
        "\n",
        "    # Ensure all tables have borders (since custom-style wasn't possible without +attributes)\n",
        "    _ensure_table_borders_docx(output_docx_path)\n",
        "\n",
        "# ============================ INGEST (PDF → pages with text+image desc → Chroma) ============================\n",
        "\n",
        "@dataclass\n",
        "class PageRecord:\n",
        "    page: int\n",
        "    text: str\n",
        "    images: List[str]\n",
        "    image_descriptions: List[str]\n",
        "\n",
        "def _rect_area(rect: \"fitz.Rect\") -> float:\n",
        "    try:\n",
        "        return rect.get_area()\n",
        "    except Exception:\n",
        "        return max(0.0, (rect.x1 - rect.x0) * (rect.y1 - rect.y0))\n",
        "\n",
        "def _get_text_rects(page: \"fitz.Page\") -> List[\"fitz.Rect\"]:\n",
        "    rects: List[\"fitz.Rect\"] = []\n",
        "    try:\n",
        "        for b in page.get_text(\"blocks\") or []:\n",
        "            # (x0,y0,x1,y1, text, block_no, block_type, block_flags)\n",
        "            if len(b) >= 8 and b[6] == 0:\n",
        "                rects.append(fitz.Rect(b[0], b[1], b[2], b[3]))\n",
        "    except Exception:\n",
        "        pass\n",
        "    return rects\n",
        "\n",
        "def _visual_probe_has_nontext(page: \"fitz.Page\", text_rects: List[\"fitz.Rect\"], probe_dpi: int, nonwhite_threshold: float) -> bool:\n",
        "    scale = max(1e-6, probe_dpi / 72.0)\n",
        "    pix = page.get_pixmap(matrix=fitz.Matrix(scale, scale), alpha=False)  # RGB8\n",
        "    w, h = pix.width, pix.height\n",
        "    if w == 0 or h == 0:\n",
        "        return False\n",
        "    img = np.frombuffer(pix.samples, dtype=np.uint8).reshape(h, w, pix.n)\n",
        "\n",
        "    # mask text rects to white\n",
        "    for r in text_rects:\n",
        "        x0 = max(0, int(r.x0 * scale)); y0 = max(0, int(r.y0 * scale))\n",
        "        x1 = min(w, int(r.x1 * scale)); y1 = min(h, int(r.y1 * scale))\n",
        "        if x1 > x0 and y1 > y0:\n",
        "            img[y0:y1, x0:x1, :] = 255\n",
        "\n",
        "    nonwhite = np.any(img < 250, axis=2)\n",
        "    ratio = nonwhite.sum() / (w * h)\n",
        "    return ratio >= nonwhite_threshold\n",
        "\n",
        "def _init_markitdown(model_name: str) -> MarkItDown:\n",
        "    client = OpenAI()\n",
        "    return MarkItDown(llm_client=client, llm_model=model_name)\n",
        "\n",
        "def _describe_images_for_pages(pages: List[PageRecord], md: MarkItDown, max_images_per_page: Optional[int]) -> None:\n",
        "    for p in pages:\n",
        "        descs: List[str] = []\n",
        "        imgs = list(p.images)\n",
        "        if max_images_per_page is not None:\n",
        "            imgs = imgs[:max_images_per_page]\n",
        "        for img_path in imgs:\n",
        "            try:\n",
        "                res = md.convert(img_path)\n",
        "                txt = getattr(res, \"text_content\", None) or str(res)\n",
        "            except Exception as e:\n",
        "                txt = f\"Image description failed: {e}\"\n",
        "            descs.append(txt)\n",
        "        p.image_descriptions = descs\n",
        "\n",
        "def preprocess_pdf_and_ingest_to_chroma(\n",
        "    pdf_path: str,\n",
        "    chroma_path: str,\n",
        "    collection_name: str,\n",
        "    *,\n",
        "    describe_images: bool = DESCRIBE_IMAGES,\n",
        "    max_images_per_page: Optional[int] = MAX_IMAGES_PER_PAGE,\n",
        "    ocr_enabled: bool = OCR_ENABLED,\n",
        "    ocr_dpi: int = OCR_DPI,\n",
        "    page_raster_dpi: int = PAGE_RASTER_DPI,\n",
        "    probe_dpi: int = PROBE_DPI,\n",
        "    probe_nonwhite_threshold: float = PROBE_NONWHITE_THRESHOLD,\n",
        "    detect_inline_blocks: bool = DETECT_INLINE_BLOCKS,\n",
        "    detect_drawings: bool = DETECT_DRAWINGS,\n",
        "    min_drawing_area: float = MIN_DRAWING_AREA,\n",
        "    rasterize_when_non_xobject_visuals: bool = RASTERIZE_WHEN_NON_XOBJECT_VISUALS,\n",
        "    image_out_dirname: str = IMAGE_OUT_DIRNAME,\n",
        "    embed_model: str = EMBED_MODEL,\n",
        ") -> List[PageRecord]:\n",
        "    \"\"\"\n",
        "    Return list of PageRecord(page, text, images, image_descriptions) for this PDF,\n",
        "    and store each page's (text + image descriptions) into a Chroma collection.\n",
        "    \"\"\"\n",
        "    # Init Chroma and embedding model\n",
        "    chroma_client = chromadb.PersistentClient(path=chroma_path)\n",
        "    collection = chroma_client.get_or_create_collection(\n",
        "        name=collection_name,\n",
        "        metadata={\"hnsw:space\": \"cosine\"}\n",
        "    )\n",
        "    embedder = SentenceTransformer(embed_model)\n",
        "\n",
        "    # Init MarkItDown\n",
        "    md = _init_markitdown(MARKITDOWN_MODEL)\n",
        "\n",
        "    # Extract pages with visuals/text via PyMuPDF if available\n",
        "    image_root = os.path.join(os.path.dirname(pdf_path), image_out_dirname)\n",
        "    os.makedirs(image_root, exist_ok=True)\n",
        "\n",
        "    pages: List[PageRecord] = []\n",
        "\n",
        "    if fitz is None:\n",
        "        # Fallback: just extract text via PyPDF2 (no inline visuals) and no raster logic\n",
        "        reader = PdfReader(pdf_path)\n",
        "        for i, page in enumerate(reader.pages, start=1):\n",
        "            text = page.extract_text() or \"\"\n",
        "            # OCR fallback (optional)\n",
        "            if ocr_enabled and not text.strip() and convert_from_path and pytesseract:\n",
        "                try:\n",
        "                    imgs = convert_from_path(pdf_path, dpi=ocr_dpi, first_page=i, last_page=i)\n",
        "                    if imgs:\n",
        "                        text = pytesseract.image_to_string(imgs[0]) or \"\"\n",
        "                except Exception:\n",
        "                    pass\n",
        "            pages.append(PageRecord(page=i, text=text, images=[], image_descriptions=[]))\n",
        "    else:\n",
        "        # Rich path: detect XObjects / inline / drawings / probe and rasterize as needed\n",
        "        doc = fitz.open(pdf_path)\n",
        "        base = os.path.basename(pdf_path).replace(os.sep, \"_\")\n",
        "\n",
        "        for i, page in enumerate(doc, start=1):\n",
        "            text = page.get_text(\"text\") or \"\"\n",
        "            saved_images: List[str] = []\n",
        "            text_rects = _get_text_rects(page)\n",
        "\n",
        "            # XObject images\n",
        "            try:\n",
        "                for img in page.get_images(full=True):\n",
        "                    xref = img[0]\n",
        "                    try:\n",
        "                        info = doc.extract_image(xref)\n",
        "                        ext = info.get(\"ext\", \"png\")\n",
        "                        out = os.path.join(image_root, f\"{base}_page_{i}_xref_{xref}.{ext}\")\n",
        "                        with open(out, \"wb\") as f:\n",
        "                            f.write(info[\"image\"])\n",
        "                        # normalize png mode\n",
        "                        if ext.lower() == \"png\":\n",
        "                            try:\n",
        "                                with Image.open(out) as im:\n",
        "                                    if im.mode not in (\"L\", \"RGB\"):\n",
        "                                        im = im.convert(\"L\")\n",
        "                                    im.save(out)\n",
        "                            except Exception:\n",
        "                                pass\n",
        "                        saved_images.append(out)\n",
        "                    except Exception:\n",
        "                        pass\n",
        "            except Exception:\n",
        "                pass\n",
        "\n",
        "            has_xobject = len(saved_images) > 0\n",
        "\n",
        "            inline_present = False\n",
        "            drawings_present = False\n",
        "            probe_positive = False\n",
        "\n",
        "            if not has_xobject:\n",
        "                # Inline image blocks\n",
        "                if detect_inline_blocks:\n",
        "                    try:\n",
        "                        raw = page.get_text(\"rawdict\") or {}\n",
        "                        blocks = raw.get(\"blocks\", []) if isinstance(raw, dict) else []\n",
        "                        for b in blocks:\n",
        "                            if b.get(\"type\") == 1:  # image block\n",
        "                                inline_present = True\n",
        "                                break\n",
        "                    except Exception:\n",
        "                        pass\n",
        "\n",
        "                # Vector drawings\n",
        "                if detect_drawings and not inline_present:\n",
        "                    try:\n",
        "                        drawings = page.get_drawings() or []\n",
        "                        for d in drawings:\n",
        "                            r = d.get(\"rect\")\n",
        "                            if isinstance(r, fitz.Rect) and _rect_area(r) >= min_drawing_area:\n",
        "                                drawings_present = True\n",
        "                                break\n",
        "                    except Exception:\n",
        "                        pass\n",
        "\n",
        "                if not inline_present and not drawings_present:\n",
        "                    try:\n",
        "                        probe_positive = _visual_probe_has_nontext(page, text_rects, probe_dpi, probe_nonwhite_threshold)\n",
        "                    except Exception:\n",
        "                        probe_positive = False\n",
        "                else:\n",
        "                    probe_positive = True\n",
        "\n",
        "                # Full-page raster if visuals but no XObjects\n",
        "                if rasterize_when_non_xobject_visuals and probe_positive:\n",
        "                    try:\n",
        "                        scale = page_raster_dpi / 72.0\n",
        "                        pix = page.get_pixmap(matrix=fitz.Matrix(scale, scale))\n",
        "                        out = os.path.join(image_root, f\"{base}_page_{i}_raster.png\")\n",
        "                        pix.save(out)\n",
        "                        saved_images.append(out)\n",
        "                    except Exception:\n",
        "                        pass\n",
        "\n",
        "            # OCR fallback if text empty\n",
        "            if ocr_enabled and not text.strip() and convert_from_path and pytesseract:\n",
        "                try:\n",
        "                    imgs = convert_from_path(pdf_path, dpi=ocr_dpi, first_page=i, last_page=i)\n",
        "                    if imgs:\n",
        "                        text = pytesseract.image_to_string(imgs[0]) or text\n",
        "                except Exception:\n",
        "                    pass\n",
        "\n",
        "            pages.append(PageRecord(page=i, text=text, images=saved_images, image_descriptions=[]))\n",
        "\n",
        "        doc.close()\n",
        "\n",
        "    # Describe images if requested\n",
        "    if describe_images:\n",
        "        _describe_images_for_pages(pages, md, max_images_per_page)\n",
        "\n",
        "    # Upsert into Chroma (page-level “text + image descriptions”)\n",
        "    ids, documents, metadatas = [], [], []\n",
        "    fname = os.path.basename(pdf_path)\n",
        "\n",
        "    def _combine(p: PageRecord) -> str:\n",
        "        base = (p.text or \"\").strip()\n",
        "        if p.image_descriptions:\n",
        "            join = \"\\n\".join([f\"[Image {k+1}] {d}\" for k, d in enumerate(p.image_descriptions)])\n",
        "            return f\"{base}\\n{join}\" if base else join\n",
        "        return base\n",
        "\n",
        "    for p in pages:\n",
        "        combined = _combine(p)\n",
        "        if not combined:\n",
        "            continue\n",
        "        ids.append(f\"{fname}_page_{p.page}\")\n",
        "        documents.append(combined)\n",
        "        metadatas.append({\n",
        "            \"document_name\": fname,\n",
        "            \"page\": int(p.page),\n",
        "            \"image_files\": json.dumps(p.images),\n",
        "            \"image_descriptions\": json.dumps(p.image_descriptions),\n",
        "            \"source_path\": pdf_path,\n",
        "        })\n",
        "\n",
        "    if documents:\n",
        "        # embed + upsert\n",
        "        vecs = []\n",
        "        for i in range(0, len(documents), BATCH_SIZE_EMBED):\n",
        "            chunk = documents[i:i+BATCH_SIZE_EMBED]\n",
        "            embs = SentenceTransformer(EMBED_MODEL).encode(chunk, show_progress_bar=False)\n",
        "            vecs.extend([e.tolist() for e in embs])\n",
        "\n",
        "        for i in range(0, len(documents), BATCH_SIZE_UPSERT):\n",
        "            collection.upsert(\n",
        "                ids=ids[i:i+BATCH_SIZE_UPSERT],\n",
        "                documents=documents[i:i+BATCH_SIZE_UPSERT],\n",
        "                metadatas=metadatas[i:i+BATCH_SIZE_UPSERT],\n",
        "                embeddings=vecs[i:i+BATCH_SIZE_UPSERT],\n",
        "            )\n",
        "\n",
        "    return pages\n",
        "\n",
        "# ============================ SECTION BUILD (from preprocessed pages) ============================\n",
        "\n",
        "def extract_sections_from_pages(\n",
        "    pages: List[PageRecord],\n",
        "    start_page: int = 12,\n",
        "    pages_per_section: int = 10\n",
        ") -> Tuple[Dict[str, str], List[str]]:\n",
        "    \"\"\"\n",
        "    Build sections from *preprocessed* pages (text + image descriptions).\n",
        "    Returns (sections_dict, section_names) with titles \"Section k: Pages a-b\".\n",
        "    \"\"\"\n",
        "    bynum = {p.page: ((p.text or \"\").strip() + (\"\\n\" + \"\\n\".join([f\"[Image {i+1}] {d}\" for i, d in enumerate(p.image_descriptions)]) if p.image_descriptions else \"\")).strip()\n",
        "             for p in pages}\n",
        "\n",
        "    all_pages = sorted(bynum.keys())\n",
        "    max_page = max(all_pages) if all_pages else 0\n",
        "\n",
        "    sections: Dict[str, str] = {}\n",
        "    section_idx = 1\n",
        "    for i in range(start_page, max_page + 1, pages_per_section):\n",
        "        chunk_pages = list(range(i, min(i + pages_per_section, max_page + 1)))\n",
        "        if not chunk_pages:\n",
        "            continue\n",
        "        section_text = []\n",
        "        for pg in chunk_pages:\n",
        "            section_text.append(bynum.get(pg, \"\"))\n",
        "        title = f\"Section {section_idx}: Pages {chunk_pages[0]}-{chunk_pages[-1]}\"\n",
        "        sections[title] = \"\\n\".join([t for t in section_text if t]).strip()\n",
        "        section_idx += 1\n",
        "\n",
        "    return sections, list(sections.keys())\n",
        "\n",
        "# ============================ RULES / TEST CARDS / PAIRWISE ============================\n",
        "\n",
        "def extract_rules_for_section(section_name, section_text):\n",
        "    llm = ChatOpenAI(model_name=llm_model, openai_api_key=openai.api_key)\n",
        "    prompt = (\n",
        "        f\"You are a MIL-STD-188 compliance and test planning expert.\\n\"\n",
        "        f\"Analyze the following section of a military standard and extract EVERY possible testable rule, specification, constraint, or requirement. \"\n",
        "        f\"Rules MUST be extremely detailed, explicit, and step-by-step, and should include measurable criteria, acceptable ranges, and referenced figures or tables if mentioned. \"\n",
        "        f\"For ambiguous or implicit requirements, describe a specific test strategy.\\n\"\n",
        "        f\"Generate a short, content-based TITLE for this section (do not use page numbers).\\n\"\n",
        "        f\"Organize your output as follows, using markdown headings and bolded text:\\n\\n\"\n",
        "        f\"## [Section Title]\\n\"\n",
        "        f\"**Dependencies:**\\n- List detailed dependencies as explicit tests, if any.\\n\\n\"\n",
        "        f\"**Conflicts:**\\n- List detected or possible conflicts and provide recommendations or mitigation steps.\\n\\n\"\n",
        "        f\"**Test Rules:**\\n1. (Very detailed, step-by-step numbered test rules)\\n\"\n",
        "        f\"\\nSection Name: {section_name}\\n\\nSection Text:\\n{section_text}\\n\\n\"\n",
        "        f\"---\\n\"\n",
        "        f\"If you find truly nothing testable, reply: 'No testable rules in this section.'\"\n",
        "    )\n",
        "    result = llm([HumanMessage(content=prompt)])\n",
        "    return section_name, result.content\n",
        "\n",
        "def synthesize_pairwise_test_plan(pair_name, rules_text_1, rules_text_2):\n",
        "    llm = ChatOpenAI(model_name=llm_model, openai_api_key=openai.api_key)\n",
        "    prompt = (\n",
        "        \"You are a senior QA documentation engineer.\\n\"\n",
        "        \"Given the DETAILED test rules and extracted section titles for two consecutive MIL-STD-188 sections, synthesize a single, logically organized, highly detailed test plan section.\\n\"\n",
        "        \"Combine rules, merge similar steps, cross-reference overlapping content, and call out dependencies or conflicts. \"\n",
        "        \"Use a single, **content-based TITLE** for this combined section (not using page numbers). \"\n",
        "        \"Keep bold markdown headings for 'Dependencies', 'Conflicts', and 'Test Rules'.\\n\"\n",
        "        \"Test rules must be extremely explicit, step-by-step, and cover ALL possible technical details and verification steps.\\n\"\n",
        "        \"Format the output using markdown.\\n\\n\"\n",
        "        \"=== SECTION 1 ===\\n\" + rules_text_1 + \"\\n\\n=== SECTION 2 ===\\n\" + rules_text_2 +\n",
        "        \"\\n\\n=== END ===\\n\\nOutput ONLY the combined test plan in the described format.\"\n",
        "    )\n",
        "    result = llm([HumanMessage(content=prompt)])\n",
        "    return pair_name, result.content\n",
        "\n",
        "def build_test_card_for_section(section_name, rules_markdown):\n",
        "    llm = ChatOpenAI(model_name=llm_model, openai_api_key=openai.api_key)\n",
        "    prompt = (\n",
        "        \"You are a QA test documentation assistant.\\n\"\n",
        "        \"From the following section rules (Markdown), generate a single Markdown pipe table named 'Test Card' \"\n",
        "        \"that lists one row per test. Do NOT include any text before or after the table.\\n\"\n",
        "        \"Requirements:\\n\"\n",
        "        \"- Columns: Test ID | Test Title | Procedures | Executed | Pass | Fail | Notes\\n\"\n",
        "        \"- 'Procedures' should be concise numbered steps separated by <br> (e.g., '1) ...<br>2) ...').\\n\"\n",
        "        \"- Leave 'Executed', 'Pass', and 'Fail' empty with a checkbox symbol (use '☐'). Do NOT tick anything.\\n\"\n",
        "        \"- Derive Tests from the 'Test Rules' content. Use short, content-based titles.\\n\"\n",
        "        \"- Output ONLY the table in GitHub-style pipe-table format.\\n\\n\"\n",
        "        f\"=== SECTION NAME ===\\n{section_name}\\n\\n\"\n",
        "        f\"=== SECTION RULES (MARKDOWN) ===\\n{rules_markdown}\\n\\n\"\n",
        "        \"=== END ===\"\n",
        "    )\n",
        "    result = llm([HumanMessage(content=prompt)])\n",
        "    table_md = result.content.strip()\n",
        "\n",
        "    if '|' not in table_md:\n",
        "        header = \"| Test ID | Test Title | Procedures | Executed | Pass | Fail | Notes |\\n\"\n",
        "        sep    = \"|---|---|---|---|---|---|---|\\n\"\n",
        "        table_md = header + sep + \"| 1 | (LLM failed to tabulate) | See rules above | ☐ | ☐ | ☐ | |\\n\"\n",
        "    return table_md\n",
        "\n",
        "# ============================ MARKDOWN BUILD ============================\n",
        "\n",
        "def _sanitize_markdown(md: str) -> str:\n",
        "    md = md.replace(\"🔹 \", \"- \").replace(\"• \", \"- \").replace(\"– \", \"- \")\n",
        "    md = re.sub(r'^(\\s*)(\\d+)\\)\\s+', r'\\1\\2. ', md, flags=re.MULTILINE)\n",
        "    md = re.sub(r'\\*\\*\\s+(.*?)\\s+\\*\\*', r'**\\1**', md)\n",
        "    return md.strip() + \"\\n\"\n",
        "\n",
        "def build_master_markdown(section_names, section_rule_reports, section_test_cards, pairwise_test_plans) -> str:\n",
        "    parts = []\n",
        "    parts.append(\"# MIL-STD-188 Automated Compliance Test Plan\\n\")\n",
        "    parts.append(\"> Generated via automated extraction and synthesis pipeline (preprocessed with image understanding + vector DB).\\n\")\n",
        "    parts.append(PAGE_BREAK_MD)  # proper DOCX page break\n",
        "\n",
        "    for sec in section_names:\n",
        "        rules_md = section_rule_reports.get(sec, \"\").strip()\n",
        "        if rules_md:\n",
        "            parts.append(_sanitize_markdown(rules_md))\n",
        "            parts.append(\"\\n\")\n",
        "\n",
        "        # Plain table (we'll set borders in DOCX post-process)\n",
        "        test_card = section_test_cards.get(sec, \"\").strip()\n",
        "        if test_card:\n",
        "            parts.append(\"### Test Card\\n\\n\")\n",
        "            parts.append(test_card.rstrip() + \"\\n\\n\")\n",
        "\n",
        "        if sec in pairwise_test_plans:\n",
        "            combined_md = pairwise_test_plans[sec].strip()\n",
        "            parts.append(_sanitize_markdown(combined_md))\n",
        "            parts.append(\"\\n\")\n",
        "\n",
        "        # real DOCX page break between sections\n",
        "        parts.append(PAGE_BREAK_MD)\n",
        "\n",
        "    return \"\\n\".join(parts)\n",
        "\n",
        "# ============================ MAIN ============================\n",
        "\n",
        "if __name__ == \"__main__\":\n",
        "    # A) PREPROCESS & INGEST: page-level (text + image descriptions) → Chroma\n",
        "    pages = preprocess_pdf_and_ingest_to_chroma(\n",
        "        pdf_path=pdf_path,\n",
        "        chroma_path=chroma_path,\n",
        "        collection_name=collection_name,\n",
        "        describe_images=DESCRIBE_IMAGES,\n",
        "        max_images_per_page=MAX_IMAGES_PER_PAGE,\n",
        "        ocr_enabled=OCR_ENABLED,\n",
        "        ocr_dpi=OCR_DPI,\n",
        "        page_raster_dpi=PAGE_RASTER_DPI,\n",
        "        probe_dpi=PROBE_DPI,\n",
        "        probe_nonwhite_threshold=PROBE_NONWHITE_THRESHOLD,\n",
        "        detect_inline_blocks=DETECT_INLINE_BLOCKS,\n",
        "        detect_drawings=DETECT_DRAWINGS,\n",
        "        min_drawing_area=MIN_DRAWING_AREA,\n",
        "        rasterize_when_non_xobject_visuals=RASTERIZE_WHEN_NON_XOBJECT_VISUALS,\n",
        "        image_out_dirname=IMAGE_OUT_DIRNAME,\n",
        "        embed_model=EMBED_MODEL,\n",
        "    )\n",
        "\n",
        "    # B) Build sections FROM the preprocessed pages (this now includes image descriptions inline)\n",
        "    sections, section_names = extract_sections_from_pages(\n",
        "        pages,\n",
        "        start_page=12,\n",
        "        pages_per_section=10\n",
        "    )\n",
        "\n",
        "    # C) Extract detailed rules per section\n",
        "    section_rule_results: Dict[str, str] = {}\n",
        "    with ThreadPoolExecutor(max_workers=RULES_MAX_WORKERS) as executor:\n",
        "        futures = [executor.submit(extract_rules_for_section, name, text) for name, text in sections.items()]\n",
        "        for fut in as_completed(futures):\n",
        "            section_name, rules_md = fut.result()\n",
        "            section_rule_results[section_name] = rules_md\n",
        "            print(f\"\\n--- {section_name} ---\\n{rules_md}\\n{'='*60}\")\n",
        "\n",
        "    # D) Build Test Card per section\n",
        "    section_test_cards: Dict[str, str] = {}\n",
        "    for sec in section_names:\n",
        "        rules_md = section_rule_results.get(sec, \"\")\n",
        "        if not rules_md:\n",
        "            continue\n",
        "        table_md = build_test_card_for_section(sec, rules_md)\n",
        "        section_test_cards[sec] = table_md\n",
        "        print(f\"\\n--- Test Card for {sec} ---\\n{table_md}\\n{'='*60}\")\n",
        "\n",
        "    # E) Pairwise combined test plans\n",
        "    pairwise_test_plans: Dict[str, str] = {}\n",
        "    with ThreadPoolExecutor(max_workers=PAIRWISE_MAX_WORKERS) as executor:\n",
        "        futures = []\n",
        "        for i in range(len(section_names) - 1):\n",
        "            s1 = section_names[i]\n",
        "            s2 = section_names[i + 1]\n",
        "            rules1 = section_rule_results.get(s1, \"\")\n",
        "            rules2 = section_rule_results.get(s2, \"\")\n",
        "            futures.append(executor.submit(synthesize_pairwise_test_plan, s1, rules1, rules2))\n",
        "        for fut in as_completed(futures):\n",
        "            pair_key, combined_md = fut.result()\n",
        "            pairwise_test_plans[pair_key] = combined_md\n",
        "            print(f\"\\n--- Pair: {pair_key} ---\\n{combined_md}\\n{'='*60}\")\n",
        "\n",
        "    # F) Build master Markdown and convert to DOCX\n",
        "    master_md = build_master_markdown(section_names, section_rule_results, section_test_cards, pairwise_test_plans)\n",
        "    write_docx_with_pandoc(\n",
        "        master_md,\n",
        "        output_docx_path=output_docx_path,\n",
        "        reference_docx=None,        # optional: custom Word style template\n",
        "        also_save_md=output_markdown_path\n",
        "    )\n"
      ],
      "metadata": {
        "colab": {
          "base_uri": "https://localhost:8080/"
        },
        "id": "_I9bDnGOq4mu",
        "outputId": "b992cd3c-7592-405a-c309-e9a3f76896f9"
      },
      "execution_count": null,
      "outputs": [
        {
          "output_type": "stream",
          "name": "stdout",
          "text": [
            "\n",
            "--- Section 6: Pages 62-71 ---\n",
            "## DTS-to-TDS Parallel Computer Interface: Input Requirements, Error Status, and Interrupt Handling\n",
            "\n",
            "**Dependencies:**\n",
            "- **MIL-STD-1397 Type A, Category I (NTDS SLOW) Interface Compliance:** All electrical, timing, and signal characteristics must comply with this referenced standard.\n",
            "- **Tables and Figures:** Testing requires reference to TABLE VI (Error Status Summary), TABLE VII (Bit Assignments), TABLE VIII (Interrupt Codes), FIGURE 11 (Signal Flow Diagram), and cross-referencing with 5.2.4.1 and TABLE V for K0–K16 parity group definitions.\n",
            "- **Timing Parameters:** Requirements for timing of EIR reset and data placement depend on specifics in section 30.3.\n",
            "\n",
            "**Conflicts:**\n",
            "- **Ambiguity in “Allotted Time” for EIR Reset:** The phrase \"after waiting the allotted time as specified in 30.3\" requires test planners to obtain precise timing limits from section 30.3. If not provided or ambiguous, the test must validate for all reasonable edge cases and recommend clarification.\n",
            "- **Manual vs. Automatic Transfer Selection:** In some modes, data selection can be manual or automatic; test planners must clarify which is in effect for each scenario.\n",
            "\n",
            "**Test Rules:**\n",
            "\n",
            "1. **Interface Wiring and Signal Verification**\n",
            "   1.1. Verify that the DTS-to-TDS parallel interface consists of 26 CID lines, three handshake/control lines (EIR, IDR, IDA), and is implemented as shown in FIGURE 11.\n",
            "   1.2. Confirm that all interface electrical characteristics and timing parameters meet MIL-STD-1397 Type A, Category I requirements.\n",
            "   1.3. Confirm that the external interrupt enable (EIE) line is not physically connected or asserted for communications.\n",
            "\n",
            "2. **Data Placement Timing**\n",
            "   2.1. For every data or interrupt word transfer, verify that the DTS places all required data bits (24 data + 2 error/interrupt bits) on the CID lines **prior to** asserting either IDR or EIR.\n",
            "   2.2. Use a logic analyzer or equivalent equipment to confirm data is stable on all 26 CID lines before transition (rising or falling edge as specified) of IDR/EIR.\n",
            "\n",
            "3. **CID Line Data Structure**\n",
            "   3.1. For normal data transfers, verify that bits 0–23 of the CID lines carry the 24 data bits, and bits 24–25 carry the two-bit error status summary, as defined in TABLE VII.\n",
            "   3.2. For interrupt code transfers, verify that bits 0–2 of the CID lines carry the interrupt code as defined in TABLE VIII, and bits 3–25 are unused or set to zero (per footnote 2).\n",
            "   3.3. During testing, ensure data and interrupt word formats conform to TABLE VII’s bit assignments for every transfer.\n",
            "\n",
            "4. **Error Status Summary Encoding (TABLE VI)**\n",
            "   4.1. In \"Detect and Label\" mode:\n",
            "       - If K0–K16 parity groups are all odd, verify Hc=0, Ho=0 (bits 25=0, 24=0).\n",
            "       - If any K0–K16 even, verify Hc=1, Ho=0.\n",
            "   4.2. In \"Detect and Correct\" mode:\n",
            "       - If all K0–K16 odd, verify Hc=0, Ho=0.\n",
            "       - If K0 even and at most one of K1–K16 even, verify Hc=0, Ho=1.\n",
            "       - If K0 even and more than one (but not all) of K1–K16 even, verify Hc=1, Ho=1.\n",
            "       - If K0 odd and one or more of K1–K16 even, verify Hc=1, Ho=0.\n",
            "   4.3. Test all status possibilities by injecting controlled bit errors into data and verifying the correct Hc/Ho encoding on bits 25/24 per TABLE VI.\n",
            "\n",
            "5. **External Interrupt Request (EIR) Handling**\n",
            "   5.1. For every external interrupt, verify that the DTS asserts EIR **only** after placing the interrupt code (bits 0–2, TABLE VIII) on the CID lines.\n",
            "   5.2. Verify that the TDS computer recognizes EIR and reads the interrupt code from the correct bits.\n",
            "   5.3. Confirm that the DTS resets EIR:\n",
            "       - (a) upon detection of IDA from the TDS computer, or\n",
            "       - (b) after the time limit specified in section 30.3 (test both paths).\n",
            "   5.4. If “allotted time” is ambiguous, perform tests with a range of timeouts, and document system behavior for each boundary.\n",
            "\n",
            "6. **Interrupt Code 2 (Reset) Handling**\n",
            "   6.1. Trigger a reset event in the DTS during an active receive sequence.\n",
            "   6.2. Verify that after reset is initiated:\n",
            "       - The DTS continues to process receive data until the end-of-receive is detected.\n",
            "       - The DTS sends interrupt code 3 to the TDS computer and waits for acknowledgement (IDA).\n",
            "       - **Only after** code 3 is acknowledged, the DTS sends interrupt code 2 to the TDS computer **one frame later**.\n",
            "   6.3. Confirm correct timing and sequencing by monitoring CID lines, EIR, and IDA throughout the process.\n",
            "\n",
            "7. **Bit Assignment and Data Integrity**\n",
            "   7.1. For each transfer, verify that bits 0–25 on the CID lines are mapped as per TABLE VII for both data and interrupt words.\n",
            "   7.2. During normal operation, confirm no data/interrupt crossover or misalignment occurs (e.g., interrupt codes do not appear in data words and vice versa).\n",
            "\n",
            "8. **Documentation and Traceability**\n",
            "   8.1. For every test scenario, capture trace logs of all relevant signal transitions and CID line contents.\n",
            "   8.2. Record all timing measurements and compare against MIL-STD-1397 and section 30.3 timing requirements.\n",
            "\n",
            "**Test Strategy for Ambiguities:**\n",
            "- For any instance where “allotted time” or similar parameters are not precisely defined, set up timing sweep experiments from minimum to maximum plausible values, and observe interface robustness and compliance. Document the need for clarification if system behavior is undefined outside a certain range.\n",
            "- Where “error status summary” or interrupt codes refer to TABLES or sections not fully included, consult referenced material and, if unavailable, define test vectors for all possible bit combinations and confirm system response.\n",
            "\n",
            "---\n",
            "\n",
            "**Summary:**  \n",
            "This section defines a detailed, testable set of rules for the DTS-to-TDS parallel interface, including signal assignments, timing, error-status encoding, and interrupt handling. All rules are based on explicit requirements or detailed table/figure references in the standard. Ambiguities are addressed with robust test strategies and recommendations for further clarification if required.\n",
            "============================================================\n",
            "\n",
            "--- Section 1: Pages 12-21 ---\n",
            "## General and Interface Requirements for TADIL A Systems\n",
            "\n",
            "**Dependencies:**\n",
            "- **FED-STD-1037:** All telecommunications terms and definitions used in this standard must comply with FED-STD-1037. Test: Cross-reference every term used in documentation, test procedure, and labeling with FED-STD-1037 for definition accuracy.\n",
            "- **JCS-PUB-10:** For message format compliance, refer to JCS-PUB-10 and not this standard. Test: For message format testing, ensure all validation is performed strictly according to JCS-PUB-10, not MIL-STD-188-203-1A.\n",
            "- **MIL-STD-188-100:** When TADIL A is used over common long-haul or tactical communication circuits, both MIL-STD-188-203-1A and MIL-STD-188-100 must be applied. Test: For each deployment, verify that both standards are referenced and their requirements checked.\n",
            "- **Referenced Documents (Section 2):** All listed standards and handbooks (see below) are mandatory where applicable. Test: Ensure latest editions (as specified in procurement) are used and cross-referenced in system design and verification.\n",
            "\n",
            "  - **Federal & Military Standards**\n",
            "    - FED-STD-1037: Glossary of Telecommunication Terms\n",
            "    - MIL-STD-188-100: Common Long Haul and Tactical Military Communication System Technical Standards\n",
            "    - MIL-STD-188-114: Electrical Characteristics of Digital Interface Circuits\n",
            "    - MIL-STD-188-124: Grounding, Bonding, and Shielding for Common Long Haul/Tactical Communication Systems\n",
            "    - MIL-STD-461: Electromagnetic Emission and Susceptibility Requirements for EMI\n",
            "    - MIL-STD-462: EMI Characteristics, Measurement of\n",
            "    - MIL-STD-1397: Input/Output Interfaces, Standard Digital Data, Navy Systems\n",
            "\n",
            "  - **Military Handbooks**\n",
            "    - MIL-HDBK-232: RED/BLACK Engineering-Installation Guidelines\n",
            "    - MIL-HDBK-237: Electromagnetic Compatibility Management\n",
            "    - MIL-HDBK-241: EMI Reduction in Power Supplies\n",
            "\n",
            "  - **Other Government Publications**\n",
            "    - STANAG 5511: Tactical Data Exchange – LINK 11 (U)\n",
            "    - NACSIM 5100: Compromising Emanation Lab Test Requirements Electromagnetics\n",
            "    - NACSEM 5200: Compromising Emanations Design Handbook\n",
            "\n",
            "  - **International Regulations**\n",
            "    - ITU Radio Regulations: Radio spectrum use and compliance\n",
            "\n",
            "**Conflicts:**\n",
            "- **Order of Precedence:** If there is any conflict between the text of MIL-STD-188-203-1A and referenced documents, this standard takes precedence. Test: For any conflicting requirement, document the discrepancy and ensure compliance with MIL-STD-188-203-1A.\n",
            "- **Existing vs. New Installations:** Existing TADIL A facilities are not required to be immediately converted to this standard, but new or majorly modified facilities must comply. Test: For each facility, verify installation/modification date and apply requirements accordingly.\n",
            "- **Security Equipment Timing:** Any timing changes due to security equipment between DTS and TDS must be accounted for in either the security device or the TDS computer. Test: Measure interface timing with and without security equipment and verify compensation is implemented.\n",
            "\n",
            "---\n",
            "\n",
            "**Test Rules:**\n",
            "\n",
            "1. **Applicability and Scope Verification**\n",
            "   - 1.1. Confirm that all new TADIL A equipment, assemblages, and subsystems under development are designed and tested in accordance with MIL-STD-188-203-1A.\n",
            "   - 1.2. For facilities undergoing major modification or rehabilitation, verify compliance with this standard and current procurement regulations.\n",
            "   - 1.3. For existing facilities, document their compliance status and any planned modifications.\n",
            "   - 1.4. For systems using common long-haul or tactical circuits, verify application of both MIL-STD-188-203-1A and MIL-STD-188-100.\n",
            "\n",
            "2. **Mandatory vs. Optional Requirements**\n",
            "   - 2.1. For each parameter, requirement, or performance value, check if “shall” is used (mandatory) or “should” (optional/design objective).\n",
            "   - 2.2. For mandatory (“shall”) items, verify strict compliance.\n",
            "   - 2.3. For optional (“should”) items, document the rationale for inclusion or exclusion in the design/test report.\n",
            "   - 2.4. Verify the correct use and understanding of “System Standard” and “Design Objective” as defined in FED-STD-1037.\n",
            "\n",
            "3. **Performance Objectives and Subsystem Characteristics**\n",
            "   - 3.1. Test for standardized user-to-user performance characteristics as defined in system requirements.\n",
            "   - 3.2. At each designated interface point, verify that the type and level of signals meet the standard’s requirements.\n",
            "   - 3.3. Measure signal degradation through all transmission segments; ensure maximum permissible degradation is not exceeded and is correctly allocated among system segments.\n",
            "   - 3.4. For each piece of equipment, verify that its performance parameters and operating features meet interface requirements with intended subsystems.\n",
            "   - 3.5. Document the technology used and confirm that performance requirements are met without mandating a specific technology.\n",
            "\n",
            "4. **Equipment Proliferation Control**\n",
            "   - 4.1. Inventory all equipment fulfilling the same or similar functions; verify that variety is minimized and justified per DODD 4630.5.\n",
            "   - 4.2. Ensure that any new equipment introduced serves a distinct and necessary functional requirement, not duplicating existing equipment unnecessarily.\n",
            "\n",
            "5. **Definitions and Terminology**\n",
            "   - 5.1. Cross-check every term used in documentation, test plans, and system labeling with FED-STD-1037, ensuring usage matches definitions.\n",
            "   - 5.2. For TADIL A single tone attenuability (STA), conduct the following test:\n",
            "     - a. Generate a composite 16-tone signal at a specified reference level (e.g., 0 dBm).\n",
            "     - b. For each data tone, incrementally attenuate the tone and monitor the bit error rate (BER) at the Data Terminal Set (DTS) receiver.\n",
            "     - c. Record the attenuation at which the specified BER is reached for each tone.\n",
            "     - d. Identify the smallest attenuation value among the 15 measurements; this is the TADIL A STA value.\n",
            "     - e. Document the full test procedure, specify the BER threshold, and reference the test setup configuration.\n",
            "\n",
            "6. **NATO Interoperability**\n",
            "   - 6.1. For all systems intended for NATO information exchange, verify compliance with the current edition of STANAG 5511.\n",
            "   - 6.2. Perform interoperability tests with NATO partner systems as defined in STANAG 5511.\n",
            "\n",
            "7. **Communications Security Equipment**\n",
            "   - 7.1. Verify that communications security equipment is physically located between the Terminal Set (TS) and the Tactical Data System (TDS) computer as shown in Figure 1.\n",
            "   - 7.2. Test that the security equipment is transparent to the standard TADIL A transmission frame format; i.e., no changes are introduced to frame structure or content.\n",
            "   - 7.3. Measure DTS-to-TDS interface timing with and without security equipment; if differences are detected, verify that the design includes compensation (either in the security equipment or TDS computer).\n",
            "   - 7.4. Reference APPENDIX D2 for specific interface timing requirements.\n",
            "\n",
            "8. **TEMPEST/Compromising Emanations**\n",
            "   - 8.1. Verify all communications equipment, subsystems, and systems comply with the current edition of the NACSIM 5100 series TEMPEST criteria.\n",
            "   - 8.2. Review equipment design against NACSEM 5200 for design guidance and MIL-HDBK-232 for installation guidelines.\n",
            "   - 8.3. Conduct laboratory tests for compromising emanations as specified in NACSIM 5100.\n",
            "\n",
            "9. **Electromagnetic Interference (EMI) and Electromagnetic Compatibility (EMC)**\n",
            "   - 9.1. For every piece of equipment (including parts and subassemblies), verify compliance with applicable requirements of MIL-STD-461.\n",
            "   - 9.2. Conduct EMI measurement and characterization tests per MIL-STD-462.\n",
            "   - 9.3. For equipment power supplies, review and implement EMI reduction strategies per MIL-HDBK-241.\n",
            "   - 9.4. For communications systems and subsystems, verify intrasystem and intersystem EMC; ensure no unacceptable responses or malfunctions occur beyond MIL-STD-461 tolerances.\n",
            "   - 9.5. Review and implement EMC program guidelines from MIL-HDBK-237.\n",
            "\n",
            "10. **Grounding, Bonding, and Shielding**\n",
            "    - 10.1. For all ground-based telecommunications equipment, buildings, and supporting structures, inspect compliance with MIL-STD-188-124 for grounding, bonding, and shielding methods.\n",
            "    - 10.2. Conduct continuity, impedance, and shielding effectiveness tests as specified in MIL-STD-188-124.\n",
            "\n",
            "11. **Radio Regulations Compliance**\n",
            "    - 11.1. For all radio subsystems and equipment, confirm that frequency selection, emissions, and performance conform to the current ITU Radio Regulations.\n",
            "    - 11.2. Verify that system designers and users demonstrate adequate familiarity with relevant ITU Radio Regulations (e.g., via training or qualification records).\n",
            "    - 11.3. For each installation, confirm that final approval of frequency bands, operating modes, and equipment characteristics has been obtained from the DoD Military Communications-Electronics Board (MCEB).\n",
            "    - 11.4. Check that national-level frequency planning (including allocation tables) is coordinated with MCEB, IRAC, JCS, and other relevant authorities.\n",
            "\n",
            "12. **Referenced Document Acquisition**\n",
            "    - 12.1. For each referenced standard or handbook required for procurement, verify that a current, authorized copy is available from the procuring activity or as directed by the contracting officer.\n",
            "\n",
            "13. **Ambiguity Mitigation Test Strategy**\n",
            "    - 13.1. For any ambiguous or undefined requirement (e.g., “adequate familiarity with ITU Radio Regulations”), define a minimum qualifying test such as a written assessment or checklist for relevant personnel.\n",
            "    - 13.2. Where system standards reference “applicable requirements” without specificity, document the rationale for each requirement selected and the method of compliance.\n",
            "    - 13.3. For requirements that reference “current editions” of documents, verify and record the actual edition in force at the time of procurement or bid.\n",
            "\n",
            "---\n",
            "\n",
            "**Note:** Where the standard refers to figures or appendices (e.g., Figure 1, Appendix D2), ensure the referenced material is available and incorporated into the test or inspection process. For terms or procedures defined as “notes,” verify their status as informational and not mandatory for compliance but review for best practice.\n",
            "\n",
            "---\n",
            "\n",
            "**Summary:**  \n",
            "This section provides foundational, interface, and general performance requirements for TADIL A systems, emphasizing mandatory compliance with referenced standards, system interoperability, security, EMI/EMC, and regulatory conformity. All requirements must be verified by explicit, measurable tests or documented rationales for optional elements. Ambiguities are addressed via defined test strategies and documentation.\n",
            "============================================================\n",
            "\n",
            "--- Section 3: Pages 32-41 ---\n",
            "## Detailed Rules and Test Plan for TADIL-A Data Link Operation: Frame Structure, Modes, Synchronization, Diversity, and Interface\n",
            "\n",
            "**Dependencies:**\n",
            "- TDS computer interface compliance (APPENDICES D1, D2, D3).\n",
            "- HF/UHF radio equipment meeting requirements of 5.3.\n",
            "- Computer, security, or intermediary devices must consider interface timing (5.1.11).\n",
            "- EDAC (Error Detection and Correction) capability per 5.2.4.\n",
            "- Timing diagrams and definitions as illustrated in FIGURE 5 and related legends.\n",
            "- Table III (PU address code generation) and Table IV (Net Test Word Sequence).\n",
            "- Hamming parity generation and checking for message frames.\n",
            "\n",
            "---\n",
            "\n",
            "**Conflicts:**\n",
            "- Potential conflict between operator and TDS computer PU address selection: If TDS computer fails to respond, DTS must revert to operator table but allow reinitiation without net disruption. Recommendation: Implement robust state management and logging to ensure seamless switching and traceability.\n",
            "- Devices inserted between DTS and TDS computer may introduce time delays affecting interface timing. Recommendation: Test with maximum expected delay and validate timing per Appendices D1–D3.\n",
            "- Ambiguity in defining “quiescent noise level” as ≤0.1 μV in 6 kHz: Ensure test instrumentation can measure this level reliably.\n",
            "- Extended picket response times (15–250 frames) are operator-settable; must ensure user interface prevents values outside this range.\n",
            "\n",
            "---\n",
            "\n",
            "**Test Rules:**\n",
            "\n",
            "1. **Data Message Frame Structure**\n",
            "   - Verify that after every start code, the transmission consists of one or more frames, each exactly 30 data bits in length.\n",
            "   - Confirm that each data message frame contains a 24-bit word from the TDS computer and 6 Hamming parity bits generated by the DTS.\n",
            "   - Check that data message frames immediately follow the start code, with no intervening frames.\n",
            "\n",
            "2. **EDAC (Error Detection and Correction)**\n",
            "   - Confirm that the system implements EDAC as described in 5.2.4 (reference needed for details).\n",
            "\n",
            "3. **Roll Call Mode (DNCS and Picket)**\n",
            "   - For DNCS, require manual initiation to start automatic interrogation (test operator interface).\n",
            "   - Validate that DNCS can interrogate all stations in any sequence and can insert its own transmissions at any point.\n",
            "   - Verify that the order of interrogation is as per the operator-defined or TDS-computer-supplied PU address table.\n",
            "   - Confirm the DNCS allots exactly 15 frames for reception of the responding picket’s start code, measured from the end of the second frame of the address code at the DNCS audio output to the end of the second frame of the picket’s start code at the DNCS audio input.\n",
            "   - If start code is not received in 15 frames, DNCS must automatically send a second interrogation to the same picket, without requesting a new address from the TDS computer or operator table.\n",
            "   - If start code is still not received, DNCS must execute fallback actions per 5.1.6.1.1a/b.\n",
            "   - Test DNCS capability to extend allowable response time to any value between 15 and 250 frames, in 1-frame increments, as an operator-settable parameter. Attempt values outside this range and ensure they are rejected.\n",
            "   - Verify that designation of pickets for extended response time is under operator control.\n",
            "   - Confirm that manual action is required to stop roll call interrogation.\n",
            "\n",
            "4. **DNCS Transmission Structure in Roll Call**\n",
            "   - When next station is not DNCS and any of the following occurs:\n",
            "       1. Picket stop code is recognized after a start code.\n",
            "       2. Loss of signal presence is determined (test per 5.2.5).\n",
            "       3. No picket reply to second interrogation.\n",
            "     DNCS must transmit a frame structure per FIGURE 4A: preamble, phase reference, and address code of the next picket.\n",
            "   - When next station is DNCS and any of the above occurs, transmit structure per FIGURE 4C: preamble, phase reference, start code, data message frames, control stop code, and address code of next picket.\n",
            "\n",
            "5. **Picket Response in Roll Call**\n",
            "   - Upon recognizing its own address code, picket must transmit in order: preamble and phase reference, start code, any number of message frames, picket stop code (per FIGURE 4B).\n",
            "\n",
            "6. **Short Broadcast Mode**\n",
            "   - After manual initiation, any station must send a single transmission: preamble and phase reference, start code, any number of message frames, picket stop code (per FIGURE 4D).\n",
            "\n",
            "7. **Long Broadcast Mode**\n",
            "   - After manual initiation, station must send repeated short broadcast transmissions.\n",
            "   - After each picket stop code, transmitter output must be inhibited for a 2-frame interval before resuming.\n",
            "   - Radio transmit keyline must remain continuously set until manual termination.\n",
            "   - Manual action is required to terminate the series.\n",
            "\n",
            "8. **Net Test Mode**\n",
            "   - DNCS: After manual initiation, must transmit preamble and phase reference, then the 21-word sequence in TABLE IV, looping continuously until terminated.\n",
            "   - Picket: Must remain in receive state, compare received sequence to locally generated TABLE IV sequence, and provide error indication on mismatch.\n",
            "   - Provide operator-accessible BER measurement capability during net test.\n",
            "\n",
            "9. **Net Sync Mode**\n",
            "   - DNCS: After manual initiation, must continuously transmit preamble frames; manual action required to stop.\n",
            "   - Picket: Must indicate receipt of preamble frames per 5.2.5.1.\n",
            "\n",
            "10. **Radio Silence Mode**\n",
            "    - Manual initiation and termination required.\n",
            "    - Upon command, immediately inhibit radio set keyline and DTS audio output; do not degrade receive capability.\n",
            "    - If DTS is in transmit mode, inhibit outputs immediately; maintain computer interface operation until transmission completed, then revert to receive mode.\n",
            "\n",
            "11. **Switching Time (Transmit/Receive)**\n",
            "    - For receive-to-transmit:\n",
            "        - Silent period of 10 ms (audio output inhibited) required.\n",
            "        - Audio composite signal must be applied to transmitter within 3 frames of silent period start.\n",
            "        - Radio keyline must be applied for at least 7 ms and not more than one frame interval before audio.\n",
            "        - After application of audio and keyline, transmitter RF output must reach ≥90% rated power within 7.0 ms.\n",
            "    - For transmit-to-receive:\n",
            "        - Upon completion, reduce RF output to ≤0.1 μV in 6 kHz bandwidth centered on carrier.\n",
            "        - Receiver must reach maximum sensitivity within ≤23 ms after keyline reset.\n",
            "    - All timing must match FIGURE 5 and legend definitions.\n",
            "\n",
            "12. **Diversity Operation**\n",
            "    - For HF: Must support simultaneous USB/LSB (ISB) with independent demodulation; operator must be able to select USB, LSB, or diversity.\n",
            "    - In DIV mode, provide data words from combined USB/LSB to computer.\n",
            "    - In “automatic” mode, system must select best word from USB, LSB, or DIV; if ambiguous, must select DIV output.\n",
            "    - For SSB HF or UHF, only one sideband used.\n",
            "\n",
            "13. **Frame Synchronization**\n",
            "    - DTS must achieve and maintain frame sync as per 5.2.6 (details to be referenced).\n",
            "\n",
            "14. **Doppler Correction**\n",
            "    - Receiving DTS must correct for Doppler shift due to terminal motion, HF channel variations, and carrier inaccuracy per 5.2.7.\n",
            "\n",
            "15. **DTS-TDS Computer Interface**\n",
            "    - Must comply with one of APPENDIX D1 (NTDS parallel), D2 (ATDS serial), or D3 (MIL-STD-188-114).\n",
            "    - If intermediary device is present, verify that additional time delays do not violate interface timing.\n",
            "\n",
            "16. **Radio-to-RF Distribution Interface**\n",
            "    - Couplers, tuners, antennas, etc., must meet HF/UHF radio requirements per 5.3.\n",
            "\n",
            "17. **TADIL A STA Measurement**\n",
            "    - Set DTS output composite 16-tone signal to 0 dBm.\n",
            "    - In net test mode, reduce one transmit data tone at a time until BER of 10^-3 at 2250 bps is achieved at receiver DTS.\n",
            "    - Record attenuation for each tone; smallest of the 15 tones is the STA.\n",
            "    - System must achieve STA ≥13 dB (17 dB objective), for receiver RF input levels between –85 dBm and –6 dBm.\n",
            "    - Repeat for USB and LSB individually (HF equipment).\n",
            "\n",
            "18. **Address Code Generation and Operation**\n",
            "    - DTS must generate 6-bit PU addresses (octal 01–76) per Table III.\n",
            "    - Operator must be able to select PU address source (operator table or TDS computer).\n",
            "    - PU address table must accept at least 20 entries (expandable to 62), and allow sequence changes without disrupting operations.\n",
            "    - When TDS computer is selected and fails to respond in time, DTS must revert to operator table and continue; operator must be able to reinitiate computer selection without terminating net operation.\n",
            "\n",
            "19. **Recognition of Control Codes**\n",
            "    - DTS must correctly recognize any control code frame with ≤4 bit errors per frame.\n",
            "    - On start code recognition, DTS signals TDS computer per Appendices D1–D3 and must ignore further start codes until a stop code or loss of signal occurs.\n",
            "    - On stop code after start code, or loss of signal after start code, DTS signals TDS computer that message reception ended, and (if DNCS/roll-call) processes per 5.1.6.1.1.\n",
            "    - As picket, upon control stop code after start code, decode following address code.\n",
            "    - As picket in roll call, upon recognizing own address code after phase reference or control stop, signal TDS computer to begin PRM.\n",
            "    - When operator-selected source is diversity/USB/LSB only, only that source is searched for control codes; in “automatic,” all three sources must be checked.\n",
            "    - Recognition requires two consecutive frames matching valid control codes with ≤4 bit errors per frame; use first such source found.\n",
            "\n",
            "20. **Data Message Frame Formatting**\n",
            "    - Confirm that each frame is exactly 30 bits: 24 data from TDS computer, 6 Hamming parity from DTS.\n",
            "    - Hamming parity must be used for error detection and correction.\n",
            "\n",
            "---\n",
            "\n",
            "**Ambiguous/Implicit Requirements: Test Strategies:**\n",
            "- For “operator control” settings (e.g., frame response extension, PU source selection), verify via user interface inspection and attempt to set out-of-range or invalid values.\n",
            "- For “manual action required,” test by verifying that no automated process can initiate or terminate the function—must require explicit user input.\n",
            "- For “picket stop code,” “control stop code,” and “start code” recognition, use known code patterns with up to four injected bit errors to verify correct/incorrect recognition thresholds.\n",
            "- For diversity/automatic selection, inject errors or multipath conditions and verify correct branch selection logic.\n",
            "\n",
            "---\n",
            "\n",
            "**References:**\n",
            "- Table III: PU Address Code Generation\n",
            "- Table IV: Net Test Word Sequence\n",
            "- Figure 4A–4H: Transmission Frame Structures\n",
            "- Figure 5 and its legend: Receive/Transmit Timing\n",
            "- Appendices D1, D2, D3: Computer Interface Protocols\n",
            "- 5.2.4, 5.2.5, 5.2.6, 5.2.7: Additional referenced sections for EDAC, signal presence, frame sync, Doppler correction, etc.\n",
            "\n",
            "---\n",
            "\n",
            "This test plan ensures full, measurable, and explicit verification of every requirement, constraint, and operational mode specified in Section 3: Pages 32–41 of MIL-STD-188-203-1A.\n",
            "============================================================\n",
            "\n",
            "--- Section 8: Pages 82-91 ---\n",
            "## Roll Call and Broadcast Operation: Timing and Serial Interface Protocol for DTS–TDS Computer\n",
            "\n",
            "**Dependencies:**\n",
            "- **Timing References:** All timing events refer to specific intervals (microseconds, milliseconds) and require precise measurement equipment. The switching time interval and preamble frame definitions are referenced from sections 5.1.7 and 5.1.4.1, and transmission format requirements from 5.1.4.\n",
            "- **Signal Definitions:** Logical values, voltage levels, and signal nomenclature (CID, EIR, IDA, COD, EFA, ODR, ODA, etc.) require prior definition and correct hardware setup.\n",
            "- **Tables and Figures:** Testers must reference FIGURE 13, FIGURE 15, FIGURE 16, FIGURE 17, TABLE X, and all timing diagrams (FIGURES 18–23) where indicated.\n",
            "- **Section Cross-References:** Must consult sections 5.1.4, 5.1.6.1.1, 5.1.6.2, 5.1.6.3, 5.2.1.1, 5.2.1.2, 5.2.2.1, 5.2.4.1, and TABLE V for definitions, codes, and operational context.\n",
            "\n",
            "**Conflicts:**\n",
            "- **Timeout Ambiguity:** Where different events use timeouts (e.g., 7 ms, 7.2 ms, 40 ms, 80 ms), care must be taken that implementations do not overlap or misinterpret time windows; testers should ensure each timeout is independently verified and not affected by processing delay.\n",
            "- **Signal Overlap:** Coincidence requirements (e.g., advance demand indicated by simultaneous frame and incoming data lines) may be ambiguous if hardware jitter exists. Mitigation: Use high-resolution timing capture to verify true signal overlap.\n",
            "- **Voltage Tolerance:** Net control line voltages (+10.0 VDC ±1.5 VDC, 0 VDC ±1.0 VDC) could conflict if supply tolerances or noise is present. Recommendation: Use calibrated, low-noise power supplies and verify with oscilloscope.\n",
            "\n",
            "---\n",
            "\n",
            "**Test Rules:**\n",
            "\n",
            "### A. Roll Call with Computer PU Address Selection Enabled (Section 30.3.2.3)\n",
            "\n",
            "1. **Trigger Conditions:**\n",
            "   - Verify DTS as DNCS with computer PU address selection enabled.\n",
            "   - Confirm roll call initiates if any of: picket stop code detected, loss of signal presence, or manual transmit control activation.\n",
            "\n",
            "2. **Switching Time and Preamble:**\n",
            "   - Measure DTS wait for required switching time interval (per 5.1.7), then begin transmitting preamble frames (per 5.1.4.1).\n",
            "   - Acceptable variance: ≤ ±1% of specified intervals.\n",
            "\n",
            "3. **CID and EIR Signaling:**\n",
            "   - Between start of first preamble frame and end of second, verify DTS sets code 4 (PTTA) interrupt on CID lines.\n",
            "   - After a minimum of 4 microseconds, verify EIR line activation.\n",
            "   - Test with oscilloscope; minimum delay ≥4 µs, no upper bound specified but should not exceed next event's timing.\n",
            "\n",
            "4. **Interrupt Acknowledgment (IDA):**\n",
            "   - Confirm TDS computer reads CID interrupt and activates IDA line for 2–15 µs.\n",
            "   - If IDA not activated within 7.2 ms from EIR activation, DTS must indicate lack of acknowledgment and revert to DTS PU address selection per 5.2.1.1, following 30.3.2.1 for future transmissions.\n",
            "   - Test: Vary TDS response from prompt to absent and verify DTS response.\n",
            "\n",
            "5. **External Function Word and EFA:**\n",
            "   - Verify TDS sets external function word (PU address + message control bit) on COD lines.\n",
            "   - After a minimum of 4 µs, confirm TDS activates EFA for 2–15 µs.\n",
            "   - If EFA not activated within 40 ms of DTS EIR, DTS responds as if IDA not detected (see above).\n",
            "\n",
            "6. **Message Control Bit Detection:**\n",
            "   - When DTS detects message control bit (bit 21) in function word set to logical 1, confirm it transmits an interrogation with message.\n",
            "   - Test both logical 0 and 1 cases.\n",
            "\n",
            "7. **Start Code and ODR:**\n",
            "   - At the start of the second transmitted start code frame, verify DTS activates ODR line to request TDS data.\n",
            "\n",
            "8. **Data Frame Transfer and ODA:**\n",
            "   - Confirm TDS detects ODR, sets data on COD lines, and activates ODA after minimum 4 µs for 2–15 µs.\n",
            "   - If ODA not activated within 7 ms after ODR, DTS determines no more data and performs event i.\n",
            "\n",
            "9. **Repeated Data Transfer:**\n",
            "   - Repeat steps 7–8 until TDS has no more data; each data frame is requested from TDS as current frame is transmitted.\n",
            "\n",
            "10. **End-of-Data and Stop Code:**\n",
            "    - After last data frame, TDS does not respond to next ODR with ODA.\n",
            "    - If ODA is not detected within allotted time, DTS transmits DNCS stop code followed by picket address code.\n",
            "\n",
            "11. **Reset During Transmission:**\n",
            "    - If reset is activated, DTS sets code 2 interrupt on CID, then activates EIR after ≥4 µs.\n",
            "    - TDS must acknowledge with IDA for 2–15 µs within 7 ms, or DTS flags lack of acknowledgment.\n",
            "    - Process continues as per previous steps until last data frame sent.\n",
            "\n",
            "### B. Broadcast Operation (Short/Long) (Section 30.3.2.4)\n",
            "\n",
            "12. **Manual Activation:**\n",
            "    - Confirm broadcast initiated by manual transmit control with DTS in broadcast mode.\n",
            "\n",
            "13. **CID and EIR for Broadcast:**\n",
            "    - Prior to end of second preamble frame, verify DTS sets code 7 (PTTB) on CID, then activates EIR after ≥4 µs.\n",
            "\n",
            "14. **IDA for Broadcast:**\n",
            "    - TDS must activate IDA for 2–15 µs within 80 ms of EIR.\n",
            "    - If not, DTS indicates no acknowledgment and transmits start and stop code per 5.1.4.\n",
            "\n",
            "15. **ODR and Data for Broadcast:**\n",
            "    - At start of second start code frame, DTS asserts ODR.\n",
            "    - TDS responds with data on COD and ODA (after ≥4 µs, for 2–15 µs).\n",
            "    - If ODA not asserted within 7 ms, DTS ends transmission (event f).\n",
            "\n",
            "16. **Repeat Broadcast Data:**\n",
            "    - Steps 15 repeats for each frame until last data frame is sent.\n",
            "\n",
            "17. **Broadcast End-of-Data:**\n",
            "    - After last data frame, absence of ODA to ODR within allowed time causes DTS to transmit picket stop code.\n",
            "\n",
            "18. **Reset During Broadcast:**\n",
            "    - If reset is activated, DTS sets code 2 on CID, then activates EIR after ≥4 µs.\n",
            "    - TDS must acknowledge as above; otherwise, DTS flags lack of acknowledgment.\n",
            "\n",
            "### C. Serial Interface Characteristics (Appendix D2, 30.1–30.4)\n",
            "\n",
            "19. **Interface Line Verification:**\n",
            "    - Confirm connectivity and correct direction for all interface lines per FIGURE 16: Frame, incoming/outgoing data, data clock, address data/clock, net control.\n",
            "\n",
            "20. **Frame Line Signaling:**\n",
            "    - DTS must generate frame line signal to indicate data available, demand, or advance demand (simultaneous frame + incoming data).\n",
            "\n",
            "21. **Incoming Data Line:**\n",
            "    - DTS must transfer data per TDS-generated clocks; in transmit, recirculates data; in receive, inputs data.\n",
            "\n",
            "22. **Outgoing Data Line:**\n",
            "    - TDS must use outgoing data line for data to DTS, triggered by DTS demand and TDS data clocks.\n",
            "    - Also used for recirculation fault pulse in case of error.\n",
            "\n",
            "23. **Data Clock Line:**\n",
            "    - DTS must transfer or accept data per data clock signal direction (receive/transmit).\n",
            "\n",
            "24. **Address Data/Clock Lines:**\n",
            "    - During roll call with computer PU address selection, DTS requests/accepts address from TDS via these lines, with clocks coincident with data bits.\n",
            "\n",
            "25. **Net Control Line Voltage Levels:**\n",
            "    - Measure voltage on net control line:\n",
            "        - 0 VDC ±1.0 VDC when PU address selection enabled.\n",
            "        - +10.0 VDC ±1.5 VDC otherwise.\n",
            "\n",
            "### D. Data and Address Format (Appendix D2, 30.2–30.3)\n",
            "\n",
            "26. **DTS-to-TDS Data Frame:**\n",
            "    - Each frame: 2 control bits (first transmitted), 24 data bits.\n",
            "    - Verify via capture and bit-counting.\n",
            "\n",
            "27. **Control Bit 1 (C1) – Quality Indication:**\n",
            "    - Confirm C1 reflects message quality per TABLE X, accounting for selected operating mode and parity of syndrome bits (Ko–K16).\n",
            "    - Test all modes: “Detect and Label” and “Detect and Correct.”\n",
            "\n",
            "28. **Control Bit 2 (C2) – Start Bit:**\n",
            "    - For first frame of data in message, C2 = 1; all others, C2 = 0.\n",
            "    - Test for correct bit setting across multiple message frames.\n",
            "\n",
            "29. **TDS-to-DTS Data Frame:**\n",
            "    - Each frame: 2 control bits (C1, C2) first, then 24 data bits.\n",
            "    - If C1 and C2 = 1, DTS transmits data; if either is 0, DTS discards data and transmits stop code.\n",
            "\n",
            "30. **Address Format:**\n",
            "    - Address field: 6-bit address (LSB first), 1 message control bit (MSB last).\n",
            "    - Message control bit: 1 → IWM, 0 → IM transmission.\n",
            "    - Test address bit order and message control logic.\n",
            "\n",
            "### E. Receive and Transmit Timing (Appendix D2, 30.4, 30.4.1)\n",
            "\n",
            "31. **Receive Timing (per FIGURE 18):**\n",
            "    - a) DTS recognizes start code.\n",
            "    - b) Within one frame interval after off-the-air receipt, DTS asserts frame available pulse.\n",
            "    - c) TDS must send first 26 data clocks within 12 ms of frame available pulse.\n",
            "    - d) DTS sets one data bit per clock pulse on incoming data line.\n",
            "    - e) At least 7 µs after 26th clock, TDS sends second 26 data clocks; total 52 clocks within 500 µs.\n",
            "    - f) DTS re-sends identical data bits for second clock series.\n",
            "\n",
            "---\n",
            "\n",
            "**Implicit/Ambiguous Test Strategies:**\n",
            "\n",
            "- **Signal Coincidence:** For requirements specifying “coincident” signals (e.g., frame and incoming data lines), use high-speed logic analyzers to confirm signals overlap within 10 ns or less.\n",
            "- **Transmission Format Adherence:** Where “see section X” is referenced, cross-validate with cited section’s format tables/diagrams.\n",
            "- **Timeouts and Recovery:** For all timeouts, test both successful and unsuccessful (timeout) cases to ensure correct fallback or recovery action (e.g., fallback to PU address selection).\n",
            "- **Voltage Levels:** For net control line, test at edge of specified voltage tolerances and under noisy power to verify robustness.\n",
            "- **Frame/Bit Order:** Use bit-level capture tools to confirm bit order (LSB/MSB first/last) per address and data formats.\n",
            "- **Error Injection:** For C1 quality indication, inject parity and bit errors to verify correct reporting in both “Detect and Label” and “Detect and Correct” modes.\n",
            "\n",
            "---\n",
            "\n",
            "**End of Extracted Test Rules for This Section**\n",
            "============================================================\n",
            "\n",
            "--- Section 2: Pages 22-31 ---\n",
            "## TADIL A System: Frequency, Modulation, Subcarrier, and Transmission Format Detailed Requirements\n",
            "\n",
            "**Dependencies:**\n",
            "1. **Reference to Later Sections:**  \n",
            "   - HF emission accuracy and stability must comply with 5.3.2.1.2.  \n",
            "   - UHF emission accuracy and stability must comply with 5.3.3.1.2.  \n",
            "   - Doppler correction and synchronization functions reference 5.2.7 and 5.2.6.  \n",
            "   - Control code generation/recognition references TABLE III, APPENDIX D1/D2/D3, and Section 5.2.1.\n",
            "2. **Tables and Figures:**  \n",
            "   - Phase mapping: TABLE I, FIGURE 2  \n",
            "   - Tone/bit assignment: TABLE II  \n",
            "   - Control codes and address codes: TABLE III  \n",
            "   - Frame/message structure: FIGURES 3 and 4\n",
            "\n",
            "---\n",
            "\n",
            "**Conflicts:**\n",
            "- **Ambiguity in “2915–Rz”**: The “2915–Rz” is likely a typographical error and should be “2915 Hz.”  \n",
            "  *Mitigation*: Test both 2915 Hz and any similar tones; confirm with authoritative errata.\n",
            "- **Data Subcarrier Count (Textual Error “2 or lb”):**  \n",
            "  *Mitigation*: From context and tables, use 15 data subcarrier tones plus 1 Doppler and 1 sync tone.\n",
            "- **Frame Length/Rate Tolerance:** Frame lengths (13.33 ms, 22 ms) must be precisely measured; acceptable tolerance is not given.  \n",
            "  *Mitigation*: Use ±0.01 ms as a test tolerance unless otherwise specified in the standard.\n",
            "\n",
            "---\n",
            "\n",
            "**Test Rules:**\n",
            "\n",
            "### 1. Frequency Coverage (5.1.1)\n",
            "\n",
            "1.1 **HF Band Tuning Test:**  \n",
            "   - Connect radio equipment to a frequency counter.  \n",
            "   - Sweep the tuning from 2.0000 MHz to 29.9999 MHz in steps of 100 Hz.  \n",
            "   - At each step, verify that the frequency is an integer multiple of 100 Hz within ±1 Hz.  \n",
            "   - Ensure no gaps or skipped frequencies within the range.\n",
            "\n",
            "1.2 **UHF Band Tuning Test:**  \n",
            "   - Connect radio equipment to a frequency counter.  \n",
            "   - Sweep the tuning from 225.000 MHz to 399.975 MHz in steps of 25 kHz.  \n",
            "   - At each step, verify that the frequency is an integer multiple of 25 kHz within ±1 Hz.  \n",
            "   - Ensure no gaps or skipped frequencies within the range.\n",
            "\n",
            "---\n",
            "\n",
            "### 2. RF Emissions and Coverage (5.1.2)\n",
            "\n",
            "2.1 **HF Omnidirectional Gapless Coverage:**  \n",
            "   - In an open field or controlled test range, establish HF transmission at a frequency within the specified HF band.  \n",
            "   - Use multiple receivers placed radially at intervals up to 300 nautical miles from the transmitter.  \n",
            "   - At each location, confirm continuous, gapless reception in all directions (omnidirectional).  \n",
            "   - Document any coverage gaps or reductions in range.\n",
            "\n",
            "2.2 **HF Mode Support:**  \n",
            "   - Verify transmitter supports USB, LSB, and ISB/DIV operation modes.  \n",
            "   - For each mode, transmit a test signal and verify on a spectrum analyzer that the emission corresponds to the selected mode.\n",
            "\n",
            "2.3 **UHF Omnidirectional Gapless Line-of-Sight Coverage:**  \n",
            "   - Establish UHF transmission at a frequency within the specified UHF band.  \n",
            "   - Deploy receivers at 23 nm (ship-to-ship) and 150 nm (ship-to-air, preferably using an airborne platform).  \n",
            "   - Confirm gapless signal reception in all directions (omnidirectional) at these ranges.  \n",
            "   - Test should be conducted in line-of-sight conditions.\n",
            "\n",
            "2.4 **UHF Frequency Modulation:**  \n",
            "   - Verify UHF transmission employs frequency modulation (FM) by analyzing the RF signal with a modulation analyzer.\n",
            "\n",
            "---\n",
            "\n",
            "### 3. Subcarrier Characteristics and Modulation (5.1.3)\n",
            "\n",
            "3.1 **Tone Frequency Generation and Stability (5.1.3.1):**  \n",
            "   - Configure the modulator to generate each of the following tones:  \n",
            "     - 605 Hz (Doppler correction), 2915 Hz (data/sync), 935 Hz, 1045 Hz, 1155 Hz, 1265 Hz, 1375 Hz, 1485 Hz, 1595 Hz, 1705 Hz, 1815 Hz, 1925 Hz, 2035 Hz, 2145 Hz, 2255 Hz, 2365 Hz.\n",
            "   - Measure the frequency of each tone using a high-precision frequency counter.\n",
            "   - After each tone is set, operate the equipment for 6 months (continuous or intermittent operation) or simulate aging.\n",
            "   - Re-measure the frequency of each tone; verify that frequency deviation does not exceed ±0.1 Hz from initial setting.\n",
            "\n",
            "3.2 **DQPSK Data Subcarrier Modulation (5.1.3.2):**  \n",
            "   - For each of the 15 data subcarrier tones, verify differential quadrature phase shift keying (DQPSK) modulation as per TABLE I and FIGURE 2.\n",
            "   - Confirm each tone encodes 2 bits (verify mapping for all 4 possible bit-pairs).\n",
            "   - Ensure phase transitions occur only at frame boundaries (every 13.33 ms or 22 ms).\n",
            "   - Confirm that the phase of each data subcarrier tone is referenced to its phase in the previous frame.\n",
            "   - Confirm the 605 Hz Doppler correction tone remains unmodulated at all times.\n",
            "\n",
            "3.3 **Tone-to-Bit Mapping (TABLE II):**  \n",
            "   - For each tone, verify correct bit assignment as per TABLE II.\n",
            "   - Confirm that the 2915 Hz sync tone and 605 Hz Doppler tone are not used for data during the preamble.\n",
            "\n",
            "---\n",
            "\n",
            "### 4. Relative Subcarrier Levels (5.1.3.3)\n",
            "\n",
            "4.1 **Doppler Tone Dominance:**  \n",
            "   - During any signal portion, measure the amplitude of the 605 Hz Doppler tone and all other subcarrier tones.\n",
            "   - Confirm that the 605 Hz tone level is 6 dB ±1 dB greater than any other sync or data subcarrier tone.\n",
            "\n",
            "4.2 **Preamble Frame Levels (5.1.3.3.1):**  \n",
            "   - During the preamble, measure:\n",
            "     - 605 Hz tone: verify it is 12 dB ±1 dB above the phase reference frame data subcarrier tone level.\n",
            "     - 2915 Hz tone: verify it is 6 dB ±1 dB above the phase reference frame data subcarrier tone level.\n",
            "\n",
            "4.3 **Phase Reference and Information Segment Levels (5.1.3.3.2/.3):**  \n",
            "   - During the phase reference frame and information segment frames:\n",
            "     - Confirm the 16-tone composite signal as described.\n",
            "     - Measure the amplitude of all 15 data subcarrier tones.\n",
            "     - Verify that the difference between the maximum and minimum amplitude among data subcarrier tones does not exceed 1.5 dB.\n",
            "   - For a 0 dBm composite audio signal level across 600 ohms, measure:\n",
            "     - Preamble: 605 Hz = 0.692 Vrms, 2915 Hz = 0.346 Vrms\n",
            "     - Phase reference/information segment: 605 Hz = 0.356 Vrms, each data subcarrier = 0.178 Vrms\n",
            "   - Accept a ±5% tolerance on measured Vrms values unless otherwise specified.\n",
            "\n",
            "---\n",
            "\n",
            "### 5. Data Rate and Frame Length (5.1.3.4)\n",
            "\n",
            "5.1 **Data Rate Test:**  \n",
            "   - Configure the system to transmit at both data rates:\n",
            "     - 2250 bits per second (with 13.33 ms frame length)\n",
            "     - 1364 bits per second (with 22 ms frame length)\n",
            "   - Measure actual data rate and frame length using an oscilloscope or logic analyzer.\n",
            "   - Verify measured values are within ±1% of specified rates/lengths.\n",
            "\n",
            "---\n",
            "\n",
            "### 6. Transmission Format and Frame Structure (5.1.4, FIGURES 3/4)\n",
            "\n",
            "6.1 **Transmission Structure:**  \n",
            "   - For each transmission, verify composition:\n",
            "     - Preamble: 5 frames\n",
            "     - Phase reference frame: immediately follows preamble (unless net sync, see 5.1.6.5)\n",
            "     - Information segment: follows phase reference, begins with control code frame\n",
            "   - Use signal analyzer to verify frame boundaries and sequence (as per FIGURE 4).\n",
            "\n",
            "6.2 **Preamble Test (5.1.4.1):**  \n",
            "   - Verify preamble is exactly 5 frames of a 2-tone signal (605 Hz and 2915 Hz).\n",
            "   - Confirm 605 Hz is used for Doppler correction, 2915 Hz for synchronization.\n",
            "   - Measure the phase of the 2915 Hz tone across the 5 frames; confirm it is shifted by 180° each successive frame.\n",
            "\n",
            "6.3 **Phase Reference Frame (5.1.4.2):**  \n",
            "   - Verify that, except for net sync, the phase reference frame immediately follows the preamble.\n",
            "   - Confirm it is a 16-tone composite as per TABLE II.\n",
            "   - Verify its use as the phase reference for the information segment.\n",
            "\n",
            "6.4 **Information Segment (5.1.4.3):**  \n",
            "   - Confirm it is a 16-tone composite signal consisting of control code frames and data message frames.\n",
            "   - Verify that the first control code frame immediately follows the phase reference frame.\n",
            "\n",
            "---\n",
            "\n",
            "### 7. Control Code Frames and Error Tolerance (5.1.4.3.1, TABLE III)\n",
            "\n",
            "7.1 **Control Code Composition:**  \n",
            "   - For each control code (start, stop, address), verify it is composed of two 30-bit frames, encoded as per TABLE III.\n",
            "\n",
            "7.2 **Recognition with Errors:**  \n",
            "   - Inject up to 4 random bit errors per frame into each control code.\n",
            "   - At the receiving terminal, verify that each control code is still correctly recognized.\n",
            "\n",
            "7.3 **Start Code (5.1.4.3.1.1):**  \n",
            "   - Verify that the start code is the first two frames of the information segment (except for roll call DNCS interrogation).\n",
            "   - Confirm that its receipt signals the receiving TDS computer to prepare to receive data.\n",
            "\n",
            "7.4 **Stop Code (5.1.4.3.1.2):**  \n",
            "   - After the last data message frame, verify a 2-frame stop code is transmitted.\n",
            "   - Test both variants:\n",
            "     - **Control Stop Code**: Two all-zeros frames, used after DNCS data in roll call mode.\n",
            "     - **Picket Stop Code**: Two all-ones frames, used after picket or broadcast transmission.\n",
            "\n",
            "7.5 **Control Stop Code Actions (5.1.4.3.1.2.1):**  \n",
            "   - Upon receiving the control stop code, verify picket units:\n",
            "     - Signal the TDS computer that message end has occurred.\n",
            "     - Search next two frames for an address code.\n",
            "\n",
            "7.6 **Picket Stop Code Actions (5.1.4.3.1.2.2):**  \n",
            "   - Upon receiving the picket stop code, verify all net member units:\n",
            "     - Signal TDS computers that message end occurred.\n",
            "   - For DNCS in roll call mode, verify that it initiates interrogation message processing.\n",
            "\n",
            "7.7 **Address Code (5.1.4.3.1.3):**  \n",
            "   - Verify each PU is identified by a unique 6-bit octal address (01–76).\n",
            "   - Confirm address code is a 2-frame code generated by the DNCS and follows the control stop code (when applicable).\n",
            "   - Verify all DTS can generate and recognize all address codes defined in TABLE III.\n",
            "   - Confirm operator can select PU addresses as specified.\n",
            "   - Test both address-generation methods as per 5.2.1.\n",
            "\n",
            "---\n",
            "\n",
            "### 8. Frame and Message Structure Diagrams (FIGURES 3 and 4)\n",
            "\n",
            "8.1 **Message Format Compliance:**  \n",
            "   - For each message type (roll call, broadcast, net test, net sync, radio silence), verify frame sequence, field lengths, and code allocations as shown in FIGURES 3 and 4.\n",
            "   - For each message, confirm correct insertion of preamble, phase reference, start code, address code, data fields, control/stop codes, and adherence to frame counts and order.\n",
            "\n",
            "**For Ambiguous/Implicit Points:**  \n",
            "- Where ranges or tolerances are not specified (e.g., for frame length), use a ±1% margin unless otherwise detailed elsewhere in the standard.\n",
            "- If bit error recognition is not further defined, use random bit flips constrained to four per frame for error tolerance tests.\n",
            "\n",
            "---\n",
            "\n",
            "**Summary:**  \n",
            "These rules ensure all TADIL A system transmitters/receivers comply with MIL-STD-188-203-1A Section 5.1 requirements for frequency agility, RF emission, modulation, subcarrier structure, frame and codeword structure, error tolerance, and system interoperability. Each test is precise, measurable, and referenced to an explicit standard clause, table, or figure.\n",
            "============================================================\n",
            "\n",
            "--- Section 4: Pages 42-51 ---\n",
            "## Digital Transmission System (DTS) and TADIL A Radio Technical Requirements (Sections 5.2.4–5.3.1.8.2)\n",
            "\n",
            "**Dependencies:**\n",
            "- **MIL-STD-188-100, para 4.4.3.1.4:** Required for audio input/output impedance specifications.\n",
            "- **Appendices D1, D2, D3:** For error status reporting format and procedures.\n",
            "- **Table V:** For explicit Hamming parity bit assignments.\n",
            "- **Figure 6:** For DTS-to-radio interface wiring and arrangements.\n",
            "- **Figure 7:** For time delay measurement definitions.\n",
            "- **Section 5.1.3, 5.1.3.1, 5.1.3.2, 5.1.7, 5.1.11, 5.1.13:** For referenced details on tones, keyline timing, error status, and STA measurement.\n",
            "- **Section 5.2.9.1, 5.2.9.2:** For BER and STA performance acceptance criteria.\n",
            "- **Section 5.3.1.5:** For sidetone source and characteristics.\n",
            "\n",
            "**Conflicts:**\n",
            "- **Potential ambiguity in \"audio output inhibit\" (5.2.8.1.4):** The method for measuring -60 dBm (e.g., weighting, measurement duration) is not specified. **Mitigation:** Use standard audio measurement practices per MIL-STD-188-100 for level measurement.\n",
            "- **Ambiguity in sidetone mismatch indication (5.2.8.2.2):** It is not specified what form the operator indicator must take. **Mitigation:** Accept any clear operator-visible/audible indicator unless otherwise specified by the system's operational requirements.\n",
            "- **Ambiguity in probability measure for phase jitter (5.3.1.4):** The number of frame pairs to establish 95% confidence is not explicit. **Mitigation:** Use statistical sampling techniques to ensure 95% confidence per commonly accepted statistical methods.\n",
            "- **Keyline voltage tolerances (5.2.8.1.5.1 vs. 5.2.8.1.5.2):** Ensure all keyline control methods are implemented and tested separately; do not assume interchangeability.\n",
            "- **\"Design objective\" requirements (e.g., STA = 22 dB):** These are not mandatory, but should be reported.\n",
            "\n",
            "---\n",
            "\n",
            "**Test Rules:**\n",
            "\n",
            "### 1. Error Detection and Correction (EDAC)\n",
            "1. **Hamming Parity Bit Addition (5.2.4):**\n",
            "   - For each 24-bit data message from the TDS computer:\n",
            "     1. Add 6 Hamming parity bits per Table V assignments to create a 30-bit frame.\n",
            "     2. Confirm the 30-bit word is used to phase modulate 15 audio frequency tones as described in 5.1.3.2.\n",
            "     3. Verify that start codes, stop codes, and address codes are transmitted WITHOUT parity encoding.\n",
            "     4. Confirm parity bit positions and check bit assignments match Table V.\n",
            "     5. **Test:** For at least 1000 randomly generated 24-bit words, verify the correct parity bits are set for each.\n",
            "\n",
            "2. **Parity Bit Setting (5.2.4.1):**\n",
            "   - For every data frame, confirm:\n",
            "     - **Bit 29 (K16):** Parity with bits 11–23 is odd.\n",
            "     - **Bit 28 (K8):** Parity with bits 4–10 and 18–23 is odd.\n",
            "     - **Bit 27 (K4):** Parity with bits 1–3, 7–10, 14–17, 22–23 is odd.\n",
            "     - **Bit 26 (K2):** Parity with bits 0, 2–3, 5–6, 9–10, 12–13, 16–17, 20–21 is odd.\n",
            "     - **Bit 25 (K1):** Parity with bits 0–1, 3–4, 6, 8, 10–11, 13, 15, 17, 19, 21, 23 is odd.\n",
            "     - **Bit 24 (K0):** Parity with all frame bits is odd (overall parity bit).\n",
            "   - **Test:** For each bit, flip a covered data bit and verify parity recalculation.\n",
            "\n",
            "3. **Error Detection Capability (5.2.4.2):**\n",
            "   - Confirm DTS can detect:\n",
            "     - Any double-bit error within a frame.\n",
            "     - Any odd number of bit errors in a frame.\n",
            "   - **Test:** Inject 1 and 2 bit errors at all possible positions and verify detection and error status per Appendices D1–D3.\n",
            "\n",
            "4. **Error Correction Capability (5.2.4.3):**\n",
            "   - Confirm operator can enable/disable single-bit error correction mode.\n",
            "   - With mode enabled, inject a single-bit error in each frame and verify the DTS corrects the error.\n",
            "   - **Test:** For 100 frames, inject 1 error per frame, confirm correction and error status reporting.\n",
            "\n",
            "### 2. Signal Presence and Noise Immunity\n",
            "5. **Signal Presence Set/Reset (5.2.5.1):**\n",
            "   - **Set:**\n",
            "     - With input S+N range -10 dBm to +6 dBm and SNR ≥ 10 dB (3 kHz BW), apply a preamble signal for at least one frame interval in DIV mode and verify signal presence is indicated.\n",
            "     - Require operator indicator after three successive frames of preamble with SNR ≥ 10 dB.\n",
            "   - **Hold:** After being set, maintain signal presence for a 16-tone composite signal with SNR as low as 2 dB.\n",
            "   - **Reset:** Verify reset occurs under any of:\n",
            "     - No address/start code within 2 frames of phase reference frame detection.\n",
            "     - Picket stop code recognized.\n",
            "     - Picket station recognizes its own address.\n",
            "     - 2 frames after control stop recognized.\n",
            "     - Six successive frames with SNR < 2 dB after start code detected.\n",
            "\n",
            "6. **Noise Immunity (5.2.5.2):**\n",
            "   - Apply white Gaussian noise at < +6 dBm (300–3050 Hz) and verify the signal presence detector does not set.\n",
            "   - Apply impulse noise and verify no false setting.\n",
            "   - Apply a single continuous tone at any frequency per 5.1.3.1 at 0 dBm and verify no false setting.\n",
            "\n",
            "### 3. DTS Frame Synchronization (5.2.6)\n",
            "7. **Frame Alignment:**\n",
            "   - Confirm receiver frame boundaries can be aligned to transmit data frame boundaries by adjusting the DTS receive time base to phase transitions.\n",
            "\n",
            "8. **Synchronization Mode Selection:**\n",
            "   - Verify operator can select between fast synchronization (5.2.6.1) and fast continuous synchronization (5.2.6.2).\n",
            "\n",
            "9. **Fast Synchronization (5.2.6.1):**\n",
            "   - During preamble, verify synchronization on phase transitions of the 2915 Hz sync tone.\n",
            "   - Confirm time base correction to ≤ 1 ms after two successive phase transitions.\n",
            "   - After detecting the phase reference frame, verify fast synchronization is disabled for the received signal duration.\n",
            "\n",
            "10. **Fast Continuous Synchronization (5.2.6.2):**\n",
            "    - After fast synchronization, verify ongoing fine adjustment of receive time base to maintain frame alignment.\n",
            "    - Confirm system maintains synchronization with up to 0.1% time base difference as required by 5.2.9.1.\n",
            "\n",
            "### 4. Doppler Correction (5.2.7)\n",
            "11. **Doppler Shift Tracking:**\n",
            "    - During preamble, verify 605 Hz tone is used to correct for Doppler frequency shifts up to ±75 Hz.\n",
            "    - During data frames, verify tracking of Doppler error at up to 3.5 Hz/s.\n",
            "    - Confirm BER and SNR degradation remain within 1 dB of requirements in 5.2.9.1.\n",
            "    - Verify operator can disable Doppler correction.\n",
            "\n",
            "### 5. DTS-to-Radio Interface (5.2.8)\n",
            "#### Transmit Side\n",
            "12. **Audio Output (5.2.8.1.1):**\n",
            "    - Verify two balanced 600-ohm audio outputs, 450–3050 Hz, per MIL-STD-188-100.\n",
            "    - Confirm one output is USB, one is LSB.\n",
            "    - Output level adjustable from -3 dBm to +3 dBm in ≤ 0.3 dB increments, measured with a 600-ohm load.\n",
            "    - Operator indication must be present in transmit mode.\n",
            "\n",
            "13. **PEV-to-RMS Ratio (5.2.8.1.2):**\n",
            "    - In all modes/data rates, confirm composite 16-tone output PEV-to-RMS ratio ≤ 8.5 dB (2.661:1 voltage).\n",
            "    - At 0 dBm (0.775 Vrms), confirm peak < 2.92 V.\n",
            "    - Confirm no audio clipping is present.\n",
            "\n",
            "14. **Audio Output Inhibit (5.2.8.1.4):**\n",
            "    - With radio keyline in receive, confirm audio output ≤ -60 dBm.\n",
            "    - When transmission begins, verify audio is applied per 5.1.7.\n",
            "\n",
            "15. **Radio Transmit Keyline (5.2.8.1.5):**\n",
            "    - Verify three keyline control methods provided (see below).\n",
            "    - Keyline commands must be sent simultaneously on all keylines.\n",
            "    - Keyline timing per 5.1.7.\n",
            "\n",
            "   - **Simplex Method (5.2.8.1.5.1):**\n",
            "     - +6 VDC (+1.0, -0.25 VDC) on center tap keys radio to transmit.\n",
            "     - 0 VDC (+0.75, -0.25 VDC) on center tap keys radio to receive.\n",
            "     - Impedance to ground ≥ 3000 Ω; current transient ≤ 30 mA.\n",
            "\n",
            "   - **Unbalanced-to-Ground (5.2.8.1.5.2):**\n",
            "     - (a) +6 VDC (+1.0, -0.25 VDC) to transmit, 0 VDC (+0.75, -0.25 VDC) to receive; impedance ≥ 3000 Ω; transient ≤ 30 mA.\n",
            "     - (b) Ground (0 V ±0.25 V) to transmit, open circuit to receive; must sink ≥ 10 mA; open circuit voltage ≤ 35 VDC.\n",
            "\n",
            "#### Receive Side\n",
            "16. **Audio Input (5.2.8.2.1):**\n",
            "    - Two balanced 600-ohm audio inputs, 450–3050 Hz, per MIL-STD-188-100.\n",
            "    - One input is USB, one is LSB.\n",
            "    - Nominal input level 0 dBm.\n",
            "    - Means provided to monitor input levels.\n",
            "\n",
            "17. **Sidetone Monitoring (5.2.8.2.2):**\n",
            "    - In transmit, receive sidetone audio from TADIL A radio per 5.3.1.5.\n",
            "    - Demodulate sidetone and compare to transmitted data.\n",
            "    - Operator indicator must signal any sidetone/transmit data mismatch.\n",
            "\n",
            "### 6. DTS Performance (5.2.9)\n",
            "18. **BER Performance (5.2.9.1):**\n",
            "    - After signal acquisition, connect DTS output to input (back-to-back).\n",
            "    - No error correction/diversity: BER ≤ 10^-3 over -20 to +3 dBm input.\n",
            "    - Nondiversity at 2250 bps: BER ≤ 10^-3 over -3 to +3 dBm, SNR ≥ 12 dB (3 kHz BW, white Gaussian noise).\n",
            "    - Diversity at 2250 bps: BER ≤ 10^-3 over -3 to +3 dBm, SNR ≥ 9.5 dB (3 kHz BW, white Gaussian noise).\n",
            "\n",
            "19. **STA Performance (5.2.9.2):**\n",
            "    - As per 5.1.13, connect DTS audio output to DTS audio input.\n",
            "    - For BER = 10^-3 at 2250 bps, measure STA; must be ≥ 20 dB (design objective: 22 dB).\n",
            "    - Test USB and LSB modes separately.\n",
            "\n",
            "### 7. TADIL A Radio Requirements (5.3, 5.3.1)\n",
            "20. **Audio Interface (5.3.1.1):**\n",
            "    - Transmitter/receiver audio I/O: 600-ohm balanced per MIL-STD-188-100.\n",
            "    - Transmitter input level: 0 dBm nominal.\n",
            "    - Receiver output level: 0 dBm nominal, adjustable +3 to -3 dB into 600-ohm load.\n",
            "    - At installation, adjust output to supply 0 dBm to DTS.\n",
            "    - Audio output is inhibited during frequency tuning.\n",
            "\n",
            "21. **Radio Keyline (5.3.1.2):**\n",
            "    - Confirm radio can be keyed by simplex method from 5.2.8.1.5.1.\n",
            "\n",
            "22. **Transmit/Receive Switching Time (5.3.1.3):**\n",
            "    - Verify switching times per 5.1.7.\n",
            "\n",
            "23. **Phase Jitter (5.3.1.4):**\n",
            "    - RMS phase jitter ≤ 2.5 degrees.\n",
            "    - Probability of phase shift > 30 degrees ≤ 0.01% (≥ 95% confidence), measured at output terminals.\n",
            "    - Averaging time: 9.09 ms (for 13.3 ms frame), 18.18 ms (for 22 ms frame).\n",
            "    - Use many adjacent frame pairs to establish confidence.\n",
            "\n",
            "24. **Sidetone (5.3.1.5):**\n",
            "    - During transmit, output sidetone with same characteristics as normal received data at receiver audio output.\n",
            "    - UHF: sidetone at receive audio output.\n",
            "    - HF: sidetone at USB/LSB output or both, per mode.\n",
            "\n",
            "25. **Frequency Selection Time (5.3.1.6):**\n",
            "    - Channel change to operational state ≤ 10 seconds.\n",
            "    - If external antenna coupler used, coupler tuning ≤ 60 seconds.\n",
            "\n",
            "26. **Duty Cycle (5.3.1.7):**\n",
            "    - Radio operates at 100% transmit duty cycle under all service conditions.\n",
            "\n",
            "27. **Equipment Delay (5.3.1.8, 5.3.1.8.1, 5.3.1.8.2):**\n",
            "    - Maximum delay (input to output, transmitter or receiver, single frequency 500–3050 Hz): < 3.5 ms (design objective: 2.5 ms), per Figure 7.\n",
            "    - Differential delay between any two tones in 815–3050 Hz: ≤ 500 µs.\n",
            "\n",
            "---\n",
            "\n",
            "For ambiguous or implicit requirements not directly testable, use the following strategy:\n",
            "- Where “operator indication” is required, verify by observing any clear operator-facing feedback (visual/audible).\n",
            "- Where “adjustable” is stated, verify both the adjustment range and resolution using calibrated measurement instruments.\n",
            "- For “probability” or “confidence” requirements, use statistically valid sample sets with appropriate confidence interval calculations.\n",
            "- For “inhibited” outputs, measure audio levels throughout operation to confirm suppression during specified periods.\n",
            "\n",
            "---\n",
            "\n",
            "**End of testable requirements extraction.**\n",
            "============================================================\n",
            "\n",
            "--- Section 7: Pages 72-81 ---\n",
            "## Tactical Data System (TDS) and Data Terminal Set (DTS) Interface: Interrupts, Data Transfer, and Timing Requirements\n",
            "\n",
            "**Dependencies:**\n",
            "1. **Reference Documents and Sections:**  \n",
            "   - Correct implementation of start codes, stop codes, and address codes as defined in sections 5.1.4.3.1.1, 5.1.4.3.1.2, 5.2.2.1, 5.2.2.2, 5.1.4.3.1.3, 5.2.1.2, 5.2.2.3, 5.2.5, 5.1.6.2, 5.1.6.3, 5.1.6.1.1a, 5.1.6.1.1b, 5.1.7, and 5.1.4.1.\n",
            "   - Data bit assignments per Table IX.\n",
            "   - Timing diagrams in Figures 12 through 15.\n",
            "   - MIL-STD-1397 handshake control conventions where applicable.\n",
            "2. **Hardware Capabilities:**  \n",
            "   - CID lines: 3 bits for control codes (Table VIII).\n",
            "   - COD lines: 24 parallel output data lines.\n",
            "   - Control lines: EIR, IDR, ODR, ODA, EFA, IDA.\n",
            "\n",
            "**Conflicts:**\n",
            "- **Ambiguous Reset Behavior:**  \n",
            "  The text specifies resets cause a code 2 interrupt, but the precise effect on ongoing data transfer (especially in multi-frame operations) is not fully detailed (e.g., after EOR, during transmit, etc.).  \n",
            "  *Mitigation:* Validate reset handling by testing all reset timings and ensuring post-reset system state matches requirements or is well-documented.\n",
            "- **Timing Margins Overlap:**  \n",
            "  Some timing requirements (e.g., 2–15 µs for IDA, ODA, and EFA) are tight and may be affected by system clock variations.  \n",
            "  *Mitigation:* Test using min/max clock rates and environmental conditions to confirm compliance.\n",
            "\n",
            "---\n",
            "\n",
            "**Test Rules:**\n",
            "\n",
            "### 1. **Interrupt Code Generation and Recognition (Table VIII, 30.1.2.x)**\n",
            "1.1. **Test all CID code-to-function mappings:**  \n",
            "   - For each CID line state (000 to 111), verify the correct code (0–7) is sampled and that the described service (e.g., EOR, PTTA, PTTD, PTR, PTTB) is invoked.\n",
            "   - Codes 0 and 1 must produce no assigned function; code 2 must trigger reset logic.\n",
            "   - Explicitly test codes 3 (EOR), 4 (PTTA), 5 (PTTD), 6 (PTR), and 7 (PTTB) by simulating the required conditions and confirming the correct interrupt is output.\n",
            "\n",
            "1.2. **Code 3 (EOR) Interrupt (30.1.2.2):**  \n",
            "   - Simulate detection of a stop code (per 5.1.4.3.1.2, 5.2.2.2) after a valid start code or loss of signal presence (per 5.2.5).\n",
            "   - Verify that code 3 interrupt is generated one frame interval after the last IDR of the receive sequence.\n",
            "   - Confirm output to TDS computer.\n",
            "\n",
            "1.3. **Code 4 (PTTA) Interrupt (30.1.2.3):**  \n",
            "   - Set DTS to DNCS mode with computer PU address selection enabled.\n",
            "   - Simulate picket stop code detection or signal loss.\n",
            "   - Confirm code 4 interrupt is output to TDS.\n",
            "\n",
            "1.4. **Code 5 (PTTD) Interrupt (30.1.2.4):**  \n",
            "   - As DTS picket, simulate detection of own address code from DNCS (per 5.1.4.3.1.3, 5.2.2.3).\n",
            "   - As DNCS, simulate requirement for interrogation with message transmission (per 5.2.2.3).\n",
            "   - Confirm code 5 interrupt output.\n",
            "\n",
            "1.5. **Code 6 (PTR) Interrupt (30.1.2.5):**  \n",
            "   - Simulate detection of valid start code (per 5.1.4.3.1.1, 5.2.2.1).\n",
            "   - Confirm code 6 interrupt output.\n",
            "\n",
            "1.6. **Code 7 (PTTB) Interrupt (30.1.2.6):**  \n",
            "   - Simulate selection of short or long broadcast mode (per 5.1.6.2, 5.1.6.3).\n",
            "   - Confirm code 7 interrupt output.\n",
            "\n",
            "### 2. **CID/IDR/IDA Handshake (30.1.3–30.1.4, Figures 12–15)**\n",
            "2.1. **IDR set/reset logic:**  \n",
            "   - Confirm DTS sets IDR when a data word is available on CID.\n",
            "   - Confirm DTS resets IDR upon detecting IDA or after allotted time (reference timing from section 0—assume this means the specified timing in context; otherwise, test at all reasonable timeouts).\n",
            "\n",
            "2.2. **IDA response:**  \n",
            "   - TDS must set IDA in response to EIR or IDR to indicate data read.\n",
            "   - Confirm IDA is asserted for 2–15 µs.\n",
            "   - Confirm IDA is asserted within 7 ms (receive) or 80 ms (transmit, disabled PU select) of EIR/IDR, as applicable.\n",
            "\n",
            "### 3. **TDS-to-DTS Output Data Transfer (30.2, Table IX)**\n",
            "3.1. **COD Lines Data Integrity:**  \n",
            "   - TDS must place data or PU address on 24 parallel COD lines in response to ODR or code 4 interrupt.\n",
            "   - Data must match bit assignments in Table IX: bits 15–20 carry 6-bit PU address, bit 21 is message control, other bits as specified.\n",
            "\n",
            "3.2. **ODA/EFA Control:**  \n",
            "   - ODA must be set when transmit data is on COD lines and ODR is set.\n",
            "   - EFA must be set when PU address data is on COD lines in response to code 4, and only after ≥4 µs, for 2–15 µs.\n",
            "   - DTS must read data on COD lines when ODA/EFA is set.\n",
            "   - ODR is reset by DTS upon detecting ODA or after specified timeout (see 20.3 for timing).\n",
            "\n",
            "3.3. **Message Control Bit (30.2.4):**  \n",
            "   - If bit 21 is logic 1, confirm interrogation with message transmission is generated.\n",
            "   - If bit 21 is logic 0, confirm interrogation message transmission only.\n",
            "\n",
            "### 4. **Timing Requirements (30.3, Figures 12–15)**\n",
            "#### Receive Timing (30.3.1, Figure 12)\n",
            "4.1. **Start Code Detection:**  \n",
            "   - Confirm DTS recognizes start code per referenced sections.\n",
            "\n",
            "4.2. **PTR Interrupt and EIR Activation:**  \n",
            "   - DTS sets code 6 (PTR) interrupt on CID.\n",
            "   - DTS activates EIR ≥4 µs later, within one frame interval after off-the-air receipt of start frame.\n",
            "\n",
            "4.3. **TDS Acknowledge Timing:**  \n",
            "   - TDS must assert IDA for 2–15 µs within 7 ms of EIR.\n",
            "   - If not, DTS flags non-acknowledgment.\n",
            "\n",
            "4.4. **Data Frame Handshake:**  \n",
            "   - On each data frame, DTS places data on CID, waits ≥4 µs, activates IDR.\n",
            "   - TDS must read data and assert IDA for 2–15 µs within 7 ms of IDR.\n",
            "   - Repeat for each frame until stop code or signal loss.\n",
            "\n",
            "4.5. **EOR Handling:**  \n",
            "   - On signal loss or after second stop code, DTS issues code 3 interrupt, waits ≥4 µs, asserts EIR.\n",
            "   - TDS acknowledges as above.\n",
            "\n",
            "4.6. **Reset Handling During Reception:**  \n",
            "   - If reset occurs, after EOR acknowledged, DTS issues code 2 interrupt, waits ≥4 µs, asserts EIR.\n",
            "   - TDS must acknowledge for 2–15 µs within 7 ms, else DTS flags non-acknowledgment.\n",
            "\n",
            "#### Transmit Timing (30.3.2.x, Figures 13–15)\n",
            "##### 30.3.2.1 Roll Call, PU Address Selection Disabled (Figure 13)\n",
            "4.7. **Switching Time/Preamble:**  \n",
            "   - DTS waits required switching time (per 5.1.7), then transmits preamble (per 5.1.4.1).\n",
            "\n",
            "4.8. **PTTD Interrupt and EIR:**  \n",
            "   - Between first and second preamble, DTS sets code 5 (PTTD) on CID, waits ≥4 µs, asserts EIR.\n",
            "\n",
            "4.9. **TDS Acknowledge:**  \n",
            "   - TDS asserts IDA for 2–15 µs within 80 ms of EIR.\n",
            "\n",
            "4.10. **Failure to Acknowledge:**  \n",
            "   - If no IDA in 80 ms, DTS transmits start and stop codes (and address code if DNCS).\n",
            "\n",
            "4.11. **Data Request (ODR/ODA):**  \n",
            "   - On second start code frame, DTS asserts ODR.\n",
            "   - TDS places data on COD, asserts ODA ≥4 µs later for 2–15 ms (likely typo, should be µs; test both).\n",
            "   - If ODA not asserted within 6.8 ms, DTS stops data transfer and moves to stop code sequence.\n",
            "\n",
            "4.12. **Repeat Until Data Exhausted:**  \n",
            "   - Repeat ODR/ODA handshake for each frame; next data frame is fetched while current is transmitted.\n",
            "\n",
            "4.13. **End of Data:**  \n",
            "   - After last frame, if no ODA to next ODR in time, DTS sends stop code (plus address if DNCS).\n",
            "\n",
            "4.14. **Reset During Transmission:**  \n",
            "   - If reset, DTS sets code 2 on CID, waits ≥4 µs, asserts EIR.\n",
            "   - TDS acknowledges as above.\n",
            "\n",
            "##### 30.3.2.2 Roll Call, PU Address Selection Enabled (Figure 14)\n",
            "4.15. **Switching Time/Preamble:**  \n",
            "   - DTS waits switching time, transmits preamble.\n",
            "\n",
            "4.16. **PTTA Interrupt and EIR:**  \n",
            "   - Between first and second preamble, DTS sets code 4 (PTTA) on CID, waits ≥4 µs, asserts EIR.\n",
            "\n",
            "4.17. **TDS Acknowledge:**  \n",
            "   - TDS asserts IDA for 2–15 µs within 7.2 ms of EIR.\n",
            "   - If not, DTS falls back to DTS PU address selection (per 5.2.1.1) and follows 20.3.2.1 for future transmissions.\n",
            "\n",
            "4.18. **Setting External Function Word:**  \n",
            "   - TDS sets PU address and message control bit on COD lines, asserts EFA ≥4 µs later for 2–15 µs.\n",
            "   - If EFA not asserted within 40 ms after EIR, DTS falls back as above.\n",
            "\n",
            "4.19. **Message Control Bit:**  \n",
            "   - If bit 21 is logic 0, confirm only interrogation message is sent.\n",
            "\n",
            "4.20. **Reset Handling:**  \n",
            "   - On reset, code 2 interrupt on CID, EIR at next frame boundary.\n",
            "   - Transmission terminates after current sequence.\n",
            "\n",
            "4.21. **TDS Acknowledge After Reset:**  \n",
            "   - TDS acknowledges as above (2–15 µs within 7 ms), else DTS flags non-acknowledgment and terminates after address code.\n",
            "\n",
            "---\n",
            "\n",
            "### 5. **Waveform and Timings (Figures 12–15)**\n",
            "5.1. **Bit Cell Timing:**  \n",
            "   - Each CID bit cell: ≥4 µs wide, ≤7 ms between bits (Figure 12).\n",
            "   - IDR must assert at least every 7 ms to prompt terminal to drive CID.\n",
            "   - IDA must pulse 2–15 µs in response to each IDR.\n",
            "\n",
            "5.2. **Transmit Preparation:**  \n",
            "   - “Prepare to transmit” asserted ≥4 µs before first on-air pulse (Figure 13).\n",
            "   - Code bit high: 2–15 µs; low: ≤7 ms.\n",
            "   - Inter-frame gap: ≥80 ms.\n",
            "   - Max frame length: 7 ms.\n",
            "\n",
            "5.3. **Address/Function Data:**  \n",
            "   - COD presented for ≥4 µs, ≤40 µs, followed by ODA, EFA within 2–15 µs (Figures 14, 15).\n",
            "\n",
            "---\n",
            "\n",
            "### 6. **Test Strategy for Ambiguities**\n",
            "- **Timeouts and Durations:**  \n",
            "  Where timing is specified as a range (e.g., 2–15 µs), test at extreme values and at the midpoint.\n",
            "- **Reset Scenarios:**  \n",
            "  Test resets during all possible phases (before/after EOR, mid-data, during preamble, while awaiting acknowledge).\n",
            "- **Non-Acknowledgment Paths:**  \n",
            "  For each handshake, test both acknowledged and non-acknowledged cases and ensure correct fallback actions (e.g., timeout, transmission halt, code fallback).\n",
            "\n",
            "---\n",
            "\n",
            "**Summary:**  \n",
            "This section specifies a comprehensive, tightly-timed handshake and data transfer protocol between TDS and DTS, with explicit code-based signaling, control line assertions, and fallback/error-handling logic. All steps, timings, and data assignments are testable with precise, instrumented hardware or simulation. All timing diagrams (Figures 12–15) and tables (VIII, IX) must be referenced for compliance.\n",
            "============================================================\n",
            "\n",
            "--- Section 5: Pages 52-61 ---\n",
            "## HF and UHF Radio Technical Performance and Interface Requirements\n",
            "\n",
            "**Dependencies:**\n",
            "1. **Reference to Section 5.1.1:**  \n",
            "   - All tests involving HF and UHF frequency coverage, as well as calibration/readout requirements, depend on details in Section 5.1.1. Test must verify that frequency coverage and readout implementation match those specifications.\n",
            "2. **Reference to Section 5.1.13:**  \n",
            "   - HF receiver design must be tested for compliance with TADIL A system STA requirements from 5.1.13.\n",
            "3. **Reference to Section 5.3.1.1:**  \n",
            "   - Audio input and output characteristics for both HF and UHF transmitters/receivers must match those specified in 5.3.1.1.\n",
            "4. **Reference to Sections 5.2.8.1.2 and 5.3.1.1.2:**  \n",
            "   - HF transmitter PEP/Pavg testing with 16-tone composite and 2-tone signals must use the audio input characteristics described in 5.2.8.1.2 and 5.3.1.1.2.\n",
            "5. **Reference to Section 5.1.7b:**  \n",
            "   - HF transmitter in-band noise in receive state must be tested per noise level requirements in 5.1.7b.\n",
            "6. **Reference to Section 5.1.6 and 5.1.6.5:**  \n",
            "   - UHF frequency deviation and bandwidth test must exclude net sync and radio silence modes as described in 5.1.6 and 5.1.6.5.\n",
            "7. **Reference to Figure 8:**  \n",
            "   - AGC attack and release time measurements must follow the time-domain definitions and measurement methodology shown in Figure 8.\n",
            "\n",
            "---\n",
            "\n",
            "**Conflicts:**\n",
            "- **Ambiguity in “Design Objective (DO)” values:**  \n",
            "  Where both a minimum and a “DO” (design objective) value are given (e.g., intermodulation at least 35 dB (DO of 40 dB)), test both the minimum required value for compliance and the DO for “goal” performance. Clearly document which is mandatory.\n",
            "- **Suppressed Carrier (fc) vs. Carrier (fc) Readout:**  \n",
            "  HF frequency readout must be in terms of the suppressed carrier; UHF in terms of carrier (fc). Ensure test plans and equipment distinguish between these, and document the implementation to avoid misconfiguration.\n",
            "- **AGC measurement definitions:**  \n",
            "  Attack and release times require precise measurement based on audio output stabilization “within 3 dB” of steady-state. Test plans must define precise measurement points and use calibrated instruments.\n",
            "- **Audio Output Measurement Bandwidth:**  \n",
            "  Where S+N/N is specified “as measured in a 3 kHz bandwidth,” test setups must use correct bandwidth filters; document filter characteristics in the test report.\n",
            "\n",
            "---\n",
            "\n",
            "**Test Rules:**\n",
            "\n",
            "### RF Termination and Protection\n",
            "\n",
            "1. **Receiver and Transmitter Impedance Verification**\n",
            "    - Connect a calibrated impedance meter to the receiver RF input terminal.\n",
            "    - Confirm the measured impedance is 50 ohms ±2 ohms, unbalanced to ground.\n",
            "    - Repeat for the transmitter RF output load.\n",
            "    - Record all measurements.\n",
            "\n",
            "2. **Transmitter VSWR Protection Test**\n",
            "    - Connect a variable VSWR load to the transmitter output.\n",
            "    - Increase VSWR in increments up to and beyond 4:1.\n",
            "    - Observe and record transmitter operation and any protection circuit activation.\n",
            "    - Confirm transmitter is not damaged or fails to operate when VSWR exceeds 4:1.\n",
            "\n",
            "---\n",
            "\n",
            "### HF Radio – Functional Capabilities\n",
            "\n",
            "3. **Transmitter Sideband Modes**\n",
            "    - Verify transmitter can independently select and transmit on:\n",
            "        - USB only\n",
            "        - LSB only\n",
            "        - Both USB and LSB simultaneously (ISB/DIV)\n",
            "    - Confirm mode transitions and outputs using a spectrum analyzer.\n",
            "\n",
            "4. **Receiver Sideband Modes**\n",
            "    - Verify receiver can independently select and receive:\n",
            "        - USB only\n",
            "        - LSB only\n",
            "        - Both USB and LSB independently (ISB/DIV)\n",
            "    - Apply known USB/LSB RF signals and confirm correct channel outputs.\n",
            "\n",
            "---\n",
            "\n",
            "### HF Frequency Coverage, Accuracy, and Stability\n",
            "\n",
            "5. **HF Frequency Coverage**\n",
            "    - Verify operational frequency coverage as specified in 5.1.1.\n",
            "    - Confirm frequency readout is calibrated in terms of the suppressed carrier (fc).\n",
            "\n",
            "6. **HF Frequency Calibration Accuracy**\n",
            "    - Calibrate transmitter and receiver frequency controls.\n",
            "    - Confirm calibration/alignment within 1 part in 10^9 of any designated frequency.\n",
            "\n",
            "7. **HF Frequency Stability**\n",
            "    - Measure frequency drift with respect to initial frequency:\n",
            "        - ≤1 part in 10^8 per 24 hours\n",
            "        - ≤5 parts in 10^8 over first 30 days after calibration\n",
            "        - Afterward, drift does not exceed 4 parts in 10^8 per each subsequent 30-day period\n",
            "    - Use frequency counter with adequate resolution.\n",
            "    - Record and plot all drift measurements.\n",
            "\n",
            "---\n",
            "\n",
            "### HF Receiver Performance\n",
            "\n",
            "8. **TADIL A System STA Compliance**\n",
            "    - Test receiver against all TADIL A STA requirements per 5.1.13.\n",
            "\n",
            "9. **Audio Output Channels**\n",
            "    - Confirm separate USB and LSB audio outputs per 5.3.1.1.\n",
            "    - In USB/LSB mode, verify output only on respective channel.\n",
            "    - In ISB mode, verify simultaneous output on both channels.\n",
            "\n",
            "10. **Audio Balance in ISB**\n",
            "    - Apply equal USB and LSB RF signals in ISB mode.\n",
            "    - Measure output level difference between USB and LSB audio outputs.\n",
            "    - Confirm difference ≤0.5 dB.\n",
            "\n",
            "11. **HF Receiver Sensitivity**\n",
            "    - Apply -110 dBm RF input in USB or LSB mode over the specified frequency range.\n",
            "    - Measure S+N/N ratio at the output.\n",
            "    - Confirm S+N/N is ≥10 dB.\n",
            "    - Repeat for ISB mode on both sidebands.\n",
            "\n",
            "12. **HF Receiver Selectivity (per mode)**\n",
            "    - For USB:\n",
            "        - Confirm attenuation ≤2.0 dB from fc +450 Hz to fc +3050 Hz.\n",
            "        - Confirm attenuation ≤3.0 dB at fc +300 Hz.\n",
            "        - Confirm attenuation ≥60.0 dB at fc -400 Hz and fc +4400 Hz.\n",
            "    - For LSB:\n",
            "        - Confirm attenuation ≤2.0 dB from fc -450 Hz to fc -3050 Hz.\n",
            "        - Confirm attenuation ≤3.0 dB at fc -300 Hz.\n",
            "        - Confirm attenuation ≥60.0 dB at fc +400 Hz and fc -4400 Hz.\n",
            "    - For ISB: Repeat both USB and LSB criteria.\n",
            "    - Measure peak-to-valley ripple from 450 Hz to 3050 Hz; confirm ≤2.0 dB.\n",
            "    - Ensure response between 2.0 dB and 60.0 dB points is monotonic (no regeneration).\n",
            "\n",
            "13. **HF Input Signal Protection**\n",
            "    - Apply continuous RF signals up to +53 dBm to receiver input terminals.\n",
            "    - Confirm no damage or performance degradation occurs.\n",
            "\n",
            "14. **HF In-Band Intermodulation Distortion**\n",
            "    - Apply two -53 dBm RF input signals at frequencies to produce audio outputs in 450–3050 Hz range.\n",
            "    - Measure intermodulation products at audio output.\n",
            "    - Confirm intermodulation products are at least 35 dB (DO 40 dB) below either audio tone output.\n",
            "\n",
            "15. **HF AGC (Automatic Gain Control)**\n",
            "    - Confirm AGC is developed independently for each sideband.\n",
            "    - In SSB mode, verify no AGC voltage from unused sideband controls RF amplifier.\n",
            "    - Document AGC gain per volt and check for linearity and S/N optimization.\n",
            "    - Confirm sideband with higher magnitude controls RF gain.\n",
            "\n",
            "16. **AGC Level Control**\n",
            "    - After AGC attack, apply RF input from -100 dBm to -6 dBm.\n",
            "    - Measure rms audio output; confirm change ≤6 dB.\n",
            "    - Audio output must be nominal 0 dBm into 600-ohm load.\n",
            "\n",
            "17. **AGC Attack Time (per Figure 8)**\n",
            "    - Apply RF input step ≥10 dB, from within -93 dBm to +7 dBm.\n",
            "    - Use unmodulated RF signal producing 2 kHz audio output.\n",
            "    - Measure time for audio output to stabilize within ±3 dB of steady state.\n",
            "    - Confirm attack time <13 ms.\n",
            "\n",
            "18. **AGC Release Time (per Figure 8)**\n",
            "    - Decrease RF input from -87/+7 dBm to -107 dBm.\n",
            "    - Use unmodulated RF signal producing 2 kHz audio output.\n",
            "    - Confirm audio output voltage stays <10% of small-signal steady-state for ≥10 ms after transition.\n",
            "    - Confirm total release time to settle within ±3 dB of final value ≤23 ms.\n",
            "\n",
            "19. **AGC Recycle Period**\n",
            "    - Repeat attack and release cycle with total duration ≥100 ms, with equal intervals of large and small signals.\n",
            "    - Confirm attack/release specs are met throughout cycling.\n",
            "\n",
            "---\n",
            "\n",
            "### HF Transmitter Performance\n",
            "\n",
            "20. **Transmitter Audio Inputs**\n",
            "    - Verify separate USB and LSB audio inputs per 5.3.1.1.\n",
            "\n",
            "21. **Overall Frequency Response**\n",
            "    - Disable peak power and automatic level control.\n",
            "    - Apply audio signals from 450 Hz to 3050 Hz.\n",
            "    - Measure RF output attenuation relative to peak response:\n",
            "        - ≤2 dB within 450–3050 Hz\n",
            "        - ≤3 dB at 300 Hz\n",
            "\n",
            "22. **Peak Envelope Power-to-Average Power Ratio (PEP/Pavg)**\n",
            "    - Apply 16-tone composite audio per 5.2.8.1.2 and 5.3.1.1.2.\n",
            "    - Measure PEP/Pavg; confirm:\n",
            "        - ≤8.5 dB in USB or LSB\n",
            "        - ≤11.5 dB in ISB/DIV\n",
            "    - For 2-tone preamble and 16-tone composite, measure average transmitted RF power; difference ≤2 dB in any mode.\n",
            "\n",
            "23. **HF Intermodulation**\n",
            "    - Apply two equal-level audio tones, 440 Hz apart, within the passband.\n",
            "    - Adjust for rated PEP.\n",
            "    - Measure in-band intermodulation distortion products; confirm ≥30 dB (DO 35 dB) below either audio tone output.\n",
            "\n",
            "24. **HF In-Band Noise**\n",
            "    - Terminate audio input in 600 Ω; no audio signal.\n",
            "    - No ALC or peak power control voltages.\n",
            "    - With transmitter in transmit state, measure noise output into 50 Ω load across 3 kHz band.\n",
            "        - Confirm noise output at least 45 dB below PEP.\n",
            "    - With transmitter in receive state, confirm noise meets 5.1.7b requirements.\n",
            "\n",
            "---\n",
            "\n",
            "### UHF Radio and Transceiver Performance\n",
            "\n",
            "25. **UHF Frequency Coverage**\n",
            "    - Verify frequency range per 5.1.1.\n",
            "    - Confirm frequency readout is in terms of carrier (fc).\n",
            "\n",
            "26. **UHF Frequency Accuracy and Stability**\n",
            "    - After 5-minute warmup, measure unmodulated transmitter and receiver center frequencies under all service conditions.\n",
            "    - Confirm within ±0.0005% of selected fc.\n",
            "\n",
            "27. **UHF IF Selectivity**\n",
            "    - Measure IF response:\n",
            "        - 6 dB bandwidth ≥50 kHz\n",
            "        - 60 dB bandwidth ≤200 kHz\n",
            "        - Peak-to-peak ripple over 90% of 6 dB bandwidth ≤3 dB\n",
            "\n",
            "---\n",
            "\n",
            "### UHF Receiver Performance\n",
            "\n",
            "28. **UHF Audio Output**\n",
            "    - Confirm single audio output per 5.3.1.1.\n",
            "\n",
            "29. **UHF Receiver Sensitivity**\n",
            "    - Apply -99 dBm RF input, FM modulated at 1 kHz, ±10 kHz peak deviation.\n",
            "    - Measure S+N/N in 3 kHz bandwidth; confirm ≥20 dB.\n",
            "\n",
            "30. **UHF Frequency Response**\n",
            "    - Apply -73 dBm RF input, ±20 kHz peak deviation.\n",
            "    - Measure audio output attenuation:\n",
            "        - ≤2 dB in 450–3050 Hz\n",
            "        - ≤3 dB at 300 Hz\n",
            "\n",
            "31. **UHF Input Signal Protection**\n",
            "    - Apply continuous RF input signal of +15 dBm (DO +35 dBm).\n",
            "    - Confirm receiver is not damaged.\n",
            "\n",
            "32. **UHF In-Band Intermodulation**\n",
            "    - Apply -53 dBm input, modulated by two equal-level tones (450–3050 Hz), each ±10 kHz deviation.\n",
            "    - Measure intermodulation products at audio output; confirm ≥35 dB (DO 40 dB) below either tone.\n",
            "\n",
            "33. **UHF S+N/N Performance**\n",
            "    - Apply -53 dBm RF input, ±8 kHz deviation, 1 kHz rate.\n",
            "    - Measure S+N/N in 3 kHz bandwidth; confirm ≥40 dB.\n",
            "\n",
            "34. **UHF Receiver Output Level Stability**\n",
            "    - Apply FM input (1 kHz rate, ±10 kHz deviation), input level from -93 dBm to +1 dBm.\n",
            "    - Measure audio output into 600 Ω load.\n",
            "    - Confirm output is +2.25 dBm (1.0 Vrms) ±3 dB.\n",
            "\n",
            "35. **UHF Output Level and Distortion**\n",
            "    - Apply -53 dBm input, 1 kHz sine, ±20 kHz deviation.\n",
            "    - Measure audio output into 600 Ω; confirm +8.25 dBm (2.0 Vrms) ±0.5 dB.\n",
            "    - Confirm output is adjustable from -3 dB to +3 dB around nominal.\n",
            "\n",
            "---\n",
            "\n",
            "### UHF Transmitter Performance\n",
            "\n",
            "36. **UHF Audio Input**\n",
            "    - Confirm single audio input per 5.3.1.1.\n",
            "    - Verify center tap is used for keyline function.\n",
            "\n",
            "37. **UHF Overall Frequency Response**\n",
            "    - Apply audio signals from 450 Hz to 3050 Hz.\n",
            "    - Measure RF output attenuation relative to peak response:\n",
            "        - ≤2 dB between 450–3050 Hz\n",
            "        - ≤3 dB at 300 Hz\n",
            "\n",
            "38. **UHF Intermodulation**\n",
            "    - Apply two equal-level audio tones within bandpass (per 5.3.3.3.2), adjusted for ±20 kHz peak deviation.\n",
            "    - Measure distortion at demodulated transmitter output; confirm intermodulation products ≥35 dB below either tone.\n",
            "\n",
            "39. **UHF Frequency Deviation**\n",
            "    - Apply 1 kHz sine at +8.25 dBm (2.0 Vrms) to audio input.\n",
            "    - Confirm RF output exhibits ±20 kHz peak deviation.\n",
            "    - Confirm 40 dB bandwidth is ~40 kHz at 0 dBm DTS input, in all modes except net sync and radio silence.\n",
            "\n",
            "40. **UHF Transmitter In-Band Noise**\n",
            "    - With transmitter at full rated power and audio input terminated in 600 Ω, measure audio output in 50 Hz bandwidth at test receiver.\n",
            "    - Compare to audio output with carrier deviated ±20 kHz at 1 kHz rate.\n",
            "    - Confirm noise is at least 50 dB below modulated signal output.\n",
            "\n",
            "---\n",
            "\n",
            "**Implicit/Ambiguous Requirements—Test Strategies:**\n",
            "- **“Shall be provided” for audio I/O:**  \n",
            "  Confirm physical presence, label, and electrical characteristics for all required audio input/output channels.\n",
            "- **“Not be damaged” by excessive input:**  \n",
            "  Apply maximum specified RF input continuously for a defined period (e.g., 1 hour); visually inspect and test for loss of function, parameter drift, or component failure.\n",
            "- **“Optimize linearity and S/N”:**  \n",
            "  For AGC, in addition to required gain per volt, conduct swept input level tests to quantify linearity and S/N, and report results.\n",
            "\n",
            "---\n",
            "\n",
            "If any requirements are referenced indirectly (e.g., “as specified in 5.3.1.1”), ensure traceability by including tests that cover both the specific and referenced section’s parameters.\n",
            "============================================================\n",
            "\n",
            "--- Section 9: Pages 92-101 ---\n",
            "## DTS/TDS Interface Timing and Electrical Compliance\n",
            "\n",
            "**Dependencies:**\n",
            "- 5.1.4.3.1.2: Definition and recognition of stop codes.\n",
            "- 5.2.2.2: Additional stop code handling.\n",
            "- 5.2.5: Signal presence detection.\n",
            "- 5.1.7: Required switching time interval.\n",
            "- 5.1.4.1: Definition of preamble frames.\n",
            "- 30.1.7: DNCS roll call mode and net control line voltage levels.\n",
            "- 30.3: Message control bit definitions.\n",
            "- Figures 15, 18–25: All referenced figures provide detailed timing and waveform limits that must be met in testing.\n",
            "\n",
            "**Conflicts:**\n",
            "- **Possible ambiguity in “appropriate time” for demand pulses:** Must be interpreted as “not less than 6 nor more than 8 frames after the advance demand signal” as clarified in context and Figure 19.\n",
            "- **Variation in logic-level notation for pulse amplitudes (e.g., –6 V vs +6 V):** Apply as per Figure 24 and Figure 25 for each direction.\n",
            "- **Pulse amplitude for logic levels differs between outgoing and incoming lines:** Ensure use of correct levels for each direction as specified.\n",
            "\n",
            "**Test Rules:**\n",
            "\n",
            "1. **Frame Interval Verification**\n",
            "   - Confirm frame interval is either 13.33 ms (for 50 Hz) or 22 ms (for 60 Hz) per Figure 18/19.\n",
            "   - Measure and log the period between consecutive frame line assertions; must be within ±1% of nominal value.\n",
            "\n",
            "2. **Frame Available and Clock Pulses (Receive)**\n",
            "   - Verify that during each frame interval, the DTS asserts the frame available line and issues exactly 26 clock pulses.\n",
            "   - Each clock pulse must be spaced per the timing diagram, and exactly one data bit must be placed on the data-from-DTS line on each rising edge.\n",
            "\n",
            "3. **Data Sampling Window (Receive)**\n",
            "   - Confirm that after frame line assertion, the data-valid window (Interval 12) lasts up to 12 ms.\n",
            "   - TDS must be able to sample all 26 data bits within this window.\n",
            "\n",
            "4. **Fault Indication Timing (Receive)**\n",
            "   - If the TDS detects a fault, verify that the fault indication pulse is sent on the data-to-DTS line no sooner than 7 µs and no later than 500 µs after the 26th clock pulse (Interval 13).\n",
            "   - Fault pulse width and timing shall be logged and compared to requirement.\n",
            "\n",
            "5. **End-of-Frame to Next Frame Timing**\n",
            "   - Confirm a maximum of 13 ms between end-of-frame and the assertion of the next frame line (Interval 15).\n",
            "\n",
            "6. **Advance Demand and Demand Pulses (Transmit)**\n",
            "   - DTS must send an “advance demand” signal between the start of the switching interval and the first preamble frame (refer to Figure 21).\n",
            "   - In roll-call mode with PU address selection enabled, verify the TDS sends a series of 7 address clock pulses within 60 ms of the advance demand signal (see Figure 23).\n",
            "   - For the first 6 pulses, the correct address must be placed on the address-data line; the 7th pulse must present the message control bit.\n",
            "\n",
            "7. **Demand Pulse Timing (Transmit)**\n",
            "   - Demand pulse must be issued on the frame line not less than 6 nor more than 8 frame intervals after the advance demand signal (T₁ = 6–8 frames per Figure 19).\n",
            "\n",
            "8. **Transmit Clock and Data Pulses**\n",
            "   - Within 12 ms of receiving the demand pulse, TDS must issue a burst of 26 clock pulses to DTS (T₃ ≤ 12 ms).\n",
            "   - Each clock pulse must be accompanied by a corresponding data bit on the outgoing data line.\n",
            "\n",
            "9. **Recirculation Test (Transmit)**\n",
            "   - After a minimum of 7 µs following the 26th clock pulse, TDS must send a second series of 26 clock pulses within a total 500 µs (from end of first 26 clocks to end of second 26 clocks).\n",
            "   - DTS must echo each received data bit on the incoming data line in response to each clock pulse of the second series.\n",
            "   - TDS compares both 26-bit series; if any bit mismatches, TDS must send a recirculation fault pulse no sooner than 7 µs and no later than 500 µs after the 26th clock of the second series.\n",
            "\n",
            "10. **Recirculation Fault Response**\n",
            "    - If a recirculation fault pulse is received, DTS must indicate the occurrence, terminate current transmission, and transmit the appropriate stop code in place of data.\n",
            "    - The total time for two series of 26 clocks and the fault pulse (if required) must not exceed 1 ms.\n",
            "\n",
            "11. **Control Bits and Data Transfer Completion**\n",
            "    - If no recirculation fault, DTS shall check control bits C1 and C2:\n",
            "      - If both are logical 1, transmit data and issue demand for next frame.\n",
            "      - If either is logical 0, transmit a stop code.\n",
            "    - Repeat process until all data transferred or a fault occurs.\n",
            "\n",
            "12. **Stop Code Handling**\n",
            "    - On recognition of stop code, DTS must inhibit frame available pulses for at least 8 frame intervals.\n",
            "    - Receipt is considered ended after absence of frame available pulses for at least 8 intervals.\n",
            "\n",
            "13. **Pulse Amplitude and Width (Electrical Characteristics)**\n",
            "    - Measure all interface pulses across 100 Ω load on terminating transformer.\n",
            "    - All outgoing (TDS→DTS) pulses: amplitude –6 V ±1 V, pulse width 200 ns ±50 ns (measured at 50% amplitude, per Figure 24).\n",
            "    - All incoming (DTS→TDS) pulses: amplitude +6 V ±1 V (logic 1), –6 V ±1 V (logic 0), pulse width 600 ns ±100 ns (Figure 25).\n",
            "    - In absence of a pulse, voltage must be 0 V ±1 V.\n",
            "    - Source impedance for transmitter must be ≤ 1 Ω.\n",
            "\n",
            "14. **Pulse Rise and Fall Times**\n",
            "    - Outgoing line (per Figure 24): Rise time (10%→90%) and fall time (90%→10%) each ≤ 0.08 µs.\n",
            "    - Incoming line (per Figure 25): Rise time ≤ 0.15 µs, fall time ≤ 0.10 µs.\n",
            "\n",
            "15. **Receiver Thresholds**\n",
            "    - Outgoing line: Receiver must recognize logic 0 between –1.5 V and +1 V, logic 1 between –4.5 V and –7 V.\n",
            "    - Incoming line: Logic 0 threshold –1.5 V to +1 V; logic 1 threshold –4.5 V to –7 V.\n",
            "\n",
            "16. **Clock and Data Pulse Timing (Bit-Level)**\n",
            "    - Clock pulses: tLOW = 0.2 µs ± 0.05 µs, tHIGH = 3.3 µs ± 0.33 µs; total cycle ≈ 3.5 µs (Figure 20).\n",
            "    - Data pulses: maximum width ≤ 1.2 µs; data-valid window tDV = 0.6 µs ± 0.1 µs relative to clock edge.\n",
            "    - Data and clock transitions must be measured and documented per Figure 20.\n",
            "\n",
            "17. **Advance Demand/Data/Frame Sync Pulse Width**\n",
            "    - Advance demand/data pulses: 0.6 µs ± 0.1 µs.\n",
            "    - Frame sync pulse: 0.3 µs ± 0.3 µs (Figure 21).\n",
            "\n",
            "18. **Address Timing**\n",
            "    - Address clock pulses: 3.3 µs ± 0.33 µs period.\n",
            "    - Address data bit must be valid before and during each clock pulse.\n",
            "    - Message control bit must be presented on 7th pulse (Figure 23).\n",
            "\n",
            "19. **Setup/Hold Timing (Address/Data)**\n",
            "    - Each data bit on the data line must meet a setup/hold window of ±0.1 µs around the corresponding clock edge (Figure 22).\n",
            "\n",
            "20. **Test Strategy for Ambiguous or Implicit Requirements**\n",
            "    - For all “coincident” or “immediate” requirements, measure the interval between signal transitions; require ≤ 0.1 µs unless otherwise specified.\n",
            "    - For reproducibility, run each timing test for at least 100 cycles and confirm 100% compliance; log all outliers for investigation.\n",
            "    - For multi-frame intervals (e.g., 6–8 frames), precisely measure sequence timing; for programmable delays, test minimum and maximum allowed values.\n",
            "\n",
            "21. **Documentation and Traceability**\n",
            "    - All measured values (amplitudes, times, thresholds) must be logged against their requirement.\n",
            "    - Test reports must reference relevant figures and standard sections for each parameter.\n",
            "\n",
            "---\n",
            "\n",
            "**Note:** All tests must be performed using calibrated test equipment and, where applicable, automated data acquisition to ensure timing and amplitude precision. Each interface signal must be tested individually and in combination to verify cross-signal timing relationships as shown in referenced figures.\n",
            "============================================================\n",
            "\n",
            "--- Section 10: Pages 102-104 ---\n",
            "## TDS Computer Nontactical Sidetone Interface Requirements\n",
            "\n",
            "**Dependencies:**\n",
            "- **Dependency 1:** The timing and electrical characteristics for sidetone frame, data, and clock lines must comply with Figure 26, which defines explicit timing relationships and voltage levels.\n",
            "- **Dependency 2:** The interface drivers must be open-collector transistors capable of sinking at least 20 mA.\n",
            "- **Dependency 3:** The receiving and driving devices must adhere to specified logic thresholds and impedance values as per Figure 26.\n",
            "\n",
            "**Conflicts:**\n",
            "- **Conflict 1:** The section references \"APPENDIX D3\" for additional interface details, but this appendix is not yet provided. **Mitigation:** Ensure all current tests are based solely on information in Section 40 and Figure 26; update test plans when APPENDIX D3 becomes available.\n",
            "- **Conflict 2:** The section does not specify whether the 5.0 V ±0.5 V logic-high level is required at all points or only at the source output. **Mitigation:** Test at both output and input to ensure compliance throughout the interface.\n",
            "- **Conflict 3 (Potential):** The open-collector requirement may conflict with unexpected pull-up configurations or logic families. **Mitigation:** Verify actual hardware implementation to ensure compliance with open-collector topology and sourcing/sinking requirements.\n",
            "\n",
            "---\n",
            "\n",
            "**Test Rules:**\n",
            "\n",
            "1. **Sidetone Interface Driver Type and Sink Capability**\n",
            "   1.1. Verify that all sidetone interface drivers (for sidetone frame, sidetone data, and sidetone clock lines) are implemented as open-collector transistor outputs.\n",
            "   1.2. Connect a test load to each driver; confirm each can sink a minimum of 20 mA without exceeding maximum voltage drop (typically less than 0.4 V collector-emitter at 20 mA).\n",
            "   1.3. Document the exact part number and output stage schematic for compliance evidence.\n",
            "\n",
            "2. **Sidetone Frame Line (SREF) Pulse Timing**\n",
            "   2.1. Trigger the DTS to send new sidetone data.\n",
            "   2.2. Measure the pulse on the sidetone frame line (SREF).\n",
            "   2.3. Confirm the pulse goes high for a nominal 1.0 µs with an allowable range of 0.7 µs to 1.3 µs.\n",
            "   2.4. After the SREF pulse falls, verify that the next SCLK burst does not begin sooner than 9.0 ns after SREF returns low.\n",
            "\n",
            "3. **Sidetone Clock Line (SCLK) Characteristics**\n",
            "   3.1. Observe the SCLK burst after the SREF pulse.\n",
            "   3.2. Confirm that SCLK consists of 24 equally spaced pulses per sidetone frame.\n",
            "   3.3. Measure the period of SCLK pulses; each pulse period must be 1.5 µs ±0.5 µs (acceptable range: 1.0 µs to 2.0 µs).\n",
            "   3.4. Verify that SCLK is generated by the TDS computer only when sidetone data is being accepted from the DTS.\n",
            "\n",
            "4. **Sidetone Data Line (SD) Protocol & Timing**\n",
            "   4.1. During each sidetone frame, monitor SD for a 24-bit serial code, transmitted as six groups of four bits each.\n",
            "   4.2. Confirm data on SD is valid (tDATA–VALID) at least 0.3 µs prior to each rising edge of SCLK.\n",
            "   4.3. Verify that each nibble/group is sampled on the rising edge of the corresponding SCLK pulse.\n",
            "   4.4. Confirm correct bit order and groupings as shown in Figure 26 (first two nibbles are 00 and 01, followed by 02, 21, 22, 23 in the example).\n",
            "\n",
            "5. **Electrical Characteristics (per Figure 26)**\n",
            "   5.1. Source impedance of each output (frame, data, clock) must be less than 100 Ω. Measure using an impedance analyzer.\n",
            "   5.2. Receiver impedance must exceed 3 kΩ. Verify using an ohmmeter or LCR meter at the input to the receiving device.\n",
            "   5.3. Logic-high voltage at receiver input must be between 3.5 V and 5.5 V when driven; source output must provide 5.0 V ±0.5 V (acceptable range: 4.5 V to 5.5 V).\n",
            "   5.4. Logic-low voltage at receiver input must be between –0.5 V and 1.5 V when driven; source output must provide 0 V ±0.5 V (acceptable range: –0.5 V to 0.5 V).\n",
            "\n",
            "6. **Signal Availability for Test Purposes**\n",
            "   6.1. Transmit representative data via the radio sidetone circuit.\n",
            "   6.2. Verify that the same data is returned and available at the sidetone data interface for test/monitoring purposes.\n",
            "\n",
            "7. **Implicit/Unstated Requirements – Test Strategy**\n",
            "   7.1. Since the sidetone interface is for test purposes, verify that test equipment can reliably access and interpret the three interface signals (frame, data, clock) in real time.\n",
            "   7.2. If ambiguity exists in the interpretation of bit ordering or grouping, cross-check with the system integrator or implement a bit-by-bit comparison with reference data to confirm correct mapping.\n",
            "\n",
            "---\n",
            "\n",
            "**Summary:**  \n",
            "This section prescribes explicit timing, electrical, and protocol requirements for the TDS computer’s nontactical sidetone interface used for test purposes. Each aspect (driver type, sink capability, pulse timing, logic levels, impedance, data protocol) must be verified with detailed, stepwise, and instrumented tests as described above. Compliance relies on strict adherence to Figure 26 and the electrical/mechanical characteristics listed in the text.\n",
            "============================================================\n",
            "\n",
            "--- Test Card for Section 1: Pages 12-21 ---\n",
            "| Test ID | Test Title | Procedures | Executed | Pass | Fail | Notes |\n",
            "|---------|------------|------------|----------|------|------|-------|\n",
            "| 1.1 | New Equipment MIL-STD-188-203-1A Compliance | 1) Identify all new TADIL A equipment, assemblages, and subsystems under development<br>2) Review design and test documentation for compliance with MIL-STD-188-203-1A | ☐ | ☐ | ☐ |  |\n",
            "| 1.2 | Modified Facility Compliance Verification | 1) Identify facilities undergoing major modification or rehabilitation<br>2) Verify compliance with MIL-STD-188-203-1A and procurement regulations | ☐ | ☐ | ☐ |  |\n",
            "| 1.3 | Existing Facility Compliance Status | 1) Identify existing facilities<br>2) Document compliance status<br>3) Record any planned modifications | ☐ | ☐ | ☐ |  |\n",
            "| 1.4 | Dual Standard Application Check | 1) Identify systems using long-haul or tactical circuits<br>2) Verify both MIL-STD-188-203-1A and MIL-STD-188-100 are applied | ☐ | ☐ | ☐ |  |\n",
            "| 2.1 | Requirement Modality Identification | 1) Review all parameters/requirements/performance values<br>2) Check use of “shall” (mandatory) vs. “should” (optional) | ☐ | ☐ | ☐ |  |\n",
            "| 2.2 | Mandatory Requirement Compliance | 1) For all “shall” items, verify strict compliance in design and implementation | ☐ | ☐ | ☐ |  |\n",
            "| 2.3 | Optional Requirement Rationale | 1) For all “should” items, document rationale for inclusion/exclusion in design/test report | ☐ | ☐ | ☐ |  |\n",
            "| 2.4 | Standard vs. Design Objective Usage | 1) Verify correct use of “System Standard” and “Design Objective” as per FED-STD-1037 | ☐ | ☐ | ☐ |  |\n",
            "| 3.1 | User-to-User Performance Test | 1) Identify standardized performance characteristics<br>2) Test system to verify performance meets requirements | ☐ | ☐ | ☐ |  |\n",
            "| 3.2 | Interface Signal Compliance | 1) At each designated interface, measure type and level of signals<br>2) Compare measurements to standard requirements | ☐ | ☐ | ☐ |  |\n",
            "| 3.3 | Signal Degradation Measurement | 1) Measure signal degradation through all transmission segments<br>2) Verify maximum permissible degradation is not exceeded and is correctly allocated | ☐ | ☐ | ☐ |  |\n",
            "| 3.4 | Equipment Interface Requirement Check | 1) For each equipment item, review performance parameters and operating features<br>2) Confirm interface requirements with intended subsystems are met | ☐ | ☐ | ☐ |  |\n",
            "| 3.5 | Technology Documentation & Performance | 1) Document technology used<br>2) Confirm performance requirements are achieved without mandating specific technology | ☐ | ☐ | ☐ |  |\n",
            "| 4.1 | Equipment Proliferation Inventory | 1) Inventory all equipment fulfilling similar functions<br>2) Verify variety is minimized and justified per DODD 4630.5 | ☐ | ☐ | ☐ |  |\n",
            "| 4.2 | New Equipment Functional Necessity | 1) For new equipment, verify it serves a distinct, necessary function and does not unnecessarily duplicate existing equipment | ☐ | ☐ | ☐ |  |\n",
            "| 5.1 | Terminology Cross-Reference | 1) Cross-check all terms in documentation, test plans, and labeling with FED-STD-1037<br>2) Verify usage matches definitions | ☐ | ☐ | ☐ |  |\n",
            "| 5.2 | TADIL A STA Test | 1) Generate 16-tone composite signal at reference level<br>2) Incrementally attenuate each data tone<br>3) Monitor BER at DTS receiver<br>4) Record attenuation at specified BER for each tone<br>5) Identify smallest attenuation value<br>6) Document test procedure, BER threshold, and test setup | ☐ | ☐ | ☐ |  |\n",
            "| 6.1 | NATO STANAG 5511 Compliance | 1) Identify systems for NATO info exchange<br>2) Verify compliance with current STANAG 5511 edition | ☐ | ☐ | ☐ |  |\n",
            "| 6.2 | NATO Interoperability Test | 1) Perform interoperability tests with NATO partner systems as defined in STANAG 5511 | ☐ | ☐ | ☐ |  |\n",
            "| 7.1 | Security Equipment Physical Location | 1) Verify comms security equipment is located between TS and TDS computer per Figure 1 | ☐ | ☐ | ☐ |  |\n",
            "| 7.2 | Security Equipment Frame Transparency | 1) Test that security equipment does not alter TADIL A transmission frame structure/content | ☐ | ☐ | ☐ |  |\n",
            "| 7.3 | Security Equipment Timing Compensation | 1) Measure DTS-to-TDS interface timing with and without security equipment<br>2) If differences detected, verify design includes compensation | ☐ | ☐ | ☐ |  |\n",
            "| 7.4 | Interface Timing APPENDIX D2 Reference | 1) Reference APPENDIX D2 for specific interface timing requirements and verify implementation | ☐ | ☐ | ☐ |  |\n",
            "| 8.1 | TEMPEST Compliance (NACSIM 5100) | 1) Verify all comms equipment, subsystems, and systems comply with NACSIM 5100 series criteria | ☐ | ☐ | ☐ |  |\n",
            "| 8.2 | Design & Installation TEMPEST Review | 1) Review equipment design against NACSEM 5200<br>2) Review installation against MIL-HDBK-232 guidelines | ☐ | ☐ | ☐ |  |\n",
            "| 8.3 | Laboratory Compromising Emanations Test | 1) Conduct lab tests for compromising emanations per NACSIM 5100 | ☐ | ☐ | ☐ |  |\n",
            "| 9.1 | MIL-STD-461 EMI Compliance | 1) For every equipment/part/subassembly, verify MIL-STD-461 EMI compliance | ☐ | ☐ | ☐ |  |\n",
            "| 9.2 | EMI Measurement per MIL-STD-462 | 1) Conduct EMI measurement/characterization tests per MIL-STD-462 | ☐ | ☐ | ☐ |  |\n",
            "| 9.3 | EMI Reduction in Power Supplies | 1) Review and implement EMI reduction strategies per MIL-HDBK-241 for power supplies | ☐ | ☐ | ☐ |  |\n",
            "| 9.4 | EMC Intrasystem/Intersystem Test | 1) Verify intrasystem and intersystem EMC<br>2) Ensure no malfunctions occur beyond MIL-STD-461 tolerances | ☐ | ☐ | ☐ |  |\n",
            "| 9.5 | EMC Program Guidelines Review | 1) Review and implement EMC program guidelines from MIL-HDBK-237 | ☐ | ☐ | ☐ |  |\n",
            "| 10.1 | Grounding/Bonding/Shielding Inspection | 1) Inspect all equipment/buildings/structures for MIL-STD-188-124 compliance | ☐ | ☐ | ☐ |  |\n",
            "| 10.2 | Continuity, Impedance, Shielding Tests | 1) Conduct continuity, impedance, and shielding effectiveness tests as per MIL-STD-188-124 | ☐ | ☐ | ☐ |  |\n",
            "| 11.1 | ITU Radio Regulations Compliance | 1) Confirm radio subsystems/equipment comply with current ITU Radio Regulations | ☐ | ☐ | ☐ |  |\n",
            "| 11.2 | ITU Radio Regulations Familiarity | 1) Verify designers/users demonstrate adequate familiarity (e.g., training or qualification records) | ☐ | ☐ | ☐ |  |\n",
            "| 11.3 | MCEB Approval for Frequency Bands | 1) For each installation, confirm MCEB approval of frequency bands, modes, and equipment characteristics | ☐ | ☐ | ☐ |  |\n",
            "| 11.4 | National Frequency Planning Coordination | 1) Check national frequency planning is coordinated with MCEB, IRAC, JCS, and relevant authorities | ☐ | ☐ | ☐ |  |\n",
            "| 12.1 | Referenced Standard Acquisition | 1) For each required standard/handbook, verify authorized, current copy is available from procurement or contracting officer | ☐ | ☐ | ☐ |  |\n",
            "| 13.1 | Ambiguity Minimum Qualifying Test | 1) Define minimum qualifying test (e.g., written assessment/checklist) for ambiguous requirements<br>2) Administer and document results | ☐ | ☐ | ☐ |  |\n",
            "| 13.2 | Applicable Requirements Documentation | 1) For non-specific “applicable requirements,” document rationale for each selected requirement and method of compliance | ☐ | ☐ | ☐ |  |\n",
            "| 13.3 | Current Edition Verification | 1) For each referenced “current edition,” verify and record actual edition in force at time of procurement/bid | ☐ | ☐ | ☐ |  |\n",
            "============================================================\n",
            "\n",
            "--- Test Card for Section 2: Pages 22-31 ---\n",
            "| Test ID | Test Title | Procedures | Executed | Pass | Fail | Notes |\n",
            "|---------|------------|------------|----------|------|------|-------|\n",
            "| 1.1 | HF Band Tuning | 1) Connect radio to frequency counter<br>2) Sweep 2.0000–29.9999 MHz in 100 Hz steps<br>3) Verify frequency is integer multiple of 100 Hz within ±1 Hz<br>4) Check for gaps/skipped frequencies | ☐ | ☐ | ☐ |  |\n",
            "| 1.2 | UHF Band Tuning | 1) Connect radio to frequency counter<br>2) Sweep 225.000–399.975 MHz in 25 kHz steps<br>3) Verify frequency is integer multiple of 25 kHz within ±1 Hz<br>4) Check for gaps/skipped frequencies | ☐ | ☐ | ☐ |  |\n",
            "| 2.1 | HF Omnidirectional Gapless Coverage | 1) Establish HF transmission<br>2) Place receivers radially up to 300 nm<br>3) Confirm continuous, gapless reception<br>4) Document gaps/reductions | ☐ | ☐ | ☐ |  |\n",
            "| 2.2 | HF Mode Support | 1) Verify transmitter supports USB, LSB, ISB/DIV<br>2) Transmit test signal for each mode<br>3) Use spectrum analyzer to verify emission mode | ☐ | ☐ | ☐ |  |\n",
            "| 2.3 | UHF Omnidirectional Gapless LOS Coverage | 1) Establish UHF transmission<br>2) Place receivers at 23 nm and 150 nm<br>3) Confirm gapless omnidirectional reception<br>4) Ensure line-of-sight conditions | ☐ | ☐ | ☐ |  |\n",
            "| 2.4 | UHF Frequency Modulation | 1) Transmit UHF signal<br>2) Analyze with modulation analyzer<br>3) Confirm FM modulation present | ☐ | ☐ | ☐ |  |\n",
            "| 3.1 | Tone Frequency Generation and Stability | 1) Generate each specified tone<br>2) Measure frequency with precision counter<br>3) Operate equipment for 6 months/simulate aging<br>4) Re-measure; verify deviation ≤±0.1 Hz | ☐ | ☐ | ☐ |  |\n",
            "| 3.2 | DQPSK Data Subcarrier Modulation | 1) For each data subcarrier, verify DQPSK per TABLE I/FIGURE 2<br>2) Confirm each tone encodes 2 bits (all 4 bit-pairs)<br>3) Verify phase transitions only at frame boundaries<br>4) Confirm 605 Hz tone unmodulated | ☐ | ☐ | ☐ |  |\n",
            "| 3.3 | Tone-to-Bit Mapping | 1) For each tone, verify bit assignment per TABLE II<br>2) Confirm 2915 Hz and 605 Hz not used for data in preamble | ☐ | ☐ | ☐ |  |\n",
            "| 4.1 | Doppler Tone Dominance | 1) Measure amplitude of 605 Hz and other subcarriers<br>2) Confirm 605 Hz is 6 dB ±1 dB greater than others | ☐ | ☐ | ☐ |  |\n",
            "| 4.2 | Preamble Frame Levels | 1) During preamble, measure 605 Hz and 2915 Hz tones<br>2) Verify 605 Hz is 12 dB ±1 dB above data subcarrier<br>3) Verify 2915 Hz is 6 dB ±1 dB above data subcarrier | ☐ | ☐ | ☐ |  |\n",
            "| 4.3 | Phase Reference and Information Segment Levels | 1) Measure all 15 data subcarrier amplitudes<br>2) Verify max-min difference ≤1.5 dB<br>3) For 0 dBm composite, measure Vrms values for tones<br>4) Accept ±5% tolerance | ☐ | ☐ | ☐ |  |\n",
            "| 5.1 | Data Rate Test | 1) Configure system for 2250 bps/13.33 ms and 1364 bps/22 ms<br>2) Measure data rate and frame length<br>3) Verify values within ±1% of spec | ☐ | ☐ | ☐ |  |\n",
            "| 6.1 | Transmission Structure | 1) For each transmission, check for 5-frame preamble, phase reference, and information segment<br>2) Use signal analyzer to verify frame sequence per FIGURE 4 | ☐ | ☐ | ☐ |  |\n",
            "| 6.2 | Preamble Test | 1) Verify preamble is 5 frames of 605 Hz and 2915 Hz<br>2) Confirm tone functions<br>3) Measure phase of 2915 Hz; verify 180° shift per frame | ☐ | ☐ | ☐ |  |\n",
            "| 6.3 | Phase Reference Frame | 1) Verify phase reference frame follows preamble (unless net sync)<br>2) Confirm 16-tone composite per TABLE II<br>3) Verify phase reference usage | ☐ | ☐ | ☐ |  |\n",
            "| 6.4 | Information Segment | 1) Confirm 16-tone composite for control code and data frames<br>2) Verify control code frame follows phase reference | ☐ | ☐ | ☐ |  |\n",
            "| 7.1 | Control Code Composition | 1) For each control code, verify two 30-bit frames per TABLE III | ☐ | ☐ | ☐ |  |\n",
            "| 7.2 | Recognition with Errors | 1) Inject up to 4 random bit errors per control code frame<br>2) Verify correct recognition at receiver | ☐ | ☐ | ☐ |  |\n",
            "| 7.3 | Start Code Placement and Action | 1) Verify start code is first two frames of information segment<br>2) Confirm receipt signals TDS computer to prepare for data | ☐ | ☐ | ☐ |  |\n",
            "| 7.4 | Stop Code Transmission | 1) After last data frame, verify 2-frame stop code<br>2) Test both control (all-zeros) and picket (all-ones) variants | ☐ | ☐ | ☐ |  |\n",
            "| 7.5 | Control Stop Code Actions | 1) On control stop code receipt, verify picket units signal message end<br>2) Check for address code in next two frames | ☐ | ☐ | ☐ |  |\n",
            "| 7.6 | Picket Stop Code Actions | 1) On picket stop code receipt, verify all net members signal message end<br>2) For DNCS in roll call, verify interrogation initiation | ☐ | ☐ | ☐ |  |\n",
            "| 7.7 | Address Code Generation and Recognition | 1) Verify each PU has unique 6-bit octal address<br>2) Confirm 2-frame code generated by DNCS follows stop code<br>3) Ensure all DTS can generate/recognize all address codes<br>4) Confirm operator address selection<br>5) Test both address-generation methods | ☐ | ☐ | ☐ |  |\n",
            "| 8.1 | Message Format Compliance | 1) For each message type, verify frame sequence, field lengths, code allocations per FIGURES 3/4<br>2) Confirm correct insertion/order of all elements | ☐ | ☐ | ☐ |  |\n",
            "============================================================\n",
            "\n",
            "--- Test Card for Section 3: Pages 32-41 ---\n",
            "| Test ID | Test Title | Procedures | Executed | Pass | Fail | Notes |\n",
            "|---------|------------|------------|----------|------|------|-------|\n",
            "| TC-01 | Data Message Frame Structure | 1) Transmit start code.<br>2) Observe subsequent frames.<br>3) Verify each frame is 30 bits (24 data, 6 Hamming parity).<br>4) Ensure frames follow start code without interruption. | ☐ | ☐ | ☐ |  |\n",
            "| TC-02 | EDAC Implementation | 1) Inject errors into data frames.<br>2) Observe system response per 5.2.4.<br>3) Verify error detection/correction occurs. | ☐ | ☐ | ☐ |  |\n",
            "| TC-03 | DNCS Manual Roll Call Initiation | 1) Access operator interface.<br>2) Attempt to initiate roll call automatically and manually.<br>3) Confirm only manual initiation is possible. | ☐ | ☐ | ☐ |  |\n",
            "| TC-04 | DNCS Interrogation Order | 1) Set operator/TDS address table.<br>2) Initiate roll call.<br>3) Verify stations are interrogated per table order. | ☐ | ☐ | ☐ |  |\n",
            "| TC-05 | DNCS Reception Timeout Handling | 1) Initiate interrogation.<br>2) Do not send picket start code.<br>3) Confirm DNCS waits exactly 15 frames.<br>4) Verify automatic second interrogation.<br>5) If still no response, verify fallback per 5.1.6.1.1a/b. | ☐ | ☐ | ☐ |  |\n",
            "| TC-06 | Roll Call Response Timing Extension | 1) Attempt to set picket response time to values within and outside 15–250 frames.<br>2) Confirm valid values accepted and invalid rejected.<br>3) Verify operator control. | ☐ | ☐ | ☐ |  |\n",
            "| TC-07 | Manual Roll Call Termination | 1) Attempt to stop roll call via interface.<br>2) Attempt automated termination.<br>3) Confirm only manual termination is possible. | ☐ | ☐ | ☐ |  |\n",
            "| TC-08 | DNCS Transmission Structure | 1) Trigger picket stop code, loss of signal, or no reply.<br>2) Verify DNCS transmits per FIGURE 4A/4C depending on next station. | ☐ | ☐ | ☐ |  |\n",
            "| TC-09 | Picket Response in Roll Call | 1) Send address code to picket.<br>2) Verify picket transmits preamble, phase reference, start code, message frames, and stop code per FIGURE 4B. | ☐ | ☐ | ☐ |  |\n",
            "| TC-10 | Short Broadcast Mode | 1) Manually initiate short broadcast.<br>2) Verify station transmits correct frame structure per FIGURE 4D. | ☐ | ☐ | ☐ |  |\n",
            "| TC-11 | Long Broadcast Mode | 1) Manually initiate long broadcast.<br>2) Verify repeated transmissions with 2-frame inhibition after each stop code.<br>3) Confirm keyline remains set until manual stop. | ☐ | ☐ | ☐ |  |\n",
            "| TC-12 | Net Test Mode Operation | 1) Manually initiate net test.<br>2) DNCS: Verify continuous transmission of TABLE IV sequence.<br>3) Picket: Compare received sequence to local.<br>4) Induce errors; check error indication.<br>5) Verify BER measurement is operator-accessible. | ☐ | ☐ | ☐ |  |\n",
            "| TC-13 | Net Sync Mode Operation | 1) Manually initiate net sync at DNCS.<br>2) Verify continuous preamble transmission.<br>3) Attempt automated stop.<br>4) Confirm only manual termination.<br>5) Picket: Check for preamble reception indicator. | ☐ | ☐ | ☐ |  |\n",
            "| TC-14 | Radio Silence Mode | 1) Manually initiate radio silence.<br>2) Verify immediate inhibition of keyline and audio output.<br>3) Confirm receive capability is unaffected.<br>4) Terminate manually. | ☐ | ☐ | ☐ |  |\n",
            "| TC-15 | Transmit/Receive Switching Timing | 1) Switch from receive to transmit; measure silent period, audio/keyline timing, RF power rise.<br>2) Switch from transmit to receive; measure RF drop and receiver sensitivity recovery.<br>3) Verify timings per FIGURE 5. | ☐ | ☐ | ☐ |  |\n",
            "| TC-16 | Diversity Operation | 1) Enable HF diversity (USB/LSB/ISB).<br>2) Select USB, LSB, DIV, and automatic modes.<br>3) Inject errors/multipath.<br>4) Verify selection and data output logic. | ☐ | ☐ | ☐ |  |\n",
            "| TC-17 | Frame Synchronization | 1) Disrupt/inject frames.<br>2) Observe DTS ability to achieve and maintain sync per 5.2.6. | ☐ | ☐ | ☐ |  |\n",
            "| TC-18 | Doppler Correction | 1) Simulate Doppler effects.<br>2) Verify receiving DTS corrects for shifts per 5.2.7. | ☐ | ☐ | ☐ |  |\n",
            "| TC-19 | DTS-TDS Interface Compliance | 1) Connect per D1/D2/D3.<br>2) Introduce intermediary delays.<br>3) Verify interface timing compliance. | ☐ | ☐ | ☐ |  |\n",
            "| TC-20 | RF Distribution Equipment Compliance | 1) Inspect couplers/tuners/antennas.<br>2) Verify compliance with 5.3 requirements. | ☐ | ☐ | ☐ |  |\n",
            "| TC-21 | TADIL A STA Measurement | 1) Set composite signal to 0 dBm.<br>2) In net test mode, attenuate each tone until BER 10^-3 at 2250 bps.<br>3) Record STA for each; repeat for USB/LSB.<br>4) Verify STA ≥13 dB for –85 to –6 dBm input. | ☐ | ☐ | ☐ |  |\n",
            "| TC-22 | Address Code Generation | 1) Set DTS to generate PU addresses (01–76).<br>2) Select operator/TDS source.<br>3) Enter up to 62 table entries.<br>4) Change sequence during ops.<br>5) Simulate TDS no-response; verify fallback and reinitiation. | ☐ | ☐ | ☐ |  |\n",
            "| TC-23 | Control Code Recognition with Errors | 1) Transmit control codes with up to 4 bit errors.<br>2) Verify correct recognition.<br>3) Inject >4 errors; verify rejection.<br>4) Confirm correct signaling to TDS computer. | ☐ | ☐ | ☐ |  |\n",
            "| TC-24 | Data Message Frame Formatting | 1) Examine frames for 24 data + 6 Hamming parity bits.<br>2) Verify Hamming parity is used for EDAC. | ☐ | ☐ | ☐ |  |\n",
            "============================================================\n",
            "\n",
            "--- Test Card for Section 4: Pages 42-51 ---\n",
            "| Test ID | Test Title | Procedures | Executed | Pass | Fail | Notes |\n",
            "|---------|------------|------------|----------|------|------|-------|\n",
            "| 1 | Hamming Parity Bit Addition | 1) Generate 1000 random 24-bit words<br>2) Add 6 Hamming parity bits per Table V<br>3) Confirm 30-bit word used for phase modulation (per 5.1.3.2)<br>4) Verify start/stop/address codes are sent without parity<br>5) Check parity bit positions/assignments | ☐ | ☐ | ☐ |  |\n",
            "| 2 | Parity Bit Setting Logic | 1) For each parity bit (K16, K8, K4, K2, K1, K0), flip covered data bits<br>2) Recalculate parity<br>3) Verify parity bits match odd parity requirements | ☐ | ☐ | ☐ |  |\n",
            "| 3 | Error Detection Capability | 1) Inject 1-bit errors at each position in frame<br>2) Inject 2-bit errors at all possible positions<br>3) Verify detection and error status reporting per Appendices D1–D3 | ☐ | ☐ | ☐ |  |\n",
            "| 4 | Error Correction Capability | 1) Enable single-bit error correction<br>2) Inject one bit error per frame in 100 frames<br>3) Confirm error is corrected<br>4) Confirm error status is reported | ☐ | ☐ | ☐ |  |\n",
            "| 5 | Signal Presence Set/Reset | 1) Apply S+N −10 to +6 dBm, SNR ≥10dB, preamble ≥1 frame (DIV)<br>2) Verify signal presence indicator after 3 preamble frames<br>3) Maintain presence with SNR ≥2dB (16-tone)<br>4) Verify reset under each listed condition | ☐ | ☐ | ☐ |  |\n",
            "| 6 | Noise Immunity | 1) Apply white Gaussian noise < +6dBm (300–3050Hz), verify no signal presence<br>2) Apply impulse noise, verify no false set<br>3) Apply single continuous tone (per 5.1.3.1) at 0 dBm, verify no false set | ☐ | ☐ | ☐ |  |\n",
            "| 7 | Frame Alignment | 1) Adjust DTS receive time base to transmitter phase transitions<br>2) Confirm receiver frame boundaries align with transmit data frames | ☐ | ☐ | ☐ |  |\n",
            "| 8 | Sync Mode Selection | 1) Operator selects between fast and fast continuous synchronization<br>2) Verify correct operational response for each mode | ☐ | ☐ | ☐ |  |\n",
            "| 9 | Fast Synchronization | 1) During preamble, verify sync on 2915 Hz tone phase transitions<br>2) Confirm time base correction ≤1ms after two transitions<br>3) Verify fast sync disables after phase reference frame detection | ☐ | ☐ | ☐ |  |\n",
            "| 10 | Fast Continuous Synchronization | 1) After fast sync, verify ongoing fine time base adjustment<br>2) Confirm frame alignment with ≤0.1% time base difference (per 5.2.9.1) | ☐ | ☐ | ☐ |  |\n",
            "| 11 | Doppler Correction | 1) During preamble, verify 605 Hz tone used to correct up to ±75 Hz Doppler<br>2) During data, verify correction up to 3.5 Hz/s<br>3) Confirm BER/SNR degradation ≤1 dB of 5.2.9.1<br>4) Verify operator can disable Doppler correction | ☐ | ☐ | ☐ |  |\n",
            "| 12 | Audio Output Specifications | 1) Verify two balanced 600 Ω audio outputs, 450–3050 Hz, per MIL-STD-188-100<br>2) Confirm one USB, one LSB<br>3) Check output adjustable −3 to +3 dBm in ≤0.3 dB steps (600 Ω load)<br>4) Confirm operator indication in transmit | ☐ | ☐ | ☐ |  |\n",
            "| 13 | PEV-to-RMS Ratio and Clipping | 1) In all modes/rates, apply composite 16-tone, measure PEV-to-RMS ratio (≤8.5 dB)<br>2) At 0 dBm, confirm peak <2.92 V<br>3) Confirm no audio clipping | ☐ | ☐ | ☐ |  |\n",
            "| 14 | Audio Output Inhibit | 1) With radio keyline in receive, measure output audio (≤−60 dBm)<br>2) When transmission starts, verify audio appears per 5.1.7 | ☐ | ☐ | ☐ |  |\n",
            "| 15 | Radio Transmit Keyline Methods | 1) Verify three keyline controls provided<br>2) Send keyline commands simultaneously<br>3) Confirm timing per 5.1.7 | ☐ | ☐ | ☐ |  |\n",
            "| 15a | Keyline Simplex Method | 1) Apply +6 VDC (+1.0, −0.25 VDC) to center tap, verify TX<br>2) Apply 0 VDC (+0.75, −0.25 VDC), verify RX<br>3) Verify ≥3000 Ω to ground, ≤30 mA current transient | ☐ | ☐ | ☐ |  |\n",
            "| 15b | Keyline Unbalanced-to-Ground (a) | 1) Apply +6 VDC (+1.0, −0.25 VDC), verify TX<br>2) Apply 0 VDC (+0.75, −0.25 VDC), verify RX<br>3) Verify ≥3000 Ω to ground, ≤30 mA transient | ☐ | ☐ | ☐ |  |\n",
            "| 15c | Keyline Unbalanced-to-Ground (b) | 1) Ground (0 V ±0.25 V), verify TX (sink ≥10 mA)<br>2) Open circuit, verify RX (≤35 VDC open circuit voltage) | ☐ | ☐ | ☐ |  |\n",
            "| 16 | Audio Input Specifications | 1) Verify two balanced 600 Ω audio inputs, 450–3050 Hz, per MIL-STD-188-100<br>2) Confirm one USB, one LSB<br>3) Check nominal input 0 dBm<br>4) Monitor input levels | ☐ | ☐ | ☐ |  |\n",
            "| 17 | Sidetone Monitoring | 1) In transmit, receive sidetone audio from radio per 5.3.1.5<br>2) Demodulate sidetone, compare to transmitted data<br>3) Verify operator indicator signals mismatch | ☐ | ☐ | ☐ |  |\n",
            "| 18 | BER Performance | 1) Connect DTS output to input (back-to-back)<br>2) Run tests with/without error correction/diversity<br>3) Verify BER≤10⁻³ under all specified input/SNR conditions | ☐ | ☐ | ☐ |  |\n",
            "| 19 | STA Performance | 1) Connect DTS output to input<br>2) At BER=10⁻³ and 2250 bps, measure STA (≥20 dB)<br>3) Test USB and LSB separately | ☐ | ☐ | ☐ |  |\n",
            "| 20 | Audio Interface Compliance | 1) Verify TX/RX audio I/O: 600 Ω balanced per MIL-STD-188-100<br>2) Confirm TX input 0 dBm nominal<br>3) RX output 0 dBm nominal, adjustable +3/−3 dB<br>4) At install, set RX output to 0 dBm<br>5) Confirm audio output is inhibited during tuning | ☐ | ☐ | ☐ |  |\n",
            "| 21 | Radio Keyline Operation | 1) Confirm radio can be keyed by simplex method per 5.2.8.1.5.1 | ☐ | ☐ | ☐ |  |\n",
            "| 22 | TX/RX Switching Time | 1) Verify transmit/receive switching times meet 5.1.7 | ☐ | ☐ | ☐ |  |\n",
            "| 23 | Phase Jitter Performance | 1) Measure RMS phase jitter (≤2.5°)<br>2) Measure probability >30° (≤0.01%, ≥95% confidence)<br>3) Use correct averaging times and frame pairs | ☐ | ☐ | ☐ |  |\n",
            "| 24 | Sidetone Output | 1) During TX, verify sidetone output matches received data characteristics at RX audio out<br>2) For UHF, check receive audio out<br>3) For HF, check USB/LSB/both per mode | ☐ | ☐ | ☐ |  |\n",
            "| 25 | Frequency Selection Time | 1) Change channel, measure time to operational state (≤10 s)<br>2) If external coupler used, verify tuning ≤60 s | ☐ | ☐ | ☐ |  |\n",
            "| 26 | Duty Cycle | 1) Operate radio at 100% TX duty cycle under all service conditions, verify continuous operation | ☐ | ☐ | ☐ |  |\n",
            "| 27 | Equipment Delay | 1) Measure max delay input→output (TX or RX, 500–3050 Hz), verify <3.5 ms<br>2) Measure differential delay between any two tones (815–3050 Hz), verify ≤500 µs | ☐ | ☐ | ☐ |  |\n",
            "============================================================\n",
            "\n",
            "--- Test Card for Section 5: Pages 52-61 ---\n",
            "| Test ID | Test Title | Procedures | Executed | Pass | Fail | Notes |\n",
            "|---------|------------|------------|----------|------|------|-------|\n",
            "| 1 | Receiver and Transmitter Impedance Verification | 1) Connect calibrated impedance meter to receiver RF input terminal<br>2) Measure and confirm 50±2Ω unbalanced<br>3) Repeat for transmitter RF output<br>4) Record measurements | ☐ | ☐ | ☐ |  |\n",
            "| 2 | Transmitter VSWR Protection Test | 1) Connect variable VSWR load to transmitter output<br>2) Increase VSWR up to/beyond 4:1<br>3) Observe/record operation and protection activation<br>4) Confirm no damage/failure above 4:1 | ☐ | ☐ | ☐ |  |\n",
            "| 3 | Transmitter Sideband Modes | 1) Select USB, LSB, ISB/DIV modes<br>2) Transmit in each mode<br>3) Confirm mode transitions/outputs via spectrum analyzer | ☐ | ☐ | ☐ |  |\n",
            "| 4 | Receiver Sideband Modes | 1) Select USB, LSB, ISB/DIV receive modes<br>2) Apply known USB/LSB RF signals<br>3) Confirm correct channel outputs | ☐ | ☐ | ☐ |  |\n",
            "| 5 | HF Frequency Coverage | 1) Verify frequency coverage per 5.1.1<br>2) Confirm frequency readout in suppressed carrier (fc) | ☐ | ☐ | ☐ |  |\n",
            "| 6 | HF Frequency Calibration Accuracy | 1) Calibrate frequency controls<br>2) Confirm calibration within 1 part in 10⁹ of any frequency | ☐ | ☐ | ☐ |  |\n",
            "| 7 | HF Frequency Stability | 1) Measure frequency drift over 24h, 30d, subsequent 30d<br>2) Use frequency counter<br>3) Record/plot drift | ☐ | ☐ | ☐ |  |\n",
            "| 8 | TADIL A System STA Compliance | 1) Test receiver against all 5.1.13 TADIL A STA requirements | ☐ | ☐ | ☐ |  |\n",
            "| 9 | Audio Output Channels | 1) Confirm separate USB/LSB audio outputs per 5.3.1.1<br>2) Verify output per mode (USB, LSB, ISB) | ☐ | ☐ | ☐ |  |\n",
            "| 10 | Audio Balance in ISB | 1) Apply equal USB/LSB RF signals in ISB<br>2) Measure output level difference<br>3) Confirm difference ≤0.5 dB | ☐ | ☐ | ☐ |  |\n",
            "| 11 | HF Receiver Sensitivity | 1) Apply -110 dBm RF input in USB/LSB/ISB<br>2) Measure S+N/N at output<br>3) Confirm S+N/N ≥10 dB | ☐ | ☐ | ☐ |  |\n",
            "| 12 | HF Receiver Selectivity | 1) Measure attenuation for USB, LSB, ISB<br>2) Check all specified frequency points<br>3) Measure ripple 450–3050 Hz<br>4) Confirm monotonic response | ☐ | ☐ | ☐ |  |\n",
            "| 13 | HF Input Signal Protection | 1) Apply continuous RF up to +53 dBm to receiver<br>2) Confirm no damage/performance loss | ☐ | ☐ | ☐ |  |\n",
            "| 14 | HF In-Band Intermodulation Distortion | 1) Apply two -53 dBm RF inputs (450–3050 Hz audio)<br>2) Measure intermodulation at output<br>3) Confirm ≥35 dB (DO 40 dB) below either tone | ☐ | ☐ | ☐ |  |\n",
            "| 15 | HF AGC Functionality | 1) Confirm AGC for each sideband<br>2) Verify no AGC from unused sideband<br>3) Document AGC gain/linearity/SN<br>4) Confirm higher magnitude sideband controls gain | ☐ | ☐ | ☐ |  |\n",
            "| 16 | AGC Level Control | 1) After AGC attack, apply -100 to -6 dBm RF<br>2) Measure rms audio output<br>3) Confirm change ≤6 dB, output is 0 dBm/600Ω | ☐ | ☐ | ☐ |  |\n",
            "| 17 | AGC Attack Time | 1) Apply ≥10 dB RF step (-93 to +7 dBm)<br>2) Use unmodulated RF for 2 kHz audio<br>3) Measure time to ±3 dB steady state<br>4) Confirm <13 ms | ☐ | ☐ | ☐ |  |\n",
            "| 18 | AGC Release Time | 1) Decrease RF from -87/+7 to -107 dBm<br>2) Use unmodulated RF, 2 kHz audio<br>3) Confirm output <10% of steady-state ≥10 ms<br>4) Settle within ±3 dB ≤23 ms | ☐ | ☐ | ☐ |  |\n",
            "| 19 | AGC Recycle Period | 1) Repeat attack/release cycles ≥100 ms<br>2) Alternate large/small signals<br>3) Confirm attack/release specs met | ☐ | ☐ | ☐ |  |\n",
            "| 20 | Transmitter Audio Inputs | 1) Verify separate USB/LSB audio inputs per 5.3.1.1 | ☐ | ☐ | ☐ |  |\n",
            "| 21 | HF Overall Frequency Response | 1) Disable peak/ALC<br>2) Apply 450–3050 Hz audio<br>3) Measure RF attenuation; confirm ≤2 dB (450–3050 Hz), ≤3 dB (300 Hz) | ☐ | ☐ | ☐ |  |\n",
            "| 22 | PEP-to-Average Power Ratio | 1) Apply 16-tone audio per 5.2.8.1.2/5.3.1.1.2<br>2) Measure PEP/Pavg; confirm ≤8.5 dB (USB/LSB), ≤11.5 dB (ISB)<br>3) Compare 2-tone/16-tone averages; diff ≤2 dB | ☐ | ☐ | ☐ |  |\n",
            "| 23 | HF Intermodulation | 1) Apply two equal-level audio tones, 440 Hz apart<br>2) Adjust for rated PEP<br>3) Measure in-band distortion; confirm ≥30 dB (DO 35 dB) below either tone | ☐ | ☐ | ☐ |  |\n",
            "| 24 | HF In-Band Noise | 1) Terminate audio input in 600Ω, no signal<br>2) Disable ALC/peak control<br>3) Measure transmitter noise output (tx/rcv states)<br>4) Confirm ≥45 dB below PEP (tx), meet 5.1.7b (rcv) | ☐ | ☐ | ☐ |  |\n",
            "| 25 | UHF Frequency Coverage | 1) Verify frequency range per 5.1.1<br>2) Confirm readout in carrier (fc) | ☐ | ☐ | ☐ |  |\n",
            "| 26 | UHF Frequency Accuracy and Stability | 1) Warmup 5 min<br>2) Measure unmodulated tx/rx center frequencies<br>3) Confirm within ±0.0005% of selected fc | ☐ | ☐ | ☐ |  |\n",
            "| 27 | UHF IF Selectivity | 1) Measure IF response<br>2) Confirm 6 dB BW ≥50 kHz, 60 dB BW ≤200 kHz<br>3) Measure ripple over 90% of 6 dB BW; ≤3 dB | ☐ | ☐ | ☐ |  |\n",
            "| 28 | UHF Audio Output | 1) Confirm single audio output per 5.3.1.1 | ☐ | ☐ | ☐ |  |\n",
            "| 29 | UHF Receiver Sensitivity | 1) Apply -99 dBm FM modulated RF (1 kHz, ±10 kHz)<br>2) Measure S+N/N in 3 kHz BW; confirm ≥20 dB | ☐ | ☐ | ☐ |  |\n",
            "| 30 | UHF Frequency Response | 1) Apply -73 dBm RF (±20 kHz deviation)<br>2) Measure audio attenuation; confirm ≤2 dB (450–3050 Hz), ≤3 dB (300 Hz) | ☐ | ☐ | ☐ |  |\n",
            "| 31 | UHF Input Signal Protection | 1) Apply continuous RF input +15 dBm (DO +35 dBm)<br>2) Confirm no receiver damage | ☐ | ☐ | ☐ |  |\n",
            "| 32 | UHF In-Band Intermodulation | 1) Apply -53 dBm input, two-tone modulated (450–3050 Hz, ±10 kHz)<br>2) Measure intermodulation at audio output; confirm ≥35 dB (DO 40 dB) below either tone | ☐ | ☐ | ☐ |  |\n",
            "| 33 | UHF S+N/N Performance | 1) Apply -53 dBm RF (±8 kHz, 1 kHz rate)<br>2) Measure S+N/N in 3 kHz BW; confirm ≥40 dB | ☐ | ☐ | ☐ |  |\n",
            "| 34 | UHF Output Level Stability | 1) Apply FM input (1 kHz, ±10 kHz), input -93 to +1 dBm<br>2) Measure audio into 600Ω<br>3) Confirm +2.25 dBm ±3 dB | ☐ | ☐ | ☐ |  |\n",
            "| 35 | UHF Output Level and Distortion | 1) Apply -53 dBm input (1 kHz, ±20 kHz)<br>2) Measure audio into 600Ω; confirm +8.25 dBm ±0.5 dB<br>3) Confirm adjustability -3 to +3 dB around nominal | ☐ | ☐ | ☐ |  |\n",
            "| 36 | UHF Audio Input | 1) Confirm single audio input per 5.3.1.1<br>2) Verify center tap for keyline | ☐ | ☐ | ☐ |  |\n",
            "| 37 | UHF Overall Frequency Response | 1) Apply 450–3050 Hz audio<br>2) Measure RF attenuation; confirm ≤2 dB (450–3050 Hz), ≤3 dB (300 Hz) | ☐ | ☐ | ☐ |  |\n",
            "| 38 | UHF Intermodulation | 1) Apply two equal-level audio tones within bandpass (per 5.3.3.3.2), ±20 kHz deviation<br>2) Measure demodulated output; confirm intermodulation ≥35 dB below either tone | ☐ | ☐ | ☐ |  |\n",
            "| 39 | UHF Frequency Deviation | 1) Apply 1 kHz sine at +8.25 dBm to audio input<br>2) Confirm RF output ±20 kHz deviation<br>3) Confirm 40 dB bandwidth ≈40 kHz at 0 dBm DTS (all modes except net sync/radio silence) | ☐ | ☐ | ☐ |  |\n",
            "| 40 | UHF Transmitter In-Band Noise | 1) With transmitter full power, audio input terminated<br>2) Measure audio output in 50 Hz BW at test receiver<br>3) Compare to output with ±20 kHz, 1 kHz modulated carrier<br>4) Confirm noise ≥50 dB below modulated output | ☐ | ☐ | ☐ |  |\n",
            "============================================================\n",
            "\n",
            "--- Test Card for Section 6: Pages 62-71 ---\n",
            "| Test ID | Test Title | Procedures | Executed | Pass | Fail | Notes |\n",
            "|---------|------------|------------|----------|------|------|-------|\n",
            "| TC1 | Interface Signal & Wiring Verification | 1) Inspect DTS-to-TDS interface for 26 CID lines and 3 handshake/control lines (EIR, IDR, IDA) per FIGURE 11<br>2) Verify compliance of electrical and timing characteristics with MIL-STD-1397 Type A, Category I<br>3) Confirm EIE line is not connected or asserted | ☐ | ☐ | ☐ |  |\n",
            "| TC2 | Data Placement Timing | 1) Initiate data/interrupt word transfer<br>2) Use logic analyzer to check all 26 CID lines are stable before asserting IDR or EIR<br>3) Repeat for both rising and falling edge as specified | ☐ | ☐ | ☐ |  |\n",
            "| TC3 | CID Line Data Structure - Data Words | 1) Initiate normal data transfer<br>2) Verify bits 0–23 carry data, bits 24–25 carry error status as per TABLE VII<br>3) Repeat for several data patterns | ☐ | ☐ | ☐ |  |\n",
            "| TC4 | CID Line Data Structure - Interrupt Words | 1) Initiate interrupt code transfer<br>2) Verify bits 0–2 carry interrupt code per TABLE VIII<br>3) Confirm bits 3–25 are zero or unused per footnote 2 | ☐ | ☐ | ☐ |  |\n",
            "| TC5 | Error Status Summary Encoding - Detect & Label | 1) Set K0–K16 parity groups all odd<br>2) Verify Hc=0, Ho=0 (bits 25=0, 24=0)<br>3) Set any K0–K16 even<br>4) Verify Hc=1, Ho=0 | ☐ | ☐ | ☐ |  |\n",
            "| TC6 | Error Status Summary Encoding - Detect & Correct | 1) Set K0–K16 all odd, verify Hc=0, Ho=0<br>2) Set K0 even, one K1–K16 even, verify Hc=0, Ho=1<br>3) Set K0 even, multiple K1–K16 even (not all), verify Hc=1, Ho=1<br>4) Set K0 odd, K1–K16 even, verify Hc=1, Ho=0 | ☐ | ☐ | ☐ |  |\n",
            "| TC7 | Error Status Bits Under Bit Error Injection | 1) Inject controlled bit errors into data<br>2) Observe and verify Hc/Ho encoding on bits 25/24 per TABLE VI for each case | ☐ | ☐ | ☐ |  |\n",
            "| TC8 | EIR Assertion and Interrupt Code Placement | 1) Initiate external interrupt<br>2) Verify DTS places interrupt code (bits 0–2) on CID lines before asserting EIR<br>3) Confirm TDS reads correct code | ☐ | ☐ | ☐ |  |\n",
            "| TC9 | EIR Reset by IDA | 1) Assert external interrupt and EIR<br>2) Assert IDA from TDS<br>3) Verify DTS resets EIR upon IDA detection | ☐ | ☐ | ☐ |  |\n",
            "| TC10 | EIR Reset by Timeout | 1) Assert external interrupt and EIR<br>2) Do not assert IDA<br>3) Wait for time per section 30.3<br>4) Verify DTS resets EIR after timeout | ☐ | ☐ | ☐ |  |\n",
            "| TC11 | EIR Reset - Timing Ambiguity Test | 1) Repeat EIR reset tests with various timeout values (min to max plausible)<br>2) Record system behavior for each case<br>3) Identify undefined or ambiguous behavior | ☐ | ☐ | ☐ |  |\n",
            "| TC12 | Manual vs. Automatic Transfer Mode Clarification | 1) Determine active data selection mode (manual/automatic)<br>2) Execute data transfer in each mode<br>3) Confirm correct operation per mode | ☐ | ☐ | ☐ |  |\n",
            "| TC13 | Interrupt Code 2 Reset Sequence | 1) Trigger DTS reset during active receive<br>2) Confirm DTS processes data until end-of-receive<br>3) DTS sends interrupt code 3, waits for IDA<br>4) After IDA, DTS sends interrupt code 2 one frame later<br>5) Monitor CID lines, EIR, and IDA for correct sequencing | ☐ | ☐ | ☐ |  |\n",
            "| TC14 | Bit Assignment & Data Integrity | 1) For each data and interrupt transfer, verify bits 0–25 on CID lines per TABLE VII<br>2) Confirm no crossover or misalignment (interrupt in data words, etc.) | ☐ | ☐ | ☐ |  |\n",
            "| TC15 | Documentation & Traceability | 1) For each test, capture trace logs of signal transitions and CID line contents<br>2) Record timing measurements and compare against MIL-STD-1397 and section 30.3 | ☐ | ☐ | ☐ |  |\n",
            "============================================================\n",
            "\n",
            "--- Test Card for Section 7: Pages 72-81 ---\n",
            "| Test ID | Test Title | Procedures | Executed | Pass | Fail | Notes |\n",
            "|---------|------------|------------|----------|------|------|-------|\n",
            "| 1.1 | CID Code-to-Function Mapping | 1) Set each CID line state (000-111)<br>2) Observe code sampled<br>3) Verify correct service is invoked per code<br>4) Check codes 0/1 produce no function, code 2 triggers reset, codes 3–7 as specified | ☐ | ☐ | ☐ |  |\n",
            "| 1.2 | Code 3 (EOR) Interrupt Generation | 1) Simulate stop code or signal loss<br>2) Confirm code 3 interrupt generated one frame after last IDR<br>3) Verify output to TDS computer | ☐ | ☐ | ☐ |  |\n",
            "| 1.3 | Code 4 (PTTA) Interrupt Output | 1) Set DTS to DNCS mode with PU address select<br>2) Simulate picket stop code or signal loss<br>3) Confirm code 4 interrupt output to TDS | ☐ | ☐ | ☐ |  |\n",
            "| 1.4 | Code 5 (PTTD) Interrupt Output | 1) As picket, simulate own address code from DNCS<br>2) As DNCS, simulate interrogation with message<br>3) Confirm code 5 interrupt output | ☐ | ☐ | ☐ |  |\n",
            "| 1.5 | Code 6 (PTR) Interrupt Output | 1) Simulate valid start code detection<br>2) Confirm code 6 interrupt output | ☐ | ☐ | ☐ |  |\n",
            "| 1.6 | Code 7 (PTTB) Interrupt Output | 1) Simulate selection of short/long broadcast mode<br>2) Confirm code 7 interrupt output | ☐ | ☐ | ☐ |  |\n",
            "| 2.1 | IDR Set/Reset Logic | 1) DTS sets IDR when data available on CID<br>2) DTS resets IDR on IDA or after timeout<br>3) Verify timing per specification | ☐ | ☐ | ☐ |  |\n",
            "| 2.2 | IDA Response Timing | 1) TDS asserts IDA on EIR/IDR<br>2) Confirm 2–15 µs pulse<br>3) Confirm assertion within 7 ms (recv) or 80 ms (tx) | ☐ | ☐ | ☐ |  |\n",
            "| 3.1 | COD Lines Data Integrity | 1) TDS outputs data/PU address on 24 COD lines on ODR/code 4<br>2) Validate bit assignments per Table IX | ☐ | ☐ | ☐ |  |\n",
            "| 3.2 | ODA/EFA Control Timing | 1) Set ODA when data on COD and ODR set<br>2) Set EFA when PU address on COD, after ≥4 µs, for 2–15 µs<br>3) DTS reads data on ODA/EFA<br>4) ODR reset by DTS on ODA or timeout | ☐ | ☐ | ☐ |  |\n",
            "| 3.3 | Message Control Bit Action | 1) Set bit 21 logic 1 on COD<br>2) Confirm interrogation with message transmission<br>3) Set bit 21 logic 0<br>4) Confirm interrogation only | ☐ | ☐ | ☐ |  |\n",
            "| 4.1 | Start Code Detection | 1) Simulate start code input<br>2) Verify DTS recognition per referenced sections | ☐ | ☐ | ☐ |  |\n",
            "| 4.2 | PTR Interrupt and EIR Timing | 1) DTS sets code 6 (PTR) interrupt<br>2) DTS asserts EIR ≥4 µs later, within one frame after start frame | ☐ | ☐ | ☐ |  |\n",
            "| 4.3 | TDS Acknowledge Receive Timing | 1) On EIR, TDS asserts IDA 2–15 µs within 7 ms<br>2) If not, DTS flags non-acknowledgment | ☐ | ☐ | ☐ |  |\n",
            "| 4.4 | Data Frame Handshake | 1) DTS puts data on CID, waits ≥4 µs<br>2) Activates IDR<br>3) TDS reads and asserts IDA 2–15 µs within 7 ms<br>4) Repeat for each frame | ☐ | ☐ | ☐ |  |\n",
            "| 4.5 | EOR Handling | 1) Simulate signal loss or second stop code<br>2) DTS issues code 3 interrupt, waits ≥4 µs, asserts EIR<br>3) TDS acknowledges as above | ☐ | ☐ | ☐ |  |\n",
            "| 4.6 | Reset During Reception | 1) Trigger reset after EOR acknowledged<br>2) DTS issues code 2 interrupt, ≥4 µs, asserts EIR<br>3) TDS acknowledges as above | ☐ | ☐ | ☐ |  |\n",
            "| 4.7 | Switching Time and Preamble (Tx, PU Addr Disabled) | 1) DTS waits switching time<br>2) Transmits preamble per spec | ☐ | ☐ | ☐ |  |\n",
            "| 4.8 | PTTD Interrupt and EIR (Tx) | 1) Between preambles, DTS sets code 5 (PTTD) on CID<br>2) Waits ≥4 µs, asserts EIR | ☐ | ☐ | ☐ |  |\n",
            "| 4.9 | TDS Acknowledge (Tx) | 1) TDS asserts IDA 2–15 µs within 80 ms of EIR | ☐ | ☐ | ☐ |  |\n",
            "| 4.10 | Failure to Acknowledge (Tx) | 1) No IDA in 80 ms<br>2) DTS transmits start/stop/address code as fallback | ☐ | ☐ | ☐ |  |\n",
            "| 4.11 | ODR/ODA Data Request (Tx) | 1) On 2nd start code, DTS asserts ODR<br>2) TDS puts data on COD, asserts ODA ≥4 µs for 2–15 µs (and 2–15 ms if typo)<br>3) DTS checks ODA within 6.8 ms | ☐ | ☐ | ☐ |  |\n",
            "| 4.12 | Data Frame Handshake Repeat (Tx) | 1) Repeat ODR/ODA for each frame<br>2) Validate next frame fetched during current | ☐ | ☐ | ☐ |  |\n",
            "| 4.13 | End of Data Handling (Tx) | 1) After last frame, if no ODA to next ODR in time<br>2) DTS sends stop code (plus address if DNCS) | ☐ | ☐ | ☐ |  |\n",
            "| 4.14 | Reset During Transmission | 1) Trigger reset during transmit<br>2) DTS sets code 2 on CID, waits ≥4 µs, asserts EIR<br>3) TDS acknowledges as above | ☐ | ☐ | ☐ |  |\n",
            "| 4.15 | Switching Time and Preamble (Tx, PU Addr Enabled) | 1) DTS waits switching time<br>2) Transmits preamble | ☐ | ☐ | ☐ |  |\n",
            "| 4.16 | PTTA Interrupt and EIR (Tx) | 1) Between preambles, DTS sets code 4 (PTTA) on CID<br>2) Waits ≥4 µs, asserts EIR | ☐ | ☐ | ☐ |  |\n",
            "| 4.17 | TDS Acknowledge (PU Addr Enabled) | 1) TDS asserts IDA 2–15 µs within 7.2 ms of EIR<br>2) If not, DTS falls back to address selection | ☐ | ☐ | ☐ |  |\n",
            "| 4.18 | External Function Word/EFA Timing | 1) TDS sets PU address and control bit on COD<br>2) Asserts EFA ≥4 µs, 2–15 µs<br>3) If no EFA in 40 ms, DTS falls back | ☐ | ☐ | ☐ |  |\n",
            "| 4.19 | Message Control Bit (PU Addr Enabled) | 1) Set bit 21 logic 0<br>2) Confirm only interrogation message is sent | ☐ | ☐ | ☐ |  |\n",
            "| 4.20 | Reset Handling (PU Addr Enabled) | 1) On reset, code 2 interrupt on CID, EIR at next frame<br>2) Transmission terminates after sequence | ☐ | ☐ | ☐ |  |\n",
            "| 4.21 | TDS Acknowledge After Reset (PU Addr Enabled) | 1) TDS acknowledges as above (2–15 µs in 7 ms)<br>2) If not, DTS flags non-ack and terminates | ☐ | ☐ | ☐ |  |\n",
            "| 5.1 | Bit Cell and Handshake Timing | 1) Confirm CID bit cell ≥4 µs<br>2) ≤7 ms between bits, IDR asserted every ≤7 ms<br>3) IDA pulses 2–15 µs per IDR | ☐ | ☐ | ☐ |  |\n",
            "| 5.2 | Transmit Preparation Timing | 1) Prepare to transmit ≥4 µs before first on-air pulse<br>2) Code bit high for 2–15 µs, low ≤7 ms<br>3) Inter-frame gap ≥80 ms, max frame 7 ms | ☐ | ☐ | ☐ |  |\n",
            "| 5.3 | Address/Function Data Timing | 1) COD lines presented ≥4 µs, ≤40 µs<br>2) ODA/EFA asserted 2–15 µs after | ☐ | ☐ | ☐ |  |\n",
            "| 6.1 | Timeout Range Testing | 1) For each timing range, test at minimum, midpoint, and maximum values | ☐ | ☐ | ☐ |  |\n",
            "| 6.2 | Reset Scenarios | 1) Trigger reset before/after EOR, mid-data, during preamble, awaiting acknowledge<br>2) Confirm correct state transitions | ☐ | ☐ | ☐ |  |\n",
            "| 6.3 | Non-Acknowledgment Paths | 1) For each handshake step, test both with and without acknowledgment<br>2) Verify fallback/error actions | ☐ | ☐ | ☐ |  |\n",
            "============================================================\n",
            "\n",
            "--- Test Card for Section 8: Pages 82-91 ---\n",
            "| Test ID | Test Title | Procedures | Executed | Pass | Fail | Notes |\n",
            "|---------|------------|------------|----------|------|------|-------|\n",
            "| 1 | Roll Call Trigger Conditions | 1) Enable computer PU address selection on DTS<br>2) Simulate picket stop code, signal loss, or manual transmit control<br>3) Verify roll call initiation | ☐ | ☐ | ☐ |  |\n",
            "| 2 | Switching Time and Preamble Transmission | 1) Initiate roll call sequence<br>2) Measure DTS wait for switching interval (per 5.1.7)<br>3) Verify preamble frames transmission (per 5.1.4.1) within ±1% timing | ☐ | ☐ | ☐ |  |\n",
            "| 3 | CID and EIR Signaling Timing | 1) Start preamble frames<br>2) Verify code 4 (PTTA) interrupt on CID lines<br>3) Confirm EIR activation ≥4 µs after CID<br>4) Use oscilloscope for measurement | ☐ | ☐ | ☐ |  |\n",
            "| 4 | Interrupt Acknowledgment (IDA) Handling | 1) Trigger CID interrupt<br>2) Check for IDA activation within 2–15 µs<br>3) If IDA not within 7.2 ms, verify DTS fallback to PU address selection<br>4) Test with prompt and absent TDS responses | ☐ | ☐ | ☐ |  |\n",
            "| 5 | External Function Word and EFA Timing | 1) Set external function word on COD<br>2) After ≥4 µs, check EFA activation for 2–15 µs<br>3) If EFA not within 40 ms of EIR, verify DTS fallback | ☐ | ☐ | ☐ |  |\n",
            "| 6 | Message Control Bit Detection | 1) Send function word with message control bit=1 and bit=0<br>2) Verify DTS transmits interrogation with message only for bit=1 | ☐ | ☐ | ☐ |  |\n",
            "| 7 | ODR Activation on Second Start Code | 1) At second start code frame, verify DTS activates ODR line to request data | ☐ | ☐ | ☐ |  |\n",
            "| 8 | Data Frame Transfer and ODA Timing | 1) After ODR, check TDS sets data on COD<br>2) Verify ODA activation after ≥4 µs for 2–15 µs<br>3) If ODA not within 7 ms, DTS ends data transfer | ☐ | ☐ | ☐ |  |\n",
            "| 9 | Repeated Data Frame Transfer | 1) Repeat ODR/ODA process for each data frame<br>2) Verify sequence continues until TDS signals no more data | ☐ | ☐ | ☐ |  |\n",
            "| 10 | End-of-Data and Stop Code | 1) After last data frame, do not assert ODA<br>2) Verify DTS sends DNCS stop code and picket address code | ☐ | ☐ | ☐ |  |\n",
            "| 11 | Reset Handling During Transmission | 1) Activate reset during transmission<br>2) Verify DTS sets code 2 on CID, then EIR after ≥4 µs<br>3) Confirm TDS acknowledges with IDA within 7 ms<br>4) DTS continues process or flags lack of acknowledgment | ☐ | ☐ | ☐ |  |\n",
            "| 12 | Manual Broadcast Activation | 1) Set DTS to broadcast mode<br>2) Activate manual transmit control<br>3) Verify broadcast is initiated | ☐ | ☐ | ☐ |  |\n",
            "| 13 | Broadcast CID and EIR Signaling | 1) During broadcast preamble, verify code 7 (PTTB) on CID<br>2) Activate EIR after ≥4 µs before end of second preamble | ☐ | ☐ | ☐ |  |\n",
            "| 14 | Broadcast IDA Timing | 1) After EIR, check TDS activates IDA for 2–15 µs within 80 ms<br>2) If not, verify DTS transmits start and stop code | ☐ | ☐ | ☐ |  |\n",
            "| 15 | ODR and Data for Broadcast | 1) At second start code frame, assert ODR<br>2) TDS responds with data on COD and ODA after ≥4 µs for 2–15 µs<br>3) If ODA not within 7 ms, DTS ends transmission | ☐ | ☐ | ☐ |  |\n",
            "| 16 | Repeat Broadcast Data Frames | 1) Repeat ODR/ODA steps for each broadcast data frame<br>2) Verify sequence until last data frame | ☐ | ☐ | ☐ |  |\n",
            "| 17 | Broadcast End-of-Data Handling | 1) After last data frame, do not assert ODA to ODR<br>2) Verify DTS transmits picket stop code | ☐ | ☐ | ☐ |  |\n",
            "| 18 | Reset During Broadcast | 1) Activate reset during broadcast<br>2) Verify DTS sets code 2 on CID<br>3) DTS activates EIR after ≥4 µs<br>4) TDS must acknowledge as above or DTS flags no acknowledgment | ☐ | ☐ | ☐ |  |\n",
            "| 19 | Interface Line Verification | 1) Check connectivity and direction for all interface lines per FIGURE 16<br>2) Verify signals for frame, data, clocks, net control | ☐ | ☐ | ☐ |  |\n",
            "| 20 | Frame Line Signaling | 1) DTS generates frame line signal<br>2) Verify indications for data available, demand, and advance demand (simultaneous frame + incoming data) | ☐ | ☐ | ☐ |  |\n",
            "| 21 | Incoming Data Line Operation | 1) In transmit, verify DTS recirculates data<br>2) In receive, verify DTS inputs data per TDS clocks | ☐ | ☐ | ☐ |  |\n",
            "| 22 | Outgoing Data Line Operation | 1) TDS sends data to DTS on outgoing data line when demanded<br>2) Verify operation with TDS data clocks<br>3) Inject recirculation fault and verify fault pulse | ☐ | ☐ | ☐ |  |\n",
            "| 23 | Data Clock Line Direction | 1) Verify DTS transfers/accepts data per data clock line direction (receive/transmit) | ☐ | ☐ | ☐ |  |\n",
            "| 24 | Address Data/Clock Line Operation | 1) During roll call with PU address selection, DTS requests/accepts address from TDS<br>2) Verify clocks coincide with data bits | ☐ | ☐ | ☐ |  |\n",
            "| 25 | Net Control Line Voltage Levels | 1) Measure net control line voltage with address selection enabled: 0 VDC ±1.0 VDC<br>2) Measure with address selection disabled: +10.0 VDC ±1.5 VDC<br>3) Test at voltage edges and under noise | ☐ | ☐ | ☐ |  |\n",
            "| 26 | DTS-to-TDS Data Frame Format | 1) Capture transmitted frame<br>2) Verify 2 control bits (first), followed by 24 data bits<br>3) Confirm bit count and order | ☐ | ☐ | ☐ |  |\n",
            "| 27 | Control Bit 1 (C1) Quality Indication | 1) Inject parity and bit errors<br>2) Confirm C1 reflects message quality per TABLE X<br>3) Test in Detect and Label and Detect and Correct modes | ☐ | ☐ | ☐ |  |\n",
            "| 28 | Control Bit 2 (C2) Start Bit | 1) Send multi-frame message<br>2) Verify C2=1 on first frame, C2=0 on all others | ☐ | ☐ | ☐ |  |\n",
            "| 29 | TDS-to-DTS Data Frame Handling | 1) Send frame with C1 and C2=1: verify DTS transmits data<br>2) Send with either C1 or C2=0: verify DTS discards and sends stop code | ☐ | ☐ | ☐ |  |\n",
            "| 30 | Address Format and Bit Order | 1) Send address field with 6-bit address (LSB first), message control bit (MSB last)<br>2) Verify bit order and logic for IWM/IM transmission | ☐ | ☐ | ☐ |  |\n",
            "| 31 | Receive Timing Verification | 1) DTS recognizes start code<br>2) Within one frame interval, DTS asserts frame available pulse<br>3) TDS sends first 26 clocks within 12 ms<br>4) DTS sets one data bit per clock on incoming data<br>5) After ≥7 µs of 26th clock, TDS sends second 26 clocks<br>6) DTS repeats data bits<br>7) Confirm total 52 clocks within 500 µs | ☐ | ☐ | ☐ |  |\n",
            "============================================================\n",
            "\n",
            "--- Test Card for Section 9: Pages 92-101 ---\n",
            "| Test ID | Test Title | Procedures | Executed | Pass | Fail | Notes |\n",
            "|---------|------------|------------|----------|------|------|-------|\n",
            "| 1 | Frame Interval Verification | 1) Configure system for 50 Hz and 60 Hz.<br>2) Measure period between consecutive frame line assertions.<br>3) Confirm interval is 13.33 ms (50 Hz) or 22 ms (60 Hz) ±1%. | ☐ | ☐ | ☐ |  |\n",
            "| 2 | Frame Available and Clock Pulses | 1) Observe each frame interval.<br>2) Verify DTS asserts frame available line.<br>3) Count 26 clock pulses per frame.<br>4) Ensure one data bit on data-from-DTS line per clock rising edge. | ☐ | ☐ | ☐ |  |\n",
            "| 3 | Data Sampling Window | 1) Trigger on frame line assertion.<br>2) Measure data-valid window (Interval 12).<br>3) Verify TDS can sample 26 data bits within ≤12 ms window. | ☐ | ☐ | ☐ |  |\n",
            "| 4 | Fault Indication Timing | 1) Simulate TDS fault detection.<br>2) Verify fault indication pulse sent 7–500 µs after 26th clock pulse.<br>3) Measure and log pulse width/timing. | ☐ | ☐ | ☐ |  |\n",
            "| 5 | End-of-Frame to Next Frame Timing | 1) Mark end of frame.<br>2) Measure time to next frame line assertion.<br>3) Confirm ≤13 ms (Interval 15). | ☐ | ☐ | ☐ |  |\n",
            "| 6 | Advance Demand and Address Clock Pulses | 1) Trigger advance demand signal.<br>2) In roll-call mode, verify TDS sends 7 address clock pulses within 60 ms.<br>3) Confirm address data on first 6 pulses; control bit on 7th. | ☐ | ☐ | ☐ |  |\n",
            "| 7 | Demand Pulse Timing | 1) Issue advance demand signal.<br>2) Measure interval to demand pulse.<br>3) Confirm demand pulse sent 6–8 frame intervals after advance demand. | ☐ | ☐ | ☐ |  |\n",
            "| 8 | Transmit Clock and Data Pulses | 1) Detect demand pulse.<br>2) Within 12 ms, TDS issues 26 clock pulses to DTS.<br>3) Verify each pulse has corresponding data bit. | ☐ | ☐ | ☐ |  |\n",
            "| 9 | Recirculation Test | 1) After 26th transmit clock, wait ≥7 µs.<br>2) TDS sends second 26 clock pulses within 500 µs.<br>3) DTS echoes data bits.<br>4) TDS compares both series.<br>5) On mismatch, TDS sends recirculation fault pulse in 7–500 µs. | ☐ | ☐ | ☐ |  |\n",
            "| 10 | Recirculation Fault Response | 1) Simulate recirculation fault pulse to DTS.<br>2) Verify DTS indicates fault, ends transmission, and sends stop code.<br>3) Confirm total sequence ≤1 ms. | ☐ | ☐ | ☐ |  |\n",
            "| 11 | Control Bits and Data Transfer Completion | 1) After recirculation test, check C1 and C2 control bits.<br>2) If both 1, DTS transmits data and issues next demand.<br>3) If either 0, DTS transmits stop code.<br>4) Repeat until data complete or fault. | ☐ | ☐ | ☐ |  |\n",
            "| 12 | Stop Code Handling | 1) Send stop code.<br>2) Verify DTS inhibits frame available pulses for ≥8 frame intervals.<br>3) Confirm receipt ends after ≥8 intervals without frame available pulses. | ☐ | ☐ | ☐ |  |\n",
            "| 13 | Pulse Amplitude and Width | 1) Measure outgoing pulses (TDS→DTS) amplitude and width.<br>2) Measure incoming pulses (DTS→TDS) amplitude and width.<br>3) Confirm voltage and width per Figures 24/25.<br>4) Verify source impedance ≤1 Ω. | ☐ | ☐ | ☐ |  |\n",
            "| 14 | Pulse Rise and Fall Times | 1) Measure rise/fall times of outgoing and incoming pulses.<br>2) Confirm outgoing rise/fall ≤0.08 µs.<br>3) Confirm incoming rise ≤0.15 µs, fall ≤0.10 µs. | ☐ | ☐ | ☐ |  |\n",
            "| 15 | Receiver Thresholds | 1) Apply logic 0 and 1 voltages to receiver.<br>2) Verify thresholds: logic 0 (–1.5V to +1V), logic 1 (–4.5V to –7V) for both directions. | ☐ | ☐ | ☐ |  |\n",
            "| 16 | Clock and Data Pulse Timing | 1) Measure tLOW and tHIGH for clock pulses.<br>2) Confirm cycle ≈3.5 µs.<br>3) Verify data pulse width ≤1.2 µs; tDV = 0.6 µs ±0.1 µs.<br>4) Log all timings per Figure 20. | ☐ | ☐ | ☐ |  |\n",
            "| 17 | Advance Demand/Data/Frame Sync Pulse Width | 1) Measure advance demand/data pulse width (should be 0.6 µs ±0.1 µs).<br>2) Measure frame sync pulse (0.3 µs ±0.3 µs). | ☐ | ☐ | ☐ |  |\n",
            "| 18 | Address Timing | 1) Measure address clock pulse period (3.3 µs ±0.33 µs).<br>2) Confirm address data valid before/during pulse.<br>3) Verify message control bit on 7th pulse. | ☐ | ☐ | ☐ |  |\n",
            "| 19 | Setup/Hold Timing (Address/Data) | 1) Measure setup/hold time of data bits relative to clock edge.<br>2) Confirm window is ±0.1 µs (Figure 22). | ☐ | ☐ | ☐ |  |\n",
            "| 20 | Ambiguous/Implicit Timing Strategy | 1) For “coincident/immediate” events, measure signal transition interval.<br>2) Confirm ≤0.1 µs unless specified.<br>3) Run timing tests for ≥100 cycles; log all outliers.<br>4) Test multi-frame intervals at min/max values. | ☐ | ☐ | ☐ |  |\n",
            "| 21 | Documentation and Traceability | 1) Log all measured values against requirements.<br>2) Reference relevant figures and standards in test reports. | ☐ | ☐ | ☐ |  |\n",
            "============================================================\n",
            "\n",
            "--- Test Card for Section 10: Pages 102-104 ---\n",
            "| Test ID | Test Title | Procedures | Executed | Pass | Fail | Notes |\n",
            "|---------|------------|------------|----------|------|------|-------|\n",
            "| 1 | Driver Type & Sink Capability | 1) Inspect sidetone interface drivers for open-collector transistor outputs<br>2) Connect test load to each driver<br>3) Measure sink current to confirm ≥20 mA at ≤0.4 V drop<br>4) Document part number and schematic | ☐ | ☐ | ☐ |  |\n",
            "| 2 | SREF Pulse Timing | 1) Trigger DTS to send sidetone data<br>2) Measure SREF pulse duration<br>3) Confirm pulse duration is 0.7–1.3 µs (nominal 1.0 µs)<br>4) Verify next SCLK burst starts ≥9 ns after SREF returns low | ☐ | ☐ | ☐ |  |\n",
            "| 3 | SCLK Pulse Characteristics | 1) Observe SCLK after SREF<br>2) Confirm 24 pulses per frame<br>3) Measure each SCLK pulse period (1.0–2.0 µs, target 1.5 µs ±0.5 µs)<br>4) Confirm SCLK only present when sidetone data accepted | ☐ | ☐ | ☐ |  |\n",
            "| 4 | SD Protocol & Timing | 1) Monitor SD during sidetone frame<br>2) Confirm 24-bit code sent as 6 groups of 4<br>3) Verify SD valid ≥0.3 µs before SCLK rising edge<br>4) Sample each nibble on SCLK rising edge<br>5) Confirm bit order/grouping per Figure 26 | ☐ | ☐ | ☐ |  |\n",
            "| 5 | Electrical Characteristics | 1) Measure source impedance of each output (<100 Ω)<br>2) Measure receiver impedance (>3 kΩ)<br>3) Verify logic-high at receiver is 3.5–5.5 V, output is 4.5–5.5 V<br>4) Verify logic-low at receiver is –0.5–1.5 V, output is –0.5–0.5 V | ☐ | ☐ | ☐ |  |\n",
            "| 6 | Signal Availability for Test | 1) Transmit representative data via radio sidetone circuit<br>2) Verify data is returned/available on sidetone data interface | ☐ | ☐ | ☐ |  |\n",
            "| 7 | Test Equipment Accessibility | 1) Use test equipment to access/interpret frame, data, clock signals in real time<br>2) If bit order/grouping ambiguity exists, cross-check with system integrator or perform bit-by-bit comparison with reference data | ☐ | ☐ | ☐ |  |\n",
            "============================================================\n",
            "\n",
            "--- Pair: Section 1: Pages 12-21 ---\n",
            "# Comprehensive Test Plan for TADIL A System Interface, Frequency, Modulation, and Format Requirements\n",
            "\n",
            "## Dependencies\n",
            "\n",
            "- **Authoritative Terminology**: All telecommunications terms and definitions must be cross-referenced with FED-STD-1037 for accuracy in documentation, labeling, and test artifacts.\n",
            "- **Message Format Validation**: Message format compliance testing must be performed strictly according to JCS-PUB-10, not MIL-STD-188-203-1A.\n",
            "- **Multiple Standards Application**: When TADIL A operates over common long-haul or tactical circuits, apply both MIL-STD-188-203-1A and MIL-STD-188-100; verify cross-referenced requirements.\n",
            "- **Referenced Standards and Handbooks**: All referenced documents (see detailed list below) are mandatory where specified. Test teams must confirm use of the latest, contractually specified editions and integrate their requirements into verification activities.\n",
            "- **Interoperability**: For NATO compatibility, STANAG 5511 compliance and interoperability with partner systems must be verified.\n",
            "- **TEMPEST/EMI/EMC**: Compliance with NACSIM 5100, NACSEM 5200, MIL-STD-461/462, MIL-HDBK-232/237/241, and MIL-STD-188-124 is mandatory for security, EMI/EMC, and installation.\n",
            "- **ITU Radio Regulations**: All radio subsystems must conform to ITU Radio Regulations; frequency planning and operational approvals must be documented as obtained from MCEB and coordinated with IRAC, JCS, and relevant authorities.\n",
            "- **Sectional and Tabular Reference**: Technical and procedural references include TABLES I–III, FIGURES 1–4, and APPENDICES D1–D3 for mapping, code structures, and interface timing.\n",
            "- **Specific Sectional Cross-References**: For emission accuracy and stability, Doppler correction, synchronization, and control code logic, refer to sections 5.2.6, 5.2.7, 5.3.2.1.2, 5.3.3.1.2, and 5.2.1 as appropriate.\n",
            "\n",
            "## Conflicts\n",
            "\n",
            "- **Order of Precedence**: In all cases of conflict between MIL-STD-188-203-1A and referenced documents, this standard takes precedence. All discrepancies must be documented and resolved in compliance with MIL-STD-188-203-1A.\n",
            "- **Typographical Ambiguities**:\n",
            "  - “2915–Rz” is to be interpreted and tested as 2915 Hz; verify with errata if available.\n",
            "  - Data subcarrier count ambiguities (“2 or lb”): Use 15 data subcarrier tones, plus 1 Doppler and 1 sync tone.\n",
            "- **Frame Tolerances**: Where not specified, apply a test tolerance of ±0.01 ms for frame lengths and ±1% for data rates/lengths.\n",
            "- **Existing vs. New Installations**: Only new or majorly modified TADIL A facilities must comply immediately; verify facility status and apply requirements accordingly.\n",
            "- **Security Equipment Timing**: Any timing differences due to security equipment between DTS and TDS must be compensated in design; timing must be measured and verified in both configurations.\n",
            "\n",
            "---\n",
            "\n",
            "## Test Rules\n",
            "\n",
            "### 1. Applicability, Scope, and Documentation\n",
            "\n",
            "1.1. For each new TADIL A system or major modification, confirm scope includes all interface, frequency, modulation, and frame format requirements.\n",
            "1.2. Document system status (new, existing, modified) and reference applicable versions of all required standards and handbooks.\n",
            "1.3. Inventory and verify acquisition of all referenced documents; ensure test procedures and plans cite current editions.\n",
            "\n",
            "### 2. Terminology and Requirement Type Validation\n",
            "\n",
            "2.1. Cross-check all documentation and labeling for telecom terms against FED-STD-1037.\n",
            "2.2. For every requirement, confirm if “shall” (mandatory) or “should” (optional/design objective) is used.\n",
            "2.3. Explicitly test mandatory requirements; for optional requirements, document inclusion/exclusion rationale.\n",
            "\n",
            "### 3. Frequency Coverage and Tuning\n",
            "\n",
            "3.1. **HF Band**: Sweep transmitter from 2.0000 MHz to 29.9999 MHz in 100 Hz steps using a frequency counter. Confirm each step is an integer multiple of 100 Hz and within ±1 Hz.\n",
            "3.2. **UHF Band**: Sweep from 225.000 MHz to 399.975 MHz in 25 kHz steps, confirming each step is an integer multiple of 25 kHz and within ±1 Hz.\n",
            "3.3. Ensure no gaps or skipped frequencies in both bands.\n",
            "\n",
            "### 4. RF Emission, Coverage, and Modulation Mode\n",
            "\n",
            "4.1. **HF**: In a controlled field/range, transmit at a test frequency; place receivers at radial intervals up to 300 nm. Validate gapless omnidirectional coverage.\n",
            "4.2. **Mode Testing**: For HF, verify support for USB, LSB, ISB/DIV modes; for each, use spectrum analysis to confirm emission.\n",
            "4.3. **UHF**: Transmit at a test frequency; place receivers at 23 nm (ship-to-ship) and 150 nm (ship-to-air, preferably airborne). Confirm gapless LOS coverage.\n",
            "4.4. **UHF Modulation**: Use a modulation analyzer to confirm frequency modulation (FM).\n",
            "\n",
            "### 5. Subcarrier Generation, Stability, and Mapping\n",
            "\n",
            "5.1. Configure modulator to generate each required tone: 605 Hz (Doppler), 2915 Hz (sync/data), 935–2365 Hz (data, per TABLE II).\n",
            "5.2. Measure each tone’s frequency; operate for 6 months (actual or simulated aging), re-measure, and verify stability within ±0.1 Hz.\n",
            "5.3. For 15 data subcarriers, verify DQPSK modulation per TABLE I/FIGURE 2; confirm each tone encodes all 4 bit-pairs, phase transition at frame boundaries, and reference to prior frame’s phase.\n",
            "5.4. Confirm 605 Hz Doppler tone is unmodulated at all times.\n",
            "\n",
            "### 6. Subcarrier Level and Composite Signal Verification\n",
            "\n",
            "6.1. During transmission, measure the amplitude of all tones; 605 Hz Doppler must be 6 dB ±1 dB above any other subcarrier at all times.\n",
            "6.2. **Preamble**: 605 Hz = 12 dB ±1 dB above data subcarriers; 2915 Hz = 6 dB ±1 dB above data subcarriers.\n",
            "6.3. **Phase Reference & Info Frames**: For all 15 data subcarriers, max-to-min amplitude must not exceed 1.5 dB. For a 0 dBm composite (600 Ω), verify Vrms per standard and accept ±5% tolerance.\n",
            "6.4. Confirm 2915 Hz sync and 605 Hz Doppler are not used for data during preamble.\n",
            "\n",
            "### 7. Data Rate and Frame Structure\n",
            "\n",
            "7.1. Configure transmission at both 2250 bps (13.33 ms frame) and 1364 bps (22 ms frame). Measure actual rates and lengths using oscilloscope or logic analyzer.\n",
            "7.2. Confirm measured values are within ±1% of specified rates/lengths.\n",
            "7.3. For each type of message (roll call, broadcast, net test, net sync, radio silence), verify frame sequence, field lengths, and code allocations per FIGURES 3 and 4.\n",
            "\n",
            "### 8. Transmission Format and Frame Sequence\n",
            "\n",
            "8.1. For each transmission, verify:\n",
            "  - Preamble: 5 frames, 2-tone (605 Hz & 2915 Hz) with 2915 Hz phase shifted 180° per frame.\n",
            "  - Phase Reference: Follows preamble (unless net sync), 16-tone composite per TABLE II.\n",
            "  - Information Segment: Begins with control code frame, followed by data/message frames as per structure.\n",
            "  - All boundaries and sequencing must match FIGURE 4.\n",
            "\n",
            "### 9. Control Codes, Addressing, and Error Tolerance\n",
            "\n",
            "9.1. Validate all control codes (start, stop, address) as two 30-bit frames per TABLE III.\n",
            "9.2. Inject up to 4 random bit errors per frame and verify receiving terminal correctly recognizes codes.\n",
            "9.3. **Start Code**: Confirm it is the first two frames of the information segment (except roll call DNCS interrogation); receipt must signal the TDS computer to prepare for data.\n",
            "9.4. **Stop Code**: After the last data message frame, verify transmission of a two-frame stop code; test both all-zeros (control stop, DNCS roll call) and all-ones (picket stop, broadcast) variants.\n",
            "9.5. **Stop Code Actions**: On receiving control stop, picket units must signal message end and search for address code; on picket stop, all net members signal message end.\n",
            "9.6. **Address Codes**: Each PU must be identifiable by a unique 6-bit octal address (01–76), generated and recognized per TABLE III and 5.2.1. Operators must be able to select PU addresses; test both address-generation methods.\n",
            "\n",
            "### 10. Interface and Security Equipment Testing\n",
            "\n",
            "10.1. Verify physical and logical placement of communications security equipment between TS and TDS computer (per Figure 1).\n",
            "10.2. Test for transparency: Security equipment must not alter the TADIL A transmission frame format or content.\n",
            "10.3. Measure DTS-TDS interface timing with/without security equipment; confirm compensation is present where required (see APPENDIX D2).\n",
            "\n",
            "### 11. Interoperability and NATO Compliance\n",
            "\n",
            "11.1. For each system intended for NATO exchange, verify compliance with current STANAG 5511 and conduct interoperability tests with partner systems.\n",
            "\n",
            "### 12. Electromagnetic, Security, and Installation Requirements\n",
            "\n",
            "12.1. Verify all equipment meets MIL-STD-461 EMI/EMC and MIL-STD-462 measurement requirements; review MIL-HDBK-237 for EMC management.\n",
            "12.2. Implement EMI reduction in power supplies per MIL-HDBK-241.\n",
            "12.3. Confirm installation complies with MIL-HDBK-232 and that TEMPEST testing per NACSIM 5100/NACSEM 5200 is performed.\n",
            "12.4. Inspect grounding, bonding, and shielding per MIL-STD-188-124; test continuity, impedance, and shielding effectiveness.\n",
            "\n",
            "### 13. Regulatory and Frequency Planning\n",
            "\n",
            "13.1. Verify all radio equipment and subsystems comply with ITU Radio Regulations.\n",
            "13.2. Confirm operators’ familiarity with ITU Radio Regulations via documented training or qualification.\n",
            "13.3. For each installation, confirm MCEB approval of frequency bands, modes, and equipment characteristics; validate national frequency planning coordination.\n",
            "\n",
            "### 14. Single Tone Attenuability (STA) Testing\n",
            "\n",
            "14.1. Generate a composite 16-tone signal at reference level (e.g., 0 dBm).\n",
            "14.2. For each data tone, incrementally attenuate and monitor BER at DTS receiver.\n",
            "14.3. Record attenuation value where BER threshold is reached for each tone; smallest value is the STA.\n",
            "14.4. Document procedure, BER threshold, and setup.\n",
            "\n",
            "### 15. Ambiguity and Undefined Requirement Mitigation\n",
            "\n",
            "15.1. Where requirements are ambiguous (e.g., “adequate familiarity”), define and execute a minimum qualifying test (e.g., written assessment or checklist).\n",
            "15.2. For “applicable requirements” or “current editions”, record rationale and editions in force at procurement.\n",
            "15.3. Note that all references to notes/appendices/figures must be incorporated into tests and procedures.\n",
            "\n",
            "### 16. Equipment Proliferation and Justification\n",
            "\n",
            "16.1. Inventory functionally similar equipment; ensure minimum necessary variety and justification per DODD 4630.5.\n",
            "16.2. New equipment must serve a distinct, necessary function and not duplicate existing capabilities without documented need.\n",
            "\n",
            "---\n",
            "\n",
            "## Referenced Standards and Handbooks (Mandatory Where Applicable)\n",
            "\n",
            "- FED-STD-1037: Telecom glossary\n",
            "- MIL-STD-188-100, -114, -124, -461, -462, -1397: Interface, EMI, EMC, electrical, and installation standards\n",
            "- MIL-HDBK-232, -237, -241: RED/BLACK, EMC, and EMI reduction guidance\n",
            "- STANAG 5511: NATO Link 11 interoperability\n",
            "- NACSIM 5100, NACSEM 5200: TEMPEST and security guidance\n",
            "- ITU Radio Regulations: Spectrum use\n",
            "- JCS-PUB-10: Message format (for format compliance, not MIL-STD-188-203-1A)\n",
            "- DODD 4630.5: Equipment proliferation control\n",
            "\n",
            "---\n",
            "\n",
            "## Summary\n",
            "\n",
            "This test plan section unifies general/interface and detailed technical requirements for TADIL A systems, spanning scope verification, frequency coverage, modulation, subcarrier structure, transmission format, frame/codeword structure, error tolerance, interoperability, security, EMI/EMC, installation, and regulatory compliance. All requirements are covered by explicit, step-by-step verification methods, referencing authoritative standards, tables, and figures. Ambiguities are mitigated with defined test strategies and all dependencies/conflicts are called out and resolved as required. Optional elements or undefined parameters are handled by explicit documentation and rationale. Every test, measurement, and validation step is traceable to a specific standard clause or documented rationale.\n",
            "============================================================\n",
            "\n",
            "--- Pair: Section 2: Pages 22-31 ---\n",
            "# TADIL A System Transmission Format, Frame Structure, Modulation, Synchronization, and Link Operation\n",
            "\n",
            "---\n",
            "\n",
            "## Dependencies\n",
            "\n",
            "- **Subcarrier, Frame, and Code Structure**: Requires reference to TABLES I–IV and FIGURES 2–5 for tone/bit mapping, phase mapping, message structure, and timing diagrams.\n",
            "- **EDAC, Synchronization, and Doppler Correction**: Relies on detailed rules in 5.2.4 (EDAC), 5.2.6 (frame synchronization), and 5.2.7 (Doppler correction).\n",
            "- **Control and Address Code Generation**: Must be consistent with TABLE III, APPENDICES D1–D3, and Section 5.2.1.\n",
            "- **TDS Computer and Interface**: Compliance with interface protocols as per APPENDICES D1 (NTDS parallel), D2 (ATDS serial), D3 (MIL-STD-188-114), and requirements for interface timing (5.1.11).\n",
            "- **RF Hardware Compliance**: HF and UHF radio equipment must meet emission accuracy, stability, coverage, and modulation requirements (5.3, 5.3.2.1.2, 5.3.3.1.2).\n",
            "- **Operator and Computer Control**: Address source selection, erroneous address handling, and operator intervention must be supported and auditable.\n",
            "- **Security and Intermediary Devices**: Must not violate interface timing or introduce unacceptable delays.\n",
            "\n",
            "---\n",
            "\n",
            "## Conflicts\n",
            "\n",
            "- **Ambiguous Tone Specification (“2915–Rz”)**: Test both 2915 Hz and any other plausible tones; confirm per authoritative errata.\n",
            "- **Data Subcarrier Count (“2 or lb”)**: Use 15 data subcarriers plus Doppler and sync tones, per table/figures.\n",
            "- **Frame Length/Rate Tolerances**: Where not specified, use ±0.01 ms for frame length and ±1% for rates.\n",
            "- **PU Address Source Control**: If TDS computer does not respond, DTS must revert to operator table without disrupting operation. Log all transitions for traceability.\n",
            "- **Interface Delay via Intermediary Devices**: Simulate or insert maximum expected delays; ensure all interface timing requirements are still satisfied.\n",
            "- **“Quiescent Noise Level” Measurement**: Ensure test instrumentation can reliably measure ≤0.1 μV in 6 kHz bandwidth.\n",
            "- **User-Settable Frame Response Times**: Interface must preclude settings outside 15–250 frames; test for rejection of out-of-range entries and consistent enforcement.\n",
            "\n",
            "---\n",
            "\n",
            "## Test Rules\n",
            "\n",
            "### 1. Frequency and Modulation Verification\n",
            "\n",
            "1.1 **HF Band Tuning and Coverage**  \n",
            "   - Connect the HF transmitter to a frequency counter and sweep from 2.0000 MHz to 29.9999 MHz in 100 Hz increments.  \n",
            "   - At each step, verify frequency output is an integer multiple of 100 Hz within ±1 Hz.  \n",
            "   - Confirm gapless, omnidirectional coverage up to 300 nm using radially distributed receivers; document any reception gaps.  \n",
            "   - Test USB, LSB, and ISB/DIV modes: transmit in each, analyze spectrum to verify correct mode and modulation.\n",
            "\n",
            "1.2 **UHF Band Tuning and Coverage**  \n",
            "   - Sweep from 225.000 MHz to 399.975 MHz in 25 kHz increments; verify output frequency accuracy within ±1 Hz at each step.  \n",
            "   - Confirm omnidirectional, gapless line-of-sight coverage at 23 nm (surface) and 150 nm (airborne) using appropriate receivers.  \n",
            "   - Verify UHF transmission employs FM modulation using a modulation analyzer.\n",
            "\n",
            "---\n",
            "\n",
            "### 2. Subcarrier Generation, Stability, and Relative Levels\n",
            "\n",
            "2.1 **Tone Generation and Stability**  \n",
            "   - Generate each required tone (605 Hz, 2915 Hz, 935 Hz, 1045 Hz, ... 2365 Hz) with the modulator.  \n",
            "   - Measure each tone’s frequency with a high-precision frequency counter at initial setup and after 6 months (or simulated aging).  \n",
            "   - Each tone must remain within ±0.1 Hz of initial measured value.\n",
            "\n",
            "2.2 **DQPSK Modulation and Mapping**  \n",
            "   - For each of the 15 data subcarrier tones, verify DQPSK modulation per TABLE I and FIGURE 2.  \n",
            "   - Confirm correct mapping of all 4 bit-pairs and phase transitions only at frame boundaries.  \n",
            "   - Ensure the 605 Hz Doppler correction tone is never modulated.\n",
            "\n",
            "2.3 **Tone-to-Bit and Level Mapping**  \n",
            "   - Confirm tone/bit assignments match TABLE II.  \n",
            "   - During the preamble, verify only the 605 Hz and 2915 Hz tones are active.  \n",
            "   - Measure subcarrier levels:\n",
            "     - 605 Hz tone: 6 dB ±1 dB above any other during transmission; 12 dB ±1 dB above data subcarrier in preamble.\n",
            "     - 2915 Hz tone: 6 dB ±1 dB above data subcarrier in preamble.\n",
            "     - Data subcarriers (information segment): difference between max and min amplitude ≤1.5 dB.\n",
            "     - For 0 dBm composite (600 Ω): preamble 605 Hz = 0.692 Vrms, 2915 Hz = 0.346 Vrms; info segment 605 Hz = 0.356 Vrms, each data subcarrier = 0.178 Vrms (±5%).\n",
            "\n",
            "---\n",
            "\n",
            "### 3. Data Rate, Frame, and Transmission Format\n",
            "\n",
            "3.1 **Frame Length and Data Rate**  \n",
            "   - Set transmissions to 2250 bps (13.33 ms frame) and 1364 bps (22 ms frame).  \n",
            "   - Using digital analyzers, confirm frame length within ±0.01 ms and data rate within ±1%.\n",
            "\n",
            "3.2 **Transmission Structure**  \n",
            "   - For every message type (roll call, broadcast, net test, net sync, radio silence), confirm strict frame sequence as per FIGURES 3, 4A–4H:\n",
            "     - Preamble: 5 frames, 2-tone (605 Hz, 2915 Hz), 2915 Hz phase alternates by 180° each frame.\n",
            "     - Phase reference: single frame, 16-tone composite as per TABLE II.\n",
            "     - Information segment: begins with control code frame, followed by message/data frames, bounded by control/stop codes and address codes as defined.\n",
            "   - Verify frame sequencing and timing using protocol analyzers.\n",
            "\n",
            "---\n",
            "\n",
            "### 4. Control, Stop, and Address Code Handling\n",
            "\n",
            "4.1 **Control Code Generation and Recognition**  \n",
            "   - For each code (start, stop, address), verify 2-frame, 30-bit structure per TABLE III.\n",
            "   - Inject up to 4 random bit errors per frame; confirm correct recognition at receiver (as per error tolerance).\n",
            "   - For start codes: verify message reception is triggered at TDS computer.\n",
            "   - For stop codes: verify correct end-of-message signaling and appropriate subsequent actions (e.g., DNCS roll call processing, picket address code search).\n",
            "\n",
            "4.2 **Address Code Operations**  \n",
            "   - Validate generation and recognition of all 6-bit PU addresses (octal 01–76).\n",
            "   - Test operator and TDS computer source selection:\n",
            "     - When TDS computer is non-responsive, ensure automatic, logged fallback to operator table without net disruption.\n",
            "     - Operator must be able to reinitiate computer source without terminating operation.\n",
            "   - PU address table: verify acceptance of at least 20 entries, expandable to 62, and live sequence modification.\n",
            "\n",
            "---\n",
            "\n",
            "### 5. Message Frame and Error Detection/Correction\n",
            "\n",
            "5.1 **Message Frame Structure**  \n",
            "   - After start code, verify each message frame is 30 bits: 24 data bits from TDS computer, 6 Hamming parity bits from DTS.\n",
            "   - Confirm no extraneous frames between start code and message data.\n",
            "   - Hamming parity: test for correct generation, embedding, and checking at receiver.\n",
            "\n",
            "5.2 **EDAC Functionality**  \n",
            "   - Simulate errors in message frames; verify EDAC (per 5.2.4) detects and corrects single-bit errors, and detects (but does not correct) double-bit errors.\n",
            "\n",
            "---\n",
            "\n",
            "### 6. Operational Modes and Message Handling\n",
            "\n",
            "6.1 **Roll Call Mode**  \n",
            "   - DNCS must allow manual initiation, interrogate all stations in any order, and insert its own transmissions.\n",
            "   - Interrogation timing: after address code, allow 15 frames for picket response; if no start code, repeat interrogation; if again no response, execute fallback.\n",
            "   - Verify operator can set picket response window from 15–250 frames (1-frame steps); attempt out-of-range values and confirm rejection.\n",
            "   - Picket: upon own address code, transmit preamble, phase reference, start code, message frames, picket stop code as per FIGURE 4B.\n",
            "\n",
            "6.2 **Broadcast Modes**  \n",
            "   - Short Broadcast: Manual initiation sends preamble, phase reference, start code, message frames, picket stop code (FIGURE 4D).\n",
            "   - Long Broadcast: Repeat short broadcast structure; after each picket stop code, enforce 2-frame transmit inhibit; keyline remains set; manual action required for termination.\n",
            "\n",
            "6.3 **Net Test Mode**  \n",
            "   - DNCS: After manual initiation, transmit preamble, phase reference, continuous TABLE IV 21-word sequence.\n",
            "   - Picket: Remain in receive, compare incoming sequence to local TABLE IV, provide operator BER measurement and error indication.\n",
            "\n",
            "6.4 **Net Sync Mode**  \n",
            "   - DNCS: Transmit preamble frames continuously after manual initiation; manual action required to stop.\n",
            "   - Picket: Indicate receipt of preamble frames as per 5.2.5.1.\n",
            "\n",
            "6.5 **Radio Silence**  \n",
            "   - Upon manual command, immediately inhibit transmit keyline and DTS audio output; maintain receive and interface functionality.\n",
            "   - If in transmit mode, delay inhibition only until current message completes.\n",
            "\n",
            "---\n",
            "\n",
            "### 7. Switching, Synchronization, and Diversity\n",
            "\n",
            "7.1 **Transmit/Receive Switching Timing**  \n",
            "   - Receive-to-transmit: enforce 10 ms silent period, audio applied within 3 frames, keyline set 7–22 ms before audio, transmitter must reach ≥90% rated RF output within 7 ms after audio.\n",
            "   - Transmit-to-receive: after transmission, RF output ≤0.1 μV (6 kHz), receiver achieves max sensitivity ≤23 ms after keyline reset.\n",
            "   - All timings must match FIGURE 5.\n",
            "\n",
            "7.2 **Diversity Operation**  \n",
            "   - For HF, verify ISB/DIV operation: USB, LSB, and diversity selectable by operator.\n",
            "   - Confirm data from USB, LSB, and combined (DIV) are available to computer; in automatic mode, system must select best branch, defaulting to DIV output if ambiguous.\n",
            "   - For UHF or SSB HF, verify only one sideband is used.\n",
            "\n",
            "---\n",
            "\n",
            "### 8. Synchronization and Doppler Correction\n",
            "\n",
            "8.1 **Frame Synchronization**  \n",
            "   - DTS must achieve and maintain frame sync as per 5.2.6; verify lock and relock times, holdover, and reacquisition per referenced section.\n",
            "\n",
            "8.2 **Doppler Correction**  \n",
            "   - Receiving DTS must correct for Doppler shifts due to motion, channel variation, and carrier inaccuracy as per 5.2.7.  \n",
            "   - Test by simulating appropriate Doppler shifts and verifying residual error is within system limits.\n",
            "\n",
            "---\n",
            "\n",
            "### 9. Interface Protocols and Timing\n",
            "\n",
            "9.1 **DTS-TDS Computer Interface**  \n",
            "   - Validate compliance with APPENDICES D1 (NTDS parallel), D2 (ATDS serial), or D3 (MIL-STD-188-114).\n",
            "   - If intermediary devices are present, measure delay and confirm interface timing is within specification.\n",
            "\n",
            "9.2 **Radio-to-RF Distribution**  \n",
            "   - Confirm all couplers, tuners, and antennas meet requirements in 5.3 for both HF and UHF operation.\n",
            "\n",
            "---\n",
            "\n",
            "### 10. System Technical Assessment (STA) and Performance\n",
            "\n",
            "10.1 **STA Measurement**  \n",
            "   - Set DTS output to 0 dBm, 16-tone composite.  \n",
            "   - In net test mode, attenuate one data tone at a time until receiver BER is 10^-3 at 2250 bps.  \n",
            "   - Record attenuation for each tone; STA is the minimum attenuation among the 15 tones.  \n",
            "   - Repeat for USB and LSB (HF); system must meet STA ≥13 dB (objective 17 dB) for RF input –85 dBm to –6 dBm.\n",
            "\n",
            "---\n",
            "\n",
            "### 11. Code Recognition and Operational Logic\n",
            "\n",
            "11.1 **Control Code Recognition**  \n",
            "   - Confirm DTS recognizes any control code frame with ≤4 bit errors (must match 2 consecutive frames).\n",
            "   - On start code: signal TDS computer; ignore further start codes until stop code or loss of signal.\n",
            "   - On stop code or loss of signal: signal TDS computer of message end; if DNCS/roll call, process per 5.1.6.1.1.\n",
            "   - As picket, upon control stop code, decode next address code; upon own address code, signal TDS computer to begin PRM.\n",
            "   - In diversity/USB/LSB-only source modes, ensure only selected branch is searched; in automatic, all branches are checked and first valid source is used.\n",
            "\n",
            "---\n",
            "\n",
            "### 12. Ambiguous or Implicit Requirement Test Strategies\n",
            "\n",
            "- **Operator Controls**: Inspect user interface for all operator-settable values (e.g., frame response times, PU address source), attempt invalid entries, confirm protection and logging.\n",
            "- **Manual Action Verification**: Confirm that all required manual operations (e.g., mode transitions, broadcast termination) cannot be automated or bypassed.\n",
            "- **Error Injection**: For code recognition and EDAC, use controlled bit-flip patterns up to maximum allowed errors; verify system response and boundaries.\n",
            "- **Diversity Branch Selection**: Simulate multi-path and fading; confirm proper branch logic as per operational rules.\n",
            "- **Measurement Instrumentation**: Calibrate equipment to reliably measure low-level signals (≤0.1 μV in 6 kHz).\n",
            "\n",
            "---\n",
            "\n",
            "This combined test plan section ensures comprehensive, explicit, and measurable validation of all technical, operational, and interface requirements for TADIL A radio systems per MIL-STD-188-203-1A Sections 5.1 and 5.2. All required cross-references, dependencies, error tolerance, and operational scenarios are incorporated, with explicit procedures for normal, degraded, and ambiguous conditions.\n",
            "============================================================\n",
            "\n",
            "--- Pair: Section 3: Pages 32-41 ---\n",
            "# TADIL-A System Data Link and Radio Interface: Frame Integrity, Synchronization, Error Handling, and Physical Layer Performance\n",
            "\n",
            "---\n",
            "\n",
            "## Dependencies\n",
            "\n",
            "- **TDS Computer Interface Compliance:** All frame structure, error detection, and parity assignments depend on correct implementation of one of the computer interface protocols (see Appendices D1, D2, D3). Interface timing must account for any intermediary devices (5.1.11; also see Section 5.2.8, 5.3.1).\n",
            "- **Radio Equipment Requirements:** HF/UHF radios must meet all specifications in Section 5.3 and provide proper audio I/O (600 Ω balanced, 0 dBm nominal per MIL-STD-188-100), sidetone operation, and keyline control compatibility with DTS (Sections 5.3.1.1–5.3.1.5).\n",
            "- **EDAC Implementation:** Error detection and correction functions must follow 5.2.4 and Table V for Hamming parity assignment; all error status reporting uses D1/D2/D3 formats.\n",
            "- **Timing and Synchronization:** All transmit/receive switching, frame synchronization, phase jitter, and Doppler correction must be verified per Figures 5, 6, and 7, and Sections 5.1.7, 5.2.6, 5.2.7, and 5.3.1.4.\n",
            "- **Measurement Baselines:** All BER and STA tests reference acceptance criteria in Sections 5.2.9.1, 5.2.9.2, and 5.1.13; sidetone and STA measurement procedures require operator interfaces.\n",
            "- **Reference Tables/Figures:** Table III (PU address codes), Table IV (net test sequences), Table V (parity assignments), Figures 4A–4H (frame structures), and Figure 6/7 (interface wiring & delay).\n",
            "\n",
            "---\n",
            "\n",
            "## Conflicts\n",
            "\n",
            "- **Operator vs. TDS Address Source:** Address table selection (operator vs. TDS computer) must handle TDS non-responsiveness gracefully; state management and logging required. Tests must confirm seamless switching with traceability.\n",
            "- **Interface Timing with Intermediary Devices:** Devices between DTS and TDS or radio may introduce time delays. Test at maximum expected delay and validate all timing per Appendices D1–D3 and Figures 5, 6, 7.\n",
            "- **Ambiguity in Noise Level and Output Inhibit Measurements:** “Quiescent noise” (≤0.1 μV/6 kHz) and “audio output inhibit” (≤-60 dBm) require measurement practices per MIL-STD-188-100 and industry standards for weighting and averaging.\n",
            "- **Operator Indications and Sidetone Mismatch:** Visual/audible operator indicators for sidetone/data mismatch and signal presence may vary by implementation; accept any clear, documented feedback.\n",
            "- **Keyline Methods and Voltage Tolerances:** All three radio keyline control methods must be implemented and tested independently per 5.2.8.1.5; do not assume interchangeability.\n",
            "- **Frame Response Extension:** Operator-settable picket response times must not exceed 15–250 frames; verify user interface enforces these limits.\n",
            "- **BER/STA “Design Objectives”:** Where requirements are stated as objectives (e.g., STA = 22 dB), record and report but do not fail tests for non-compliance.\n",
            "- **Statistical Measures:** For phase jitter and error probabilities, apply standard statistical sampling to meet ≥95% confidence as required (Section 5.3.1.4).\n",
            "\n",
            "---\n",
            "\n",
            "## Test Rules\n",
            "\n",
            "### 1. **Data Frame Structure and Hamming Parity (EDAC)**\n",
            "1. **Message Frame Construction:**\n",
            "   - For every data transfer, confirm that after a start code, all data frames are exactly 30 bits: 24 data bits (from TDS) plus 6 Hamming parity bits (from DTS) as per Table V.\n",
            "   - For each of 1000 random 24-bit messages, verify correct parity bit generation for bits 29 (K16), 28 (K8), 27 (K4), 26 (K2), 25 (K1), and 24 (K0) according to Table V and Section 5.2.4.1.\n",
            "   - Confirm start/stop/address codes are transmitted without parity encoding.\n",
            "   - Flip each covered data bit in turn, recalculate parity, and confirm recalculated parity bits match expected values.\n",
            "\n",
            "2. **Frame Modulation and Transmission:**\n",
            "   - Verify that each 30-bit frame phase-modulates 15 audio tones as described in 5.1.3.2.\n",
            "   - Confirm that following a start code, data message frames are contiguous, with no intervening frames.\n",
            "\n",
            "3. **Error Detection and Correction:**\n",
            "   - **Detection:** For every possible 1- and 2-bit error position in a test frame, inject errors and verify that the DTS detects all double-bit and all odd-number bit errors (5.2.4.2).\n",
            "   - **Correction:** Enable single-bit error correction mode. For 100 frames, inject a single error per frame, confirm the DTS corrects the error, and that error status is reported correctly via Appendices D1–D3.\n",
            "   - Confirm the operator can enable/disable correction mode.\n",
            "\n",
            "### 2. **Operational Modes and Frame Handling**\n",
            "4. **Roll Call Mode (DNCS and Picket):**\n",
            "   - Manually initiate roll call; verify DNCS interrogates all pickets in operator or TDS-supplied sequence.\n",
            "   - DNCS must allot 15 frames for picket reply (measured per Section 1); if no reply, send a second interrogation automatically.\n",
            "   - If still no reply, confirm fallback per 5.1.6.1.1a/b.\n",
            "   - Test the operator’s ability to set picket response time (15–250 frames, 1-frame steps); attempt to set out-of-range values and verify rejection.\n",
            "   - Confirm manual action is required to terminate roll call.\n",
            "\n",
            "5. **Transmission Structure:**\n",
            "   - For each event (picket stop, loss of signal, no reply), DNCS must transmit appropriate structure per Figure 4A/4C (preamble, phase ref, address code, etc.).\n",
            "   - As picket, verify upon own address code recognition, correct transmission sequence: preamble, phase ref, start code, message frames, picket stop code (Figure 4B).\n",
            "\n",
            "6. **Broadcast and Net Test Modes:**\n",
            "   - **Short Broadcast:** After manual start, verify a single transmission: preamble, phase ref, start code, message frames, picket stop code (Figure 4D).\n",
            "   - **Long Broadcast:** After manual start, confirm repeated short broadcasts with 2-frame output inhibit between transmissions; radio keyline remains set; manual stop required.\n",
            "   - **Net Test:** DNCS transmits Table IV sequence continuously until manual stop. Picket compares received sequence to local copy, signals error on mismatch, and provides operator BER measure.\n",
            "\n",
            "7. **Net Sync and Radio Silence:**\n",
            "   - **Net Sync:** DNCS continuously transmits preamble frames after manual start. Pickets must indicate preamble receipt per 5.2.5.1.\n",
            "   - **Radio Silence:** On manual command, immediately inhibit radio keyline and DTS audio output; maintain receive capability and computer interface until any transmission completes.\n",
            "\n",
            "### 3. **Frame Synchronization and Doppler Correction**\n",
            "8. **Synchronization:**\n",
            "   - Verify DTS achieves frame alignment by adjusting receive time base to transmitted phase transitions (Section 5.2.6).\n",
            "   - Operator must select fast or fast continuous sync modes; verify operation per 5.2.6.1 and 5.2.6.2.\n",
            "   - In fast sync, confirm time base correction to ≤1 ms after two phase transitions of 2915 Hz sync tone in preamble; disable fast sync after phase reference frame.\n",
            "   - In fast continuous sync, verify ongoing fine adjustment maintains frame alignment with up to 0.1% time base difference.\n",
            "   \n",
            "9. **Doppler Correction:**\n",
            "   - During preamble, confirm 605 Hz tone is used for Doppler tracking up to ±75 Hz.\n",
            "   - During data, verify tracking up to 3.5 Hz/s drift; confirm BER and SNR degradations are within 1 dB of specified performance (5.2.9.1).\n",
            "   - Operator must be able to disable Doppler correction.\n",
            "\n",
            "### 4. **Signal Detection, Presence, and Noise Immunity**\n",
            "10. **Signal Presence (5.2.5.1):**\n",
            "    - **Set:** With S+N -10 to +6 dBm and SNR ≥10 dB, apply preamble for ≥1 frame in DIV mode, verify signal presence indicator.\n",
            "    - After 3 successive preamble frames at ≥10 dB SNR, operator indicator must activate.\n",
            "    - **Hold:** Maintain signal presence at SNR as low as 2 dB for 16-tone composite.\n",
            "    - **Reset:** Confirm reset on: no address/start code within 2 frames after phase reference, picket stop code, picket own address, 2 frames after control stop, or 6 successive frames with SNR <2 dB after start code.\n",
            "\n",
            "11. **Noise Immunity (5.2.5.2):**\n",
            "    - Apply white Gaussian noise at <+6 dBm (300–3050 Hz) and verify no false signal presence.\n",
            "    - Apply impulse noise and single continuous tones at 0 dBm; verify no false signal presence.\n",
            "\n",
            "### 5. **Radio and Audio Interface Verification**\n",
            "12. **DTS Audio Output (5.2.8.1.1):**\n",
            "    - Two 600 Ω balanced outputs (USB, LSB), 450–3050 Hz, per MIL-STD-188-100.\n",
            "    - Output level adjustable -3 to +3 dBm in ≤0.3 dB steps; verify with 600 Ω load.\n",
            "    - Operator indication must signal transmit mode.\n",
            "    - Confirm composite 16-tone PEV-to-RMS ratio ≤8.5 dB (2.661:1), peak <2.92 V at 0 dBm RMS, no clipping.\n",
            "\n",
            "13. **Audio Output Inhibit (5.2.8.1.4):**\n",
            "    - With radio keyline in receive, measure audio output ≤-60 dBm using standard audio measurement.\n",
            "    - Upon transmit, audio must be applied per timing in Section 5.1.7.\n",
            "\n",
            "14. **Radio Keyline Control (5.2.8.1.5):**\n",
            "    - Confirm all three keyline control methods are implemented and individually verified:\n",
            "      - **Simplex:** +6 VDC to transmit, 0 VDC to receive (impedance ≥3 kΩ, ≤30 mA transient).\n",
            "      - **Unbalanced-to-Ground:** (a) +6/0 VDC; (b) ground/open circuit (sink ≥10 mA, ≤35 V open).\n",
            "    - Keyline commands sent simultaneously; timing per 5.1.7 and Figure 5.\n",
            "\n",
            "15. **DTS Audio Input (5.2.8.2.1):**\n",
            "    - Two 600 Ω balanced inputs (USB, LSB), 450–3050 Hz, nominal 0 dBm; monitor input level.\n",
            "\n",
            "16. **Sidetone Monitoring (5.2.8.2.2, 5.3.1.5):**\n",
            "    - During transmit, verify sidetone at receive audio output matches transmitted data (demodulate and compare).\n",
            "    - Operator indicator must signal any sidetone/data mismatch; any clear operator feedback is acceptable.\n",
            "\n",
            "### 6. **Switching and Timing Performance**\n",
            "17. **Transmit/Receive Switching (5.1.7, 5.3.1.3):**\n",
            "    - For RX-to-TX:\n",
            "      - Audio output inhibited for 10 ms before transmit.\n",
            "      - Audio signal applied within 3 frames of inhibit start.\n",
            "      - Keyline applied for ≥7 ms but ≤1 frame interval before audio.\n",
            "      - RF output reaches ≥90% rated power within 7 ms after audio/keyline application.\n",
            "    - For TX-to-RX:\n",
            "      - Upon transmit completion, RF output ≤0.1 μV (6 kHz BW).\n",
            "      - Receiver achieves maximum sensitivity ≤23 ms after keyline reset.\n",
            "    - All timing per Figure 5 and Figure 7.\n",
            "\n",
            "18. **Equipment Delay:**\n",
            "    - Maximum transmitter or receiver delay (input-to-output, 500–3050 Hz): <3.5 ms (objective: 2.5 ms).\n",
            "    - Differential delay between any two tones (815–3050 Hz): ≤500 μs.\n",
            "\n",
            "### 7. **System Performance: BER, STA, and Phase Jitter**\n",
            "19. **BER Performance (5.2.9.1):**\n",
            "    - Connect DTS output to input (back-to-back).\n",
            "    - No error correction/diversity: BER ≤10^-3, -20 to +3 dBm input.\n",
            "    - Nondiversity, 2250 bps: BER ≤10^-3 at -3 to +3 dBm, SNR ≥12 dB (3 kHz BW, white Gaussian noise).\n",
            "    - Diversity, 2250 bps: BER ≤10^-3 at -3 to +3 dBm, SNR ≥9.5 dB.\n",
            "    - Confirm operator-accessible BER measurement during net test.\n",
            "\n",
            "20. **STA Performance (5.2.9.2, 5.1.13):**\n",
            "    - In net test mode, reduce one transmit data tone at a time until BER = 10^-3 at 2250 bps.\n",
            "    - Record attenuation for each tone; smallest of 15 (STA) must be ≥20 dB (objective: 22 dB), for -85 to -6 dBm RF input.\n",
            "    - Repeat for USB/LSB individually (for HF).\n",
            "\n",
            "21. **Phase Jitter (5.3.1.4):**\n",
            "    - RMS phase jitter ≤2.5°, probability of >30° shift ≤0.01% (≥95% confidence), measured per averaging intervals (9.09 ms/13.3 ms frame; 18.18 ms/22 ms frame).\n",
            "    - Use a statistically significant number of adjacent frame pairs.\n",
            "\n",
            "22. **Duty Cycle and Frequency Selection (5.3.1.6, 5.3.1.7):**\n",
            "    - Radio must achieve operational state within 10 s of channel select; with antenna coupler, ≤60 s.\n",
            "    - Confirm 100% transmit duty cycle under all conditions.\n",
            "\n",
            "### 8. **Address Code and Control Code Handling**\n",
            "23. **PU Address Code Generation:**\n",
            "    - DTS must generate 6-bit PU addresses (octal 01–76) per Table III.\n",
            "    - Operator must be able to select PU address source (operator table or TDS computer); table must hold ≥20 entries (expandable to 62), allow sequence changes without disrupting operations.\n",
            "    - If TDS fails to respond in time, DTS must revert to operator table and continue; operator must be able to reinitiate computer selection without net disruption.\n",
            "\n",
            "24. **Control Code Recognition:**\n",
            "    - DTS must recognize any control code frame with up to 4 bit errors (per frame).\n",
            "    - Use known control code patterns with up to 4 injected bit errors to verify correct and incorrect recognition thresholds.\n",
            "    - Start code recognition signals TDS via computer interface; further start codes ignored until stop or loss of signal.\n",
            "    - On stop code or loss of signal, signal TDS that message reception ended (and, for DNCS in roll call, process per 5.1.6.1.1).\n",
            "    - In picket/roll call, upon own address code after phase ref/control stop, signal TDS to begin PRM.\n",
            "    - In diversity/USB/LSB-only modes, only selected source is searched for control codes; in “automatic,” all three. Recognition requires two consecutive frames matching valid control codes (≤4 bit errors/frame); use first valid source.\n",
            "\n",
            "### 9. **Diversity Operation**\n",
            "25. **Diversity Modes (5.2.8, 5.3):**\n",
            "    - For HF, support USB/LSB (ISB) with independent demodulation; operator can select USB, LSB, DIV.\n",
            "    - In DIV, provide combined USB/LSB data words to TDS computer.\n",
            "    - In “automatic,” system selects best word/source (USB, LSB, DIV); if ambiguous, select DIV output.\n",
            "    - For SSB HF or UHF, only one sideband is used.\n",
            "\n",
            "---\n",
            "\n",
            "## **Ambiguous/Implicit Requirements: Test Strategies**\n",
            "\n",
            "- For all “operator control” and “manual action” requirements, verify via user interface: attempt to set invalid values, confirm explicit user input is required, and document interface behavior.\n",
            "- For all code recognitions, use test patterns with up to four bit errors to verify error thresholds for correct/incorrect recognition.\n",
            "- For sidetone and signal presence indicators, accept any documented, clear operator feedback (visual/audible).\n",
            "- For “inhibited” outputs, measure audio throughout operation to confirm suppression during specified periods.\n",
            "- For “probability”/“confidence” requirements (e.g., phase jitter), use statistically valid samples and confidence interval calculations per standard methods.\n",
            "- Document all “design objective” performance (e.g., STA, delay), even if not mandatory.\n",
            "\n",
            "---\n",
            "\n",
            "## **References**\n",
            "\n",
            "- Table III: PU Address Code Generation\n",
            "- Table IV: Net Test Word Sequence\n",
            "- Table V: Hamming Parity Assignments\n",
            "- Figures 4A–4H: Transmission Frame Structures\n",
            "- Figure 5: Receive/Transmit Timing\n",
            "- Figure 6: DTS-to-Radio Interface Wiring\n",
            "- Figure 7: Equipment Delay Measurement\n",
            "- Appendices D1, D2, D3: Computer Interface Protocols\n",
            "- Sections 5.1.3, 5.1.7, 5.1.11, 5.1.13, 5.2.4–5.2.9, 5.3, 5.3.1: Technical and procedural requirements\n",
            "\n",
            "---\n",
            "\n",
            "This integrated test plan ensures comprehensive, step-by-step verification of TADIL-A data link and radio interface integrity, operational robustness, EDAC effectiveness, synchronization, interface compliance, and physical layer performance, as mandated by MIL-STD-188-203-1A Sections 5.1–5.3.\n",
            "============================================================\n",
            "\n",
            "--- Pair: Section 4: Pages 42-51 ---\n",
            "# Integrated Test Plan: DTS, TADIL A, and Radio Technical/Interface Requirements for HF and UHF Systems\n",
            "\n",
            "---\n",
            "\n",
            "## Dependencies\n",
            "\n",
            "- **MIL-STD-188-100, para 4.4.3.1.4:** Audio input/output impedance and measurement practices.\n",
            "- **Appendices D1, D2, D3:** Error status reporting format and procedures.\n",
            "- **Table V:** Hamming parity bit assignments for EDAC.\n",
            "- **Figure 6, Figure 7, Figure 8:** DTS-to-radio interface wiring (Fig 6), time delay measurement definitions (Fig 7), AGC timing measurement methodology (Fig 8).\n",
            "- **Sections 5.1.1, 5.1.3, 5.1.3.1, 5.1.3.2, 5.1.6, 5.1.6.5, 5.1.7, 5.1.7b, 5.1.11, 5.1.13:** Frequency coverage/readout, tone details, keyline timing, error status, STA measurement, transmitter in-band noise requirements, and referenced performance metrics.\n",
            "- **Sections 5.2.4–5.3.1.8.2:** Digital Transmission System (DTS) and TADIL A radio technical requirements.\n",
            "- **Sections 5.2.8.1.2, 5.2.9.1, 5.2.9.2, 5.3.1.1, 5.3.1.1.2, 5.3.1.5:** Audio characteristics, BER/STA acceptance, sidetone, and audio interface specifics.\n",
            "\n",
            "---\n",
            "\n",
            "## Conflicts\n",
            "\n",
            "- **Audio Output Inhibit Measurement:** Ambiguity in -60 dBm measurement weighting/duration—use MIL-STD-188-100 standard audio measurement methods.\n",
            "- **Sidetone Mismatch Indication:** Operator indicator form not specified; any clear operator-visible/audible feedback accepted unless further specified.\n",
            "- **Phase Jitter Confidence:** Number of frame pairs for 95% confidence not specified—use statistical sampling for 95% confidence.\n",
            "- **Keyline Voltage Tolerances:** Test all keyline control methods separately; do not assume interchangeability.\n",
            "- **Design Objective (DO) vs. Minimum Values:** Where both are specified, test for compliance with minimum, and document DO as a performance goal.\n",
            "- **Carrier Readout Reference:** HF readout must use suppressed carrier; UHF uses carrier (fc). Test plans must explicitly distinguish and document both.\n",
            "- **AGC Measurement Definitions:** AGC attack/release times must use calibrated measurement points “within 3 dB” of steady-state; follow Figure 8 methodology.\n",
            "- **Audio Output Measurement Bandwidth:** S+N/N performance must use 3 kHz bandwidth filters; filter characteristics must be documented.\n",
            "- **Implicit Requirements:** For “operator indication,” “adjustable” parameters, and “not be damaged,” apply explicit verification steps as outlined in the test rules.\n",
            "\n",
            "---\n",
            "\n",
            "## Test Rules\n",
            "\n",
            "### 1. Error Detection and Correction (EDAC) – Data Framing and Verification\n",
            "\n",
            "1. **Parity Bit Addition and Verification**\n",
            "   - For every 24-bit TDS data message, append 6 Hamming parity bits per Table V.\n",
            "   - Validate parity bit placement and bit assignment for each frame.\n",
            "   - Exclude parity encoding for start/stop/address codes.\n",
            "   - For 1000 random 24-bit messages, verify parity bits are correctly generated.\n",
            "   - Flip each data bit in test messages; verify parity recalculation and error status reporting.\n",
            "\n",
            "2. **Error Detection/Correction Capability**\n",
            "   - Inject all single- and double-bit errors across frame positions.\n",
            "   - Confirm detection of all double-bit errors and all odd-number bit errors.\n",
            "   - Enable/disable single-bit error correction mode; verify correction and proper error status per Appendices D1–D3.\n",
            "   - For 100 test frames with single-bit errors, confirm proper correction and status reporting.\n",
            "\n",
            "---\n",
            "\n",
            "### 2. Signal Presence and Noise Immunity\n",
            "\n",
            "3. **Signal Presence Detection**\n",
            "   - Apply preamble signal at -10 dBm to +6 dBm input, SNR ≥10 dB (3 kHz BW), for ≥1 frame interval in DIV mode; verify signal presence indicator sets.\n",
            "   - After three successive preamble frames at SNR ≥10 dB, require operator indicator.\n",
            "   - Maintain signal presence indicator for a 16-tone composite with SNR ≥2 dB.\n",
            "   - Reset signal presence indicator under all specified conditions (no address code, picket stop code, own address, six low-SNR frames, per 5.2.5.1).\n",
            "\n",
            "4. **Noise Immunity Validation**\n",
            "   - Apply white Gaussian noise < +6 dBm (300–3050 Hz); verify no false signal presence indication.\n",
            "   - Apply impulse noise and single continuous test tones at 0 dBm; ensure no false setting.\n",
            "\n",
            "---\n",
            "\n",
            "### 3. DTS Frame Synchronization and Doppler Correction\n",
            "\n",
            "5. **Frame Alignment**\n",
            "   - Adjust DTS receiver time base to phase transitions; confirm alignment to transmit data frame boundaries.\n",
            "\n",
            "6. **Synchronization Mode Selection**\n",
            "   - Verify operator can select between fast synchronization and fast continuous synchronization.\n",
            "\n",
            "7. **Fast Synchronization**\n",
            "   - During preamble, verify synchronization on 2915 Hz tone phase transitions; correct time base to ≤1 ms after two transitions.\n",
            "   - Disable fast sync after phase reference frame detection for the remainder of the received signal.\n",
            "\n",
            "8. **Fast Continuous Synchronization**\n",
            "   - Following fast sync, verify continuous fine time base adjustment.\n",
            "   - Maintain sync with time base drift up to 0.1% as per 5.2.9.1.\n",
            "\n",
            "9. **Doppler Correction**\n",
            "   - Use 605 Hz tone during preamble for Doppler correction up to ±75 Hz.\n",
            "   - Track Doppler error during data frames up to 3.5 Hz/s.\n",
            "   - Measure BER and SNR; confirm degradation ≤1 dB from requirement.\n",
            "   - Confirm operator can disable Doppler correction.\n",
            "\n",
            "---\n",
            "\n",
            "### 4. Audio Interfaces and Keyline Control\n",
            "\n",
            "#### a. DTS-to-Radio and Radio-to-DTS Audio Connections\n",
            "\n",
            "10. **Audio Output and Input Verification**\n",
            "    - Confirm two balanced 600-ohm audio outputs (USB, LSB) per MIL-STD-188-100, 450–3050 Hz, adjustable -3 dBm to +3 dBm in ≤0.3 dB steps.\n",
            "    - Verify corresponding two balanced 600-ohm audio inputs.\n",
            "    - Use calibrated instruments to check level, impedance, and adjustability.\n",
            "    - Confirm operator indication when in transmit mode.\n",
            "    - Ensure audio output is inhibited (≤-60 dBm) when radio keyline is in receive or during frequency tuning.\n",
            "    - Confirm input level monitoring means are provided.\n",
            "\n",
            "11. **PEV-to-RMS Ratio**\n",
            "    - With 16-tone composite, confirm peak envelope voltage-to-RMS ≤8.5 dB in all modes.\n",
            "    - At 0 dBm output, verify peak voltage <2.92 V; confirm no audio clipping.\n",
            "\n",
            "12. **Audio Output Inhibit**\n",
            "    - With radio keyline in receive and during frequency tuning, measure output at ≤-60 dBm.\n",
            "    - Confirm activation of audio only upon transmission start per 5.1.7.\n",
            "\n",
            "13. **Sidetone Monitoring**\n",
            "    - During transmit, verify sidetone audio is present at radio receive output and matches transmitted data.\n",
            "    - Demodulate sidetone; operator indicator must alert for mismatches.\n",
            "\n",
            "#### b. Keyline Control Methods\n",
            "\n",
            "14. **Simplex Method**\n",
            "    - Apply +6 VDC (+1/-0.25 VDC) to center tap to key radio transmit; 0 VDC (+0.75/-0.25 VDC) for receive.\n",
            "    - Impedance ≥3000 Ω to ground; current transient ≤30 mA.\n",
            "    - Test all channels simultaneously.\n",
            "\n",
            "15. **Unbalanced-to-Ground Method**\n",
            "    - (a) +6 VDC (+1/-0.25 VDC) for transmit, 0 VDC (+0.75/-0.25 VDC) for receive.\n",
            "    - (b) Ground (0 ±0.25 V) for transmit, open circuit for receive; must sink ≥10 mA; open circuit voltage ≤35 VDC.\n",
            "    - Verify keyline operation independently for all control types.\n",
            "\n",
            "---\n",
            "\n",
            "### 5. TADIL A and Radio Audio Interface & Performance\n",
            "\n",
            "16. **Audio Interface Compliance**\n",
            "    - Confirm TADIL A transmitter/receiver audio I/O is 600-ohm balanced per MIL-STD-188-100.\n",
            "    - Verify transmitter input and receiver output levels are 0 dBm nominal, adjustable +3 to -3 dB.\n",
            "    - At installation, confirm receiver output is adjusted to supply 0 dBm to DTS.\n",
            "\n",
            "17. **Transmit/Receive Switching and Keying**\n",
            "    - Test radio keying using simplex method (see above).\n",
            "    - Measure transmit/receive switching time per 5.1.7; verify compliance.\n",
            "\n",
            "18. **Sidetone Generation**\n",
            "    - In transmit, confirm sidetone at receiver audio output (UHF: always at receive audio output; HF: USB/LSB or both per mode).\n",
            "    - Sidetone must match normal received data characteristics.\n",
            "\n",
            "---\n",
            "\n",
            "### 6. BER and STA Performance\n",
            "\n",
            "19. **BER Performance (DTS and Radio System)**\n",
            "    - In back-to-back connection, measure BER at 2250 bps:\n",
            "        - No error correction/diversity: ≤1e-3 over -20 to +3 dBm input.\n",
            "        - Nondiversity: ≤1e-3 over -3 to +3 dBm, SNR ≥12 dB (3 kHz BW).\n",
            "        - Diversity: ≤1e-3 over -3 to +3 dBm, SNR ≥9.5 dB (3 kHz BW).\n",
            "    - Test both USB and LSB paths separately.\n",
            "\n",
            "20. **STA Performance**\n",
            "    - Connect DTS output to input; measure STA at BER = 1e-3.\n",
            "    - Confirm STA ≥20 dB (design objective: 22 dB) at 2250 bps.\n",
            "    - Test both USB and LSB modes.\n",
            "\n",
            "---\n",
            "\n",
            "### 7. Equipment Delay and Phase Jitter\n",
            "\n",
            "21. **Equipment Delay**\n",
            "    - Measure maximum transmitter/receiver delay (input to output) for single frequency 500–3050 Hz.\n",
            "    - Confirm delay <3.5 ms (design objective: 2.5 ms) per Figure 7.\n",
            "    - Measure differential delay between any two tones (815–3050 Hz); confirm ≤500 µs.\n",
            "\n",
            "22. **Phase Jitter**\n",
            "    - Measure RMS phase jitter at output terminals; confirm ≤2.5 degrees.\n",
            "    - Probability of phase shift >30° must be ≤0.01% (≥95% confidence), using statistical sample of frame pairs.\n",
            "    - Use averaging times: 9.09 ms (13.3 ms frame), 18.18 ms (22 ms frame).\n",
            "\n",
            "---\n",
            "\n",
            "### 8. HF and UHF Radio: Frequency, Selectivity, AGC, and Protection\n",
            "\n",
            "#### a. Frequency Coverage, Accuracy, and Stability\n",
            "\n",
            "23. **Frequency Coverage**\n",
            "    - HF: Verify operational coverage per 5.1.1; readout calibrated to suppressed carrier.\n",
            "    - UHF: Verify coverage per 5.1.1; readout matches carrier (fc).\n",
            "\n",
            "24. **Calibration Accuracy**\n",
            "    - Calibrate frequency controls; verify within 1 part in 10⁹ of designated frequency (HF).\n",
            "\n",
            "25. **Frequency Stability**\n",
            "    - HF: Confirm drift ≤1 part in 10⁸ (24 hr), ≤5 parts in 10⁸ (first 30 days), ≤4 parts in 10⁸ (subsequent 30-day periods).\n",
            "    - UHF: After 5 min warmup, transmitter/receiver center frequency within ±0.0005% of selected fc under all service conditions.\n",
            "\n",
            "#### b. Sideband Modes and Audio Channel Performance\n",
            "\n",
            "26. **Sideband Mode Verification**\n",
            "    - HF/UHF Tx: Confirm independent selection/operation of USB, LSB, and ISB/DIV.\n",
            "    - HF/UHF Rx: Confirm independent selection/reception of USB, LSB, ISB/DIV.\n",
            "\n",
            "27. **Audio Balance in ISB**\n",
            "    - In ISB mode, apply equal USB/LSB RF signals; measure output differential ≤0.5 dB.\n",
            "\n",
            "28. **Audio Output Channels**\n",
            "    - Verify output only on selected channel(s) in USB/LSB/ISB modes.\n",
            "\n",
            "#### c. Selectivity and Sensitivity\n",
            "\n",
            "29. **HF Receiver Selectivity**\n",
            "    - USB: Attenuation ≤2.0 dB (fc+450 Hz to fc+3050 Hz), ≤3.0 dB (fc+300 Hz), ≥60 dB (fc-400 Hz, fc+4400 Hz).\n",
            "    - LSB: Attenuation ≤2.0 dB (fc-450 Hz to fc-3050 Hz), ≤3.0 dB (fc-300 Hz), ≥60 dB (fc+400 Hz, fc-4400 Hz).\n",
            "    - ISB: Both above.\n",
            "    - Peak-to-valley ripple (450–3050 Hz) ≤2.0 dB; response between 2.0–60.0 dB points is monotonic.\n",
            "\n",
            "30. **Receiver Sensitivity**\n",
            "    - HF: Apply -110 dBm RF input, measure S+N/N ≥10 dB (USB/LSB/ISB).\n",
            "    - UHF: Apply -99 dBm RF input (FM, 1 kHz, ±10 kHz); S+N/N ≥20 dB (3 kHz BW).\n",
            "\n",
            "31. **UHF IF Selectivity**\n",
            "    - 6 dB bandwidth ≥50 kHz; 60 dB bandwidth ≤200 kHz; ripple over 90% of 6 dB BW ≤3 dB.\n",
            "\n",
            "32. **S+N/N Performance**\n",
            "    - HF: Test as above.\n",
            "    - UHF: Apply -53 dBm input, ±8 kHz deviation, 1 kHz rate; S+N/N ≥40 dB (3 kHz BW).\n",
            "\n",
            "#### d. AGC Performance\n",
            "\n",
            "33. **AGC Attack/Release (HF)**\n",
            "    - Independently developed for each sideband.\n",
            "    - Attack: Apply RF step ≥10 dB (within -93 to +7 dBm), 2 kHz audio; time to within ±3 dB of steady state <13 ms.\n",
            "    - Release: Decrease RF input (from -87/+7 to -107 dBm); output <10% of steady state for ≥10 ms; settle within ±3 dB ≤23 ms.\n",
            "    - Repeat attack/release over ≥100 ms cycle; confirm specs met.\n",
            "\n",
            "34. **AGC Level Control**\n",
            "    - After AGC attack, vary RF input -100 to -6 dBm; rms output change ≤6 dB, nominal 0 dBm into 600Ω.\n",
            "\n",
            "35. **AGC Linearity and S/N Optimization**\n",
            "    - Sweep input level; quantify linearity and S/N; document results.\n",
            "\n",
            "#### e. Input Signal Protection\n",
            "\n",
            "36. **HF Input Signal Protection**\n",
            "    - Apply up to +53 dBm continuous RF to HF receiver input; confirm no damage or performance degradation.\n",
            "\n",
            "37. **UHF Input Signal Protection**\n",
            "    - Apply +15 dBm (DO: +35 dBm) continuous RF to UHF receiver input; confirm no damage.\n",
            "\n",
            "---\n",
            "\n",
            "### 9. Transmitter Performance: Audio, Power, Intermodulation, and Noise\n",
            "\n",
            "#### a. Audio Input and Frequency Response\n",
            "\n",
            "38. **Transmitter Audio Inputs**\n",
            "    - HF: Separate USB, LSB inputs per 5.3.1.1.\n",
            "    - UHF: Single audio input per 5.3.1.1; verify center tap for keyline.\n",
            "\n",
            "39. **Overall Frequency Response**\n",
            "    - Disable ALC/peak power control.\n",
            "    - Apply 450–3050 Hz audio; RF output attenuation ≤2 dB (450–3050 Hz), ≤3 dB at 300 Hz.\n",
            "\n",
            "#### b. Power and Intermodulation Performance\n",
            "\n",
            "40. **PEP/Pavg Ratio**\n",
            "    - Apply 16-tone composite per 5.2.8.1.2/5.3.1.1.2.\n",
            "    - HF: Confirm PEP/Pavg ≤8.5 dB (USB/LSB), ≤11.5 dB (ISB/DIV).\n",
            "    - For 2-tone preamble/16-tone composite, avg. transmitted RF power difference ≤2 dB in any mode.\n",
            "\n",
            "41. **Intermodulation Distortion**\n",
            "    - HF: Two equal-level audio tones, 440 Hz apart, within passband, rated PEP; in-band intermodulation ≥30 dB (DO: 35 dB) below either tone.\n",
            "    - UHF: Two equal-level tones (per 5.3.3.3.2), ±20 kHz peak deviation; distortion products ≥35 dB below either tone.\n",
            "\n",
            "#### c. In-Band Noise\n",
            "\n",
            "42. **In-Band Noise Measurement**\n",
            "    - HF: Audio input terminated in 600Ω, no ALC/peak power control; measure RF output noise across 3 kHz band, at least 45 dB below PEP. In receive, confirm per 5.1.7b.\n",
            "    - UHF: Full rated power, audio input terminated 600Ω; audio output in 50 Hz BW (test receiver) at least 50 dB below modulated signal.\n",
            "\n",
            "#### d. Frequency Deviation and Output Level (UHF)\n",
            "\n",
            "43. **Frequency Deviation**\n",
            "    - Apply 1 kHz sine at +8.25 dBm (2.0 Vrms) audio input; confirm RF output ±20 kHz peak deviation.\n",
            "    - 40 dB bandwidth ~40 kHz at 0 dBm DTS input, except net sync/radio silence.\n",
            "\n",
            "44. **Output Level and Distortion**\n",
            "    - UHF: -53 dBm input, 1 kHz sine, ±20 kHz deviation; output into 600Ω: +8.25 dBm (2.0 Vrms) ±0.5 dB; adjustable -3 to +3 dB around nominal.\n",
            "    - Stability: Apply FM input (1 kHz, ±10 kHz), -93 to +1 dBm input; output +2.25 dBm (1.0 Vrms) ±3 dB.\n",
            "\n",
            "---\n",
            "\n",
            "### 10. RF Interface: Impedance and VSWR Protection\n",
            "\n",
            "45. **Impedance Verification**\n",
            "    - Measure receiver RF input and transmitter RF output impedance; confirm 50 Ω ±2 Ω, unbalanced to ground.\n",
            "\n",
            "46. **Transmitter VSWR Protection**\n",
            "    - Apply variable VSWR up to and above 4:1; verify no transmitter damage or functional failure.\n",
            "\n",
            "---\n",
            "\n",
            "### 11. Test Strategies for Ambiguities and Implicit Requirements\n",
            "\n",
            "47. **Operator Indications**\n",
            "    - For all required operator feedbacks (signal presence, sidetone mismatch, transmit/receive status, etc.), verify via clear visual or audible indicators.\n",
            "\n",
            "48. **Adjustable Parameters**\n",
            "    - For all “adjustable” features (audio output/input, RF output, etc.), verify full specification range and adjustment resolution using calibrated instruments.\n",
            "\n",
            "49. **Probability/Confidence-Based Performance**\n",
            "    - For requirements stated in terms of probability (e.g., phase jitter), use statistically valid sampling and confidence interval calculations.\n",
            "\n",
            "50. **Damage Thresholds**\n",
            "    - For “not be damaged” specifications, apply maximum specified input levels for ≥1 hour, then verify no parameter drift, functional loss, or visible component damage.\n",
            "\n",
            "51. **Traceability for Referenced Requirements**\n",
            "    - Where requirements are referenced indirectly (e.g., “per 5.3.1.1”), ensure all specific and referenced parameters are tested and results are cross-referenced in documentation.\n",
            "\n",
            "---\n",
            "\n",
            "**End of Combined Test Plan Section.**\n",
            "============================================================\n",
            "\n",
            "--- Pair: Section 6: Pages 62-71 ---\n",
            "# Parallel Interface Data and Interrupt Handling Between DTS and TDS: Signal Assignment, Handshake, Timing, and Error/Reset Processing\n",
            "\n",
            "---\n",
            "\n",
            "## Dependencies\n",
            "\n",
            "- **Standards and Reference Documents:**\n",
            "  - **MIL-STD-1397 Type A, Category I (NTDS SLOW) Interface:** All electrical, timing, and signal characteristics for parallel interfaces must comply.\n",
            "  - **MIL-STD-188 Referenced Sections:** Including but not limited to 5.1.4.3.1.1–5.1.4.3.1.3, 5.2.1.2, 5.2.2.1–5.2.2.3, 5.2.4.1, 5.2.5, 5.1.6.2, 5.1.6.3, 5.1.6.1.1a/b, 5.1.7, and 5.1.4.1.\n",
            "- **Tables and Figures:**\n",
            "  - **TABLE VI:** Error Status Summary definitions.\n",
            "  - **TABLE VII:** Parallel interface bit assignments.\n",
            "  - **TABLE VIII:** Interrupt code definitions and mappings.\n",
            "  - **TABLE IX:** TDS-to-DTS output data assignments.\n",
            "  - **FIGURE 11:** DTS-to-TDS parallel interface signal flow.\n",
            "  - **FIGURES 12–15:** Timing diagrams for receive, transmit, and handshake sequences.\n",
            "  - **TABLE V:** Parity group definitions (K0–K16).\n",
            "- **Hardware Setup:**\n",
            "  - **CID Lines:** 26 parallel data lines (24 data, 2 error/interrupt status).\n",
            "  - **COD Lines:** 24 parallel output lines (for TDS-to-DTS data transfer).\n",
            "  - **Control/Handshake Lines:** EIR, IDR, IDA, ODR, ODA, EFA.\n",
            "- **Timing Parameters:** All handshake, response, and data placement timings as specified in section 30.3, and as visualized in Figures 12–15.\n",
            "- **Bit Group and Assignment Definitions:** For all data, interrupt, address, and error status words.\n",
            "- **Software/Hardware Modes:** Manual/automatic transfer selection, PU address selection settings, DNCS/picket roles.\n",
            "\n",
            "---\n",
            "\n",
            "## Conflicts\n",
            "\n",
            "- **Ambiguity in “Allotted Time” Values:**  \n",
            "  Precise timeout values for EIR, IDR, ODR reset, and other “allotted time” fields must be obtained from section 30.3. If not fully defined, test must encompass full range of reasonable values and document outcomes; recommend clarification where system behavior is ambiguous.\n",
            "- **Reset Sequence Handling:**  \n",
            "  Details of system state and transitions during and after reset (especially for outstanding data, multi-frame operations, and EOR) may be ambiguous; test all permutations and document/flag any undefined or contradictory behaviors.\n",
            "- **Tight/Overlapping Timing Margins:**  \n",
            "  Handshake windows (e.g., 2–15 µs for IDA, ODA, EFA) may be influenced by clock drift or system performance; testing must include timing extremes and environmental factors.\n",
            "- **Manual vs. Automatic Transfer Selection:**  \n",
            "  For test coverage, clarify and explicitly select between manual and automatic modes for each scenario; record which is in effect if both are possible.\n",
            "- **Data/Interrupt Word Crossover:**  \n",
            "  Ensure that interrupt codes and data words are never misaligned or misclassified, especially during rapid transitions or error conditions.\n",
            "\n",
            "---\n",
            "\n",
            "## Test Rules\n",
            "\n",
            "### 1. Interface Wiring, Electrical, and Signal Verification\n",
            "\n",
            "1.1. **Physical and Electrical Setup:**\n",
            "  - Confirm the presence and correct wiring of 26 CID lines (data/interupt/error), 24 COD lines (data), and all requisite handshake/control lines (EIR, IDR, IDA, ODR, ODA, EFA).\n",
            "  - Validate electrical and timing parameters per MIL-STD-1397 Type A, Category I, including drive levels, impedance, and noise margins.\n",
            "  - Use certified test fixtures or equivalent hardware to ensure full compliance.\n",
            "\n",
            "1.2. **Signal Flow and Connectivity:**\n",
            "  - Verify implementation against FIGURE 11 for all signal routing and line assignments.\n",
            "  - Ensure EIE (External Interrupt Enable) is **not** asserted or connected for DTS-to-TDS comms.\n",
            "\n",
            "1.3. **Bit Assignment:**\n",
            "  - For each transfer, confirm CID bits 0–25 and COD bits 0–23 are mapped exactly as per TABLE VII and TABLE IX.\n",
            "  - For interrupt words, verify CID bits 0–2 hold the appropriate code from TABLE VIII, and bits 3–25 are zeroed or unused per specification.\n",
            "\n",
            "---\n",
            "\n",
            "### 2. Data and Interrupt Transfer Handshakes\n",
            "\n",
            "2.1. **Data Word Transfer (DTS-to-TDS):**\n",
            "  - Prior to asserting IDR, DTS must place the full data word (24 data bits + 2 error/status bits) on CID lines.\n",
            "  - Using a logic analyzer, confirm all bits are stable before the IDR transition (rising/falling as required).\n",
            "  - TDS must assert IDA in response to each IDR within 2–15 µs, and for a duration of 2–15 µs, as per Figures 12–15.\n",
            "  - Confirm IDA is asserted within 7 ms (receive mode) or 80 ms (transmit mode, PU address select disabled) of IDR/EIR.\n",
            "\n",
            "2.2. **Interrupt Word Transfer (DTS-to-TDS):**\n",
            "  - For all interrupt events, DTS must:\n",
            "    - Place the correct interrupt code (bits 0–2, TABLE VIII) on CID lines; bits 3–25 zeroed.\n",
            "    - Assert EIR ≥4 µs after data placement.\n",
            "    - TDS must respond with IDA as defined above.\n",
            "  - For each interrupt code (0–7), simulate the event and validate TDS recognition and response.\n",
            "  - Explicitly verify that codes 0, 1 produce no action, and codes 2–7 invoke correct logic (reset, EOR, PTTA, PTTD, PTR, PTTB as appropriate).\n",
            "\n",
            "2.3. **Handshake Timings and Sequencing:**\n",
            "  - For every handshake (IDR/IDA, EIR/IDA, ODR/ODA, EFA), log and verify:\n",
            "    - Minimum assertion times (≥4 µs for data on bus before signal).\n",
            "    - Acknowledge pulse widths (2–15 µs).\n",
            "    - Maximum response windows (7 ms, 7.2 ms, 40 ms, 80 ms as applicable).\n",
            "    - Repeat all handshakes at timing boundaries (min, max, nominal) and under varying environmental conditions.\n",
            "\n",
            "2.4. **Data Structure and Parity/Error Coding:**\n",
            "  - For each data transfer, inject controlled bit errors in K0–K16 parity groups (as per TABLE V).\n",
            "  - Verify correct encoding of error status summary (bits 24–25, CID) per TABLE VI:\n",
            "    - “Detect and Label” and “Detect and Correct” modes must both be exercised.\n",
            "    - All possible error combinations must be tested, including single/multiple parity failures.\n",
            "\n",
            "2.5. **Interrupt Code 2 (Reset) and Code 3 (EOR) Handling:**\n",
            "  - Trigger reset and EOR under all possible interface states (mid-receive, during transmit, between frames, etc.).\n",
            "  - For reset:\n",
            "    - DTS must process current operation to frame/sequence boundary, issue code 3 (EOR) followed by code 2 (reset) on successive frames, each properly acknowledged by TDS.\n",
            "    - Validate that after reset, system state is as defined (or document/flag any ambiguity).\n",
            "  - For EOR:\n",
            "    - Confirm generation one frame after last valid data/IDR, with proper handshake and acknowledgement.\n",
            "\n",
            "2.6. **Non-Acknowledgment and Timeout Paths:**\n",
            "  - For each handshake, perform tests where TDS fails to acknowledge (IDA not asserted):\n",
            "    - DTS must handle the timeout per specification (terminate transfer, flag error, issue fallback codes, or retry as defined).\n",
            "    - For ODR/ODA and EFA, verify DTS halts transfer or switches mode as required if acknowledgement not received in allotted time.\n",
            "\n",
            "2.7. **Manual vs. Automatic Transfer Mode:**\n",
            "  - Explicitly set and document the transfer selection mode (manual/automatic) for all test scenarios.\n",
            "  - Validate that mode selection influences behavior per requirements (e.g., fallback after failed acknowledgements, address selection logic).\n",
            "\n",
            "---\n",
            "\n",
            "### 3. TDS-to-DTS Output Data Transfer (COD Lines)\n",
            "\n",
            "3.1. **Data Placement and Handshake:**\n",
            "  - In response to ODR or code 4 (PTTA) interrupt, TDS places data or PU address on COD lines (bits and control as per TABLE IX).\n",
            "  - TDS must assert ODA (for data) or EFA (for address) ≥4 µs after data is on bus, for 2–15 µs duration.\n",
            "  - DTS must read data/address only when ODA/EFA is asserted.\n",
            "\n",
            "3.2. **Message Control Verification:**\n",
            "  - For each data transfer, set bit 21 (message control) to both logic 0 and 1 and confirm correct system behavior:\n",
            "    - Logic 1: Interrogation with message transmission initiated.\n",
            "    - Logic 0: Only interrogation message transmission.\n",
            "\n",
            "3.3. **ODR/EFA/ODA Reset and Timeout:**\n",
            "  - After detecting ODA/EFA, DTS must reset ODR as specified (see 20.3 for timing; if undefined, test full reasonable range).\n",
            "  - If ODA/EFA not asserted within specified window (6.8 ms for ODA, 40 ms for EFA), DTS must halt data/address transfer and proceed per fallback logic.\n",
            "\n",
            "---\n",
            "\n",
            "### 4. Timing Requirements and Waveform Compliance\n",
            "\n",
            "4.1. **CID and COD Bit Timing:**\n",
            "  - Each CID bit cell must be ≥4 µs wide.\n",
            "  - There must be ≤7 ms between bits (CID); for transmit, max frame length is 7 ms.\n",
            "  - ODA/EFA must be asserted for 2–15 µs, and within required windows (7 ms, 7.2 ms, 40 ms, 80 ms depending on mode and operation).\n",
            "\n",
            "4.2. **Inter-Frame and Pre-Transmission Gaps:**\n",
            "  - Inter-frame gap must be ≥80 ms (transmit).\n",
            "  - “Prepare to transmit” must be asserted ≥4 µs before first on-air pulse.\n",
            "\n",
            "4.3. **Start/Stop and Address Code Handling:**\n",
            "  - Validate detection and correct handling of start, stop, and address codes per referenced sections, including proper timing and sequencing (see 5.1.4.3.1.x, 5.2.2.x, 5.1.4.1).\n",
            "\n",
            "4.4. **Waveform Verification:**\n",
            "  - Capture and analyze all relevant waveforms (CID, COD, handshake lines) using high-resolution oscilloscopes or logic analyzers.\n",
            "  - Confirm compliance with all timing diagrams (FIGURES 12–15).\n",
            "\n",
            "---\n",
            "\n",
            "### 5. Reset, Error, and Edge Condition Testing\n",
            "\n",
            "5.1. **Reset Handling (Code 2 Interrupts):**\n",
            "  - Perform resets at all phases: before/after EOR, mid-data transfer, during preamble, during handshake waits.\n",
            "  - For each, confirm the following:\n",
            "    - Ongoing sequences are completed/terminated as defined.\n",
            "    - Proper sequence of code 3 (EOR) then code 2 (reset) interrupts, each with correct handshake and timing.\n",
            "    - System returns to defined post-reset state.\n",
            "\n",
            "5.2. **Error Injection and Recovery:**\n",
            "  - Inject single and multiple bit errors in all K0–K16 parity groups.\n",
            "  - For each, confirm error status bits (Hc/Ho) are correctly encoded and propagated.\n",
            "  - Validate that system responds correctly to error flags—e.g., does not accept erroneous data, logs errors, or triggers appropriate interrupts.\n",
            "\n",
            "5.3. **Timeouts and No-Acknowledge Paths:**\n",
            "  - For every handshake and control event, test both timely and late/missing acknowledgements.\n",
            "  - Confirm that timeouts result in correct fallback, error reporting, or operation mode changes as specified.\n",
            "\n",
            "---\n",
            "\n",
            "### 6. Documentation, Traceability, and Test Coverage\n",
            "\n",
            "6.1. **Signal and Event Logging:**\n",
            "  - Capture full trace logs of all signal transitions, handshakes, data words, interrupt codes, and error/status bits for every test run.\n",
            "\n",
            "6.2. **Timing Capture and Analysis:**\n",
            "  - Record all measured timings, pulse widths, and response intervals.\n",
            "  - Compare against all specified minimums, maximums, and typicals from MIL-STD-1397, referenced sections, and timing diagrams.\n",
            "\n",
            "6.3. **Test Matrix Completion:**\n",
            "  - For each scenario (normal, error, reset, non-acknowledge, mode change), ensure coverage of all code paths, timing boundaries, and edge conditions.\n",
            "  - Document any ambiguous or undefined behaviors, and recommend clarifications where necessary.\n",
            "\n",
            "6.4. **Reference Cross-Checking:**\n",
            "  - At each test step, cross-reference result with the appropriate TABLE, FIGURE, or section cited in dependencies.\n",
            "  - If referenced material is incomplete, define comprehensive test vectors for all possible bit combinations and document system response.\n",
            "\n",
            "---\n",
            "\n",
            "### 7. Test Strategy for Ambiguities and Edge Cases\n",
            "\n",
            "- **Unspecified/Variable Timing (“Allotted Time”):**\n",
            "  - Where timing is not explicitly defined, conduct timing sweeps at min, max, and expected midpoint values.\n",
            "  - Observe system behavior for robustness, error reporting, and correct operation.\n",
            "  - Document and recommend clarifications if interface behavior is ambiguous or non-deterministic outside certain thresholds.\n",
            "\n",
            "- **Reset and Error Handling During All Phases:**\n",
            "  - Execute resets/errors at all practical points in operation (mid-frame, between frames, mid-handshake, etc.).\n",
            "  - Confirm correct completion or abort of in-progress operations and state-machine recovery.\n",
            "\n",
            "- **Manual/Automatic and PU Address Selection Modes:**\n",
            "  - For all transfer and handshake sequences, explicitly test with both manual and automatic mode set.\n",
            "  - For PU address selection, test both enabled/disabled configurations, and ensure transitions/fallbacks work correctly.\n",
            "\n",
            "---\n",
            "\n",
            "## Summary\n",
            "\n",
            "This unified test plan prescribes a comprehensive, step-by-step verification of the DTS-to-TDS parallel interface, covering all aspects of data and interrupt transfers, handshake/control logic, timing compliance, error and reset handling, and edge conditions. Every technical detail—signal assignment, bit mapping, hardware wiring, waveform timing, handshake sequence, error status encoding, and system fallback—is explicitly tested against the full suite of referenced standards, tables, and timing diagrams. All ambiguities are addressed by exhaustive edge testing and thorough documentation, with recommendations for clarification where the standards may be open to interpretation. This ensures robust, interoperable, and standards-compliant operation of the tactical data interface under all defined and undefined conditions.\n",
            "============================================================\n",
            "\n",
            "--- Pair: Section 5: Pages 52-61 ---\n",
            "# Integrated Test Plan Section: HF/UHF Radio Technical and Interface Performance with Parallel Digital Interface Validation\n",
            "\n",
            "## Dependencies\n",
            "\n",
            "- **Frequency Range and Calibration:**  \n",
            "  All RF signal coverage, readout, and calibration checks for HF/UHF radios must reference Section 5.1.1, ensuring exact alignment with specified frequency ranges and measurement/readout conventions (suppressed carrier for HF, carrier for UHF).  \n",
            "- **Audio Path and Channel Requirements:**  \n",
            "  Audio input/output characteristics for all transmitter and receiver tests must strictly follow requirements from Section 5.3.1.1, including separate USB/LSB paths for HF and single audio for UHF.\n",
            "- **Digital Interface Electrical and Timing Compliance:**  \n",
            "  All parallel interface signaling between DTS and TDS computers must comply with MIL-STD-1397 Type A, Category I, with explicit cross-referencing to TABLE VI (Error Status Summary), TABLE VII (Bit Assignments), TABLE VIII (Interrupt Codes), and FIGURE 11 for wiring and flow validation.\n",
            "- **Error and Interrupt Protocols:**  \n",
            "  Error status and interrupt handling require referencing 5.2.4.1, TABLE V (K0–K16 parity group), and section 30.3 for timing.\n",
            "- **AGC and Signal Measurement Protocols:**  \n",
            "  AGC attack/release measurements must conform to procedures in Figure 8, and filter characteristics must match “3 kHz bandwidth” as specified.\n",
            "- **UHF Bandwidth and Mode Exclusions:**  \n",
            "  UHF frequency deviation and bandwidth tests must exclude net sync and radio silence as per 5.1.6 and 5.1.6.5.\n",
            "\n",
            "## Conflicts\n",
            "\n",
            "- **Design Objective (DO) vs. Minimum Values:**  \n",
            "  For all RF and interface parameters specifying both minimum and DO values (e.g., intermodulation rejection), execute tests against the minimum for compliance and DO for goal performance, documenting which is mandatory and which is aspirational.\n",
            "- **Frequency Readout Definitions:**  \n",
            "  HF frequency readout must be in suppressed carrier terms; UHF in carrier terms. All tests and reports must clearly distinguish and document this to prevent misconfiguration.\n",
            "- **Audio Output and Measurement Bandwidth:**  \n",
            "  S+N/N and similar audio measurements must use 3 kHz bandwidth filters; report filter characteristics in each test result.\n",
            "- **Ambiguity in Interface Timing (“Allotted Time”):**  \n",
            "  Where interface timing (e.g., EIR reset) relies on ambiguous “allotted time” from section 30.3, perform timing sweep tests and explicitly document results and any need for clarification.\n",
            "- **Manual/Automatic Data Selection:**  \n",
            "  For DTS-to-TDS data transfers where both manual and automatic modes exist, clarify and document which mode applies in each scenario, ensuring proper test coverage.\n",
            "- **AGC Measurement Definitions:**  \n",
            "  Attack/release times must be derived precisely using “within 3 dB” audio output stabilization, employing calibrated measurement tools.\n",
            "\n",
            "## Test Rules\n",
            "\n",
            "### 1. RF and Interface Physical/Electrical Validation\n",
            "\n",
            "1.1 **RF Port Impedance and VSWR Protection**  \n",
            "- Connect a calibrated impedance meter to all HF and UHF transmitter and receiver RF ports.  \n",
            "- Verify measured impedance is 50 ohms ±2 ohms, unbalanced to ground (both input and output).  \n",
            "- Attach a variable VSWR load, incrementally increase up to and beyond 4:1, and observe for transmitter protection circuit activation.  \n",
            "- Confirm no damage or operational failure occurs at or above 4:1 VSWR.\n",
            "\n",
            "1.2 **Audio Interface Verification**  \n",
            "- Confirm presence, labeling, and electrical characteristics of all required audio input/output channels (separate USB/LSB for HF, single for UHF) as per 5.3.1.1.  \n",
            "- Connect test equipment to all audio ports, ensuring correct wiring and functional separation.\n",
            "\n",
            "1.3 **DTS-to-TDS Interface Wiring and Signal Verification**  \n",
            "- Verify physical implementation of 26 CID lines plus handshake/control (EIR, IDR, IDA) per FIGURE 11.  \n",
            "- Confirm electrical characteristics and timing compliance with MIL-STD-1397 Type A, Category I.  \n",
            "- Ensure EIE line is not physically connected or asserted.\n",
            "\n",
            "### 2. Frequency Coverage, Accuracy, and Stability\n",
            "\n",
            "2.1 **HF/UHF Frequency Range**  \n",
            "- For each radio, verify operational frequency coverage in line with Section 5.1.1.  \n",
            "- For HF, ensure frequency readout is calibrated and displayed as suppressed carrier; for UHF, as carrier frequency.\n",
            "\n",
            "2.2 **Calibration and Accuracy**  \n",
            "- Calibrate transmitter and receiver frequency controls.  \n",
            "- For HF: Confirm frequency accuracy within 1 part in 10^9 of any set frequency.  \n",
            "- For UHF: After 5-minute warmup, confirm center frequencies within ±0.0005% of selected carrier under all operational conditions.\n",
            "\n",
            "2.3 **Frequency Stability**  \n",
            "- For HF, measure and log frequency drift:  \n",
            "  - ≤1 part in 10^8 per 24 hours  \n",
            "  - ≤5 parts in 10^8 over first 30 days post-calibration  \n",
            "  - ≤4 parts in 10^8 per subsequent 30-day interval  \n",
            "- Use high-resolution frequency counters, record drift over required periods.\n",
            "\n",
            "2.4 **UHF Bandwidth and IF Selectivity**  \n",
            "- Excluding net sync and radio silence modes, measure:  \n",
            "  - IF 6 dB bandwidth ≥50 kHz  \n",
            "  - 60 dB bandwidth ≤200 kHz  \n",
            "  - Peak-to-peak ripple ≤3 dB over 90% of 6 dB bandwidth\n",
            "\n",
            "### 3. Functional Capabilities and Mode Verification\n",
            "\n",
            "3.1 **Transmitter/Receiver Sideband Modes (HF)**  \n",
            "- Transmit and receive in USB only, LSB only, and ISB/DIV modes; verify mode selection and correct output using spectrum analysis and signal injection.  \n",
            "- In ISB, confirm independent channel operation and transitions.\n",
            "\n",
            "3.2 **Audio Output Channel Mapping**  \n",
            "- For HF, verify that USB/LSB/ISB modes produce audio only on correct channels.  \n",
            "- For UHF, verify single audio output functionality.\n",
            "\n",
            "3.3 **Parallel Interface Data Handling**  \n",
            "- For each data/interrupt transfer, confirm:  \n",
            "  - Data and error/interrupt bits are present/stable on all 26 CID lines prior to IDR/EIR assertion.  \n",
            "  - Use logic analyzer to verify timing and correctness.\n",
            "\n",
            "3.4 **Bit Assignment and Data Integrity**  \n",
            "- For all normal transfers, verify bits 0–23 (data), 24–25 (error summary) as per TABLE VII.  \n",
            "- For interrupt transfers, verify bits 0–2 (interrupt code per TABLE VIII), bits 3–25 zeroed.  \n",
            "- Confirm no crossover or misalignment between data and interrupt word formats.\n",
            "\n",
            "### 4. Sensitivity, Selectivity, and Protection\n",
            "\n",
            "4.1 **Receiver Sensitivity (HF/UHF)**  \n",
            "- HF: Apply -110 dBm input (USB/LSB), measure S+N/N in 3 kHz BW; confirm ≥10 dB.  \n",
            "- UHF: Apply -99 dBm FM input, 1 kHz, ±10 kHz deviation; confirm S+N/N ≥20 dB in 3 kHz BW.\n",
            "\n",
            "4.2 **Selectivity (HF)**  \n",
            "- USB: Confirm attenuation ≤2.0 dB (fc+450 Hz to fc+3050 Hz), ≤3.0 dB at fc+300 Hz, ≥60 dB at fc-400 Hz/fc+4400 Hz.  \n",
            "- LSB: Mirror criteria for opposite sideband.  \n",
            "- ISB: Test both channels.  \n",
            "- Confirm passband ripple ≤2.0 dB (450–3050 Hz), monotonicity between 2.0 dB/60.0 dB points.\n",
            "\n",
            "4.3 **Input Signal Protection**  \n",
            "- HF: Apply up to +53 dBm continuous RF, verify no damage or degradation.  \n",
            "- UHF: Apply +15 dBm (DO +35 dBm) continuous RF, check for damage.\n",
            "\n",
            "### 5. Intermodulation, Noise, and Distortion\n",
            "\n",
            "5.1 **HF In-Band Intermodulation**  \n",
            "- Apply two -53 dBm RF inputs (audio output 450–3050 Hz), measure intermodulation at audio output.  \n",
            "- Confirm products at least 35 dB below either tone (DO 40 dB).\n",
            "\n",
            "5.2 **UHF In-Band Intermodulation**  \n",
            "- Apply -53 dBm input, dual-tone FM (450–3050 Hz, ±10 kHz deviation), measure audio output; confirm ≥35 dB (DO 40 dB) below either tone.\n",
            "\n",
            "5.3 **Transmitter Intermodulation**  \n",
            "- HF: Apply two equal-level audio tones, 440 Hz apart, at rated PEP. Confirm in-band intermodulation ≥30 dB (DO 35 dB) below either tone.\n",
            "- UHF: Apply dual-tone audio for ±20 kHz deviation, confirm demodulated transmitter output intermodulation ≥35 dB below either tone.\n",
            "\n",
            "5.4 **Noise Output**  \n",
            "- HF: With transmitter at rated power and audio input terminated (600 Ω), measure in 3 kHz bandwidth; confirm noise at least 45 dB below PEP. For receive state, meet 5.1.7b requirements.\n",
            "- UHF: Transmitter at full power, input terminated, measure audio output in 50 Hz BW; confirm ≥50 dB below modulated output.\n",
            "\n",
            "### 6. Audio Performance and Output Level Stability\n",
            "\n",
            "6.1 **Overall Frequency Response**  \n",
            "- HF/UHF: Disable peak/automatic level control.  \n",
            "- Apply test audio 450–3050 Hz, measure RF output attenuation: ≤2 dB in band, ≤3 dB at 300 Hz.\n",
            "\n",
            "6.2 **Audio Balance (HF ISB)**  \n",
            "- Apply equal-level USB/LSB RF signals in ISB; confirm output level difference ≤0.5 dB.\n",
            "\n",
            "6.3 **Output Level Stability (UHF)**  \n",
            "- Apply FM input (1 kHz rate, ±10 kHz deviation), input varying -93 dBm to +1 dBm.  \n",
            "- Confirm audio output is +2.25 dBm (1.0 Vrms) ±3 dB into 600 Ω load.\n",
            "\n",
            "6.4 **Output Level and Distortion (UHF)**  \n",
            "- -53 dBm input, 1 kHz sine, ±20 kHz deviation, audio output into 600 Ω: +8.25 dBm (2.0 Vrms) ±0.5 dB.  \n",
            "- Confirm adjustment range -3 dB to +3 dB.  \n",
            "- Verify distortion levels comply with acceptance limits.\n",
            "\n",
            "### 7. AGC (Automatic Gain Control) Testing\n",
            "\n",
            "7.1 **AGC Sideband Independence (HF)**  \n",
            "- Confirm AGC voltage is developed independently per sideband; in SSB, verify unused sideband does not affect RF amplifier control.\n",
            "\n",
            "7.2 **AGC Gain and Linearity**  \n",
            "- Document gain per volt, perform swept input level tests, and quantify linearity and S/N performance.\n",
            "\n",
            "7.3 **Attack/Release Timing**  \n",
            "- Attack: Step RF input ≥10 dB (within -93 dBm to +7 dBm), unmodulated 2 kHz audio; measure time to audio output stabilization within ±3 dB, confirm <13 ms.\n",
            "- Release: Lower RF input from -87/+7 dBm to -107 dBm; audio output must remain <10% of steady-state for ≥10 ms, settle within ±3 dB in ≤23 ms.\n",
            "- Recycle: Alternate large/small signal inputs with ≥100 ms total period; confirm attack/release specs are maintained.\n",
            "\n",
            "### 8. Peak Envelope Power (PEP) and Deviation\n",
            "\n",
            "8.1 **PEP/Pavg Ratio (HF Transmitter)**  \n",
            "- Apply 16-tone composite audio (per 5.2.8.1.2/5.3.1.1.2); measure:\n",
            "  - USB/LSB: ≤8.5 dB\n",
            "  - ISB/DIV: ≤11.5 dB\n",
            "- For 2-tone vs. 16-tone, measure average transmitted RF; difference ≤2 dB.\n",
            "\n",
            "8.2 **UHF Frequency Deviation**  \n",
            "- Input 1 kHz sine at +8.25 dBm (2.0 Vrms); confirm RF output ±20 kHz peak deviation, 40 dB bandwidth ~40 kHz at 0 dBm DTS input (excluding net sync/radio silence).\n",
            "\n",
            "### 9. Parallel Interface Data/Interrupt/Status Handling\n",
            "\n",
            "9.1 **Data Placement and Timing**  \n",
            "- For every transfer, ensure all 26 CID lines are stable with correct data before IDR/EIR assertion; verify with logic analyzer.\n",
            "\n",
            "9.2 **Error Status Summary (TABLE VI) Validation**  \n",
            "- For both “Detect and Label” and “Detect and Correct” modes, inject controlled bit errors into K0–K16 parity groups, verify correct Hc/Ho encoding (bits 25/24) per all status permutations.\n",
            "\n",
            "9.3 **EIR (External Interrupt Request) Handling**  \n",
            "- For each external interrupt:\n",
            "  - Confirm EIR asserted only after interrupt code (bits 0–2, TABLE VIII) placed on CID lines.\n",
            "  - TDS computer must recognize EIR and read correct code.\n",
            "  - EIR must reset:\n",
            "    - (a) Upon IDA assertion by TDS; or\n",
            "    - (b) After timing specified in section 30.3.  \n",
            "  - If timing is ambiguous, sweep a range and document behavior/robustness; recommend clarification if needed.\n",
            "\n",
            "9.4 **Interrupt Code 2 (Reset) Sequencing**  \n",
            "- During active receive, trigger reset:\n",
            "  - DTS processes data until end-of-receive detected.\n",
            "  - DTS sends code 3, waits for IDA, then sends code 2 one frame later.\n",
            "  - Monitor and verify correct sequencing on all CID and control lines.\n",
            "\n",
            "9.5 **Trace Logging and Documentation**  \n",
            "- For all interface tests, capture signal traces, CID contents, and timing logs.  \n",
            "- Validate against all referenced tables, figures, and timing requirements.\n",
            "\n",
            "### 10. Documentation, Traceability, and Ambiguity Handling\n",
            "\n",
            "10.1 **Test Reports and Traceability**  \n",
            "- For every test, document physical/electrical setup, measurement bandwidth/filter characteristics, configuration, and results.\n",
            "- Where requirements are referenced indirectly, include explicit traceability in reports.\n",
            "\n",
            "10.2 **Ambiguous/Implicit Parameter Testing**  \n",
            "- For any “allotted time” or undefined/implicit requirement, run timing and parameter sweeps across all plausible operational values.  \n",
            "- Document observed system behavior at all boundaries and explicitly call out any need for clarification in standard or specification.\n",
            "\n",
            "---\n",
            "\n",
            "This integrated test plan ensures holistic, stepwise validation of both the HF/UHF radio technical performance and the parallel digital interface required for robust, standards-compliant system operation. Each requirement is cross-referenced, all dependencies and interface points are validated, and all potential conflicts or ambiguities are addressed with explicit, technically rigorous test strategies.\n",
            "============================================================\n",
            "\n",
            "--- Pair: Section 8: Pages 82-91 ---\n",
            "# **DTS–TDS Computer Interface Timing, Serial Protocol, and Electrical Compliance Test Plan**\n",
            "\n",
            "---\n",
            "\n",
            "## Dependencies\n",
            "\n",
            "- **Timing and Format Definitions:** All timing intervals and transmission formats must reference sections 5.1.4, 5.1.4.1, 5.1.4.3.1.2 (stop codes), 5.1.6.1.1, 5.1.6.2, 5.1.6.3, 5.1.7 (switching time), 5.2.1.1, 5.2.1.2, 5.2.2.1, 5.2.2.2, 5.2.4.1, 5.2.5, 30.1.7, 30.2–30.4, 30.3 (message control), and TABLE V/X for definitions, codes, and operational sequencing.\n",
            "- **Signal and Electrical Definitions:** Logical values, voltage levels, pulse amplitudes, pulse widths, and source/receiver characteristics must be as per Figures 13, 15, 16, 17, 18–25; ensure correct application for outgoing/incoming lines.\n",
            "- **Serial Line Assignments:** All interface lines (frame, data clock, address data/clock, incoming/outgoing data, net control) and their directionality per Figure 16.\n",
            "- **Preamble/Stop Code Recognition:** Preamble frame and stop code definitions and timing per 5.1.4.1, 5.1.4.3.1.2, 5.2.2.2.\n",
            "- **Test Equipment:** Use calibrated, low-noise, high-precision measurement tools, including oscilloscopes, logic analyzers, and automated data acquisition for amplitude and timing.\n",
            "- **Figures and Diagrams:** Reference and adhere to all timing/waveform figures (13, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25) for each parameter tested.\n",
            "\n",
            "---\n",
            "\n",
            "## Conflicts\n",
            "\n",
            "- **Timeout/Interval Overlap:** Multiple timeouts (e.g., 7 ms, 7.2 ms, 12 ms, 40 ms, 80 ms, 500 µs, 1 ms, 8 frame intervals) must be tested independently; ensure processing delays or overlapping events do not affect compliance.\n",
            "- **Pulse Amplitude and Logic Level Variance:** Outgoing/incoming lines use different pulse amplitudes and logic level notations (e.g., –6 V, +6 V). Apply correct levels in both directions, per Figures 24/25.\n",
            "- **Signal Coincidence and Jitter:** Coincident signals (e.g., advance demand with frame/incoming data) may be ambiguous if hardware introduces jitter. Use high-resolution capture (≤10 ns) to verify overlap.\n",
            "- **Voltage Tolerance and Noise:** Net control and data line voltage tolerances may conflict under noisy or unstable supply. Use calibrated, low-noise supplies and verify all levels (± tolerances) under edge conditions.\n",
            "- **Demand Pulse Timing Interpretation:** \"Appropriate time\" for demand pulses is clarified as 6–8 frame intervals after advance demand (see Figure 19); ensure strict adherence.\n",
            "\n",
            "---\n",
            "\n",
            "## Test Rules\n",
            "\n",
            "### 1. **Frame Interval and Synchronization**\n",
            "\n",
            "1.1. **Frame Interval Measurement**\n",
            "   - Measure the interval between consecutive frame line assertions.\n",
            "   - Verify that the frame interval is 13.33 ms ±1% (for 50 Hz) or 22 ms ±1% (for 60 Hz) per Figures 18/19.\n",
            "   - Log all measured intervals for at least 100 consecutive cycles; no outliers permitted.\n",
            "\n",
            "1.2. **End-of-Frame to Next Frame**\n",
            "   - Confirm the duration between the end of each frame and the subsequent frame line assertion does not exceed 13 ms.\n",
            "\n",
            "---\n",
            "\n",
            "### 2. **Roll Call and Broadcast Operation Protocol**\n",
            "\n",
            "#### **Roll Call with Computer PU Address Selection Enabled**\n",
            "\n",
            "2.1. **Triggering Roll Call**\n",
            "   - Confirm DTS recognizes any of the following to initiate roll call: picket stop code, loss of signal presence, or manual transmit activation.\n",
            "   - Verify roll call is only initiated if computer PU address selection is enabled.\n",
            "\n",
            "2.2. **Switching Time and Preamble Frames**\n",
            "   - Measure DTS wait period for the switching interval per 5.1.7 before transmitting preamble frames (per 5.1.4.1).\n",
            "   - Ensure preamble frame timing is within ±1% of specification.\n",
            "\n",
            "2.3. **Advance Demand and Address Clocking**\n",
            "   - DTS must assert advance demand signal between switching interval end and first preamble frame (see Figure 21).\n",
            "   - Verify TDS responds with 7 address clock pulses within 60 ms of advance demand (Figure 23).\n",
            "   - For pulses 1–6: TDS sets corresponding address bits (LSB first); 7th pulse: message control bit (MSB last).\n",
            "   - Each address clock: 3.3 µs ±0.33 µs period; address data valid before and during each clock.\n",
            "\n",
            "2.4. **CID/EIR Signaling**\n",
            "   - Between start of first and end of second preamble frame, DTS sets code 4 (PTTA) interrupt on CID lines.\n",
            "   - After ≥4 µs, DTS asserts EIR line.\n",
            "   - Verify with oscilloscope; delay must be ≥4 µs, not exceeding subsequent event’s required timing.\n",
            "\n",
            "2.5. **Interrupt Acknowledge (IDA) Handling**\n",
            "   - TDS must read CID and assert IDA line for 2–15 µs within 7.2 ms of EIR activation.\n",
            "   - If IDA not asserted in time, DTS indicates lack of acknowledgment, reverts to PU address selection, and logs the event.\n",
            "   - Test both prompt and absent IDA cases.\n",
            "\n",
            "2.6. **External Function Word and EFA**\n",
            "   - TDS sets function word (PU address + message control bit) on COD lines.\n",
            "   - After ≥4 µs, TDS asserts EFA for 2–15 µs.\n",
            "   - If EFA not asserted within 40 ms after EIR, DTS handles as for IDA timeout.\n",
            "   - Test both logical 0 and 1 for message control bit.\n",
            "\n",
            "2.7. **Message Control Bit Detection**\n",
            "   - Verify DTS detects message control bit (bit 21); if logical 1, DTS transmits interrogation with message; if 0, standard interrogation.\n",
            "\n",
            "2.8. **Data Frame Transfer (ODR/ODA)**\n",
            "   - At second start code frame, DTS asserts ODR line to request data.\n",
            "   - TDS sets data on COD, asserts ODA after ≥4 µs for 2–15 µs.\n",
            "   - If ODA not asserted within 7 ms of ODR, DTS concludes no more data and performs end-of-data handling.\n",
            "\n",
            "2.9. **Iterative Data Transfer**\n",
            "   - Repeat ODR/ODA/data frame process until TDS ceases to respond with ODA, indicating end-of-data.\n",
            "\n",
            "2.10. **Stop Code/End-of-Data Handling**\n",
            "   - On lack of ODA response, DTS transmits DNCS stop code followed by picket address code.\n",
            "\n",
            "2.11. **Reset During Transmission**\n",
            "   - On reset, DTS sets code 2 interrupt on CID and asserts EIR after ≥4 µs.\n",
            "   - TDS must acknowledge with IDA within 7 ms for 2–15 µs; if not, DTS flags and retries as above.\n",
            "\n",
            "#### **Broadcast Operation (Short/Long)**\n",
            "\n",
            "2.12. **Manual Broadcast**\n",
            "   - Confirm broadcast is initiated only by manual transmit with DTS in broadcast mode.\n",
            "\n",
            "2.13. **CID/EIR for Broadcast**\n",
            "   - Before end of second preamble frame, DTS asserts code 7 (PTTB) on CID, then EIR after ≥4 µs.\n",
            "\n",
            "2.14. **IDA for Broadcast**\n",
            "   - TDS must assert IDA for 2–15 µs within 80 ms of EIR.\n",
            "   - If not, DTS transmits start and stop code per 5.1.4.\n",
            "\n",
            "2.15. **Broadcast Data Transfer**\n",
            "   - At second start code frame, DTS asserts ODR; TDS responds with COD/ODA (≥4 µs, 2–15 µs pulse).\n",
            "   - If ODA not asserted within 7 ms, DTS ends transmission.\n",
            "\n",
            "2.16. **Repeat/End-of-Data**\n",
            "   - Repeat broadcast data frame process; non-response to ODR ends transmission with picket stop code.\n",
            "\n",
            "2.17. **Reset During Broadcast**\n",
            "   - On reset, DTS asserts code 2 on CID and EIR after ≥4 µs; TDS must acknowledge as above.\n",
            "\n",
            "---\n",
            "\n",
            "### 3. **Serial Interface Protocol and Line Verification**\n",
            "\n",
            "3.1. **Line Connectivity and Direction**\n",
            "   - Confirm all interface lines (frame, data clock, incoming/outgoing data, address data/clock, net control) are connected and directionally correct per Figure 16.\n",
            "\n",
            "3.2. **Frame Line Signaling**\n",
            "   - DTS must assert frame line to indicate data available, demand, or advance demand (coincident with incoming data line).\n",
            "   - Use high-speed logic analyzer to confirm signal overlap ≤10 ns.\n",
            "\n",
            "3.3. **Incoming/Outgoing Data Lines**\n",
            "   - DTS must transfer data per TDS-generated clocks; in transmit, recirculate data; in receive, input data.\n",
            "   - Outgoing data line: TDS uses for data to DTS and recirculation fault pulses as required.\n",
            "\n",
            "3.4. **Data Clock Line**\n",
            "   - DTS must transfer/accept data per direction of clock signal (transmit/receive).\n",
            "\n",
            "3.5. **Net Control Line Voltage**\n",
            "   - Measure and verify:\n",
            "     - 0 VDC ±1 VDC when PU address selection enabled.\n",
            "     - +10 VDC ±1.5 VDC otherwise.\n",
            "\n",
            "---\n",
            "\n",
            "### 4. **Data and Address Format, Control Bit Handling**\n",
            "\n",
            "4.1. **DTS-to-TDS Data Frame Structure**\n",
            "   - Each frame: 2 control bits (C1, C2), then 24 data bits.\n",
            "   - Use bit-level capture to verify bit order and count.\n",
            "\n",
            "4.2. **Control Bit 1 (C1) – Quality Indication**\n",
            "   - Confirm C1 reflects message quality per TABLE X for all operating modes and parity of syndrome bits (Ko–K16).\n",
            "   - Inject errors to verify “Detect and Label”/“Detect and Correct” functions.\n",
            "\n",
            "4.3. **Control Bit 2 (C2) – Start Bit**\n",
            "   - For first frame of each message, C2 = 1; for all others, C2 = 0.\n",
            "   - Verify across multi-frame messages.\n",
            "\n",
            "4.4. **TDS-to-DTS Data Frame**\n",
            "   - Each frame: C1, C2, then 24 data bits.\n",
            "   - If C1 and C2 both = 1, DTS accepts data; if either = 0, DTS transmits stop code.\n",
            "\n",
            "4.5. **Address Field Format**\n",
            "   - 6-bit address (LSB first), 1 message control bit (MSB last).\n",
            "   - Test address and message control bit order and logic.\n",
            "\n",
            "---\n",
            "\n",
            "### 5. **Receive and Transmit Timing**\n",
            "\n",
            "5.1. **Receive Data Timing (DTS as Receiver)**\n",
            "   - After frame available pulse, TDS sends first 26 data clocks within 12 ms.\n",
            "   - Each clock pulse: 3.3 µs ±0.33 µs period, tLOW = 0.2 µs ±0.05 µs, tHIGH = 3.3 µs ±0.33 µs.\n",
            "   - For each clock, verify one data bit is placed on data-from-DTS line.\n",
            "   - ≥7 µs after 26th clock, send second 26 clocks within 500 µs.\n",
            "   - DTS must re-send identical data bits for second clock series.\n",
            "\n",
            "5.2. **Fault Indication (Recirculation)**\n",
            "   - If any bit mismatch between two 26-bit series, TDS sends recirculation fault pulse no sooner than 7 µs, no later than 500 µs after 26th clock.\n",
            "   - DTS must recognize fault, terminate transmission, and transmit stop code.\n",
            "   - Total time for both clock series and fault pulse ≤1 ms.\n",
            "\n",
            "5.3. **Data Sampling Window**\n",
            "   - Data-valid window (tDV): 0.6 µs ±0.1 µs relative to clock edge.\n",
            "   - TDS must be able to sample all 26 data bits within 12 ms window.\n",
            "\n",
            "5.4. **Setup/Hold Timing**\n",
            "   - Each data/address bit must meet ±0.1 µs setup/hold around clock edge (Figure 22).\n",
            "\n",
            "---\n",
            "\n",
            "### 6. **Demand/Advance Demand Pulses and Timing**\n",
            "\n",
            "6.1. **Advance Demand Pulse**\n",
            "   - DTS must issue advance demand between switching interval end and first preamble frame.\n",
            "   - Pulse width: 0.6 µs ±0.1 µs (Figure 21).\n",
            "\n",
            "6.2. **Demand Pulse Timing**\n",
            "   - Demand pulse must occur on frame line not less than 6 nor more than 8 frame intervals after advance demand (T₁ = 6–8 frames, Figure 19).\n",
            "   - Frame sync pulse: 0.3 µs ±0.3 µs.\n",
            "\n",
            "---\n",
            "\n",
            "### 7. **Stop Code Handling**\n",
            "\n",
            "7.1. **Stop Code Recognition and Action**\n",
            "   - On detection of stop code, DTS must inhibit frame available pulses for at least 8 frame intervals.\n",
            "   - Receipt is considered ended after absence of frame available for 8 intervals.\n",
            "\n",
            "---\n",
            "\n",
            "### 8. **Electrical Characteristics and Compliance**\n",
            "\n",
            "8.1. **Pulse Amplitudes and Widths**\n",
            "   - All outgoing (TDS→DTS) pulses: –6 V ±1 V, 200 ns ±50 ns width (measured at 50% amplitude, Figure 24).\n",
            "   - All incoming (DTS→TDS) pulses: +6 V ±1 V (logic 1), –6 V ±1 V (logic 0), 600 ns ±100 ns width (Figure 25).\n",
            "   - In absence of pulses: 0 V ±1 V.\n",
            "   - Source impedance: ≤1 Ω.\n",
            "\n",
            "8.2. **Pulse Rise and Fall Times**\n",
            "   - Outgoing: Rise/fall ≤0.08 µs (10–90%/90–10%).\n",
            "   - Incoming: Rise ≤0.15 µs, fall ≤0.10 µs.\n",
            "\n",
            "8.3. **Receiver Thresholds**\n",
            "   - Outgoing: Logic 0 = –1.5 V to +1 V; logic 1 = –4.5 V to –7 V.\n",
            "   - Incoming: Same thresholds apply.\n",
            "\n",
            "8.4. **Address/Data Pulse Setup and Hold**\n",
            "   - Each data/address bit must meet ±0.1 µs setup/hold window around clock edge.\n",
            "\n",
            "---\n",
            "\n",
            "### 9. **Test Strategies for Implicit/Ambiguous Requirements**\n",
            "\n",
            "9.1. **Signal Coincidence**\n",
            "   - For “coincident”/“immediate” requirements, measure interval between transitions; must be ≤0.1 µs unless otherwise specified.\n",
            "\n",
            "9.2. **Error Injection and Quality Testing**\n",
            "   - Inject bit and parity errors to verify C1 quality indication in all modes.\n",
            "\n",
            "9.3. **Timeout and Recovery**\n",
            "   - Test both successful and timeout scenarios for all timeouts (7 ms, 7.2 ms, 12 ms, 40 ms, 80 ms, etc.), ensuring correct fallback/recovery.\n",
            "\n",
            "9.4. **Voltage Robustness**\n",
            "   - Test at edge of specified voltage tolerances and under noisy power conditions.\n",
            "\n",
            "9.5. **Bit Order Verification**\n",
            "   - Confirm LSB/MSB order for address and data fields via bit-level captures.\n",
            "\n",
            "9.6. **Reproducibility**\n",
            "   - Run each timing/amplitude test over at least 100 cycles, ensuring 100% pass rate; document all failures/outliers.\n",
            "\n",
            "---\n",
            "\n",
            "### 10. **Documentation and Traceability**\n",
            "\n",
            "10.1. **Measurement and Logging**\n",
            "   - Log all measured values (amplitudes, pulse widths, rise/fall times, voltage levels, timing intervals) against their respective requirements.\n",
            "   - Reference standard sections and figure numbers for every parameter.\n",
            "\n",
            "10.2. **Test Reporting**\n",
            "   - Provide comprehensive test reports with cross-references to standard sections/figures.\n",
            "   - For ambiguous requirements, explicitly document test interpretation and justification.\n",
            "\n",
            "---\n",
            "\n",
            "**End of Combined Test Plan Section**\n",
            "============================================================\n",
            "\n",
            "--- Pair: Section 9: Pages 92-101 ---\n",
            "# DTS/TDS and Sidetone Interface Timing and Electrical Compliance\n",
            "\n",
            "**This section combines and harmonizes the requirements for the DTS/TDS main digital interface and the TDS computer nontactical sidetone test interface. It prescribes unified, explicit, stepwise test rules covering all required timing, protocol, and electrical characteristics for both primary and sidetone test interfaces.**\n",
            "\n",
            "---\n",
            "\n",
            "## Dependencies\n",
            "\n",
            "- **Standard Figures & References:**\n",
            "  - Figures 15, 18–26: All referenced figures provide timing diagrams, waveform shapes, and electrical parameters for each signal and protocol.\n",
            "  - 5.1.4.3.1.2, 5.2.2.2, 5.2.5, 5.1.7, 5.1.4.1: Definitions for stop codes, signal presence, preamble frames, switching intervals.\n",
            "  - 30.1.7, 30.3: DNCS roll call modes, message control bit definitions.\n",
            "  - Section 40 (for sidetone interface) and Figure 26 define sidetone-specific timing, protocol, and electrical details.\n",
            "- **Hardware Implementation:**\n",
            "  - Sidetone interface drivers must be open-collector transistors capable of sinking ≥20 mA.\n",
            "  - All interface receivers and drivers must comply with specified impedance and logic thresholds.\n",
            "- **Signal Definitions:**\n",
            "  - Clock, data, frame, and control lines for both interfaces are subject to defined pulse timing, ordering, and valid logic level margins.\n",
            "\n",
            "---\n",
            "\n",
            "## Conflicts\n",
            "\n",
            "- **Ambiguity in “Appropriate Time” for Demand Pulses:** Interpreted as “not less than 6 nor more than 8 frames after the advance demand signal” per Figure 19.\n",
            "- **Logic-Level Notation/Amplitude Variation:** Pulse amplitudes and logic levels differ between outgoing/incoming directions (–6 V vs +6 V, or 5 V for sidetone); always apply correct levels as per direction, interface, and figure reference.\n",
            "- **Open-Collector Sidetone Driver Topology:** Confirm actual hardware uses open-collector outputs; noncompliance with this may result from unforeseen logic family choices or pull-up arrangements.\n",
            "- **Sidetone Logic-High Level Scope:** Test and verify 5.0 V ±0.5 V logic-high at both driver output and receiver input.\n",
            "- **Missing Reference (APPENDIX D3) for Sidetone:** All sidetone interface tests must be based solely on information in Section 40 and Figure 26 until further documentation is available.\n",
            "- **Multi-Interface Signal Integrity:** Confirm that simultaneous operation of main and sidetone interfaces does not introduce electrical or timing interference.\n",
            "\n",
            "---\n",
            "\n",
            "## Test Rules\n",
            "\n",
            "### 1. General Test Setup\n",
            "\n",
            "1.1. Use calibrated, high-speed oscilloscopes and logic analyzers capable of nanosecond-level resolution for all timing and electrical measurements.  \n",
            "1.2. For each interface (main and sidetone), set up instrumentation to capture all relevant lines: data, clock, frame, control, and address as applicable.  \n",
            "1.3. For each test, perform at least 100 consecutive cycles and log all results to verify repeatability and to identify any outliers.\n",
            "\n",
            "---\n",
            "\n",
            "### 2. Main DTS/TDS Interface: Timing & Protocol\n",
            "\n",
            "#### 2.1. Frame, Clock, and Data Timing\n",
            "\n",
            "2.1.1. **Frame Interval:**  \n",
            "  - Measure interval between consecutive frame line assertions; must be 13.33 ms (50 Hz) or 22 ms (60 Hz) ±1% per Figure 18/19.\n",
            "\n",
            "2.1.2. **Clock/Frame Available:**  \n",
            "  - For each frame, DTS must assert the frame available line and generate exactly 26 clock pulses, spaced per timing diagrams.\n",
            "  - On each rising clock edge, confirm the presence of a new data bit on the corresponding data line.\n",
            "\n",
            "2.1.3. **Data Sampling Window:**  \n",
            "  - After frame assertion, the data-valid window (Interval 12) must last up to 12 ms.\n",
            "  - TDS must sample all 26 data bits within this window.\n",
            "\n",
            "2.1.4. **End-of-Frame to Next Frame:**  \n",
            "  - Confirm ≤13 ms between the end of current frame and the next frame assertion (Interval 15).\n",
            "\n",
            "#### 2.2. Fault and Stop Code Handling\n",
            "\n",
            "2.2.1. **TDS Fault Indication:**  \n",
            "  - If a fault is detected, TDS must send a fault pulse on data-to-DTS line 7–500 µs after the 26th clock pulse.\n",
            "  - Pulse width/timing must be measured and conform to requirements.\n",
            "\n",
            "2.2.2. **Stop Code:**  \n",
            "  - On stop code recognition, DTS must inhibit frame available pulses for ≥8 frame intervals.\n",
            "  - Confirm receipt is considered ended after ≥8 missing intervals.\n",
            "\n",
            "#### 2.3. Advance Demand, Demand, and Data Transfer\n",
            "\n",
            "2.3.1. **Advance Demand:**  \n",
            "  - DTS must send advance demand signal between switching interval start and first preamble frame (see Figure 21).\n",
            "\n",
            "2.3.2. **Address Pulses in Roll-Call Mode:**  \n",
            "  - TDS must send 7 address clock pulses within 60 ms of advance demand.\n",
            "  - First 6 pulses: correct address on address-data line; 7th: message control bit (see Figure 23).\n",
            "\n",
            "2.3.3. **Demand Pulse:**  \n",
            "  - Must be issued 6–8 frames after advance demand (see Figure 19).\n",
            "\n",
            "2.3.4. **Data Burst:**  \n",
            "  - Within 12 ms of demand pulse, TDS must issue 26 clock pulses, each with corresponding data bit.\n",
            "\n",
            "#### 2.4. Recirculation Test\n",
            "\n",
            "2.4.1. **Second Data Series:**  \n",
            "  - ≥7 µs after the first 26 clock pulses, TDS issues a second, identical 26-clock burst (within ≤500 µs total from end of first burst).\n",
            "\n",
            "2.4.2. **Echo Verification:**  \n",
            "  - DTS must echo each received bit on incoming data line in response to each second-set clock pulse.\n",
            "\n",
            "2.4.3. **Bit Match:**  \n",
            "  - TDS compares both 26-bit series; any mismatch triggers recirculation fault pulse, sent 7–500 µs after the second 26th clock.\n",
            "\n",
            "2.4.4. **Response to Recirculation Fault:**  \n",
            "  - DTS indicates fault, terminates transmission, and transmits stop code in place of data.\n",
            "  - Time for both series plus any fault pulse must be ≤1 ms.\n",
            "\n",
            "2.4.5. **Control Bit & Data Transfer Completion:**  \n",
            "  - If no fault: DTS checks control bits C1/C2.\n",
            "    - If both 1: transmit data, issue next frame demand.\n",
            "    - If either 0: transmit stop code.\n",
            "  - Repeat until done or fault.\n",
            "\n",
            "---\n",
            "\n",
            "### 3. Main DTS/TDS Interface: Electrical Characteristics\n",
            "\n",
            "#### 3.1. Pulse Amplitude & Width\n",
            "\n",
            "3.1.1. **Outgoing (TDS→DTS):**  \n",
            "  - Amplitude: –6 V ±1 V; width: 200 ns ±50 ns (at 50% amplitude, Figure 24).\n",
            "\n",
            "3.1.2. **Incoming (DTS→TDS):**  \n",
            "  - Logic 1: +6 V ±1 V; Logic 0: –6 V ±1 V; pulse width: 600 ns ±100 ns (Figure 25).\n",
            "\n",
            "3.1.3. **Idle State:**  \n",
            "  - Absent pulses: voltage must be 0 V ±1 V.\n",
            "\n",
            "3.1.4. **Source Impedance:**  \n",
            "  - ≤1 Ω for all transmitters.\n",
            "\n",
            "#### 3.2. Signal Rise/Fall Times\n",
            "\n",
            "3.2.1. **Outgoing:**  \n",
            "  - Rise/fall (10–90%): ≤0.08 µs.\n",
            "\n",
            "3.2.2. **Incoming:**  \n",
            "  - Rise: ≤0.15 µs; Fall: ≤0.10 µs.\n",
            "\n",
            "#### 3.3. Receiver Thresholds\n",
            "\n",
            "3.3.1.  \n",
            "  - Logic 0: –1.5 V to +1 V; Logic 1: –4.5 V to –7 V.\n",
            "\n",
            "#### 3.4. Clock, Data, and Sync Timing\n",
            "\n",
            "3.4.1. **Clock:**  \n",
            "  - tLOW = 0.2 µs ±0.05 µs; tHIGH = 3.3 µs ±0.33 µs; cycle ≈3.5 µs (Figure 20).\n",
            "\n",
            "3.4.2. **Data:**  \n",
            "  - Max width ≤1.2 µs; data-valid window tDV = 0.6 µs ±0.1 µs relative to clock edge.\n",
            "\n",
            "3.4.3. **Advance Demand/Data/Frame Sync:**  \n",
            "  - Advance demand/data: 0.6 µs ±0.1 µs; frame sync: 0.3 µs ±0.3 µs (Figure 21).\n",
            "\n",
            "#### 3.5. Address/Data Setup/Hold\n",
            "\n",
            "3.5.1.  \n",
            "  - Data bit setup/hold: ±0.1 µs around clock edge (Figure 22).\n",
            "\n",
            "#### 3.6. Documentation\n",
            "\n",
            "3.6.1.  \n",
            "  - Log all measured amplitudes, times, thresholds, and cross-reference to requirement and figure.\n",
            "\n",
            "---\n",
            "\n",
            "### 4. Sidetone Interface: Driver, Electrical, and Protocol Requirements\n",
            "\n",
            "#### 4.1. Driver and Sink Capability\n",
            "\n",
            "4.1.1.  \n",
            "  - Verify each sidetone interface driver (SREF, SCLK, SD) is open-collector and can sink ≥20 mA at <0.4 V drop.\n",
            "  - Document part number and output stage schematic.\n",
            "\n",
            "#### 4.2. Sidetone Frame (SREF) Pulse Timing\n",
            "\n",
            "4.2.1.  \n",
            "  - Trigger sidetone data transfer; measure SREF pulse.\n",
            "  - Confirm pulse high for 1.0 µs (0.7–1.3 µs allowed).\n",
            "  - SCLK burst must not begin <9 ns after SREF falls.\n",
            "\n",
            "#### 4.3. Sidetone Clock (SCLK) Characteristics\n",
            "\n",
            "4.3.1.  \n",
            "  - SCLK burst: 24 pulses per sidetone frame.\n",
            "  - Pulse period: 1.5 µs ±0.5 µs (1.0–2.0 µs).\n",
            "  - SCLK only present when sidetone data is being accepted.\n",
            "\n",
            "#### 4.4. Sidetone Data (SD) Protocol & Timing\n",
            "\n",
            "4.4.1.  \n",
            "  - In each sidetone frame, SD transmits 24 serial bits as six 4-bit nibbles.\n",
            "  - Data valid ≥0.3 µs before each SCLK rising edge; sampled on rising edge.\n",
            "  - Confirm bit order/grouping per Figure 26 (e.g., first two nibbles are 00, 01…).\n",
            "\n",
            "#### 4.5. Sidetone Electrical Characteristics\n",
            "\n",
            "4.5.1.  \n",
            "  - Output source impedance <100 Ω; receiver impedance >3 kΩ.\n",
            "  - Logic-high at receiver: 3.5–5.5 V (driver must drive 5.0 V ±0.5 V); logic-low: –0.5 to 1.5 V (driver must drive 0 V ±0.5 V).\n",
            "  - Measure at both output and input.\n",
            "\n",
            "#### 4.6. Sidetone Data Loopback for Test\n",
            "\n",
            "4.6.1.  \n",
            "  - Transmit data via radio sidetone circuit; confirm identical data is returned at sidetone interface for test/monitoring.\n",
            "\n",
            "#### 4.7. Sidetone Implicit/Unstated Verification\n",
            "\n",
            "4.7.1.  \n",
            "  - Confirm test equipment can access and decode SREF, SCLK, SD in real time.\n",
            "  - If ambiguity in bit mapping, cross-check with system integrator or use bit-by-bit comparison with reference.\n",
            "\n",
            "---\n",
            "\n",
            "### 5. Cross-Interface Testing and Signal Integrity\n",
            "\n",
            "5.1.  \n",
            "  - Operate main and sidetone interfaces simultaneously; monitor for electrical or timing interference.\n",
            "  - Confirm compliance for each interface independently and in the presence of the other.\n",
            "\n",
            "---\n",
            "\n",
            "### 6. Strategies for Ambiguities and Test Reproducibility\n",
            "\n",
            "6.1.  \n",
            "  - For any “coincident” or “immediate” timing, measure inter-signal delays and require ≤0.1 µs unless otherwise stated in the figures.\n",
            "  - For programmable or multi-frame intervals, test both minimum and maximum values.\n",
            "  - All timing/electrical tests must be repeated for minimum 100 cycles; log and investigate all failures or outliers.\n",
            "\n",
            "---\n",
            "\n",
            "### 7. Documentation and Traceability\n",
            "\n",
            "7.1.  \n",
            "  - For every parameter tested (timing, amplitude, threshold, protocol), log the measured value, test condition, and associated requirement/figure reference.\n",
            "  - Maintain a cross-reference matrix linking each test to the relevant MIL-STD-188 section, figure, and paragraph.\n",
            "  - Ensure all test results are sufficient for later quality audits and compliance reviews.\n",
            "\n",
            "---\n",
            "\n",
            "**Note:** All tests must be performed using calibrated equipment, with results referenced to the specified figures and standard paragraphs. When additional documentation (e.g., APPENDIX D3) becomes available, update the test plan and repeat any affected tests.\n",
            "============================================================\n",
            "\n",
            "--- Pair: Section 7: Pages 72-81 ---\n",
            "# Integrated Test Plan for TDS–DTS Interrupts, Data Transfer, Roll Call, Broadcast, and Serial Interface Protocol\n",
            "\n",
            "## Dependencies\n",
            "\n",
            "- **Reference Documents and Sections:**\n",
            "  - Start, stop, and address code specifications: 5.1.4.3.1.1, 5.1.4.3.1.2, 5.1.4.3.1.3, 5.2.2.1, 5.2.2.2, 5.2.2.3, 5.2.5, 5.1.6.2, 5.1.6.3, 5.1.6.1.1a, 5.1.6.1.1b, 5.1.7, 5.1.4.1, 5.2.1.1, 5.2.1.2, 5.2.2.1, 5.2.4.1.\n",
            "  - Data bit assignments: Table IX (TDS-DTS), Table X (C1/C2 quality bits).\n",
            "  - Timing diagrams and waveform references: Figures 12–15, 16–18, 18–23.\n",
            "  - Control and signal line conventions: MIL-STD-1397; CID, COD, EIR, IDR, ODR, ODA, EFA, IDA.\n",
            "  - Hardware: 3-bit CID, 24-bit COD lines, supporting control lines.\n",
            "  - Voltage requirements: +10.0 VDC ±1.5 VDC, 0 VDC ±1.0 VDC (net control line).\n",
            "- **Equipment:** \n",
            "  - High-resolution oscilloscopes and logic analyzers for timing and signal coincidence checks.\n",
            "  - Calibrated voltage sources and noise-immunity test setups.\n",
            "  - Bit-level data capture and error injection tools.\n",
            "- **Prior Setup:** \n",
            "  - Correct logical assignment and directionality of interface lines according to Figures 16–17.\n",
            "  - Synchronization with system clocks; environmental variation controls for worst-case timing.\n",
            "\n",
            "---\n",
            "\n",
            "## Conflicts\n",
            "\n",
            "- **Ambiguous Reset and Timeout Handling:**\n",
            "  - Reset effects on ongoing/multi-frame transfer are not fully detailed.  \n",
            "    *Mitigation:* Test resets at all phases (pre/post EOR, mid-frame, while awaiting handshakes).\n",
            "- **Timeout Overlaps:**\n",
            "  - Similar timeouts (7 ms, 7.2 ms, 40 ms, 80 ms) risk overlap/misinterpretation.  \n",
            "    *Mitigation:* Independently verify and isolate each timeout event, ensuring no processing-induced drift.\n",
            "- **Signal Coincidence and Jitter:**\n",
            "  - Hardware jitter may blur required signal overlaps (e.g., frame and data lines).  \n",
            "    *Mitigation:* Use sub-10 ns resolution for verifying overlaps.\n",
            "- **Voltage Tolerance:**\n",
            "  - Noise or drift can push control voltages outside limits.  \n",
            "    *Mitigation:* Test at voltage extremes and under simulated noise.\n",
            "- **Bit/Frame Formatting:**\n",
            "  - Bit order ambiguity (LSB/MSB) or control bit misalignment may cause data misinterpretation.  \n",
            "    *Mitigation:* Validate with bit-level capture and cross-reference with specified tables.\n",
            "\n",
            "---\n",
            "\n",
            "## Test Rules\n",
            "\n",
            "### 1. Interrupt Code Generation and Recognition\n",
            "\n",
            "**1.1. Validate All CID Code-to-Function Mappings:**\n",
            "- Cycle CID lines through all states (000–111).\n",
            "- For each state:\n",
            "  - Confirm mapped function: code 2 (reset), code 3 (EOR), code 4 (PTTA), code 5 (PTTD), code 6 (PTR), code 7 (PTTB); document that codes 0 and 1 have no assigned function.\n",
            "  - For each function, simulate trigger condition (e.g., stop code for EOR).\n",
            "  - Confirm correct interrupt output to TDS and correct system response.\n",
            "\n",
            "**1.2. Test Interrupt Timing and Handshake:**\n",
            "- For each interrupt, measure delay from trigger event to:\n",
            "  - CID code assertion.\n",
            "  - EIR line activation (≥4 µs after CID).\n",
            "  - IDA acknowledgment from TDS (2–15 µs pulse, within specified timeout).\n",
            "- For each, verify correct fallback if acknowledgment not received.\n",
            "\n",
            "### 2. Handshake Protocols: IDR/IDA and ODR/ODA/EFA\n",
            "\n",
            "**2.1. CID/IDR/IDA:**\n",
            "- When DTS presents data on CID:\n",
            "  - Set IDR, await TDS IDA pulse (2–15 µs, within 7 ms).\n",
            "  - If IDA not received in time, log non-acknowledgment and validate DTS error/fallback sequence.\n",
            "\n",
            "**2.2. COD/ODR/ODA/EFA:**\n",
            "- When DTS asserts ODR:\n",
            "  - TDS must present valid data/PU address on COD, then assert ODA (or EFA for external function word) ≥4 µs later for 2–15 µs.\n",
            "  - ODR must be reset by DTS upon ODA/EFA detection or after timeout (6.8 ms for data, 40 ms for EFA).\n",
            "  - If ODA/EFA not asserted in time, DTS must halt/fallback.\n",
            "\n",
            "**2.3. Repeat Handshake Sequences:**\n",
            "- For multi-frame transfers, repeat handshake for each frame.\n",
            "- If TDS does not respond to ODR within timeout, DTS must send stop code/address as appropriate.\n",
            "\n",
            "### 3. Roll Call and Broadcast Operation\n",
            "\n",
            "**3.1. Roll Call with Computer PU Address Selection Enabled:**\n",
            "- Initiate roll call by:\n",
            "  - Simulating picket stop code detection, loss of signal, or manual activation.\n",
            "  - DTS must observe switching time (5.1.7), transmit preamble (5.1.4.1).\n",
            "  - Between first and second preamble, set CID to code 4 (PTTA), assert EIR after ≥4 µs.\n",
            "  - TDS must acknowledge (IDA, 2–15 µs) within 7.2 ms.\n",
            "  - If not, DTS switches to PU address selection per 5.2.1.1 (fallback to 30.3.2.1 protocol).\n",
            "- TDS must place external function word (PU address + message control) on COD, assert EFA ≥4 µs later for 2–15 µs.\n",
            "- If EFA not detected within 40 ms, DTS falls back as above.\n",
            "- DTS checks message control bit (bit 21): if 1, transmit with message; if 0, interrogation only.\n",
            "- At second start code frame:\n",
            "  - DTS asserts ODR, TDS responds with data/ODA handshake as above (response within 7 ms).\n",
            "  - Repeat until TDS signals no more data (absence of ODA), DTS then transmits stop code/address.\n",
            "\n",
            "**3.2. Roll Call with PU Address Selection Disabled:**\n",
            "- Same as above, but after EIR, TDS has 80 ms to acknowledge (IDA).\n",
            "- On failure, DTS transmits start/stop codes and address (if DNCS).\n",
            "- Data handshakes as above; timeouts as specified (6.8 ms for ODA).\n",
            "\n",
            "**3.3. Broadcast Operations (Short/Long):**\n",
            "- Manually activate broadcast mode on DTS.\n",
            "- Before end of second preamble, set CID to code 7 (PTTB), assert EIR after ≥4 µs.\n",
            "- TDS must acknowledge (IDA, 2–15 µs) within 80 ms.\n",
            "- If acknowledged, at second start code frame, DTS asserts ODR, TDS responds with data/ODA handshake as above.\n",
            "- Repeat until last frame; after final ODR without ODA, DTS transmits stop code/address.\n",
            "- On reset during broadcast, follow reset protocol (see section 4).\n",
            "\n",
            "### 4. Reset Handling\n",
            "\n",
            "- At any phase (receive, transmit, preamble, handshake):\n",
            "  - Simulate reset activation.\n",
            "  - DTS sets CID to code 2, after ≥4 µs asserts EIR.\n",
            "  - TDS must acknowledge (IDA, 2–15 µs) within 7 ms.\n",
            "  - If not, DTS flags non-acknowledgment and terminates sequence as per operational context (after EOR, after address, etc.).\n",
            "- Test resets before, during, and after handshakes, data transfer, and broadcast; document state restoration or fallback per requirements.\n",
            "\n",
            "### 5. Serial Interface Characteristics and Data Format\n",
            "\n",
            "**5.1. Interface Line Verification:**\n",
            "- Validate correct connectivity, direction, and logical assignment per Figures 16–17:\n",
            "  - CID, COD, EIR, IDR, ODR, ODA, EFA, IDA, frame, data clock, address data/clock, net control.\n",
            "- For each line, confirm:\n",
            "  - Correct logic levels (+10.0 VDC ±1.5 VDC, 0 VDC ±1.0 VDC as applicable; verify with oscilloscope at edge conditions).\n",
            "  - Correct direction during transmit/receive/broadcast/roll call.\n",
            "\n",
            "**5.2. Frame Line and Data Clocking:**\n",
            "- DTS must generate frame signal to indicate data available/demand/advance demand; test for precise coincidence with incoming data lines (≤10 ns jitter).\n",
            "- Data transfer (in both directions) must be clocked by the appropriate party (data clock, address clock); test with bit-level analyzers.\n",
            "\n",
            "**5.3. Data and Address Frame Format:**\n",
            "- Each frame: 2 control bits (first), 24 data bits.\n",
            "- Control Bit 1 (C1): message quality per Table X; inject errors and verify “Detect and Label”/“Detect and Correct” response.\n",
            "- Control Bit 2 (C2): first frame = 1, subsequent frames = 0.\n",
            "- Address field: 6 bits (LSB first), followed by message control bit (MSB last, 1=IWM, 0=IM).\n",
            "- For TDS-to-DTS: if C1/C2 = 1, DTS transmits data; else, stop code.\n",
            "- Validate bit and frame order using captured traces; compare with Table IX/X and referenced sections.\n",
            "\n",
            "### 6. Timing Requirements and Waveform Validation\n",
            "\n",
            "**6.1. Bit Cell and Frame Timings:**\n",
            "- CID bit cell: ≥4 µs.\n",
            "- Inter-bit interval: ≤7 ms.\n",
            "- IDA pulse: 2–15 µs (test min, max, and midpoint).\n",
            "- All timeouts (IDA, ODA, EFA): test at nominal, lower, and upper limits (7 ms, 7.2 ms, 6.8 ms, 40 ms, 80 ms, as applicable).\n",
            "- Frame length: ≤7 ms; inter-frame gap: ≥80 ms.\n",
            "\n",
            "**6.2. Receive and Transmit Sequence Timings:**\n",
            "- Receive:\n",
            "  - DTS recognizes start code, asserts frame available within one frame interval.\n",
            "  - TDS sends 26 data clocks within 12 ms after frame available; DTS sets one data bit per clock.\n",
            "  - TDS sends second 26 clocks ≥7 µs after first, total ≤500 µs; DTS resends identical data bits.\n",
            "- Transmit:\n",
            "  - “Prepare to transmit” asserted ≥4 µs before first on-air pulse.\n",
            "  - ODR/ODA and EFA handshakes as above.\n",
            "- Use timing diagrams (Figures 12–15, 18–23) to cross-verify all measured intervals.\n",
            "\n",
            "### 7. Error Injection and Edge Case Testing\n",
            "\n",
            "- For each handshake, timeout, and data/ack sequence:\n",
            "  - Inject deliberate errors (e.g., parity, timing, missing/extra pulses).\n",
            "  - Verify C1/C2 indicators; ensure fallback and error responses are per protocol.\n",
            "- For voltage tolerance, apply noise/overvoltage within specified limits; verify no false transitions.\n",
            "- For signal overlaps, measure and document any jitter or misalignment impacts on protocol.\n",
            "\n",
            "### 8. Documentation and Cross-Verification\n",
            "\n",
            "- For each test, record:\n",
            "  - Setup, initial state, precise timings, voltages, data patterns.\n",
            "  - References to corresponding figures/tables/sections.\n",
            "  - Observed system responses (including fallbacks and errors).\n",
            "  - Any deviations or ambiguities encountered.\n",
            "- Cross-reference with all cited sections, tables, and figures for compliance.\n",
            "\n",
            "---\n",
            "\n",
            "## Summary\n",
            "\n",
            "This integrated test plan encompasses all required procedures for verifying the TDS–DTS interrupt, data transfer, handshake, roll call, broadcast, and serial interface protocols. Every step is specified with explicit verification actions, timing, voltage, signal, and data format details, with comprehensive coverage of normal, error, and edge-case scenarios. All test points are to be instrumented and validated with reference to official tables and timing diagrams, with special attention to dependencies, potential conflicts, and fallback/recovery logic.\n",
            "============================================================\n",
            "[pandoc] pandoc 2.9.2.1\n",
            "Test plan saved to /GD/My Drive/JITC/military_standards_pdf/MIL-STD-188-Auto-TestPlan.docx (from=markdown+raw_attribute+fenced_code_blocks+fenced_divs+pipe_tables+autolink_bare_uris)\n"
          ]
        }
      ]
    }
  ]
}