Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date             : Tue Mar 20 13:55:22 2018
| Host             : ALINX000008-PC running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
| Design           : top
| Device           : xc7a35tfgg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.325        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.256        |
| Device Static (W)        | 0.069        |
| Effective TJA (C/W)      | 2.8          |
| Max Ambient (C)          | 84.1         |
| Junction Temperature (C) | 25.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.003 |        5 |       --- |             --- |
| Slice Logic              |     0.002 |     1539 |       --- |             --- |
|   LUT as Logic           |     0.002 |      555 |     20800 |            2.67 |
|   Register               |    <0.001 |      687 |     41600 |            1.65 |
|   CARRY4                 |    <0.001 |       18 |      8150 |            0.22 |
|   BUFG                   |    <0.001 |        4 |        32 |           12.50 |
|   LUT as Distributed RAM |    <0.001 |       24 |      9600 |            0.25 |
|   F7/F8 Muxes            |    <0.001 |       11 |     32600 |            0.03 |
|   Others                 |    <0.001 |       98 |       --- |             --- |
|   BUFR                   |     0.000 |        1 |        92 |            1.09 |
|   LUT as Shift Register  |     0.000 |        3 |      9600 |            0.03 |
| Signals                  |     0.002 |     1115 |       --- |             --- |
| MMCM                     |     0.216 |        3 |         5 |           60.00 |
| I/O                      |     0.032 |       23 |       250 |            9.20 |
| Static Power             |     0.069 |          |           |                 |
| Total                    |     0.325 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.020 |       0.010 |      0.010 |
| Vccaux    |       1.800 |     0.149 |       0.136 |      0.013 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 2.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+------------------+---------------------------------+-----------------+
| Clock            | Domain                          | Constraint (ns) |
+------------------+---------------------------------+-----------------+
| clk_out1_clk_ref | clk_refm0/inst/clk_out1_clk_ref |             5.0 |
| clkfbout_clk_ref | clk_refm0/inst/clkfbout_clk_ref |            20.0 |
| sys_clk          | sys_clk                         |            20.0 |
+------------------+---------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------+-----------+
| Name                               | Power (W) |
+------------------------------------+-----------+
| top                                |     0.256 |
|   clk_refm0                        |     0.106 |
|     inst                           |     0.106 |
|   dvi2rgb_m0                       |     0.094 |
|     DataDecoders[0].DecoderX       |     0.011 |
|       ChannelBondX                 |    <0.001 |
|         pFIFO_reg_0_31_0_5         |    <0.001 |
|         pFIFO_reg_0_31_6_9         |    <0.001 |
|       InputSERDES_X                |     0.010 |
|       PhaseAlignX                  |    <0.001 |
|       SyncBaseOvf                  |    <0.001 |
|         SyncAsyncx                 |    <0.001 |
|       SyncBaseRst                  |    <0.001 |
|         SyncAsyncx                 |    <0.001 |
|     DataDecoders[1].DecoderX       |     0.011 |
|       ChannelBondX                 |    <0.001 |
|         pFIFO_reg_0_31_0_5         |    <0.001 |
|         pFIFO_reg_0_31_6_9         |    <0.001 |
|       InputSERDES_X                |     0.010 |
|       PhaseAlignX                  |    <0.001 |
|       SyncBaseOvf                  |    <0.001 |
|         SyncAsyncx                 |    <0.001 |
|       SyncBaseRst                  |    <0.001 |
|         SyncAsyncx                 |    <0.001 |
|     DataDecoders[2].DecoderX       |     0.011 |
|       ChannelBondX                 |    <0.001 |
|         pFIFO_reg_0_31_0_5         |    <0.001 |
|         pFIFO_reg_0_31_6_9         |    <0.001 |
|       InputSERDES_X                |     0.010 |
|       PhaseAlignX                  |    <0.001 |
|       SyncBaseOvf                  |    <0.001 |
|         SyncAsyncx                 |    <0.001 |
|       SyncBaseRst                  |    <0.001 |
|         SyncAsyncx                 |    <0.001 |
|     GenerateBUFG.ResyncToBUFG_X    |    <0.001 |
|     GenerateDDC.DDC_EEPROM         |     0.002 |
|       I2C_SlaveController          |     0.001 |
|         GlitchF_SCL                |    <0.001 |
|         GlitchF_SDA                |    <0.001 |
|         SyncSCL                    |    <0.001 |
|         SyncSDA                    |    <0.001 |
|     LockLostReset                  |     0.000 |
|       SyncAsyncx                   |     0.000 |
|     TMDS_ClockingX                 |     0.058 |
|       LockLostReset                |    <0.001 |
|         SyncAsyncx                 |    <0.001 |
|       MMCM_LockSync                |    <0.001 |
|       RdyLostReset                 |    <0.001 |
|         SyncAsyncx                 |    <0.001 |
|   hdmi_ddc_scl_iobuf               |     0.000 |
|   hdmi_ddc_sda_iobuf               |     0.000 |
|   rgb2dvi_m0                       |     0.056 |
|     ClockGenInternal.ClockGenX     |     0.055 |
|       LockLostReset                |     0.000 |
|         SyncAsyncx                 |     0.000 |
|       PLL_LockSyncAsync            |     0.000 |
|     ClockSerializer                |    <0.001 |
|     DataEncoders[0].DataEncoder    |    <0.001 |
|     DataEncoders[0].DataSerializer |    <0.001 |
|     DataEncoders[1].DataEncoder    |    <0.001 |
|     DataEncoders[1].DataSerializer |    <0.001 |
|     DataEncoders[2].DataEncoder    |    <0.001 |
|     DataEncoders[2].DataSerializer |    <0.001 |
|     LockLostReset                  |     0.000 |
|       SyncAsyncx                   |     0.000 |
+------------------------------------+-----------+


