Metric,Value
design__instance__count,37
design__instance__area,317.805
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__die__bbox,0.0 0.0 35.03 45.75
design__core__bbox,5.52 10.88 29.44 32.64
design__io,8
design__die__area,1602.62
design__core__area,520.499
design__instance__count__stdcell,37
design__instance__area__stdcell,317.805
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.610577
design__instance__utilization__stdcell,0.610577
design__instance__count__class:inverter,1
design__instance__count__class:sequential_cell,4
design__instance__count__class:multi_input_combinational_cell,22
flow__warnings__count,1
flow__errors__count,0
floorplan__design__io,8
design__io__hpwl,204121
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,51.673
design__instance__displacement__mean,1.396
design__instance__displacement__max,9.075
route__wirelength__estimated,447.795
design__violations,0
design__instance__count__class:timing_repair_buffer,7
design__instance__count__class:clock_buffer,3
antenna__violating__nets,0
antenna__violating__pins,0
route__net,41
route__net__special,2
route__drc_errors__iter:1,6
route__wirelength__iter:1,486
route__drc_errors__iter:2,7
route__wirelength__iter:2,487
route__drc_errors__iter:3,5
route__wirelength__iter:3,491
route__drc_errors__iter:4,0
route__wirelength__iter:4,484
route__drc_errors,0
route__wirelength,484
route__vias,240
route__vias__singlecut,240
route__vias__multicut,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,0
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.00008596482075517997
power__switching__total,0.000020641709852498025
power__leakage__total,3.4803090964707906E-10
power__total,0.00010660687985364348
clock__skew__worst_hold__corner:nom_tt_025C_1v80,0.0006996209365419816
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.0006996209365419816
timing__hold__ws__corner:nom_tt_025C_1v80,0.5591616217205815
timing__setup__ws__corner:nom_tt_025C_1v80,-4990.754546446681
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,-20724.97467858765
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,-4990.754546446681
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.559162
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,8
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,0
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,0.00109026679659237
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.00109026679659237
timing__hold__ws__corner:nom_ss_100C_1v60,1.0761252193939537
timing__setup__ws__corner:nom_ss_100C_1v60,-4991.45576688158
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-20729.98963251506
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-4991.45576688158
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,1.076125
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,8
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,0
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,0.0005080380704367695
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.0005080380704367695
timing__hold__ws__corner:nom_ff_n40C_1v95,0.35942666527074624
timing__setup__ws__corner:nom_ff_n40C_1v95,-4990.483971765251
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,-20723.084748543915
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,-4990.483971765251
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.359427
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,8
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,0.0012403411981904697
clock__skew__worst_setup,0.00044438065596197
timing__hold__ws,0.35585788101273214
timing__setup__ws,-4991.467135565674
timing__hold__tns,0.0
timing__setup__tns,-20730.09149592454
timing__hold__wns,0
timing__setup__wns,-4991.467135565674
timing__hold_vio__count,0
timing__hold_r2r__ws,0.355858
timing__hold_r2r_vio__count,0
timing__setup_vio__count,72
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
timing__unannotated_net__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,0
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,0
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,0.0006145639726623115
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.0006145639726623115
timing__hold__ws__corner:min_tt_025C_1v80,0.5540481563691443
timing__setup__ws__corner:min_tt_025C_1v80,-4990.749089478316
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,-20724.92738486182
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,-4990.749089478316
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.554048
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,8
timing__setup_r2r__ws__corner:min_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,0
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,0
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,0.000961314388635135
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.000961314388635135
timing__hold__ws__corner:min_ss_100C_1v60,1.0666671181573761
timing__setup__ws__corner:min_ss_100C_1v60,-4991.446217186941
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-20729.91323495795
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-4991.446217186941
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,1.066667
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,8
timing__setup_r2r__ws__corner:min_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,0
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,0
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,0.00044438065596197
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.00044438065596197
timing__hold__ws__corner:min_ff_n40C_1v95,0.35585788101273214
timing__setup__ws__corner:min_ff_n40C_1v95,-4990.480333786341
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,-20723.055644712636
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,-4990.480333786341
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.355858
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,8
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,0
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,0.0008027051472938479
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.0008027051472938479
timing__hold__ws__corner:max_tt_025C_1v80,0.5649503247346928
timing__setup__ws__corner:max_tt_025C_1v80,-4990.761367657137
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,-20725.031067260756
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,-4990.761367657137
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.564950
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,8
timing__setup_r2r__ws__corner:max_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,0
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,0
design__max_fanout_violation__count__corner:max_ss_100C_1v60,0
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,0.0012403411981904697
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.0012403411981904697
timing__hold__ws__corner:max_ss_100C_1v60,1.0864244256177753
timing__setup__ws__corner:max_ss_100C_1v60,-4991.467135565674
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-20730.09149592454
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-4991.467135565674
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,1.086424
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,8
timing__setup_r2r__ws__corner:max_ss_100C_1v60,Infinity
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,0
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,0
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,0.0005883488307519352
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.0005883488307519352
timing__hold__ws__corner:max_ff_n40C_1v95,0.3626935243686744
timing__setup__ws__corner:max_ff_n40C_1v95,-4990.488519238889
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,-20723.11930934356
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,-4990.488519238889
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.362694
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,8
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,Infinity
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,0
timing__unannotated_net_filtered__count,0
