URL: http://www-cs-faculty.stanford.edu/~koza/GPfpga.ps
Refering-URL: http://www-cs-faculty.stanford.edu/~koza/List1997.html
Root-URL: 
Email: koza@cs.stanford.edu  forrest@evolute.com  hutch@Convergent-Design.com  bade@Convergent-Design.com  makeane@ix.netcom.com  dandre@cs.berkeley.edu  
Title: Rapidly Reconfigurable Field-Programmable Gate Arrays for Accelerating Fitness Evaluation in Genetic Programming  Convergent Design, L.L.C.  
Author: John R. Koza Forrest H Bennett III Jeffrey L. Hutchings E. Hollyhock Stephen L. Bade Martin A. Keane David Andre 
Web: http://www-cs faculty.stanford.edu/~koza/  
Address: Stanford, California 94305-9020  Stanford, California 94305  Salt Lake City, UT 84121  379 North, 900 East Orem, UT, 84097  5733 West Grover Chicago, Illinois 60630  Berkeley, California  
Affiliation: Computer Science Dept. Stanford University  Visiting Scholar Computer Science Dept. Stanford University  Hill  Convergent Design, L.L.C.  Martin Keane Inc.  Computer Science Division University of California  
Abstract: The dominant component of the computational burden of solving n o n trivial p r o b l e m s w i t h evolutionary algorithms is the task of measuring the fitness of each individual in each generation of the evolving population. The advent of r a p i d l y r e c o n f i g u r a b l e f i e l d - programmable gate arrays (FPGAs) and the idea of evolvable hardware opens the possiblity of e m b o d y i n g each individual of the evolving population into hardware for the purpose of accelerating the time-consuming fitness evaluation task This paper demonstrates how the massive parallelism of the rapidly r e c o n f i g u r a b l e X i l i n x X C 6 2 1 6 FPGA can be exploited to accelerate the computationally burdensome fitness evaluation task of genetic programming. The work was done on Virtual Computing Corporation's low-cost HOTS expansion board for PC type computers. A 16-step 7-sorter was evolved that has two fewer steps than the sorting network described in the 1962 O'Connor and Nelson patent on sorting networks and that has the same number of steps as the minimal 7-sorter that was devised by Floyd and Knuth subsequent to the patent. 
Abstract-found: 1
Intro-found: 1
Reference: <editor> ACM. </editor> <booktitle> 1997. Proceedings of the ACM Fifth International Symposium on Field Programmable Gate Arrays. </booktitle> <address> New York, NY: </address> <publisher> ACM Press. </publisher>
Reference-contexts: Sources of additional information on recent research on FPGAs is described in the proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (IEEE 1996), the ACM International Symposium on Field-Programmable Gate Arrays <ref> (ACM 1997) </ref>, the Oxford International Workshop on Field Programmable Logic and Applications (Moore and Luk 1995); and the International Workshop on Field-Programmable Gate Arrays and Applications (Grunbacher and Hartenstein 1993). 3 .
Reference: <editor> Angeline, Peter J. and Kinnear, Kenneth E. Jr. (editors). </editor> <booktitle> 1996. Advances in Genetic Programming 2. </booktitle> <address> Cambridge, MA: </address> <publisher> The MIT Press. </publisher>
Reference: <author> Brown, Stephen D., Francis, Robert J., Rose, Jonathan, and Vranesic, Zvonko G. </author> <year> 1992. </year> <title> Field Programmable Gate Arrays. </title> <address> Boston, MA: </address> <publisher> Kluwer. </publisher>
Reference: <author> Chan, Pak K. and Mourad, Samiha. </author> <year> 1994. </year> <title> Digital Design Using Field Programmable Gate Arrays. </title> <address> Englewood Cliffs, NJ: </address> <publisher> PTR Prentice Hall. </publisher>
Reference: <author> Grunbacher, Herbert and Hartenstein, Reiner W. </author> <title> (Editors). 1993 Field Programmable Gate Arrays: Architectures and Tools for Rapid Prototyping. </title> <booktitle> Second International Workshop on Field Programmable Gate Arrays and Applications, Vienna, Austria, August/September 1992 Selected Papers. Lecture Notes in Computer Science, </booktitle> <volume> Volume 705. </volume> <publisher> Berlin: Springer-Verlag. </publisher>
Reference-contexts: described in the proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines (IEEE 1996), the ACM International Symposium on Field-Programmable Gate Arrays (ACM 1997), the Oxford International Workshop on Field Programmable Logic and Applications (Moore and Luk 1995); and the International Workshop on Field-Programmable Gate Arrays and Applications <ref> (Grunbacher and Hartenstein 1993) </ref>. 3 . Reconfigurability Versus Rapid Reconfigurability The previous section described the kind of reconfigurability that has been commercially available for about a decade with field programmable gate arrays.
Reference: <author> Higuchi, Tetsuya, Niwa, Tatsuya, Tanaka, Toshio, Iba, Hitoshi, de Garis, Hugo, and Furuya, Tatsumi. </author> <year> 1993a. </year> <editor> In Meyer, Jean-Arcady, Roitblat, Herbert L. and Wilson, Stewart W. (editors). </editor> <booktitle> From Animals to Animats 2: Proceedings of the Second International Conference on Simulation of Adaptive Behavior. </booktitle> <address> Cambridge, MA: </address> <publisher> The MIT Press. </publisher> <year> 1993. </year> <pages> Pages 417 424. </pages>
Reference: <author> Higuchi, Tetsuya, Niwa, Tatsuya, Tanaka, Toshio, Iba, Hitoshi, de Garis, Hugo, and Furuya, Tatsumi. </author> <year> 1993b. </year> <title> Evolvable Hardware Genetic-Based Generation of Electric Circuitry at Gate and Hardware Description Language (HDL) Levels. </title> <type> Electrotechnical Laboratory technical report 93-4. </type> <institution> Tsukuba, Japan: Electrotechnical Laboratory. </institution> <note> Higuchi, </note> <editor> Tetsuya (editor). </editor> <booktitle> 1997. Proceedings of International Conference on Evolvable Systems: From Biology to Hardware (ICES-96). Lecture Notes in Computer Science. </booktitle> <volume> Volume 1259. </volume> <publisher> Berlin: Springer-Verlag. </publisher>
Reference: <author> Hillis, W. Daniel. </author> <year> 1990. </year> <title> Coevolving parasites improve simulated evolution as an optimization procedure. </title> <editor> In Forrest, Stephanie (editor). </editor> <title> Emergent Computation: Self-Organizing, Collective, </title> <booktitle> and Cooperative Computing Networks. </booktitle> <address> Cambridge, MA: </address> <publisher> The MIT Press. </publisher>
Reference: <author> Hillis, W. Daniel. </author> <year> 1992. </year> <title> Coevolving parasites improve simulated evolution as an optimization procedure. </title> <editor> In Langton, Christopher, Taylor, Charles, Farmer, J. Doyne, and Rasmussen, Steen (editors). </editor> <booktitle> Artificial Life II, SFI Studies in the Sciences of Complexity. Volume X. </booktitle> <address> Redwood City, CA: </address> <publisher> Addison-Wesley. </publisher> <pages> Pages 313-324. </pages>
Reference: <author> Holland, John H. </author> <year> 1975. </year> <booktitle> Adaptation in Natural and Artificial Systems. </booktitle> <address> Ann Arbor, MI: </address> <publisher> University of Michigan Press. </publisher>
Reference: <author> Holland, John H. l986. </author> <title> Escaping brittleness: The possibilities of general-purpose learning algorithms applied to parallel rule-based systems. </title> <editor> In Michalski, Ryszard S., Carbonell, Jaime G. and Mitchell, Tom M. (editors). </editor> <booktitle> Machine Learning: An Artificial Intelligence Approach, Volume II. </booktitle> <address> Los Altos, CA: </address> <publisher> Morgan Kaufmann. </publisher> <pages> Pages 593-623. </pages>
Reference: <author> Holland, John H. </author> <year> 1987. </year> <title> Classifier systems, Q-morphisms, and Induction. </title> <editor> In Davis, Lawrence (editor). </editor> <title> Genetic Algorithms and Simulated Annealing. </title> <publisher> London: Pittman. </publisher> <pages> Pages 116-128. </pages>
Reference: <author> Holland, John H, Holyoak, K. J., Nisbett, R. E., and Thagard, P. A. l986. </author> <title> Induction: Processes of Inference, Learning, and Discovery. </title> <address> Cambridge, MA: </address> <publisher> The MIT Press. IEEE. </publisher> <year> 1996. </year> <booktitle> Proceedings of IEEE Symposium on FPGAs for Custom Computing Machines, </booktitle> <address> April 1719, 1996, Napa Valley, California. Los Alamitos, CA: </address> <publisher> IEEE Computer Society Press. </publisher>
Reference: <author> Jenkins, Jesse H. </author> <year> 1994. </year> <title> Designing with FPGAs and CPLDs. </title> <address> Englewood Cliffs, NJ: </address> <publisher> PTR Prentice Hall. </publisher>
Reference: <author> Juille, Hugues. </author> <year> 1995. </year> <title> Evolution of nondeterministic incremental algorithms as a new approach for search in state spaces. </title> <editor> In Eshelman, L. J. (editor). </editor> <booktitle> Proceedings of the Sixth International Conference on Genetic Algorithms. </booktitle> <address> San Francisco, CA: </address> <publisher> Morgan Kaufmann. </publisher> <pages> 351 358. </pages>
Reference-contexts: In this work, Hillis incorporated the first 32 steps of Green's 60-step 16-sorter as a fixed beginning for all sorters <ref> (Juille 1995) </ref>. Juille (1995) used an evolutionary algorithm to evolve a 13-sorter with 45 steps thereby improving on the 13-sorter with 46 steps presented in Knuth (1973).
Reference: <author> Juille, Hugues. </author> <year> 1997. </year> <type> Personal communication. </type>
Reference: <editor> Kinnear, Kenneth E. Jr. (editor). </editor> <booktitle> 1994. Advances in Genetic Programming. </booktitle> <address> Cambridge, MA: </address> <publisher> MIT Press. </publisher>
Reference: <author> Knuth, Donald E. </author> <year> 1973. </year> <booktitle> The Art of Computer Programming. Volume 3. </booktitle> <address> Reading, MA: </address> <publisher> Addison-Wesley. </publisher>
Reference-contexts: Thus, there is considerable interest in sorting networks with a minimum number of comparison-exchange operations. There has been a lively search over the years for smaller sorting networks <ref> (Knuth 1973) </ref>. In U. S. patent 3,029,413, O'Connor and Nelson (1962) described sorting networks for 4, 5, 6, 7, and 8 items using 5, 9, 12, 18, and 19 comparison-exchange operations, respectively. During the l960s, Floyd and Knuth devised a 16-step sevensorter and proved it to be the minimal sevensorter. <p> A sorting network can be exhaustively tested for validity by testing all n! permutations of n distinct numbers. However, thanks to the "zero-one principle" <ref> (Knuth 1973, page 224) </ref>, if a sorting network for n items correctly sorts n bits into nondecreasing order (i.e., all the 0's ahead of all the 1's) for all 2 n sequences of n bits, it necessarily will correctly sort any set of n distinct numbers into nondecreasing order.
Reference: <author> Koza, John R. </author> <year> 1992. </year> <title> Genetic Programming: On the Programming of Computers by Means of Natural Selection. </title> <address> Cambridge, MA: </address> <publisher> MIT Press. </publisher>
Reference: <author> Koza, John R. </author> <year> 1994a. </year> <title> Genetic Programming II: Automatic Discovery of Reusable Programs. </title> <address> Cambridge, MA: </address> <publisher> MIT Press. </publisher>
Reference: <author> Koza, John R. </author> <year> 1994b. </year> <title> Genetic Programming II Videotape: The Next Generation. </title> <address> Cambridge, MA: </address> <publisher> MIT Press. </publisher>
Reference: <editor> Koza, John R., Deb, Kalyanmoy, Dorigo, Marco, Fogel, David B., Garzon, Max, Iba, Hitoshi, and Riolo, Rick L. (editors). </editor> <booktitle> 1997. Genetic Programming 1997: Proceedings of the Second Annual Conference, </booktitle> <month> July 1316, </month> <year> 1997, </year> <institution> Stanford University. </institution> <address> San Francisco, CA: </address> <publisher> Morgan Kaufmann. </publisher>
Reference: <editor> Koza, John R., Goldberg, David E., Fogel, David B., and Riolo, Rick L. (editors). </editor> <booktitle> 1996. Genetic Programming 1996: Proceedings of the First Annual Conference, </booktitle> <month> July 28-31, </month> <year> 1996, </year> <institution> Stanford University. </institution> <address> Cambridge, MA: </address> <publisher> MIT Press. </publisher>
Reference: <author> Koza, John R., and Rice, James P. </author> <year> 1992. </year> <title> G e n e t i c Programming: The Movie. </title> <address> Cambridge, MA: </address> <publisher> MIT Press. </publisher> <editor> Moore, Will R. and Luk, Wayne (editors). </editor> <year> 1995. </year> <title> Field Programmable Logic and Applications: </title> <booktitle> 5th International Workshop, </booktitle> <address> FLP '96, Oxford, United Kingdom, </address> <booktitle> August/September 1995 Proceedings. Lecture Notes in Computer Science, </booktitle> <volume> Volume 975. </volume> <publisher> Berlin: Springer-Verlag. </publisher>
Reference: <author> Murgai, Rajeev, Brayton, Robert K., and Sangiovanni-Vincentelli, Alberto. </author> <year> 1995. </year> <title> Logic Synthesis for Field Programmable Gate Arrays. </title> <address> Boston, MA: </address> <publisher> Kluwer. </publisher>
Reference: <author> O'Connor, Daniel G. and Nelson, Raymond J. </author> <year> 1962. </year> <title> Sorting System with N-Line Sorting Switch. United States Patent number 3,029,413. </title> <address> Issued April 10, </address> <year> 1962. </year>
Reference: <author> Oldfield, John V. and Dorf, Richard C. </author> <year> 1995. </year> <title> F i e l d Programmable Gate Arrays: Reconfigurable Logic for Rapid Prototyping and Implementation of Digital Systems. </title> <address> New York: </address> <publisher> John Wiley. </publisher> <editor> Sanchez, Eduardo and Tomassini, Marco (editors). </editor> <year> 1996. </year> <title> Towards Evolvable Hardware. </title> <booktitle> Lecture Notes in Computer Science, </booktitle> <volume> Volume 1062. </volume> <publisher> Berlin: Springer-Verlag. </publisher>
Reference: <author> Thompson, Adrian. </author> <year> 1996. </year> <title> Silicon evolution. </title> <editor> In Koza, John R., Goldberg, David E., Fogel, David B., and Riolo, Rick L. (editors). </editor> <booktitle> 1996. Genetic Programming 1996: Proceedings of the First Annual Conference, </booktitle> <month> July 28-31, </month> <year> 1996, </year> <institution> Stanford University. </institution> <address> Cambridge, MA: </address> <publisher> MIT Press. </publisher>
Reference: <author> Trimberger, Stephen M. </author> <title> (Editor) 1994. Field Programmable Gate Array Technology. </title> <address> Boston, MA: </address> <publisher> Kluwer. </publisher> <address> Xilinx. </address> <year> 1997. </year> <title> XC6000 Field Programmable Gate Arrays: Advance Product Information. </title> <note> January 9, 1997. Version 1.8. </note>
References-found: 29

