# 0 "arch/arm64/boot/dts/qcom/qcs615-ride.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/qcom/qcs615-ride.dts"




/dts-v1/;

# 1 "./scripts/dtc/include-prefixes/dt-bindings/gpio/gpio.h" 1
# 8 "arch/arm64/boot/dts/qcom/qcs615-ride.dts" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/regulator/qcom,rpmh-regulator.h" 1
# 9 "arch/arm64/boot/dts/qcom/qcs615-ride.dts" 2

# 1 "arch/arm64/boot/dts/qcom/qcs615.dtsi" 1





# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,qcs615-gcc.h" 1
# 7 "arch/arm64/boot/dts/qcom/qcs615.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/qcom,rpmh.h" 1
# 8 "arch/arm64/boot/dts/qcom/qcs615.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/dma/qcom-gpi.h" 1
# 9 "arch/arm64/boot/dts/qcom/qcs615.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,icc.h" 1
# 10 "arch/arm64/boot/dts/qcom/qcs615.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interconnect/qcom,qcs615-rpmh.h" 1
# 11 "arch/arm64/boot/dts/qcom/qcs615.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 12 "arch/arm64/boot/dts/qcom/qcs615.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom-rpmpd.h" 1
# 13 "arch/arm64/boot/dts/qcom/qcs615.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/power/qcom,rpmhpd.h" 1
# 14 "arch/arm64/boot/dts/qcom/qcs615.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/soc/qcom,rpmh-rsc.h" 1
# 15 "arch/arm64/boot/dts/qcom/qcs615.dtsi" 2

/ {
 interrupt-parent = <&intc>;
 #address-cells = <2>;
 #size-cells = <2>;

 cpus {
  #address-cells = <2>;
  #size-cells = <0>;

  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x0>;
   enable-method = "psci";
   power-domains = <&cpu_pd0>;
   power-domain-names = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   next-level-cache = <&l2_0>;
   #cooling-cells = <2>;

   l2_0: l2-cache {
         compatible = "cache";
         cache-level = <2>;
         cache-unified;
         next-level-cache = <&l3_0>;
   };
  };

  cpu1: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x100>;
   enable-method = "psci";
   power-domains = <&cpu_pd1>;
   power-domain-names = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   next-level-cache = <&l2_100>;

   l2_100: l2-cache {
         compatible = "cache";
         cache-level = <2>;
         cache-unified;
         next-level-cache = <&l3_0>;
   };
  };

  cpu2: cpu@200 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x200>;
   enable-method = "psci";
   power-domains = <&cpu_pd2>;
   power-domain-names = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   next-level-cache = <&l2_200>;

   l2_200: l2-cache {
         compatible = "cache";
         cache-level = <2>;
         cache-unified;
         next-level-cache = <&l3_0>;
   };
  };

  cpu3: cpu@300 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x300>;
   enable-method = "psci";
   power-domains = <&cpu_pd3>;
   power-domain-names = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   next-level-cache = <&l2_300>;

   l2_300: l2-cache {
         compatible = "cache";
         cache-level = <2>;
         cache-unified;
         next-level-cache = <&l3_0>;
   };
  };

  cpu4: cpu@400 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x400>;
   enable-method = "psci";
   power-domains = <&cpu_pd4>;
   power-domain-names = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   next-level-cache = <&l2_400>;

   l2_400: l2-cache {
         compatible = "cache";
         cache-level = <2>;
         cache-unified;
         next-level-cache = <&l3_0>;
   };
  };

  cpu5: cpu@500 {
   device_type = "cpu";
   compatible = "arm,cortex-a55";
   reg = <0x0 0x500>;
   enable-method = "psci";
   power-domains = <&cpu_pd5>;
   power-domain-names = "psci";
   capacity-dmips-mhz = <1024>;
   dynamic-power-coefficient = <100>;
   next-level-cache = <&l2_500>;

   l2_500: l2-cache {
         compatible = "cache";
         cache-level = <2>;
         cache-unified;
         next-level-cache = <&l3_0>;
   };
  };

  cpu6: cpu@600 {
   device_type = "cpu";
   compatible = "arm,cortex-a76";
   reg = <0x0 0x600>;
   enable-method = "psci";
   power-domains = <&cpu_pd6>;
   power-domain-names = "psci";
   capacity-dmips-mhz = <1740>;
   dynamic-power-coefficient = <404>;
   next-level-cache = <&l2_600>;
   #cooling-cells = <2>;

   l2_600: l2-cache {
         compatible = "cache";
         cache-level = <2>;
         cache-unified;
         next-level-cache = <&l3_0>;
   };
  };

  cpu7: cpu@700 {
   device_type = "cpu";
   compatible = "arm,cortex-a76";
   reg = <0x0 0x700>;
   enable-method = "psci";
   power-domains = <&cpu_pd7>;
   power-domain-names = "psci";
   capacity-dmips-mhz = <1740>;
   dynamic-power-coefficient = <404>;
   next-level-cache = <&l2_700>;

   l2_700: l2-cache {
         compatible = "cache";
         cache-level = <2>;
         cache-unified;
         next-level-cache = <&l3_0>;
   };
  };

  cpu-map {
   cluster0 {
    core0 {
     cpu = <&cpu0>;
    };

    core1 {
     cpu = <&cpu1>;
    };

    core2 {
     cpu = <&cpu2>;
    };

    core3 {
     cpu = <&cpu3>;
    };

    core4 {
     cpu = <&cpu4>;
    };

    core5 {
     cpu = <&cpu5>;
    };

    core6 {
     cpu = <&cpu6>;
    };

    core7 {
     cpu = <&cpu7>;
    };
   };
  };

  l3_0: l3-cache {
   compatible = "cache";
   cache-level = <3>;
   cache-unified;
  };
 };

 dummy_eud: dummy-sink {
  compatible = "arm,coresight-dummy-sink";

  in-ports {
   port {
    eud_in: endpoint {
     remote-endpoint = <&replicator_swao_out1>;
    };
   };
  };
 };

 idle-states {
  entry-method = "psci";

  little_cpu_sleep_0: cpu-sleep-0-0 {
   compatible = "arm,idle-state";
   idle-state-name = "silver-power-collapse";
   arm,psci-suspend-param = <0x40000003>;
   entry-latency-us = <549>;
   exit-latency-us = <901>;
   min-residency-us = <1774>;
   local-timer-stop;
  };

  little_cpu_sleep_1: cpu-sleep-0-1 {
   compatible = "arm,idle-state";
   idle-state-name = "silver-rail-power-collapse";
   arm,psci-suspend-param = <0x40000004>;
   entry-latency-us = <702>;
   exit-latency-us = <915>;
   min-residency-us = <4001>;
   local-timer-stop;
  };

  big_cpu_sleep_0: cpu-sleep-1-0 {
   compatible = "arm,idle-state";
   idle-state-name = "gold-power-collapse";
   arm,psci-suspend-param = <0x40000003>;
   entry-latency-us = <523>;
   exit-latency-us = <1244>;
   min-residency-us = <2207>;
   local-timer-stop;
  };

  big_cpu_sleep_1: cpu-sleep-1-1 {
   compatible = "arm,idle-state";
   idle-state-name = "gold-rail-power-collapse";
   arm,psci-suspend-param = <0x40000004>;
   entry-latency-us = <526>;
   exit-latency-us = <1854>;
   min-residency-us = <5555>;
   local-timer-stop;
  };
 };

 domain-idle-states {
  cluster_sleep_0: cluster-sleep-0 {
   compatible = "domain-idle-state";
   arm,psci-suspend-param = <0x41000044>;
   entry-latency-us = <2752>;
   exit-latency-us = <3048>;
   min-residency-us = <6118>;
  };

  cluster_sleep_1: cluster-sleep-1 {
   compatible = "domain-idle-state";
   arm,psci-suspend-param = <0x41001344>;
   entry-latency-us = <3263>;
   exit-latency-us = <4562>;
   min-residency-us = <8467>;
  };

  cluster_sleep_2: cluster-sleep-2 {
   compatible = "domain-idle-state";
   arm,psci-suspend-param = <0x4100b344>;
   entry-latency-us = <3638>;
   exit-latency-us = <6562>;
   min-residency-us = <9826>;
  };
 };

 memory@80000000 {
  device_type = "memory";

  reg = <0 0x80000000 0 0>;
 };

 firmware {
  scm {
   compatible = "qcom,scm-qcs615", "qcom,scm";
   qcom,dload-mode = <&tcsr 0x13000>;
  };
 };

 camnoc_virt: interconnect-0 {
  compatible = "qcom,qcs615-camnoc-virt";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 ipa_virt: interconnect-1 {
  compatible = "qcom,qcs615-ipa-virt";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 mc_virt: interconnect-2 {
  compatible = "qcom,qcs615-mc-virt";
  #interconnect-cells = <2>;
  qcom,bcm-voters = <&apps_bcm_voter>;
 };

 qup_opp_table: opp-table-qup {
  compatible = "operating-points-v2";
  opp-shared;

  opp-75000000 {
   opp-hz = /bits/ 64 <75000000>;
   required-opps = <&rpmhpd_opp_low_svs>;
  };

  opp-100000000 {
   opp-hz = /bits/ 64 <100000000>;
   required-opps = <&rpmhpd_opp_svs>;
  };

  opp-128000000 {
   opp-hz = /bits/ 64 <128000000>;
   required-opps = <&rpmhpd_opp_nom>;
  };
 };

 psci {
  compatible = "arm,psci-1.0";
  method = "smc";

  cpu_pd0: power-domain-cpu0 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&little_cpu_sleep_0 &little_cpu_sleep_1>;
  };

  cpu_pd1: power-domain-cpu1 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&little_cpu_sleep_0 &little_cpu_sleep_1>;
  };

  cpu_pd2: power-domain-cpu2 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&little_cpu_sleep_0 &little_cpu_sleep_1>;
  };

  cpu_pd3: power-domain-cpu3 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&little_cpu_sleep_0 &little_cpu_sleep_1>;
  };

  cpu_pd4: power-domain-cpu4 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&little_cpu_sleep_0 &little_cpu_sleep_1>;
  };

  cpu_pd5: power-domain-cpu5 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&little_cpu_sleep_0 &little_cpu_sleep_1>;
  };

  cpu_pd6: power-domain-cpu6 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&big_cpu_sleep_0 &big_cpu_sleep_1>;
  };

  cpu_pd7: power-domain-cpu7 {
   #power-domain-cells = <0>;
   power-domains = <&cluster_pd>;
   domain-idle-states = <&big_cpu_sleep_0 &big_cpu_sleep_1>;
  };

  cluster_pd: power-domain-cluster {
   #power-domain-cells = <0>;
   domain-idle-states = <&cluster_sleep_0
           &cluster_sleep_1
           &cluster_sleep_2>;
  };
 };

 reserved-memory {
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  aop_cmd_db_mem: aop-cmd-db@85f20000 {
   compatible = "qcom,cmd-db";
   reg = <0x0 0x85f20000 0x0 0x20000>;
   no-map;
  };

  smem_region: smem@86000000 {
   compatible = "qcom,smem";
   reg = <0x0 0x86000000 0x0 0x200000>;
   no-map;
   hwlocks = <&tcsr_mutex 3>;
  };
 };

 soc: soc@0 {
  compatible = "simple-bus";
  ranges = <0 0 0 0 0x10 0>;
  dma-ranges = <0 0 0 0 0x10 0>;
  #address-cells = <2>;
  #size-cells = <2>;

  gcc: clock-controller@100000 {
   compatible = "qcom,qcs615-gcc";
   reg = <0 0x00100000 0 0x1f0000>;

   #clock-cells = <1>;
   #reset-cells = <1>;
   #power-domain-cells = <1>;
  };

  qfprom: efuse@780000 {
   compatible = "qcom,qcs615-qfprom", "qcom,qfprom";
   reg = <0x0 0x00780000 0x0 0x7000>;
   #address-cells = <1>;
   #size-cells = <1>;

   qusb2_hstx_trim: hstx-trim@1f8 {
    reg = <0x1fb 0x1>;
    bits = <1 4>;
   };
  };

  rng@793000 {
   compatible = "qcom,qcs615-trng", "qcom,trng";
   reg = <0x0 0x00793000 0x0 0x1000>;
  };

  sdhc_1: mmc@7c4000 {
   compatible = "qcom,qcs615-sdhci", "qcom,sdhci-msm-v5";
   reg = <0x0 0x007c4000 0x0 0x1000>,
         <0x0 0x007c5000 0x0 0x1000>,
         <0x0 0x007c8000 0x0 0x8000>;
   reg-names = "hc",
        "cqhci",
        "ice";

   interrupts = <0 641 4>,
         <0 644 4>;
   interrupt-names = "hc_irq",
       "pwr_irq";

   clocks = <&gcc 107>,
     <&gcc 108>,
     <&rpmhcc 0>,
     <&gcc 110>;
   clock-names = "iface",
          "core",
          "xo",
          "ice";

   resets = <&gcc 15>;

   power-domains = <&rpmhpd 0>;
   operating-points-v2 = <&sdhc1_opp_table>;
   iommus = <&apps_smmu 0x02c0 0x0>;
   interconnects = <&aggre1_noc 12 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 1 ((1 << 0) | (1 << 1))
      &config_noc 29 ((1 << 0) | (1 << 1))>;
   interconnect-names = "sdhc-ddr",
          "cpu-sdhc";

   qcom,dll-config = <0x000f642c>;
   qcom,ddr-config = <0x80040868>;
   supports-cqe;
   dma-coherent;

   status = "disabled";

   sdhc1_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-50000000 {
     opp-hz = /bits/ 64 <50000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
    };

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmhpd_opp_svs>;
    };

    opp-200000000 {
     opp-hz = /bits/ 64 <200000000>;
     required-opps = <&rpmhpd_opp_svs_l1>;
    };

    opp-384000000 {
     opp-hz = /bits/ 64 <384000000>;
     required-opps = <&rpmhpd_opp_nom>;
    };
   };
  };

  gpi_dma0: dma-controller@800000 {
   compatible = "qcom,qcs615-gpi-dma", "qcom,sdm845-gpi-dma";
   reg = <0x0 0x800000 0x0 0x60000>;
   #dma-cells = <3>;
   interrupts = <0 244 4>,
         <0 245 4>,
         <0 246 4>,
         <0 247 4>,
         <0 248 4>,
         <0 249 4>,
         <0 250 4>,
         <0 251 4>;
   dma-channels = <8>;
   dma-channel-mask = <0xf>;
   iommus = <&apps_smmu 0xd6 0x0>;
   status = "disabled";
  };

  qupv3_id_0: geniqup@8c0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0x008c0000 0x0 0x6000>;
   ranges;
   clocks = <&gcc 101>,
     <&gcc 102>;
   clock-names = "m-ahb",
          "s-ahb";
   iommus = <&apps_smmu 0xc3 0x0>;
   #address-cells = <2>;
   #size-cells = <2>;
   status = "disabled";

   uart0: serial@880000 {
    compatible = "qcom,geni-debug-uart";
    reg = <0x0 0x00880000 0x0 0x4000>;
    clocks = <&gcc 75>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart0_tx>, <&qup_uart0_rx>;
    pinctrl-names = "default";
    interrupts = <0 601 4>;
    interconnects = <&aggre1_noc 4 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 27 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   i2c1: i2c@884000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x884000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 602 4>;
    clocks = <&gcc 77>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c1_data_clk>;
    pinctrl-names = "default";
    interconnects = <&aggre1_noc 4 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 27 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre1_noc 4 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    dmas = <&gpi_dma0 0 1 3>,
           <&gpi_dma0 1 1 3>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   i2c2: i2c@888000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x888000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 603 4>;
    clocks = <&gcc 79>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c2_data_clk>;
    pinctrl-names = "default";
    interconnects = <&aggre1_noc 4 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 27 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre1_noc 4 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    dmas = <&gpi_dma0 0 2 3>,
           <&gpi_dma0 1 2 3>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   spi2: spi@888000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0x00888000 0x0 0x4000>;
    interrupts = <0 603 4>;
    clocks = <&gcc 79>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi2_data_clk>, <&qup_spi2_cs>;
    pinctrl-names = "default";
    interconnects = <&aggre1_noc 4 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 27 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    dmas = <&gpi_dma0 0 2 1>,
           <&gpi_dma0 1 2 1>;
    dma-names = "tx",
         "rx";
    #address-cells = <1>;
    #size-cells = <0>;
    status = "disabled";
   };

   uart2: serial@888000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0x00888000 0x0 0x4000>;
    interrupts = <0 603 4>;
    clocks = <&gcc 79>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart2_cts>, <&qup_uart2_rts>,
         <&qup_uart2_tx>, <&qup_uart2_rx>;
    pinctrl-names = "default";
    interconnects = <&aggre1_noc 4 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 27 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    status = "disabled";
   };

   i2c3: i2c@88c000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0x88c000 0x0 0x4000>;
    #address-cells = <1>;
    #size-cells = <0>;
    interrupts = <0 604 4>;
    clocks = <&gcc 81>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c3_data_clk>;
    pinctrl-names = "default";
    interconnects = <&aggre1_noc 4 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 27 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre1_noc 4 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    dmas = <&gpi_dma0 0 3 3>,
           <&gpi_dma0 1 3 3>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };
  };

  gpi_dma1: dma-controller@a00000 {
   compatible = "qcom,qcs615-gpi-dma", "qcom,sdm845-gpi-dma";
   reg = <0x0 0xa00000 0x0 0x60000>;
   #dma-cells = <3>;
   interrupts = <0 279 4>,
         <0 280 4>,
         <0 281 4>,
         <0 282 4>,
         <0 283 4>,
         <0 284 4>,
         <0 293 4>,
         <0 294 4>;
   dma-channels = <8>;
   dma-channel-mask = <0xf>;
   iommus = <&apps_smmu 0x376 0x0>;
   status = "disabled";
  };

  qupv3_id_1: geniqup@ac0000 {
   compatible = "qcom,geni-se-qup";
   reg = <0x0 0xac0000 0x0 0x2000>;
   ranges;
   clocks = <&gcc 103>,
     <&gcc 104>;
   clock-names = "m-ahb",
          "s-ahb";
   iommus = <&apps_smmu 0x363 0x0>;
   #address-cells = <2>;
   #size-cells = <2>;
   status = "disabled";

   i2c4: i2c@a80000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa80000 0x0 0x4000>;
    clocks = <&gcc 89>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c4_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 353 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&aggre1_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 28 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre1_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    dmas = <&gpi_dma1 0 0 3>,
           <&gpi_dma1 1 0 3>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   spi4: spi@a80000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0xa80000 0x0 0x4000>;
    clocks = <&gcc 89>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi4_data_clk>, <&qup_spi4_cs>;
    pinctrl-names = "default";
    interrupts = <0 353 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&aggre1_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 28 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma1 0 0 1>,
           <&gpi_dma1 1 0 1>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   uart4: serial@a80000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0xa80000 0x0 0x4000>;
    clocks = <&gcc 89>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart4_cts>, <&qup_uart4_rts>,
         <&qup_uart4_tx>, <&qup_uart4_rx>;
    pinctrl-names = "default";
    interrupts = <0 353 4>;
    interconnects = <&aggre1_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 28 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c5: i2c@a84000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa84000 0x0 0x4000>;
    clocks = <&gcc 91>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c5_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 354 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&aggre1_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 28 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre1_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    dmas = <&gpi_dma1 0 1 3>,
           <&gpi_dma1 1 1 3>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   i2c6: i2c@a88000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa88000 0x0 0x4000>;
    clocks = <&gcc 93>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c6_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 355 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&aggre1_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 28 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre1_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    dmas = <&gpi_dma1 0 2 3>,
           <&gpi_dma1 1 2 3>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   spi6: spi@a88000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0xa88000 0x0 0x4000>;
    clocks = <&gcc 93>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi6_data_clk>, <&qup_spi6_cs>;
    pinctrl-names = "default";
    interrupts = <0 355 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&aggre1_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 28 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma1 0 2 1>,
           <&gpi_dma1 1 2 1>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   uart6: serial@a88000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0xa88000 0x0 0x4000>;
    clocks = <&gcc 93>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart6_cts>, <&qup_uart6_rts>,
         <&qup_uart6_tx>, <&qup_uart6_rx>;
    pinctrl-names = "default";
    interrupts = <0 355 4>;
    interconnects = <&aggre1_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 28 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };

   i2c7: i2c@a8c000 {
    compatible = "qcom,geni-i2c";
    reg = <0x0 0xa8c000 0x0 0x4000>;
    clocks = <&gcc 95>;
    clock-names = "se";
    pinctrl-0 = <&qup_i2c7_data_clk>;
    pinctrl-names = "default";
    interrupts = <0 356 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&aggre1_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 28 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&aggre1_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config",
           "qup-memory";
    power-domains = <&rpmhpd 0>;
    required-opps = <&rpmhpd_opp_low_svs>;
    dmas = <&gpi_dma1 0 3 3>,
           <&gpi_dma1 1 3 3>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   spi7: spi@a8c000 {
    compatible = "qcom,geni-spi";
    reg = <0x0 0xa8c000 0x0 0x4000>;
    clocks = <&gcc 95>;
    clock-names = "se";
    pinctrl-0 = <&qup_spi7_data_clk>, <&qup_spi7_cs>;
    pinctrl-names = "default";
    interrupts = <0 356 4>;
    #address-cells = <1>;
    #size-cells = <0>;
    interconnects = <&aggre1_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 28 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    dmas = <&gpi_dma1 0 3 1>,
           <&gpi_dma1 1 3 1>;
    dma-names = "tx",
         "rx";
    status = "disabled";
   };

   uart7: serial@a8c000 {
    compatible = "qcom,geni-uart";
    reg = <0x0 0xa8c000 0x0 0x4000>;
    clocks = <&gcc 95>;
    clock-names = "se";
    pinctrl-0 = <&qup_uart7_cts>, <&qup_uart7_rts>,
         <&qup_uart7_tx>, <&qup_uart7_rx>;
    pinctrl-names = "default";
    interrupts = <0 356 4>;
    interconnects = <&aggre1_noc 5 ((1 << 0) | (1 << 1) | (1 << 2))
       &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
      <&gem_noc 1 ((1 << 0) | (1 << 1) | (1 << 2))
       &config_noc 28 ((1 << 0) | (1 << 1) | (1 << 2))>;
    interconnect-names = "qup-core",
           "qup-config";
    power-domains = <&rpmhpd 0>;
    operating-points-v2 = <&qup_opp_table>;
    status = "disabled";
   };
  };

  config_noc: interconnect@1500000 {
   reg = <0x0 0x01500000 0x0 0x5080>;
   compatible = "qcom,qcs615-config-noc";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  system_noc: interconnect@1620000 {
   reg = <0x0 0x01620000 0x0 0x1f300>;
   compatible = "qcom,qcs615-system-noc";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  aggre1_noc: interconnect@1700000 {
   reg = <0x0 0x01700000 0x0 0x3f200>;
   compatible = "qcom,qcs615-aggre1-noc";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  mmss_noc: interconnect@1740000 {
   reg = <0x0 0x01740000 0x0 0x1c100>;
   compatible = "qcom,qcs615-mmss-noc";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  ufs_mem_hc: ufshc@1d84000 {
   compatible = "qcom,qcs615-ufshc", "qcom,ufshc", "jedec,ufs-2.0";
   reg = <0x0 0x01d84000 0x0 0x3000>,
         <0x0 0x01d90000 0x0 0x8000>;
   reg-names = "std",
        "ice";

   interrupts = <0 265 4>;

   clocks = <&gcc 126>,
     <&gcc 10>,
     <&gcc 125>,
     <&gcc 134>,
     <&gcc 128>,
     <&rpmhcc 0>,
     <&gcc 133>,
     <&gcc 132>;
   clock-names = "core_clk",
          "bus_aggr_clk",
          "iface_clk",
          "core_clk_unipro",
          "ref_clk",
          "tx_lane0_sync_clk",
          "rx_lane0_sync_clk",
          "ice_core_clk";

   resets = <&gcc 11>;
   reset-names = "rst";

   operating-points-v2 = <&ufs_opp_table>;
   interconnects = <&aggre1_noc 14 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 1 ((1 << 0) | (1 << 1))
      &config_noc 37 ((1 << 0) | (1 << 1))>;
   interconnect-names = "ufs-ddr",
          "cpu-ufs";

   power-domains = <&gcc 2>;

   iommus = <&apps_smmu 0x300 0x0>;
   dma-coherent;

   lanes-per-direction = <1>;

   phys = <&ufs_mem_phy>;
   phy-names = "ufsphy";

   #reset-cells = <1>;

   status = "disabled";

   ufs_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-50000000 {
     opp-hz = /bits/ 64 <50000000>,
       /bits/ 64 <0>,
       /bits/ 64 <0>,
       /bits/ 64 <37500000>,
       /bits/ 64 <0>,
       /bits/ 64 <0>,
       /bits/ 64 <0>,
       /bits/ 64 <75000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
    };

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>,
       /bits/ 64 <0>,
       /bits/ 64 <0>,
       /bits/ 64 <75000000>,
       /bits/ 64 <0>,
       /bits/ 64 <0>,
       /bits/ 64 <0>,
       /bits/ 64 <150000000>;
     required-opps = <&rpmhpd_opp_svs>;
    };

    opp-200000000 {
     opp-hz = /bits/ 64 <200000000>,
       /bits/ 64 <0>,
       /bits/ 64 <0>,
       /bits/ 64 <150000000>,
       /bits/ 64 <0>,
       /bits/ 64 <0>,
       /bits/ 64 <0>,
       /bits/ 64 <300000000>;
     required-opps = <&rpmhpd_opp_nom>;
    };
   };
  };

  ufs_mem_phy: phy@1d87000 {
   compatible = "qcom,qcs615-qmp-ufs-phy", "qcom,sm6115-qmp-ufs-phy";
   reg = <0x0 0x01d87000 0x0 0xe00>;
   clocks = <&rpmhcc 0>,
     <&gcc 130>,
     <&gcc 124>;
   clock-names = "ref",
          "ref_aux",
          "qref";

   power-domains = <&gcc 2>;

   resets = <&ufs_mem_hc 0>;
   reset-names = "ufsphy";

   #clock-cells = <1>;
   #phy-cells = <0>;

   status = "disabled";
  };

  cryptobam: dma-controller@1dc4000 {
   compatible = "qcom,bam-v1.7.4", "qcom,bam-v1.7.0";
   reg = <0x0 0x01dc4000 0x0 0x24000>;
   interrupts = <0 272 4>;
   #dma-cells = <1>;
   qcom,ee = <0>;
   qcom,controlled-remotely;
   num-channels = <16>;
   qcom,num-ees = <4>;
   iommus = <&apps_smmu 0x0104 0x0011>;
  };

  crypto: crypto@1dfa000 {
   compatible = "qcom,qcs615-qce", "qcom,sm8150-qce", "qcom,qce";
   reg = <0x0 0x01dfa000 0x0 0x6000>;
   dmas = <&cryptobam 4>, <&cryptobam 5>;
   dma-names = "rx", "tx";
   iommus = <&apps_smmu 0x0104 0x0011>;
   interconnects = <&aggre1_noc 7 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>;
   interconnect-names = "memory";
  };

  tcsr_mutex: hwlock@1f40000 {
   compatible = "qcom,tcsr-mutex";
   reg = <0x0 0x01f40000 0x0 0x20000>;
   #hwlock-cells = <1>;
  };

  tcsr: syscon@1fc0000 {
   compatible = "qcom,qcs615-tcsr", "syscon";
   reg = <0x0 0x01fc0000 0x0 0x30000>;
  };

  tlmm: pinctrl@3100000 {
   compatible = "qcom,qcs615-tlmm";
   reg = <0x0 0x03100000 0x0 0x300000>,
         <0x0 0x03500000 0x0 0x300000>,
         <0x0 0x03d00000 0x0 0x300000>;
   reg-names = "east",
        "west",
        "south";
   interrupts = <0 208 4>;
   gpio-ranges = <&tlmm 0 0 124>;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
   wakeup-parent = <&pdc>;

   qup_i2c1_data_clk: qup-i2c1-data-clk-state {
    pins = "gpio4", "gpio5";
    function = "qup0";

   };

   qup_i2c2_data_clk: qup-i2c2-data-clk-state {
    pins = "gpio0", "gpio1";
    function = "qup0";
   };

   qup_i2c3_data_clk: qup-i2c3-data-clk-state {
    pins = "gpio18", "gpio19";
    function = "qup0";
   };

   qup_i2c4_data_clk: qup-i2c4-data-clk-state {
    pins = "gpio20", "gpio21";
    function = "qup1";
   };

   qup_i2c5_data_clk: qup-i2c5-data-clk-state {
    pins = "gpio14", "gpio15";
    function = "qup1";
   };

   qup_i2c6_data_clk: qup-i2c6-data-clk-state {
    pins = "gpio6", "gpio7";
    function = "qup1";
   };

   qup_i2c7_data_clk: qup-i2c7-data-clk-state {
    pins = "gpio10", "gpio11";
    function = "qup1";
   };

   qup_spi2_data_clk: qup-spi2-data-clk-state {
    pins = "gpio0", "gpio1", "gpio2";
    function = "qup0";
   };

   qup_spi2_cs: qup-spi2-cs-state {
    pins = "gpio3";
    function = "qup0";
   };

   qup_spi2_cs_gpio: qup-spi2-cs-gpio-state {
    pins = "gpio3";
    function = "gpio";
   };

   qup_spi4_data_clk: qup-spi4-data-clk-state {
    pins = "gpio20", "gpio21", "gpio22";
    function = "qup1";
   };

   qup_spi4_cs: qup-spi4-cs-state {
    pins = "gpio23";
    function = "qup1";
   };

   qup_spi4_cs_gpio: qup-spi4-cs-gpio-state {
    pins = "gpio23";
    function = "gpio";
   };

   qup_spi6_data_clk: qup-spi6-data-clk-state {
    pins = "gpio6", "gpio7", "gpio8";
    function = "qup1";
   };

   qup_spi6_cs: qup-spi6-cs-state {
    pins = "gpio9";
    function = "qup1";
   };

   qup_spi6_cs_gpio: qup-spi6-cs-gpio-state {
    pins = "gpio9";
    function = "gpio";
   };

   qup_spi7_data_clk: qup-spi7-data-clk-state {
    pins = "gpio10", "gpio11", "gpio12";
    function = "qup1";
   };

   qup_spi7_cs: qup-spi7-cs-state {
    pins = "gpio13";
    function = "qup1";
   };

   qup_spi7_cs_gpio: qup-spi7-cs-gpio-state {
    pins = "gpio13";
    function = "gpio";
   };

   qup_uart0_tx: qup-uart0-tx-state {
    pins = "gpio16";
    function = "qup0";
   };

   qup_uart0_rx: qup-uart0-rx-state {
    pins = "gpio17";
    function = "qup0";
   };

   qup_uart2_cts: qup-uart2-cts-state {
    pins = "gpio0";
    function = "qup0";
   };

   qup_uart2_rts: qup-uart2-rts-state {
    pins = "gpio1";
    function = "qup0";
   };

   qup_uart2_tx: qup-uart2-tx-state {
    pins = "gpio2";
    function = "qup0";
   };

   qup_uart2_rx: qup-uart2-rx-state {
    pins = "gpio3";
    function = "qup0";
   };

   qup_uart4_cts: qup-uart4-cts-state {
    pins = "gpio20";
    function = "qup1";
   };

   qup_uart4_rts: qup-uart4-rts-state {
    pins = "gpio21";
    function = "qup1";
   };

   qup_uart4_tx: qup-uart4-tx-state {
    pins = "gpio22";
    function = "qup1";
   };

   qup_uart4_rx: qup-uart4-rx-state {
    pins = "gpio23";
    function = "qup1";
   };

   qup_uart6_cts: qup-uart6-cts-state {
    pins = "gpio6";
    function = "qup1";
   };

   qup_uart6_rts: qup-uart6-rts-state {
    pins = "gpio7";
    function = "qup1";
   };

   qup_uart6_tx: qup-uart6-tx-state {
    pins = "gpio8";
    function = "qup1";
   };

   qup_uart6_rx: qup-uart6-rx-state {
    pins = "gpio9";
    function = "qup1";
   };

   qup_uart7_cts: qup-uart7-cts-state {
    pins = "gpio10";
    function = "qup1";
   };

   qup_uart7_rts: qup-uart7-rts-state {
    pins = "gpio11";
    function = "qup1";
   };

   qup_uart7_tx: qup-uart7-tx-state {
    pins = "gpio12";
    function = "qup1";
   };

   qup_uart7_rx: qup-uart7-rx-state {
    pins = "gpio13";
    function = "qup1";
   };

   sdc1_state_on: sdc1-on-state {
    clk-pins {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <16>;
    };

    cmd-pins {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };

    data-pins {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <10>;
    };

    rclk-pins {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };

   sdc1_state_off: sdc1-off-state {
    clk-pins {
     pins = "sdc1_clk";
     bias-disable;
     drive-strength = <2>;
    };

    cmd-pins {
     pins = "sdc1_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };

    data-pins {
     pins = "sdc1_data";
     bias-pull-up;
     drive-strength = <2>;
    };

    rclk-pins {
     pins = "sdc1_rclk";
     bias-pull-down;
    };
   };

   sdc2_state_on: sdc2-on-state {
    clk-pins {
     pins = "sdc2_clk";
     bias-disable;
     drive-strength = <16>;
    };

    cmd-pins {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <10>;
    };

    data-pins {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <10>;
    };
   };

   sdc2_state_off: sdc2-off-state {
    clk-pins {
     pins = "sdc2_clk";
     bias-disable;
     drive-strength = <2>;
    };

    cmd-pins {
     pins = "sdc2_cmd";
     bias-pull-up;
     drive-strength = <2>;
    };

    data-pins {
     pins = "sdc2_data";
     bias-pull-up;
     drive-strength = <2>;
    };
   };
  };

  stm@6002000 {
   compatible = "arm,coresight-stm", "arm,primecell";
   reg = <0x0 0x06002000 0x0 0x1000>,
         <0x0 0x16280000 0x0 0x180000>;
   reg-names = "stm-base",
        "stm-stimulus-base";

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   out-ports {
    port {
     stm_out: endpoint {
      remote-endpoint = <&funnel_in0_in7>;
     };
    };
   };
  };

  tpda@6004000 {
   compatible = "qcom,coresight-tpda", "arm,primecell";
   reg = <0x0 0x06004000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     tpda_qdss_in0: endpoint {
      remote-endpoint = <&tpdm_center_out>;
     };
    };

    port@4 {
     reg = <4>;

     tpda_qdss_in4: endpoint {
      remote-endpoint = <&funnel_monaq_out>;
     };
    };

    port@5 {
     reg = <5>;

     tpda_qdss_in5: endpoint {
      remote-endpoint = <&funnel_ddr_0_out>;
     };
    };

    port@6 {
     reg = <6>;

     tpda_qdss_in6: endpoint {
      remote-endpoint = <&funnel_turing_out>;
     };
    };

    port@7 {
     reg = <7>;

     tpda_qdss_in7: endpoint {
      remote-endpoint = <&tpdm_vsense_out>;
     };
    };

    port@8 {
     reg = <8>;

     tpda_qdss_in8: endpoint {
      remote-endpoint = <&tpdm_dcc_out>;
     };
    };

    port@9 {
     reg = <9>;

     tpda_qdss_in9: endpoint {
      remote-endpoint = <&tpdm_prng_out>;
     };
    };

    port@b {
     reg = <11>;

     tpda_qdss_in11: endpoint {
      remote-endpoint = <&tpdm_qm_out>;
     };
    };

    port@c {
     reg = <12>;

     tpda_qdss_in12: endpoint {
      remote-endpoint = <&tpdm_west_out>;
     };
    };

    port@d {
     reg = <13>;

     tpda_qdss_in13: endpoint {
      remote-endpoint = <&tpdm_pimem_out>;
     };
    };
   };

   out-ports {
    port {
     tpda_qdss_out: endpoint {
      remote-endpoint = <&funnel_qatb_in>;
     };
    };
   };
  };

  funnel@6005000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x06005000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     funnel_qatb_in: endpoint {
      remote-endpoint = <&tpda_qdss_out>;
     };
    };
   };

   out-ports {
    port {
     funnel_qatb_out: endpoint {
      remote-endpoint = <&funnel_in0_in6>;
     };
    };
   };
  };

  cti@6010000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x06010000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@6011000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x06011000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@6012000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x06012000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@6013000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x06013000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@6014000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x06014000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@6015000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x06015000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@6016000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x06016000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@6017000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x06017000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@6018000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x06018000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@6019000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x06019000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@601a000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x0601a000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@601b000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x0601b000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@601c000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x0601c000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@601d000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x0601d000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@601e000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x0601e000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@601f000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x0601f000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  funnel@6041000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x06041000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@6 {
     reg = <6>;

     funnel_in0_in6: endpoint {
      remote-endpoint = <&funnel_qatb_out>;
     };
    };

    port@7 {
     reg = <7>;

     funnel_in0_in7: endpoint {
      remote-endpoint = <&stm_out>;
     };
    };
   };

   out-ports {
    port {
     funnel_in0_out: endpoint {
      remote-endpoint = <&funnel_merg_in0>;
     };
    };
   };
  };

  funnel@6042000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x06042000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@3 {
     reg = <3>;

     funnel_in1_in3: endpoint {
      remote-endpoint = <&replicator_swao_out0>;
     };
    };

    port@4 {
     reg = <4>;

     funnel_in1_in4: endpoint {
      remote-endpoint = <&tpdm_wcss_out>;
     };
    };

    port@7 {
     reg = <7>;

     funnel_in1_in7: endpoint {
      remote-endpoint = <&funnel_apss_merg_out>;
     };
    };
   };

   out-ports {
    port {
     funnel_in1_out: endpoint {
      remote-endpoint = <&funnel_merg_in1>;
     };
    };
   };
  };

  funnel@6045000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x06045000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     funnel_merg_in0: endpoint {
      remote-endpoint = <&funnel_in0_out>;
     };
    };

    port@1 {
     reg = <1>;

     funnel_merg_in1: endpoint {
      remote-endpoint = <&funnel_in1_out>;
     };
    };
   };

   out-ports {
    port {
     funnel_merg_out: endpoint {
      remote-endpoint = <&tmc_etf_in>;
     };
    };
   };
  };

  replicator@6046000 {
   compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
   reg = <0x0 0x06046000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     replicator0_in: endpoint {
      remote-endpoint = <&tmc_etf_out>;
     };
    };
   };

   out-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@1 {
     reg = <1>;

     replicator0_out1: endpoint {
      remote-endpoint = <&replicator1_in>;
     };
    };
   };
  };

  tmc@6047000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0x0 0x06047000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     tmc_etf_in: endpoint {
      remote-endpoint = <&funnel_merg_out>;
     };
    };
   };

   out-ports {
    port {
     tmc_etf_out: endpoint {
      remote-endpoint = <&replicator0_in>;
     };
    };
   };
  };

  replicator@604a000 {
   compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
   reg = <0x0 0x0604a000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     replicator1_in: endpoint {
      remote-endpoint = <&replicator0_out1>;
     };
    };
   };

   out-ports {
    port {
     replicator1_out: endpoint {
      remote-endpoint = <&funnel_swao_in6>;
     };
    };
   };
  };

  cti@683b000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x0683b000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  tpdm@6840000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x06840000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <64>;
   qcom,cmb-msrs-num = <32>;
   status = "disabled";

   out-ports {
    port {
     tpdm_vsense_out: endpoint {
      remote-endpoint = <&tpda_qdss_in7>;
     };
    };
   };
  };

  tpdm@684c000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x0684c000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <32>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     tpdm_prng_out: endpoint {
      remote-endpoint = <&tpda_qdss_in9>;
     };
    };
   };
  };

  tpdm@6850000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x06850000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <64>;
   qcom,cmb-msrs-num = <32>;
   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;

   out-ports {
    port {
     tpdm_pimem_out: endpoint {
      remote-endpoint = <&tpda_qdss_in13>;
     };
    };
   };
  };

  tpdm@6860000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x06860000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;

   out-ports {
    port {
     tpdm_turing_out: endpoint {
      remote-endpoint = <&funnel_turing_in>;
     };
    };
   };
  };

  funnel@6861000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x06861000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     funnel_turing_in: endpoint {
      remote-endpoint = <&tpdm_turing_out>;
     };
    };
   };

   out-ports {
    port {
     funnel_turing_out: endpoint {
      remote-endpoint = <&tpda_qdss_in6>;
     };
    };
   };
  };

  cti@6867000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x06867000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  tpdm@6870000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x06870000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <32>;
   qcom,cmb-msrs-num = <32>;
   status = "disabled";

   out-ports {
    port {
     tpdm_dcc_out: endpoint {
      remote-endpoint = <&tpda_qdss_in8>;
     };
    };
   };
  };

  tpdm@699c000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x0699c000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <32>;
   qcom,cmb-msrs-num = <32>;
   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;
   status = "disabled";

   out-ports {
    port {
     tpdm_wcss_out: endpoint {
      remote-endpoint = <&funnel_in1_in4>;
     };
    };
   };
  };

  tpdm@69c0000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x069c0000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;

   out-ports {
    port {
     tpdm_monaq_out: endpoint {
      remote-endpoint = <&funnel_monaq_in>;
     };
    };
   };
  };

  funnel@69c3000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x069c3000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     funnel_monaq_in: endpoint {
      remote-endpoint = <&tpdm_monaq_out>;
     };
    };
   };

   out-ports {
    port {
     funnel_monaq_out: endpoint {
      remote-endpoint = <&tpda_qdss_in4>;
     };
    };
   };
  };

  tpdm@69d0000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x069d0000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;
   status = "disabled";

   out-ports {
    port {
     tpdm_qm_out: endpoint {
      remote-endpoint = <&tpda_qdss_in11>;
     };
    };
   };
  };

  tpdm@6a00000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x06a00000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;
   status = "disabled";

   out-ports {
    port {
     tpdm_ddr_out: endpoint {
      remote-endpoint = <&funnel_ddr_0_in>;
     };
    };
   };
  };

  cti@6a02000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x06a02000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@6a03000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x06a03000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@6a10000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x06a10000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@6a11000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x06a11000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  funnel@6a05000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x06a05000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     funnel_ddr_0_in: endpoint {
      remote-endpoint = <&tpdm_ddr_out>;
     };
    };
   };

   out-ports {
    port {
     funnel_ddr_0_out: endpoint {
      remote-endpoint = <&tpda_qdss_in5>;
     };
    };
   };
  };

  tpda@6b01000 {
   compatible = "qcom,coresight-tpda", "arm,primecell";
   reg = <0x0 0x06b01000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     tpda_swao_in0: endpoint {
      remote-endpoint = <&tpdm_swao0_out>;
     };
    };

    port@1 {
     reg = <1>;

     tpda_swao_in1: endpoint {
      remote-endpoint = <&tpdm_swao1_out>;
     };

    };
   };

   out-ports {
    port {
     tpda_swao_out: endpoint {
      remote-endpoint = <&funnel_swao_in7>;
     };
    };
   };
  };

  tpdm@6b02000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x06b02000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <64>;
   qcom,cmb-msrs-num = <32>;
   status = "disabled";

   out-ports {
    port {
     tpdm_swao0_out: endpoint {
      remote-endpoint = <&tpda_swao_in0>;
     };
    };
   };
  };

  tpdm@6b03000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x06b03000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;
   status = "disabled";

   out-ports {
    port {
     tpdm_swao1_out: endpoint {
      remote-endpoint = <&tpda_swao_in1>;
     };
    };
   };
  };

  cti@6b04000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x06b04000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@6b05000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x06b05000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@6b06000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x06b06000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@6b07000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x06b07000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  funnel@6b08000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x06b08000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@6 {
     reg = <6>;

     funnel_swao_in6: endpoint {
      remote-endpoint = <&replicator1_out>;
     };
    };

    port@7 {
     reg = <7>;

     funnel_swao_in7: endpoint {
      remote-endpoint = <&tpda_swao_out>;
     };
    };
   };

   out-ports {
    port {
     funnel_swao_out: endpoint {
      remote-endpoint = <&tmc_etf_swao_in>;
     };
    };
   };
  };

  tmc@6b09000 {
   compatible = "arm,coresight-tmc", "arm,primecell";
   reg = <0x0 0x06b09000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     tmc_etf_swao_in: endpoint {
      remote-endpoint = <&funnel_swao_out>;
     };
    };
   };

   out-ports {
    port {
     tmc_etf_swao_out: endpoint {
      remote-endpoint = <&replicator_swao_in>;
     };
    };
   };
  };

  replicator@6b0a000 {
   compatible = "arm,coresight-dynamic-replicator", "arm,primecell";
   reg = <0x0 0x06b0a000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     replicator_swao_in: endpoint {
      remote-endpoint = <&tmc_etf_swao_out>;
     };
    };
   };

   out-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     replicator_swao_out0: endpoint {
      remote-endpoint = <&funnel_in1_in3>;
     };
    };

    port@1 {
     reg = <1>;

     replicator_swao_out1: endpoint {
      remote-endpoint = <&eud_in>;
     };
    };
   };
  };

  cti@6b21000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x06b21000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  tpdm@6b48000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x06b48000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;

   out-ports {
    port {
     tpdm_west_out: endpoint {
      remote-endpoint = <&tpda_qdss_in12>;
     };
    };
   };
  };

  cti@6c13000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x06c13000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@6c20000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x06c20000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
   status = "disabled";
  };

  tpdm@6c28000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x06c28000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;

   out-ports {
    port {
     tpdm_center_out: endpoint {
      remote-endpoint = <&tpda_qdss_in0>;
     };
    };
   };
  };

  cti@6c29000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x06c29000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@6c2a000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x06c2a000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@7020000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x07020000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  etm@7040000 {
   compatible = "arm,primecell";
   reg = <0x0 0x07040000 0x0 0x1000>;
   cpu = <&cpu0>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm0_out: endpoint {
      remote-endpoint = <&funnel_apss_in0>;
     };
    };
   };
  };

  cti@7120000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x07120000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  etm@7140000 {
   compatible = "arm,primecell";
   reg = <0x0 0x07140000 0x0 0x1000>;
   cpu = <&cpu1>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm1_out: endpoint {
      remote-endpoint = <&funnel_apss_in1>;
     };
    };
   };
  };

  cti@7220000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x07220000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  etm@7240000 {
   compatible = "arm,primecell";
   reg = <0x0 0x07240000 0x0 0x1000>;
   cpu = <&cpu2>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm2_out: endpoint {
      remote-endpoint = <&funnel_apss_in2>;
     };
    };
   };
  };

  cti@7320000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x07320000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  etm@7340000 {
   compatible = "arm,primecell";
   reg = <0x0 0x07340000 0x0 0x1000>;
   cpu = <&cpu3>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm3_out: endpoint {
      remote-endpoint = <&funnel_apss_in3>;
     };
    };
   };
  };

  cti@7420000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x07420000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  etm@7440000 {
   compatible = "arm,primecell";
   reg = <0x0 0x07440000 0x0 0x1000>;
   cpu = <&cpu4>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm4_out: endpoint {
      remote-endpoint = <&funnel_apss_in4>;
     };
    };
   };
  };

  cti@7520000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x07520000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  etm@7540000 {
   compatible = "arm,primecell";
   reg = <0x0 0x07540000 0x0 0x1000>;
   cpu = <&cpu5>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm5_out: endpoint {
      remote-endpoint = <&funnel_apss_in5>;
     };
    };
   };
  };

  cti@7620000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x07620000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  etm@7640000 {
   compatible = "arm,primecell";
   reg = <0x0 0x07640000 0x0 0x1000>;
   cpu = <&cpu6>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm6_out: endpoint {
      remote-endpoint = <&funnel_apss_in6>;
     };
    };
   };
  };

  cti@7720000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x07720000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  etm@7740000 {
   compatible = "arm,primecell";
   reg = <0x0 0x07740000 0x0 0x1000>;
   cpu = <&cpu7>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   arm,coresight-loses-context-with-cpu;
   qcom,skip-power-up;

   out-ports {
    port {
     etm7_out: endpoint {
      remote-endpoint = <&funnel_apss_in7>;
     };
    };
   };
  };

  funnel@7800000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x07800000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     funnel_apss_in0: endpoint {
      remote-endpoint = <&etm0_out>;
     };
    };

    port@1 {
     reg = <1>;

     funnel_apss_in1: endpoint {
      remote-endpoint = <&etm1_out>;
     };
    };

    port@2 {
     reg = <2>;

     funnel_apss_in2: endpoint {
      remote-endpoint = <&etm2_out>;
     };
    };

    port@3 {
     reg = <3>;

     funnel_apss_in3: endpoint {
      remote-endpoint = <&etm3_out>;
     };
    };

    port@4 {
     reg = <4>;

     funnel_apss_in4: endpoint {
      remote-endpoint = <&etm4_out>;
     };
    };

    port@5 {
     reg = <5>;

     funnel_apss_in5: endpoint {
      remote-endpoint = <&etm5_out>;
     };
    };

    port@6 {
     reg = <6>;

     funnel_apss_in6: endpoint {
      remote-endpoint = <&etm6_out>;
     };
    };

    port@7 {
     reg = <7>;

     funnel_apss_in7: endpoint {
      remote-endpoint = <&etm7_out>;
     };
    };
   };

   out-ports {
    port {
     funnel_apss_out: endpoint {
      remote-endpoint = <&funnel_apss_merg_in0>;
     };
    };
   };
  };

  funnel@7810000 {
   compatible = "arm,coresight-dynamic-funnel", "arm,primecell";
   reg = <0x0 0x07810000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    #address-cells = <1>;
    #size-cells = <0>;

    port@0 {
     reg = <0>;

     funnel_apss_merg_in0: endpoint {
      remote-endpoint = <&funnel_apss_out>;
     };
    };

    port@2 {
     reg = <2>;

     funnel_apss_merg_in2: endpoint {
      remote-endpoint = <&tpda_olc_out>;
     };
    };

    port@3 {
     reg = <3>;

     funnel_apss_merg_in3: endpoint {
      remote-endpoint = <&tpda_llm_silver_out>;
     };
    };

    port@4 {
     reg = <4>;

     funnel_apss_merg_in4: endpoint {
      remote-endpoint = <&tpda_llm_gold_out>;
     };
    };

    port@5 {
     reg = <5>;

     funnel_apss_merg_in5: endpoint {
      remote-endpoint = <&tpda_apss_out>;
     };
    };
   };

   out-ports {
    port {
     funnel_apss_merg_out: endpoint {
      remote-endpoint = <&funnel_in1_in7>;
     };
    };
   };
  };

  tpdm@7830000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x07830000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <64>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     tpdm_olc_out: endpoint {
      remote-endpoint = <&tpda_olc_in>;
     };
    };
   };
  };

  tpda@7832000 {
   compatible = "qcom,coresight-tpda", "arm,primecell";
   reg = <0x0 0x07832000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     tpda_olc_in: endpoint {
      remote-endpoint = <&tpdm_olc_out>;
     };
    };
   };

   out-ports {
    port {
     tpda_olc_out: endpoint {
      remote-endpoint = <&funnel_apss_merg_in2>;
     };
    };
   };
  };

  tpdm@7860000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x07860000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,dsb-element-bits = <32>;
   qcom,dsb-msrs-num = <32>;

   out-ports {
    port {
     tpdm_apss_out: endpoint {
      remote-endpoint = <&tpda_apss_in>;
     };
    };
   };
  };

  tpda@7862000 {
   compatible = "qcom,coresight-tpda", "arm,primecell";
   reg = <0x0 0x07862000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     tpda_apss_in: endpoint {
      remote-endpoint = <&tpdm_apss_out>;
     };
    };
   };

   out-ports {
    port {
     tpda_apss_out: endpoint {
      remote-endpoint = <&funnel_apss_merg_in5>;
     };
    };
   };
  };

  tpdm@78a0000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x078a0000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <32>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     tpdm_llm_silver_out: endpoint {
      remote-endpoint = <&tpda_llm_silver_in>;
     };
    };
   };
  };

  tpdm@78b0000 {
   compatible = "qcom,coresight-tpdm", "arm,primecell";
   reg = <0x0 0x078b0000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   qcom,cmb-element-bits = <32>;
   qcom,cmb-msrs-num = <32>;

   out-ports {
    port {
     tpdm_llm_gold_out: endpoint {
      remote-endpoint = <&tpda_llm_gold_in>;
     };
    };
   };
  };

  tpda@78c0000 {
   compatible = "qcom,coresight-tpda", "arm,primecell";
   reg = <0x0 0x078c0000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     tpda_llm_silver_in: endpoint {
      remote-endpoint = <&tpdm_llm_silver_out>;
     };
    };
   };

   out-ports {
    port {
     tpda_llm_silver_out: endpoint {
      remote-endpoint = <&funnel_apss_merg_in3>;
     };
    };
   };
  };

  tpda@78d0000 {
   compatible = "qcom,coresight-tpda", "arm,primecell";
   reg = <0x0 0x078d0000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";

   in-ports {
    port {
     tpda_llm_gold_in: endpoint {
      remote-endpoint = <&tpdm_llm_gold_out>;
     };
    };
   };

   out-ports {
    port {
     tpda_llm_gold_out: endpoint {
      remote-endpoint = <&funnel_apss_merg_in4>;
     };
    };
   };
  };

  cti@78e0000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x078e0000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@78f0000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x078f0000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  cti@7900000 {
   compatible = "arm,coresight-cti", "arm,primecell";
   reg = <0x0 0x07900000 0x0 0x1000>;

   clocks = <&aoss_qmp>;
   clock-names = "apb_pclk";
  };

  pmu@90b6300 {
   compatible = "qcom,qcs615-cpu-bwmon", "qcom,sdm845-bwmon";
   reg = <0x0 0x090b6300 0x0 0x600>;
   interrupts = <0 581 4>;
   interconnects = <&gem_noc 1 ((1 << 0) | (1 << 1))
      &gem_noc 12 ((1 << 0) | (1 << 1))>;

   operating-points-v2 = <&cpu_bwmon_opp_table>;

   cpu_bwmon_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-0 {
     opp-peak-kBps = <12896000>;
    };

    opp-1 {
     opp-peak-kBps = <14928000>;
    };
   };
  };

  pmu@90cd000 {
   compatible = "qcom,qcs615-llcc-bwmon", "qcom,sc7280-llcc-bwmon";
   reg = <0x0 0x090cd000 0x0 0x1000>;
   interrupts = <0 667 4>;
   interconnects = <&mc_virt 1 ((1 << 0) | (1 << 1))
      &mc_virt 2 ((1 << 0) | (1 << 1))>;

   operating-points-v2 = <&llcc_bwmon_opp_table>;

   llcc_bwmon_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-0 {
     opp-peak-kBps = <800000>;
    };

    opp-1 {
     opp-peak-kBps = <1200000>;
    };

    opp-2 {
     opp-peak-kBps = <1804800>;
    };

    opp-3 {
     opp-peak-kBps = <2188800>;
    };

    opp-4 {
     opp-peak-kBps = <2726400>;
    };

    opp-5 {
     opp-peak-kBps = <3072000>;
    };

    opp-6 {
     opp-peak-kBps = <4070400>;
    };

    opp-7 {
     opp-peak-kBps = <5414400>;
    };

    opp-8 {
     opp-peak-kBps = <6220800>;
    };
   };
  };

  sdhc_2: mmc@8804000 {
   compatible = "qcom,qcs615-sdhci", "qcom,sdhci-msm-v5";
   reg = <0x0 0x08804000 0x0 0x1000>;
   reg-names = "hc";

   interrupts = <0 204 4>,
         <0 222 4>;
   interrupt-names = "hc_irq",
       "pwr_irq";

   clocks = <&gcc 112>,
     <&gcc 113>,
     <&rpmhcc 0>;
   clock-names = "iface",
          "core",
          "xo";

   power-domains = <&rpmhpd 0>;
   operating-points-v2 = <&sdhc2_opp_table>;
   iommus = <&apps_smmu 0x02a0 0x0>;
   resets = <&gcc 16>;
   interconnects = <&aggre1_noc 13 ((1 << 0) | (1 << 1) | (1 << 2))
      &mc_virt 2 ((1 << 0) | (1 << 1) | (1 << 2))>,
     <&gem_noc 1 ((1 << 0) | (1 << 1))
      &config_noc 30 ((1 << 0) | (1 << 1))>;
   interconnect-names = "sdhc-ddr",
          "cpu-sdhc";

   qcom,dll-config = <0x0007642c>;
   qcom,ddr-config = <0x80040868>;
   dma-coherent;

   status = "disabled";

   sdhc2_opp_table: opp-table {
    compatible = "operating-points-v2";

    opp-50000000 {
     opp-hz = /bits/ 64 <50000000>;
     required-opps = <&rpmhpd_opp_low_svs>;
    };

    opp-100000000 {
     opp-hz = /bits/ 64 <100000000>;
     required-opps = <&rpmhpd_opp_svs>;
    };

    opp-202000000 {
     opp-hz = /bits/ 64 <202000000>;
     required-opps = <&rpmhpd_opp_nom>;
    };
   };
  };

  dc_noc: interconnect@9160000 {
   reg = <0x0 0x09160000 0x0 0x3200>;
   compatible = "qcom,qcs615-dc-noc";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  llcc: system-cache-controller@9200000 {
   compatible = "qcom,qcs615-llcc";
   reg = <0x0 0x09200000 0x0 0x50000>,
         <0x0 0x09600000 0x0 0x50000>;
   reg-names = "llcc0_base",
        "llcc_broadcast_base";
  };

  gem_noc: interconnect@9680000 {
   reg = <0x0 0x09680000 0x0 0x3e200>;
   compatible = "qcom,qcs615-gem-noc";
   #interconnect-cells = <2>;
   qcom,bcm-voters = <&apps_bcm_voter>;
  };

  pdc: interrupt-controller@b220000 {
   compatible = "qcom,qcs615-pdc", "qcom,pdc";
   reg = <0x0 0x0b220000 0x0 0x30000>,
         <0x0 0x17c000f0 0x0 0x64>;
   qcom,pdc-ranges = <0 480 94>, <94 609 31>, <125 63 1>;
   interrupt-parent = <&intc>;
   #interrupt-cells = <2>;
   interrupt-controller;
  };

  aoss_qmp: power-management@c300000 {
   compatible = "qcom,qcs615-aoss-qmp", "qcom,aoss-qmp";
   reg = <0x0 0x0c300000 0x0 0x400>;
   interrupts = <0 389 1>;
   mboxes = <&apss_shared 0>;

   #clock-cells = <0>;
  };

  sram@c3f0000 {
   compatible = "qcom,rpmh-stats";
   reg = <0x0 0x0c3f0000 0x0 0x400>;
  };

  apps_smmu: iommu@15000000 {
   compatible = "qcom,qcs615-smmu-500", "qcom,smmu-500", "arm,mmu-500";
   reg = <0x0 0x15000000 0x0 0x80000>;
   #iommu-cells = <2>;
   #global-interrupts = <1>;
   dma-coherent;

   interrupts = <0 65 4>,
         <0 94 4>,
         <0 95 4>,
         <0 96 4>,
         <0 97 4>,
         <0 98 4>,
         <0 99 4>,
         <0 100 4>,
         <0 101 4>,
         <0 102 4>,
         <0 103 4>,
         <0 104 4>,
         <0 105 4>,
         <0 106 4>,
         <0 107 4>,
         <0 108 4>,
         <0 109 4>,
         <0 110 4>,
         <0 111 4>,
         <0 112 4>,
         <0 113 4>,
         <0 114 4>,
         <0 115 4>,
         <0 116 4>,
         <0 117 4>,
         <0 118 4>,
         <0 181 4>,
         <0 182 4>,
         <0 183 4>,
         <0 184 4>,
         <0 185 4>,
         <0 186 4>,
         <0 187 4>,
         <0 188 4>,
         <0 189 4>,
         <0 190 4>,
         <0 191 4>,
         <0 192 4>,
         <0 315 4>,
         <0 316 4>,
         <0 317 4>,
         <0 318 4>,
         <0 319 4>,
         <0 320 4>,
         <0 321 4>,
         <0 322 4>,
         <0 323 4>,
         <0 324 4>,
         <0 325 4>,
         <0 326 4>,
         <0 327 4>,
         <0 328 4>,
         <0 329 4>,
         <0 330 4>,
         <0 331 4>,
         <0 332 4>,
         <0 333 4>,
         <0 334 4>,
         <0 335 4>,
         <0 336 4>,
         <0 337 4>,
         <0 338 4>,
         <0 339 4>,
         <0 340 4>,
         <0 341 4>;
  };

  spmi_bus: spmi@c440000 {
   compatible = "qcom,spmi-pmic-arb";
   reg = <0x0 0x0c440000 0x0 0x1100>,
         <0x0 0x0c600000 0x0 0x2000000>,
         <0x0 0x0e600000 0x0 0x100000>,
         <0x0 0x0e700000 0x0 0xa0000>,
         <0x0 0x0c40a000 0x0 0x26000>;
   reg-names = "core",
        "chnls",
        "obsrvr",
        "intr",
        "cnfg";
   interrupts-extended = <&pdc 1 4>;
   interrupt-names = "periph_irq";
   interrupt-controller;
   #interrupt-cells = <4>;
   #address-cells = <2>;
   #size-cells = <0>;
   qcom,channel = <0>;
   qcom,ee = <0>;
  };

  intc: interrupt-controller@17a00000 {
   compatible = "arm,gic-v3";
   reg = <0x0 0x17a00000 0x0 0x10000>,
         <0x0 0x17a60000 0x0 0x100000>;
   interrupts = <1 9 4>;
   #interrupt-cells = <3>;
   interrupt-controller;
   #redistributor-regions = <1>;
   redistributor-stride = <0x0 0x20000>;
  };

  apss_shared: mailbox@17c00000 {
   compatible = "qcom,qcs615-apss-shared",
         "qcom,sdm845-apss-shared";
   reg = <0x0 0x17c00000 0x0 0x1000>;
   #mbox-cells = <1>;
  };

  watchdog: watchdog@17c10000 {
   compatible = "qcom,apss-wdt-qcs615", "qcom,kpss-wdt";
   reg = <0x0 0x17c10000 0x0 0x1000>;
   interrupts = <0 0 4>;
  };

  timer@17c20000 {
   compatible = "arm,armv7-timer-mem";
   reg = <0x0 0x17c20000 0x0 0x1000>;
   ranges = <0 0 0 0x20000000>;
   #address-cells = <1>;
   #size-cells = <1>;

   frame@17c21000 {
    reg = <0x17c21000 0x1000>,
          <0x17c22000 0x1000>;
    frame-number = <0>;
    interrupts = <0 8 4>,
          <0 6 4>;
   };

   frame@17c23000 {
    reg = <0x17c23000 0x1000>;
    frame-number = <1>;
    interrupts = <0 9 4>;
    status = "disabled";
   };

   frame@17c25000 {
    reg = <0x17c25000 0x1000>;
    frame-number = <2>;
    interrupts = <0 10 4>;
    status = "disabled";
   };

   frame@17c27000 {
    reg = <0x17c27000 0x1000>;
    frame-number = <3>;
    interrupts = <0 11 4>;
    status = "disabled";
   };

   frame@17c29000 {
    reg = <0x17c29000 0x1000>;
    frame-number = <4>;
    interrupts = <0 12 4>;
    status = "disabled";
   };

   frame@17c2b000 {
    reg = <0x17c2b000 0x1000>;
    frame-number = <5>;
    interrupts = <0 13 4>;
    status = "disabled";
   };

   frame@17c2d000 {
    reg = <0x17c2d000 0x1000>;
    frame-number = <6>;
    interrupts = <0 14 4>;
    status = "disabled";
   };
  };

  apps_rsc: rsc@18200000 {
   compatible = "qcom,rpmh-rsc";
   reg = <0x0 0x18200000 0x0 0x10000>,
         <0x0 0x18210000 0x0 0x10000>,
         <0x0 0x18220000 0x0 0x10000>;
   reg-names = "drv-0",
        "drv-1",
        "drv-2";

   interrupts = <0 3 4>,
         <0 4 4>,
         <0 5 4>;

   qcom,drv-id = <2>;
   qcom,tcs-offset = <0xd00>;
   qcom,tcs-config = <2 2>,
       <0 3>,
       <1 3>,
       <3 1>;

   label = "apps_rsc";
   power-domains = <&cluster_pd>;

   apps_bcm_voter: bcm-voter {
    compatible = "qcom,bcm-voter";
   };

   rpmhcc: clock-controller {
    compatible = "qcom,qcs615-rpmh-clk";
    clock-names = "xo";

    #clock-cells = <1>;
   };

   rpmhpd: power-controller {
    compatible = "qcom,qcs615-rpmhpd";
    #power-domain-cells = <1>;
    operating-points-v2 = <&rpmhpd_opp_table>;

    rpmhpd_opp_table: opp-table {
     compatible = "operating-points-v2";

     rpmhpd_opp_ret: opp-0 {
      opp-level = <16>;
     };

     rpmhpd_opp_min_svs: opp-1 {
      opp-level = <48>;
     };

     rpmhpd_opp_low_svs: opp-2 {
      opp-level = <64>;
     };

     rpmhpd_opp_svs: opp-3 {
      opp-level = <128>;
     };

     rpmhpd_opp_svs_l1: opp-4 {
      opp-level = <192>;
     };

     rpmhpd_opp_nom: opp-5 {
      opp-level = <256>;
     };

     rpmhpd_opp_nom_l1: opp-6 {
      opp-level = <320>;
     };

     rpmhpd_opp_nom_l2: opp-7 {
      opp-level = <336>;
     };

     rpmhpd_opp_turbo: opp-8 {
      opp-level = <384>;
     };

     rpmhpd_opp_turbo_l1: opp-9 {
      opp-level = <416>;
     };
    };
   };
  };

  usb_1_hsphy: phy@88e2000 {
   compatible = "qcom,qcs615-qusb2-phy";
   reg = <0x0 0x88e2000 0x0 0x180>;

   clocks = <&gcc 14>, <&rpmhcc 0>;
   clock-names = "cfg_ahb", "ref";

   resets = <&gcc 1>;
   nvmem-cells = <&qusb2_hstx_trim>;

   #phy-cells = <0>;

   status = "disabled";
  };

  usb_hsphy_2: phy@88e3000 {
   compatible = "qcom,qcs615-qusb2-phy";
   reg = <0x0 0x088e3000 0x0 0x180>;

   clocks = <&gcc 14>,
     <&rpmhcc 0>;
   clock-names = "cfg_ahb",
          "ref";

   resets = <&gcc 2>;

   #phy-cells = <0>;

   status = "disabled";
  };

  usb_qmpphy: phy@88e6000 {
   compatible = "qcom,qcs615-qmp-usb3-phy";
   reg = <0x0 0x88e6000 0x0 0x1000>;

   clocks = <&gcc 153>,
     <&gcc 152>,
     <&gcc 14>,
     <&gcc 156>;
   clock-names = "aux",
          "ref",
          "cfg_ahb",
          "pipe";

   resets = <&gcc 13>,
     <&gcc 14>;
   reset-names = "phy", "phy_phy";

   qcom,tcsr-reg = <&tcsr 0xb244>;

   clock-output-names = "usb3_phy_pipe_clk_src";
   #clock-cells = <0>;

   #phy-cells = <0>;

   status = "disabled";
  };

  usb_1: usb@a6f8800 {
   compatible = "qcom,qcs615-dwc3", "qcom,dwc3";
   reg = <0x0 0x0a6f8800 0x0 0x400>;

   clocks = <&gcc 23>,
     <&gcc 147>,
     <&gcc 12>,
     <&gcc 151>,
     <&gcc 149>,
     <&gcc 152>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi",
          "xo";

   assigned-clocks = <&gcc 149>,
       <&gcc 147>;
   assigned-clock-rates = <19200000>, <200000000>;

   interrupts-extended = <&intc 0 130 4>,
           <&intc 0 131 4>,
           <&pdc 9 (2 | 1)>,
           <&pdc 8 (2 | 1)>,
           <&pdc 6 4>;
   interrupt-names = "pwr_event",
       "hs_phy_irq",
       "dp_hs_phy_irq",
       "dm_hs_phy_irq",
       "ss_phy_irq";

   power-domains = <&gcc 4>;
   required-opps = <&rpmhpd_opp_nom>;

   resets = <&gcc 3>;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   usb_1_dwc3: usb@a600000 {
    compatible = "snps,dwc3";
    reg = <0x0 0x0a600000 0x0 0xcd00>;

    iommus = <&apps_smmu 0x140 0x0>;
    interrupts = <0 133 4>;

    phys = <&usb_1_hsphy>, <&usb_qmpphy>;
    phy-names = "usb2-phy", "usb3-phy";

    snps,dis-u1-entry-quirk;
    snps,dis-u2-entry-quirk;
    snps,dis_u2_susphy_quirk;
    snps,dis_u3_susphy_quirk;
    snps,dis_enblslpm_quirk;
    snps,has-lpm-erratum;
    snps,hird-threshold = /bits/ 8 <0x10>;
    snps,usb3_lpm_capable;
   };
  };

  usb_2: usb@a8f8800 {
   compatible = "qcom,qcs615-dwc3", "qcom,dwc3";
   reg = <0x0 0x0a8f8800 0x0 0x400>;

   clocks = <&gcc 22>,
     <&gcc 136>,
     <&gcc 11>,
     <&gcc 140>,
     <&gcc 138>,
     <&gcc 141>;
   clock-names = "cfg_noc",
          "core",
          "iface",
          "sleep",
          "mock_utmi",
          "xo";

   assigned-clocks = <&gcc 138>,
       <&gcc 136>;
   assigned-clock-rates = <19200000>, <200000000>;

   interrupts-extended = <&intc 0 663 4>,
           <&intc 0 662 4>,
           <&pdc 11 (2 | 1)>,
           <&pdc 10 (2 | 1)>;
   interrupt-names = "pwr_event",
       "hs_phy_irq",
       "dp_hs_phy_irq",
       "dm_hs_phy_irq";

   power-domains = <&gcc 3>;
   required-opps = <&rpmhpd_opp_nom>;

   resets = <&gcc 12>;

   qcom,select-utmi-as-pipe-clk;

   #address-cells = <2>;
   #size-cells = <2>;
   ranges;

   status = "disabled";

   usb_2_dwc3: usb@a800000 {
    compatible = "snps,dwc3";
    reg = <0x0 0x0a800000 0x0 0xcd00>;

    iommus = <&apps_smmu 0xe0 0x0>;
    interrupts = <0 664 4>;

    phys = <&usb_hsphy_2>;
    phy-names = "usb2-phy";

    snps,dis_u2_susphy_quirk;
    snps,dis_u3_susphy_quirk;
    snps,dis_enblslpm_quirk;
    snps,has-lpm-erratum;
    snps,hird-threshold = /bits/ 8 <0x10>;

    maximum-speed = "high-speed";
   };
  };
 };

 arch_timer: timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 1 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 2 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 3 ((((1 << (8)) - 1) << 8) | 8)>,
        <1 0 ((((1 << (8)) - 1) << 8) | 8)>;
 };
};
# 11 "arch/arm64/boot/dts/qcom/qcs615-ride.dts" 2
# 1 "arch/arm64/boot/dts/qcom/pm8150.dtsi" 1






# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 1
# 13 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/input/linux-event-codes.h" 1
# 14 "./scripts/dtc/include-prefixes/dt-bindings/input/input.h" 2
# 8 "arch/arm64/boot/dts/qcom/pm8150.dtsi" 2

# 1 "./scripts/dtc/include-prefixes/dt-bindings/spmi/spmi.h" 1
# 10 "arch/arm64/boot/dts/qcom/pm8150.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/iio/qcom,spmi-vadc.h" 1
# 11 "arch/arm64/boot/dts/qcom/pm8150.dtsi" 2

/ {
 thermal-zones {
  pm8150-thermal {
   polling-delay-passive = <100>;

   thermal-sensors = <&pm8150_temp>;

   trips {
    trip0 {
     temperature = <95000>;
     hysteresis = <0>;
     type = "passive";
    };

    trip1 {
     temperature = <115000>;
     hysteresis = <0>;
     type = "hot";
    };

    trip2 {
     temperature = <145000>;
     hysteresis = <0>;
     type = "critical";
    };
   };
  };
 };
};

&spmi_bus {
 pm8150_0: pmic@0 {
  compatible = "qcom,pm8150", "qcom,spmi-pmic";
  reg = <0x0 0>;
  #address-cells = <1>;
  #size-cells = <0>;

  pon: pon@800 {
   compatible = "qcom,pm8998-pon";
   reg = <0x0800>;

   pon_pwrkey: pwrkey {
    compatible = "qcom,pm8941-pwrkey";
    interrupts = <0x0 0x8 0x0 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;
    linux,code = <116>;

    status = "disabled";
   };

   pon_resin: resin {
    compatible = "qcom,pm8941-resin";
    interrupts = <0x0 0x8 0x1 (2 | 1)>;
    debounce = <15625>;
    bias-pull-up;

    status = "disabled";
   };
  };

  pm8150_temp: temp-alarm@2400 {
   compatible = "qcom,spmi-temp-alarm";
   reg = <0x2400>;
   interrupts = <0x0 0x24 0x0 (2 | 1)>;
   io-channels = <&pm8150_adc 0x06>;
   io-channel-names = "thermal";
   #thermal-sensor-cells = <0>;
  };

  pm8150_adc: adc@3100 {
   compatible = "qcom,spmi-adc5";
   reg = <0x3100>;
   #address-cells = <1>;
   #size-cells = <0>;
   #io-channel-cells = <1>;
   interrupts = <0x0 0x31 0x0 1>;

   channel@0 {
    reg = <0x00>;
    qcom,pre-scaling = <1 1>;
    label = "ref_gnd";
   };

   channel@1 {
    reg = <0x01>;
    qcom,pre-scaling = <1 1>;
    label = "vref_1p25";
   };

   channel@6 {
    reg = <0x06>;
    qcom,pre-scaling = <1 1>;
    label = "die_temp";
   };
  };

  pm8150_adc_tm: adc-tm@3500 {
   compatible = "qcom,spmi-adc-tm5";
   reg = <0x3500>;
   interrupts = <0x0 0x35 0x0 1>;
   #thermal-sensor-cells = <1>;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";
  };

  rtc@6000 {
   compatible = "qcom,pm8941-rtc";
   reg = <0x6000>, <0x6100>;
   reg-names = "rtc", "alarm";
   interrupts = <0x0 0x61 0x1 0>;
  };

  pm8150_gpios: gpio@c000 {
   compatible = "qcom,pm8150-gpio", "qcom,spmi-gpio";
   reg = <0xc000>;
   gpio-controller;
   gpio-ranges = <&pm8150_gpios 0 0 10>;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };
 };

 pmic@1 {
  compatible = "qcom,pm8150", "qcom,spmi-pmic";
  reg = <0x1 0>;
  #address-cells = <1>;
  #size-cells = <0>;
 };
};
# 12 "arch/arm64/boot/dts/qcom/qcs615-ride.dts" 2
/ {
 model = "Qualcomm Technologies, Inc. QCS615 Ride";
 compatible = "qcom,qcs615-ride", "qcom,qcs615";
 chassis-type = "embedded";

 aliases {
  mmc0 = &sdhc_1;
  mmc1 = &sdhc_2;
  serial0 = &uart0;
 };

 chosen {
  stdout-path = "serial0:115200n8";
 };

 clocks {
  sleep_clk: sleep-clk {
   compatible = "fixed-clock";
   clock-frequency = <32000>;
   #clock-cells = <0>;
  };

  xo_board_clk: xo-board-clk {
   compatible = "fixed-clock";
   clock-frequency = <38400000>;
   #clock-cells = <0>;
  };
 };

 regulator-usb2-vbus {
  compatible = "regulator-fixed";
  regulator-name = "USB2_VBUS";
  gpio = <&pm8150_gpios 10 0>;
  pinctrl-0 = <&usb2_en>;
  pinctrl-names = "default";
  enable-active-high;
  regulator-always-on;
 };
};

&apps_rsc {
 regulators-0 {
  compatible = "qcom,pm8150-rpmh-regulators";
  qcom,pmic-id = "a";

  vreg_s3a: smps3 {
   regulator-name = "vreg_s3a";
   regulator-min-microvolt = <600000>;
   regulator-max-microvolt = <650000>;
   regulator-initial-mode = <3>;
  };

  vreg_s4a: smps4 {
   regulator-name = "vreg_s4a";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1829000>;
   regulator-initial-mode = <3>;
  };

  vreg_s5a: smps5 {
   regulator-name = "vreg_s5a";
   regulator-min-microvolt = <1896000>;
   regulator-max-microvolt = <2040000>;
   regulator-initial-mode = <3>;
  };

  vreg_s6a: smps6 {
   regulator-name = "vreg_s6a";
   regulator-min-microvolt = <1304000>;
   regulator-max-microvolt = <1404000>;
   regulator-initial-mode = <3>;
  };

  vreg_l1a: ldo1 {
   regulator-name = "vreg_l1a";
   regulator-min-microvolt = <488000>;
   regulator-max-microvolt = <852000>;
   regulator-initial-mode = <1>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l2a: ldo2 {
   regulator-name = "vreg_l2a";
   regulator-min-microvolt = <1650000>;
   regulator-max-microvolt = <3100000>;
   regulator-initial-mode = <1>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l3a: ldo3 {
   regulator-name = "vreg_l3a";
   regulator-min-microvolt = <1000000>;
   regulator-max-microvolt = <1248000>;
   regulator-initial-mode = <1>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l5a: ldo5 {
   regulator-name = "vreg_l5a";
   regulator-min-microvolt = <875000>;
   regulator-max-microvolt = <975000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l7a: ldo7 {
   regulator-name = "vreg_l7a";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1900000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l8a: ldo8 {
   regulator-name = "vreg_l8a";
   regulator-min-microvolt = <1150000>;
   regulator-max-microvolt = <1350000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l10a: ldo10 {
   regulator-name = "vreg_l10a";
   regulator-min-microvolt = <2950000>;
   regulator-max-microvolt = <3312000>;
   regulator-initial-mode = <3>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l11a: ldo11 {
   regulator-name = "vreg_l11a";
   regulator-min-microvolt = <1232000>;
   regulator-max-microvolt = <1260000>;
   regulator-initial-mode = <1>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l12a: ldo12 {
   regulator-name = "vreg_l12a";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1890000>;
   regulator-initial-mode = <1>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l13a: ldo13 {
   regulator-name = "vreg_l13a";
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3230000>;
   regulator-initial-mode = <1>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l15a: ldo15 {
   regulator-name = "vreg_l15a";
   regulator-min-microvolt = <1800000>;
   regulator-max-microvolt = <1904000>;
   regulator-initial-mode = <1>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l16a: ldo16 {
   regulator-name = "vreg_l16a";
   regulator-min-microvolt = <3000000>;
   regulator-max-microvolt = <3312000>;
   regulator-initial-mode = <1>;
   regulator-allow-set-load;
   regulator-allowed-modes = <1
         3>;
  };

  vreg_l17a: ldo17 {
   regulator-name = "vreg_l17a";
   regulator-min-microvolt = <2950000>;
   regulator-max-microvolt = <3312000>;
   regulator-initial-mode = <3>;
  };
 };
};

&gcc {
 clocks = <&rpmhcc 0>,
   <&rpmhcc 1>,
   <&sleep_clk>;
};

&pm8150_gpios {
 usb2_en: usb2-en-state {
  pins = "gpio10";
  function = "normal";
  output-enable;
  power-source = <0>;
 };
};

&pon_pwrkey {
 status = "okay";
};

&pon_resin {
 linux,code = <114>;

 status = "okay";
};

&qupv3_id_0 {
 status = "okay";
};

&rpmhcc {
 clocks = <&xo_board_clk>;
};

&sdhc_1 {
 pinctrl-0 = <&sdc1_state_on>;
 pinctrl-1 = <&sdc1_state_off>;
 pinctrl-names = "default", "sleep";

 bus-width = <8>;
 mmc-ddr-1_8v;
 mmc-hs200-1_8v;
 mmc-hs400-1_8v;
 mmc-hs400-enhanced-strobe;
 vmmc-supply = <&vreg_l17a>;
 vqmmc-supply = <&vreg_s4a>;

 non-removable;
 no-sd;
 no-sdio;

 status = "okay";
};

&sdhc_2 {
 pinctrl-0 = <&sdc2_state_on>;
 pinctrl-1 = <&sdc2_state_off>;
 pinctrl-names = "default", "sleep";

 bus-width = <4>;
 cd-gpios = <&tlmm 99 1>;

 vmmc-supply = <&vreg_l10a>;
 vqmmc-supply = <&vreg_s4a>;

 status = "okay";
};

&uart0 {
 status = "okay";
};

&usb_1_hsphy {
 vdd-supply = <&vreg_l5a>;
 vdda-pll-supply = <&vreg_l12a>;
 vdda-phy-dpdm-supply = <&vreg_l13a>;

 status = "okay";
};

&usb_qmpphy {
 vdda-phy-supply = <&vreg_l5a>;
 vdda-pll-supply = <&vreg_l12a>;

 status = "okay";
};

&usb_1 {
 status = "okay";
};

&usb_1_dwc3 {
 dr_mode = "peripheral";
};

&usb_hsphy_2 {
 vdd-supply = <&vreg_l5a>;
 vdda-pll-supply = <&vreg_l12a>;
 vdda-phy-dpdm-supply = <&vreg_l13a>;

 status = "okay";
};

&usb_2 {
 status = "okay";
};

&usb_2_dwc3 {
 dr_mode = "host";
};

&ufs_mem_hc {
 reset-gpios = <&tlmm 123 1>;
 vcc-supply = <&vreg_l17a>;
 vcc-max-microamp = <600000>;
 vccq2-supply = <&vreg_s4a>;
 vccq2-max-microamp = <600000>;

 status = "okay";
};

&ufs_mem_phy {
 vdda-phy-supply = <&vreg_l5a>;
 vdda-pll-supply = <&vreg_l12a>;

 status = "okay";
};

&watchdog {
 clocks = <&sleep_clk>;
};
