{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575518010398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Create Symbol File Quartus Prime " "Running Quartus Prime Create Symbol File" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575518010398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 04 19:53:30 2019 " "Processing started: Wed Dec 04 19:53:30 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575518010398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1575518010398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off design_project -c design_project --generate_symbol=Z:/quartus/FinalProject/git/fpga-design-project/quartus/vcr_files/DisplayDecoder.sv " "Command: quartus_map --read_settings_files=on --write_settings_files=off design_project -c design_project --generate_symbol=Z:/quartus/FinalProject/git/fpga-design-project/quartus/vcr_files/DisplayDecoder.sv" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1575518010399 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vcr_decoder.sv(65) " "Verilog HDL information at vcr_decoder.sv(65): always construct contains both blocking and non-blocking assignments" {  } { { "vcr_files/vcr_decoder.sv" "" { Text "Z:/quartus/FinalProject/git/fpga-design-project/quartus/vcr_files/vcr_decoder.sv" 65 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1575518015742 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ReadState.sv(62) " "Verilog HDL information at ReadState.sv(62): always construct contains both blocking and non-blocking assignments" {  } { { "vcr_files/ReadState.sv" "" { Text "Z:/quartus/FinalProject/git/fpga-design-project/quartus/vcr_files/ReadState.sv" 62 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1575518015989 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Create Symbol File 0 s 0 s Quartus Prime " "Quartus Prime Create Symbol File was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4675 " "Peak virtual memory: 4675 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575518017018 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 04 19:53:37 2019 " "Processing ended: Wed Dec 04 19:53:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575518017018 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575518017018 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575518017018 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1575518017018 ""}
