#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Sep 25 21:06:33 2024
# Process ID: 811428
# Current directory: /home/eliton/ufc/mips_32_bits
# Command line: vivado
# Log file: /home/eliton/ufc/mips_32_bits/vivado.log
# Journal file: /home/eliton/ufc/mips_32_bits/vivado.jou
# Running On: eliton-notebook, OS: Linux, CPU Frequency: 1638.700 MHz, CPU Physical cores: 8, Host memory: 10294 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /opt/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/eliton/ufc/mips_32_bits/mips.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/eliton/ufc/mips_32_bits/mips.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim/prog.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testbench_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/pkg_mips.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/registrador.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registrador'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/bancoRegistradores.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bancoRegistradores'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/ula.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ula'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/datapath.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'datapath'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/unidadeControle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unidadeControle'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/ram.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ram'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/processadorMIPS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processadorMIPS'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.pkg_mips
Compiling package ieee.std_logic_signed
Compiling architecture behavioral of entity xil_defaultlib.registrador [registrador_default]
Compiling architecture behavioral of entity xil_defaultlib.registrador [\registrador(init_value="0001000...]
Compiling architecture behavioral of entity xil_defaultlib.bancoRegistradores [bancoregistradores_default]
Compiling architecture behavioral of entity xil_defaultlib.ula [ula_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.registrador [\registrador(init_value="0000000...]
Compiling architecture behavioral of entity xil_defaultlib.unidadeControle [unidadecontrole_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture behavioral of entity xil_defaultlib.processadorMIPS [processadormips_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -view {/home/eliton/ufc/mips_32_bits/testbench_behav.wcfg} -view {/home/eliton/ufc/mips_32_bits/ula_tb.wcfg} -view {/home/eliton/ufc/mips_32_bits/datapath_tb.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config /home/eliton/ufc/mips_32_bits/testbench_behav.wcfg
open_wave_config /home/eliton/ufc/mips_32_bits/ula_tb.wcfg
WARNING: Simulation object /tb_ula/op1 was not found in the design.
WARNING: Simulation object /tb_ula/op2 was not found in the design.
WARNING: Simulation object /tb_ula/outula was not found in the design.
WARNING: Simulation object /tb_ula/zero was not found in the design.
WARNING: Simulation object /tb_ula/op_ula was not found in the design.
open_wave_config /home/eliton/ufc/mips_32_bits/datapath_tb.wcfg
WARNING: Simulation object /tb_datapath/clk was not found in the design.
WARNING: Simulation object /tb_datapath/rst was not found in the design.
WARNING: Simulation object /tb_datapath/instruction was not found in the design.
WARNING: Simulation object /tb_datapath/uins.ce was not found in the design.
WARNING: Simulation object /tb_datapath/uins.rw was not found in the design.
WARNING: Simulation object /tb_datapath/uins.i was not found in the design.
WARNING: Simulation object /tb_datapath/uins.wreg was not found in the design.
WARNING: Simulation object /tb_datapath/data was not found in the design.
WARNING: Simulation object /tb_datapath/DUT/R1 was not found in the design.
WARNING: Simulation object /tb_datapath/DUT/op2 was not found in the design.
WARNING: Simulation object /tb_datapath/DUT/R2 was not found in the design.
WARNING: Simulation object /tb_datapath/DUT/REGS/AdRP1 was not found in the design.
WARNING: Simulation object /tb_datapath/DUT/REGS/AdRP2 was not found in the design.
WARNING: Simulation object /tb_datapath/DUT/REGS/AdWP was not found in the design.
WARNING: Simulation object /tb_datapath/DUT/REGS/DataWP was not found in the design.
WARNING: Simulation object /tb_datapath/DUT/REGS/wen was not found in the design.
WARNING: Simulation object /tb_datapath/DUT/result was not found in the design.
WARNING: Simulation object /tb_datapath/DUT/reg_dest was not found in the design.
WARNING: Simulation object /tb_datapath/DUT/REGS/reg was not found in the design.
WARNING: Simulation object /tb_datapath/DUT/ext32 was not found in the design.
WARNING: Simulation object /tb_datapath/DUT/instR was not found in the design.
WARNING: Simulation object /tb_datapath/DUT/zero was not found in the design.
WARNING: Simulation object /tb_datapath/DUT/carry was not found in the design.
WARNING: Simulation object /tb_datapath/DUT/adD was not found in the design.
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: INVALID INSTRUCTION
Time: 0 ps  Iteration: 1  Process: /testbench/cpu/uc/line__65  File: /home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/unidadeControle.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:21 ; elapsed = 00:00:12 . Memory (MB): peak = 6484.195 ; gain = 73.047 ; free physical = 309 ; free virtual = 1884
run 1200 ns
close [ open /home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/rom.vhd w ]
add_files /home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/rom.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/opt/Xilinx/Vivado/2022.2/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim/prog.txt'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testbench_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/unidadeControle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unidadeControle'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/processadorMIPS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processadorMIPS'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-8944] expression has 32 elements; formal 'addr' expects 16 [/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/processadorMIPS.vhd:59]
ERROR: [VRFC 10-8944] expression has 32 elements; formal 'dout' expects 16 [/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/processadorMIPS.vhd:61]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testbench_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/processadorMIPS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processadorMIPS'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-666] expression has 16 elements; expected 32 [/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/rom.vhd:18]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit testbench in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testbench_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/processadorMIPS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processadorMIPS'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.pkg_mips
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.registrador [registrador_default]
Compiling architecture behavioral of entity xil_defaultlib.registrador [\registrador(init_value="0001000...]
Compiling architecture behavioral of entity xil_defaultlib.bancoRegistradores [bancoregistradores_default]
Compiling architecture behavioral of entity xil_defaultlib.ula [ula_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.unidadeControle [unidadecontrole_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture syn of entity xil_defaultlib.rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.processadorMIPS [processadormips_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Error: INVALID INSTRUCTION
Time: 0 ps  Iteration: 1  Process: /testbench/cpu/uc/line__68  File: /home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/unidadeControle.vhd
relaunch_sim: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 6782.270 ; gain = 6.004 ; free physical = 587 ; free virtual = 1645
run 1200 ns
ERROR: Index -65534 out of bound 512 downto 0
Time: 1200 ns  Iteration: 0  Process: /testbench/cpu/rom/line__44
  File: /home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/rom.vhd

HDL Line: /home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/rom.vhd:48
run 1200 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
run 1200 ns
ERROR: [Simulator 45-1] A fatal run-time error was detected.  Simulation cannot continue.
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testbench_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/unidadeControle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unidadeControle'
ERROR: [VRFC 10-8825] cannot update object 'rom_en' of mode 'in' [/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/unidadeControle.vhd:66]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/unidadeControle.vhd:18]
INFO: [VRFC 10-8704] VHDL file '/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/unidadeControle.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testbench_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/unidadeControle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unidadeControle'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/processadorMIPS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processadorMIPS'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.pkg_mips
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.registrador [registrador_default]
Compiling architecture behavioral of entity xil_defaultlib.registrador [\registrador(init_value="0001000...]
Compiling architecture behavioral of entity xil_defaultlib.bancoRegistradores [bancoregistradores_default]
Compiling architecture behavioral of entity xil_defaultlib.ula [ula_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.unidadeControle [unidadecontrole_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture syn of entity xil_defaultlib.rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.processadorMIPS [processadormips_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Error: INVALID INSTRUCTION
Time: 0 ps  Iteration: 1  Process: /testbench/cpu/uc/line__71  File: /home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/unidadeControle.vhd
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 6848.305 ; gain = 7.801 ; free physical = 561 ; free virtual = 1685
run 1200 ns
ERROR: Index -65534 out of bound 512 downto 0
Time: 1200 ns  Iteration: 0  Process: /testbench/cpu/rom/line__44
  File: /home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/rom.vhd

HDL Line: /home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/rom.vhd:48
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testbench_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/unidadeControle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unidadeControle'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/processadorMIPS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processadorMIPS'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.pkg_mips
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.registrador [registrador_default]
Compiling architecture behavioral of entity xil_defaultlib.registrador [\registrador(init_value="0001000...]
Compiling architecture behavioral of entity xil_defaultlib.bancoRegistradores [bancoregistradores_default]
Compiling architecture behavioral of entity xil_defaultlib.ula [ula_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.unidadeControle [unidadecontrole_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture syn of entity xil_defaultlib.rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.processadorMIPS [processadormips_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Error: INVALID INSTRUCTION
Time: 0 ps  Iteration: 1  Process: /testbench/cpu/uc/line__71  File: /home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/unidadeControle.vhd
relaunch_sim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:09 . Memory (MB): peak = 6869.316 ; gain = 0.000 ; free physical = 533 ; free virtual = 1663
run 1200 ns
ERROR: Index -65534 out of bound 512 downto 0
Time: 1200 ns  Iteration: 0  Process: /testbench/cpu/rom/line__44
  File: /home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/rom.vhd

HDL Line: /home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/rom.vhd:48
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testbench_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/unidadeControle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unidadeControle'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/processadorMIPS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processadorMIPS'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.pkg_mips
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.registrador [registrador_default]
Compiling architecture behavioral of entity xil_defaultlib.registrador [\registrador(init_value="0001000...]
Compiling architecture behavioral of entity xil_defaultlib.bancoRegistradores [bancoregistradores_default]
Compiling architecture behavioral of entity xil_defaultlib.ula [ula_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.unidadeControle [unidadecontrole_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture syn of entity xil_defaultlib.rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.processadorMIPS [processadormips_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Time resolution is 1 ps
Error: INVALID INSTRUCTION
Time: 0 ps  Iteration: 1  Process: /testbench/cpu/uc/line__71  File: /home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/unidadeControle.vhd
relaunch_sim: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 6952.371 ; gain = 0.000 ; free physical = 384 ; free virtual = 1578
run 1200 ns
ERROR: Index -65532 out of bound 128 downto 0
Time: 1200 ns  Iteration: 0  Process: /testbench/cpu/rom/line__42
  File: /home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/rom.vhd

HDL Line: /home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/rom.vhd:45
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testbench_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/unidadeControle.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'unidadeControle'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/processadorMIPS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processadorMIPS'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.pkg_mips
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.registrador [registrador_default]
Compiling architecture behavioral of entity xil_defaultlib.registrador [\registrador(init_value="0001000...]
Compiling architecture behavioral of entity xil_defaultlib.bancoRegistradores [bancoregistradores_default]
Compiling architecture behavioral of entity xil_defaultlib.ula [ula_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.unidadeControle [unidadecontrole_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture syn of entity xil_defaultlib.rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.processadorMIPS [processadormips_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Error: INVALID INSTRUCTION
Time: 0 ps  Iteration: 1  Process: /testbench/cpu/uc/line__71  File: /home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/unidadeControle.vhd
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 6989.371 ; gain = 0.000 ; free physical = 407 ; free virtual = 1600
run 1200 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
xvhdl --incr --relax -prj testbench_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/rom.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rom'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/processadorMIPS.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'processadorMIPS'
INFO: [VRFC 10-163] Analyzing VHDL file "/home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/testbench.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'testbench'
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'testbench'
WARNING: [Vivado 12-13277] Compiled library path does not exist: ''
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/eliton/ufc/mips_32_bits/mips.sim/sim_1/behav/xsim'
xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot testbench_behav xil_defaultlib.testbench -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package xil_defaultlib.pkg_mips
Compiling package ieee.std_logic_signed
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.registrador [registrador_default]
Compiling architecture behavioral of entity xil_defaultlib.registrador [\registrador(init_value="0001000...]
Compiling architecture behavioral of entity xil_defaultlib.bancoRegistradores [bancoregistradores_default]
Compiling architecture behavioral of entity xil_defaultlib.ula [ula_default]
Compiling architecture behavioral of entity xil_defaultlib.datapath [datapath_default]
Compiling architecture behavioral of entity xil_defaultlib.unidadeControle [unidadecontrole_default]
Compiling architecture behavioral of entity xil_defaultlib.ram [ram_default]
Compiling architecture syn of entity xil_defaultlib.rom [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.processadorMIPS [processadormips_default]
Compiling architecture behavioral of entity xil_defaultlib.testbench
Built simulation snapshot testbench_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Time resolution is 1 ps
Error: INVALID INSTRUCTION
Time: 0 ps  Iteration: 1  Process: /testbench/cpu/uc/line__71  File: /home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/unidadeControle.vhd
Error: INVALID INSTRUCTION
Time: 1 us  Iteration: 3  Process: /testbench/cpu/uc/line__71  File: /home/eliton/ufc/mips_32_bits/mips.srcs/sources_1/new/unidadeControle.vhd
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 6989.371 ; gain = 0.000 ; free physical = 332 ; free virtual = 1535
run 1200 ns
