{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 19 22:04:29 2011 " "Info: Processing started: Wed Oct 19 22:04:29 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off systemA -c systemA " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off systemA -c systemA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "systemA EP2C5Q208C8 " "Info: Selected device EP2C5Q208C8 for design \"systemA\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208C8 " "Info: Device EP2C8Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 108 " "Info: Pin ~LVDS41p/nCEO~ is reserved at location 108" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "96 96 " "Warning: No exact pin location assignment(s) for 96 pins of 96 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "writemem " "Info: Pin writemem not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { writemem } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 512 1168 1344 528 "writemem" "" } { 392 56 113 408 "writemem" "" } { 272 688 745 288 "writemem" "" } { 504 1088 1168 520 "writemem" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { writemem } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flagin\[1\] " "Info: Pin flagin\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { flagin[1] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 400 1168 1344 416 "flagin\[1..0\]" "" } { 576 904 965 592 "flagin\[0\]" "" } { 560 904 954 576 "flagin\[1\]" "" } { 344 -136 -86 360 "flagin\[1\]" "" } { 392 1088 1182 408 "flagin\[1..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { flagin[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flagin\[0\] " "Info: Pin flagin\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { flagin[0] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 400 1168 1344 416 "flagin\[1..0\]" "" } { 576 904 965 592 "flagin\[0\]" "" } { 560 904 954 576 "flagin\[1\]" "" } { 344 -136 -86 360 "flagin\[1\]" "" } { 392 1088 1182 408 "flagin\[1..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { flagin[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flagout\[7\] " "Info: Pin flagout\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { flagout[7] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 416 1168 1344 432 "flagout\[7..0\]" "" } { 608 720 736 672 "flagout\[0\]" "" } { 408 1088 1196 424 "flagout\[7..0\]" "" } { 584 480 556 600 "flagout\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { flagout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flagout\[6\] " "Info: Pin flagout\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { flagout[6] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 416 1168 1344 432 "flagout\[7..0\]" "" } { 608 720 736 672 "flagout\[0\]" "" } { 408 1088 1196 424 "flagout\[7..0\]" "" } { 584 480 556 600 "flagout\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { flagout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flagout\[5\] " "Info: Pin flagout\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { flagout[5] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 416 1168 1344 432 "flagout\[7..0\]" "" } { 608 720 736 672 "flagout\[0\]" "" } { 408 1088 1196 424 "flagout\[7..0\]" "" } { 584 480 556 600 "flagout\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { flagout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flagout\[4\] " "Info: Pin flagout\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { flagout[4] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 416 1168 1344 432 "flagout\[7..0\]" "" } { 608 720 736 672 "flagout\[0\]" "" } { 408 1088 1196 424 "flagout\[7..0\]" "" } { 584 480 556 600 "flagout\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { flagout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flagout\[3\] " "Info: Pin flagout\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { flagout[3] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 416 1168 1344 432 "flagout\[7..0\]" "" } { 608 720 736 672 "flagout\[0\]" "" } { 408 1088 1196 424 "flagout\[7..0\]" "" } { 584 480 556 600 "flagout\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { flagout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flagout\[2\] " "Info: Pin flagout\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { flagout[2] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 416 1168 1344 432 "flagout\[7..0\]" "" } { 608 720 736 672 "flagout\[0\]" "" } { 408 1088 1196 424 "flagout\[7..0\]" "" } { 584 480 556 600 "flagout\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { flagout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flagout\[1\] " "Info: Pin flagout\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { flagout[1] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 416 1168 1344 432 "flagout\[7..0\]" "" } { 608 720 736 672 "flagout\[0\]" "" } { 408 1088 1196 424 "flagout\[7..0\]" "" } { 584 480 556 600 "flagout\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { flagout[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "flagout\[0\] " "Info: Pin flagout\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { flagout[0] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 416 1168 1344 432 "flagout\[7..0\]" "" } { 608 720 736 672 "flagout\[0\]" "" } { 408 1088 1196 424 "flagout\[7..0\]" "" } { 584 480 556 600 "flagout\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { flagout[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wrflag " "Info: Pin wrflag not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { wrflag } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 576 1168 1344 592 "wrflag" "" } { 456 56 120 472 "wrflag" "" } { 568 1088 1179 584 "wrflag" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { wrflag } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cs\[2\] " "Info: Pin cs\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { cs[2] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 640 1168 1344 656 "cs\[2..0\]" "" } { 360 56 352 376 "cs\[2..0\]" "" } { 632 1088 1168 648 "cs\[2..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { cs[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cs\[1\] " "Info: Pin cs\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { cs[1] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 640 1168 1344 656 "cs\[2..0\]" "" } { 360 56 352 376 "cs\[2..0\]" "" } { 632 1088 1168 648 "cs\[2..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { cs[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "cs\[0\] " "Info: Pin cs\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { cs[0] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 640 1168 1344 656 "cs\[2..0\]" "" } { 360 56 352 376 "cs\[2..0\]" "" } { 632 1088 1168 648 "cs\[2..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { cs[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1\[7\] " "Info: Pin Q1\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { Q1[7] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 448 1168 1344 464 "Q1\[7..0\]" "" } { 560 656 744 576 "Q1\[7..0\]" "" } { 440 1088 1171 456 "Q1\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q1[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1\[6\] " "Info: Pin Q1\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { Q1[6] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 448 1168 1344 464 "Q1\[7..0\]" "" } { 560 656 744 576 "Q1\[7..0\]" "" } { 440 1088 1171 456 "Q1\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q1[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1\[5\] " "Info: Pin Q1\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { Q1[5] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 448 1168 1344 464 "Q1\[7..0\]" "" } { 560 656 744 576 "Q1\[7..0\]" "" } { 440 1088 1171 456 "Q1\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q1[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1\[4\] " "Info: Pin Q1\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { Q1[4] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 448 1168 1344 464 "Q1\[7..0\]" "" } { 560 656 744 576 "Q1\[7..0\]" "" } { 440 1088 1171 456 "Q1\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q1[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1\[3\] " "Info: Pin Q1\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { Q1[3] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 448 1168 1344 464 "Q1\[7..0\]" "" } { 560 656 744 576 "Q1\[7..0\]" "" } { 440 1088 1171 456 "Q1\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q1[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1\[2\] " "Info: Pin Q1\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { Q1[2] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 448 1168 1344 464 "Q1\[7..0\]" "" } { 560 656 744 576 "Q1\[7..0\]" "" } { 440 1088 1171 456 "Q1\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q1[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1\[1\] " "Info: Pin Q1\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { Q1[1] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 448 1168 1344 464 "Q1\[7..0\]" "" } { 560 656 744 576 "Q1\[7..0\]" "" } { 440 1088 1171 456 "Q1\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q1[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q1\[0\] " "Info: Pin Q1\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { Q1[0] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 448 1168 1344 464 "Q1\[7..0\]" "" } { 560 656 744 576 "Q1\[7..0\]" "" } { 440 1088 1171 456 "Q1\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q1[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_we " "Info: Pin reg_we not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { reg_we } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 592 1168 1344 608 "reg_we" "" } { 352 376 392 408 "reg_we" "" } { 408 56 100 424 "reg_we" "" } { 584 1088 1180 600 "reg_we" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_we } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI\[7\] " "Info: Pin DI\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DI[7] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 432 1168 1344 448 "DI\[7..0\]" "" } { 384 680 736 400 "DI\[7..0\]" "" } { 376 368 415 392 "DI\[7..0\]" "" } { 424 1088 1168 440 "DI\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI\[6\] " "Info: Pin DI\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DI[6] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 432 1168 1344 448 "DI\[7..0\]" "" } { 384 680 736 400 "DI\[7..0\]" "" } { 376 368 415 392 "DI\[7..0\]" "" } { 424 1088 1168 440 "DI\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI\[5\] " "Info: Pin DI\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DI[5] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 432 1168 1344 448 "DI\[7..0\]" "" } { 384 680 736 400 "DI\[7..0\]" "" } { 376 368 415 392 "DI\[7..0\]" "" } { 424 1088 1168 440 "DI\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI\[4\] " "Info: Pin DI\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DI[4] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 432 1168 1344 448 "DI\[7..0\]" "" } { 384 680 736 400 "DI\[7..0\]" "" } { 376 368 415 392 "DI\[7..0\]" "" } { 424 1088 1168 440 "DI\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI\[3\] " "Info: Pin DI\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DI[3] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 432 1168 1344 448 "DI\[7..0\]" "" } { 384 680 736 400 "DI\[7..0\]" "" } { 376 368 415 392 "DI\[7..0\]" "" } { 424 1088 1168 440 "DI\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI\[2\] " "Info: Pin DI\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DI[2] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 432 1168 1344 448 "DI\[7..0\]" "" } { 384 680 736 400 "DI\[7..0\]" "" } { 376 368 415 392 "DI\[7..0\]" "" } { 424 1088 1168 440 "DI\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI\[1\] " "Info: Pin DI\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DI[1] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 432 1168 1344 448 "DI\[7..0\]" "" } { 384 680 736 400 "DI\[7..0\]" "" } { 376 368 415 392 "DI\[7..0\]" "" } { 424 1088 1168 440 "DI\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DI\[0\] " "Info: Pin DI\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { DI[0] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 432 1168 1344 448 "DI\[7..0\]" "" } { 384 680 736 400 "DI\[7..0\]" "" } { 376 368 415 392 "DI\[7..0\]" "" } { 424 1088 1168 440 "DI\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { DI[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "memtoreg " "Info: Pin memtoreg not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { memtoreg } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 544 1168 1344 560 "memtoreg" "" } { 424 56 105 440 "memtoreg" "" } { 420 784 800 472 "memtoreg" "" } { 536 1088 1182 552 "memtoreg" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { memtoreg } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[7\] " "Info: Pin S\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { S[7] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 384 1168 1344 400 "S\[7..0\]" "" } { 504 912 932 560 "S\[7..0\]" "" } { 376 1088 1170 392 "S\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[6\] " "Info: Pin S\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { S[6] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 384 1168 1344 400 "S\[7..0\]" "" } { 504 912 932 560 "S\[7..0\]" "" } { 376 1088 1170 392 "S\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[5\] " "Info: Pin S\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { S[5] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 384 1168 1344 400 "S\[7..0\]" "" } { 504 912 932 560 "S\[7..0\]" "" } { 376 1088 1170 392 "S\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[4\] " "Info: Pin S\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { S[4] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 384 1168 1344 400 "S\[7..0\]" "" } { 504 912 932 560 "S\[7..0\]" "" } { 376 1088 1170 392 "S\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[3\] " "Info: Pin S\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { S[3] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 384 1168 1344 400 "S\[7..0\]" "" } { 504 912 932 560 "S\[7..0\]" "" } { 376 1088 1170 392 "S\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[2\] " "Info: Pin S\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { S[2] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 384 1168 1344 400 "S\[7..0\]" "" } { 504 912 932 560 "S\[7..0\]" "" } { 376 1088 1170 392 "S\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[1\] " "Info: Pin S\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { S[1] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 384 1168 1344 400 "S\[7..0\]" "" } { 504 912 932 560 "S\[7..0\]" "" } { 376 1088 1170 392 "S\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "S\[0\] " "Info: Pin S\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { S[0] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 384 1168 1344 400 "S\[7..0\]" "" } { 504 912 932 560 "S\[7..0\]" "" } { 376 1088 1170 392 "S\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { S[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram\[7\] " "Info: Pin ram\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ram[7] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 368 1168 1344 384 "ram\[7..0\]" "" } { 256 904 920 392 "ram\[7..0\]" "" } { 360 1088 1179 376 "ram\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram\[6\] " "Info: Pin ram\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ram[6] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 368 1168 1344 384 "ram\[7..0\]" "" } { 256 904 920 392 "ram\[7..0\]" "" } { 360 1088 1179 376 "ram\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram\[5\] " "Info: Pin ram\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ram[5] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 368 1168 1344 384 "ram\[7..0\]" "" } { 256 904 920 392 "ram\[7..0\]" "" } { 360 1088 1179 376 "ram\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram\[4\] " "Info: Pin ram\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ram[4] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 368 1168 1344 384 "ram\[7..0\]" "" } { 256 904 920 392 "ram\[7..0\]" "" } { 360 1088 1179 376 "ram\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram\[3\] " "Info: Pin ram\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ram[3] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 368 1168 1344 384 "ram\[7..0\]" "" } { 256 904 920 392 "ram\[7..0\]" "" } { 360 1088 1179 376 "ram\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram\[2\] " "Info: Pin ram\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ram[2] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 368 1168 1344 384 "ram\[7..0\]" "" } { 256 904 920 392 "ram\[7..0\]" "" } { 360 1088 1179 376 "ram\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram\[1\] " "Info: Pin ram\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ram[1] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 368 1168 1344 384 "ram\[7..0\]" "" } { 256 904 920 392 "ram\[7..0\]" "" } { 360 1088 1179 376 "ram\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ram\[0\] " "Info: Pin ram\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ram[0] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 368 1168 1344 384 "ram\[7..0\]" "" } { 256 904 920 392 "ram\[7..0\]" "" } { 360 1088 1179 376 "ram\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ram[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2\[7\] " "Info: Pin Q2\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { Q2[7] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 464 1168 1344 480 "Q2\[7..0\]" "" } { 240 672 736 256 "Q2\[7..0\]" "" } { 392 552 568 600 "Q2\[7..0\]" "" } { 456 1088 1168 472 "Q2\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q2[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2\[6\] " "Info: Pin Q2\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { Q2[6] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 464 1168 1344 480 "Q2\[7..0\]" "" } { 240 672 736 256 "Q2\[7..0\]" "" } { 392 552 568 600 "Q2\[7..0\]" "" } { 456 1088 1168 472 "Q2\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q2[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2\[5\] " "Info: Pin Q2\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { Q2[5] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 464 1168 1344 480 "Q2\[7..0\]" "" } { 240 672 736 256 "Q2\[7..0\]" "" } { 392 552 568 600 "Q2\[7..0\]" "" } { 456 1088 1168 472 "Q2\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q2[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2\[4\] " "Info: Pin Q2\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { Q2[4] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 464 1168 1344 480 "Q2\[7..0\]" "" } { 240 672 736 256 "Q2\[7..0\]" "" } { 392 552 568 600 "Q2\[7..0\]" "" } { 456 1088 1168 472 "Q2\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q2[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2\[3\] " "Info: Pin Q2\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { Q2[3] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 464 1168 1344 480 "Q2\[7..0\]" "" } { 240 672 736 256 "Q2\[7..0\]" "" } { 392 552 568 600 "Q2\[7..0\]" "" } { 456 1088 1168 472 "Q2\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q2[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2\[2\] " "Info: Pin Q2\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { Q2[2] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 464 1168 1344 480 "Q2\[7..0\]" "" } { 240 672 736 256 "Q2\[7..0\]" "" } { 392 552 568 600 "Q2\[7..0\]" "" } { 456 1088 1168 472 "Q2\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q2[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2\[1\] " "Info: Pin Q2\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { Q2[1] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 464 1168 1344 480 "Q2\[7..0\]" "" } { 240 672 736 256 "Q2\[7..0\]" "" } { 392 552 568 600 "Q2\[7..0\]" "" } { 456 1088 1168 472 "Q2\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q2[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Q2\[0\] " "Info: Pin Q2\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { Q2[0] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 464 1168 1344 480 "Q2\[7..0\]" "" } { 240 672 736 256 "Q2\[7..0\]" "" } { 392 552 568 600 "Q2\[7..0\]" "" } { 456 1088 1168 472 "Q2\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Q2[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[15\] " "Info: Pin instr\[15\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { instr[15] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 496 1168 1344 512 "instr\[15..0\]" "" } { 160 248 311 176 "instr\[15..0\]" "" } { 408 288 408 424 "instr\[11..10\]" "" } { 456 288 408 472 "instr\[9..8\]" "" } { 400 136 185 416 "instr\[9..8\]" "" } { 384 136 185 400 "instr\[7..6\]" "" } { 280 376 433 296 "instr\[7..0\]" "" } { 328 -144 -75 344 "instr\[15..12\]" "" } { 568 528 592 584 "instr\[7..0\]" "" } { 488 1088 1168 504 "instr\[15..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[14\] " "Info: Pin instr\[14\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { instr[14] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 496 1168 1344 512 "instr\[15..0\]" "" } { 160 248 311 176 "instr\[15..0\]" "" } { 408 288 408 424 "instr\[11..10\]" "" } { 456 288 408 472 "instr\[9..8\]" "" } { 400 136 185 416 "instr\[9..8\]" "" } { 384 136 185 400 "instr\[7..6\]" "" } { 280 376 433 296 "instr\[7..0\]" "" } { 328 -144 -75 344 "instr\[15..12\]" "" } { 568 528 592 584 "instr\[7..0\]" "" } { 488 1088 1168 504 "instr\[15..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[13\] " "Info: Pin instr\[13\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { instr[13] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 496 1168 1344 512 "instr\[15..0\]" "" } { 160 248 311 176 "instr\[15..0\]" "" } { 408 288 408 424 "instr\[11..10\]" "" } { 456 288 408 472 "instr\[9..8\]" "" } { 400 136 185 416 "instr\[9..8\]" "" } { 384 136 185 400 "instr\[7..6\]" "" } { 280 376 433 296 "instr\[7..0\]" "" } { 328 -144 -75 344 "instr\[15..12\]" "" } { 568 528 592 584 "instr\[7..0\]" "" } { 488 1088 1168 504 "instr\[15..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[12\] " "Info: Pin instr\[12\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { instr[12] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 496 1168 1344 512 "instr\[15..0\]" "" } { 160 248 311 176 "instr\[15..0\]" "" } { 408 288 408 424 "instr\[11..10\]" "" } { 456 288 408 472 "instr\[9..8\]" "" } { 400 136 185 416 "instr\[9..8\]" "" } { 384 136 185 400 "instr\[7..6\]" "" } { 280 376 433 296 "instr\[7..0\]" "" } { 328 -144 -75 344 "instr\[15..12\]" "" } { 568 528 592 584 "instr\[7..0\]" "" } { 488 1088 1168 504 "instr\[15..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[11\] " "Info: Pin instr\[11\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { instr[11] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 496 1168 1344 512 "instr\[15..0\]" "" } { 160 248 311 176 "instr\[15..0\]" "" } { 408 288 408 424 "instr\[11..10\]" "" } { 456 288 408 472 "instr\[9..8\]" "" } { 400 136 185 416 "instr\[9..8\]" "" } { 384 136 185 400 "instr\[7..6\]" "" } { 280 376 433 296 "instr\[7..0\]" "" } { 328 -144 -75 344 "instr\[15..12\]" "" } { 568 528 592 584 "instr\[7..0\]" "" } { 488 1088 1168 504 "instr\[15..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[10\] " "Info: Pin instr\[10\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { instr[10] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 496 1168 1344 512 "instr\[15..0\]" "" } { 160 248 311 176 "instr\[15..0\]" "" } { 408 288 408 424 "instr\[11..10\]" "" } { 456 288 408 472 "instr\[9..8\]" "" } { 400 136 185 416 "instr\[9..8\]" "" } { 384 136 185 400 "instr\[7..6\]" "" } { 280 376 433 296 "instr\[7..0\]" "" } { 328 -144 -75 344 "instr\[15..12\]" "" } { 568 528 592 584 "instr\[7..0\]" "" } { 488 1088 1168 504 "instr\[15..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[9\] " "Info: Pin instr\[9\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { instr[9] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 496 1168 1344 512 "instr\[15..0\]" "" } { 160 248 311 176 "instr\[15..0\]" "" } { 408 288 408 424 "instr\[11..10\]" "" } { 456 288 408 472 "instr\[9..8\]" "" } { 400 136 185 416 "instr\[9..8\]" "" } { 384 136 185 400 "instr\[7..6\]" "" } { 280 376 433 296 "instr\[7..0\]" "" } { 328 -144 -75 344 "instr\[15..12\]" "" } { 568 528 592 584 "instr\[7..0\]" "" } { 488 1088 1168 504 "instr\[15..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[8\] " "Info: Pin instr\[8\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { instr[8] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 496 1168 1344 512 "instr\[15..0\]" "" } { 160 248 311 176 "instr\[15..0\]" "" } { 408 288 408 424 "instr\[11..10\]" "" } { 456 288 408 472 "instr\[9..8\]" "" } { 400 136 185 416 "instr\[9..8\]" "" } { 384 136 185 400 "instr\[7..6\]" "" } { 280 376 433 296 "instr\[7..0\]" "" } { 328 -144 -75 344 "instr\[15..12\]" "" } { 568 528 592 584 "instr\[7..0\]" "" } { 488 1088 1168 504 "instr\[15..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[7\] " "Info: Pin instr\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { instr[7] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 496 1168 1344 512 "instr\[15..0\]" "" } { 160 248 311 176 "instr\[15..0\]" "" } { 408 288 408 424 "instr\[11..10\]" "" } { 456 288 408 472 "instr\[9..8\]" "" } { 400 136 185 416 "instr\[9..8\]" "" } { 384 136 185 400 "instr\[7..6\]" "" } { 280 376 433 296 "instr\[7..0\]" "" } { 328 -144 -75 344 "instr\[15..12\]" "" } { 568 528 592 584 "instr\[7..0\]" "" } { 488 1088 1168 504 "instr\[15..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[6\] " "Info: Pin instr\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { instr[6] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 496 1168 1344 512 "instr\[15..0\]" "" } { 160 248 311 176 "instr\[15..0\]" "" } { 408 288 408 424 "instr\[11..10\]" "" } { 456 288 408 472 "instr\[9..8\]" "" } { 400 136 185 416 "instr\[9..8\]" "" } { 384 136 185 400 "instr\[7..6\]" "" } { 280 376 433 296 "instr\[7..0\]" "" } { 328 -144 -75 344 "instr\[15..12\]" "" } { 568 528 592 584 "instr\[7..0\]" "" } { 488 1088 1168 504 "instr\[15..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[5\] " "Info: Pin instr\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { instr[5] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 496 1168 1344 512 "instr\[15..0\]" "" } { 160 248 311 176 "instr\[15..0\]" "" } { 408 288 408 424 "instr\[11..10\]" "" } { 456 288 408 472 "instr\[9..8\]" "" } { 400 136 185 416 "instr\[9..8\]" "" } { 384 136 185 400 "instr\[7..6\]" "" } { 280 376 433 296 "instr\[7..0\]" "" } { 328 -144 -75 344 "instr\[15..12\]" "" } { 568 528 592 584 "instr\[7..0\]" "" } { 488 1088 1168 504 "instr\[15..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[4\] " "Info: Pin instr\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { instr[4] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 496 1168 1344 512 "instr\[15..0\]" "" } { 160 248 311 176 "instr\[15..0\]" "" } { 408 288 408 424 "instr\[11..10\]" "" } { 456 288 408 472 "instr\[9..8\]" "" } { 400 136 185 416 "instr\[9..8\]" "" } { 384 136 185 400 "instr\[7..6\]" "" } { 280 376 433 296 "instr\[7..0\]" "" } { 328 -144 -75 344 "instr\[15..12\]" "" } { 568 528 592 584 "instr\[7..0\]" "" } { 488 1088 1168 504 "instr\[15..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[3\] " "Info: Pin instr\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { instr[3] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 496 1168 1344 512 "instr\[15..0\]" "" } { 160 248 311 176 "instr\[15..0\]" "" } { 408 288 408 424 "instr\[11..10\]" "" } { 456 288 408 472 "instr\[9..8\]" "" } { 400 136 185 416 "instr\[9..8\]" "" } { 384 136 185 400 "instr\[7..6\]" "" } { 280 376 433 296 "instr\[7..0\]" "" } { 328 -144 -75 344 "instr\[15..12\]" "" } { 568 528 592 584 "instr\[7..0\]" "" } { 488 1088 1168 504 "instr\[15..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[2\] " "Info: Pin instr\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { instr[2] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 496 1168 1344 512 "instr\[15..0\]" "" } { 160 248 311 176 "instr\[15..0\]" "" } { 408 288 408 424 "instr\[11..10\]" "" } { 456 288 408 472 "instr\[9..8\]" "" } { 400 136 185 416 "instr\[9..8\]" "" } { 384 136 185 400 "instr\[7..6\]" "" } { 280 376 433 296 "instr\[7..0\]" "" } { 328 -144 -75 344 "instr\[15..12\]" "" } { 568 528 592 584 "instr\[7..0\]" "" } { 488 1088 1168 504 "instr\[15..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[1\] " "Info: Pin instr\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { instr[1] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 496 1168 1344 512 "instr\[15..0\]" "" } { 160 248 311 176 "instr\[15..0\]" "" } { 408 288 408 424 "instr\[11..10\]" "" } { 456 288 408 472 "instr\[9..8\]" "" } { 400 136 185 416 "instr\[9..8\]" "" } { 384 136 185 400 "instr\[7..6\]" "" } { 280 376 433 296 "instr\[7..0\]" "" } { 328 -144 -75 344 "instr\[15..12\]" "" } { 568 528 592 584 "instr\[7..0\]" "" } { 488 1088 1168 504 "instr\[15..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "instr\[0\] " "Info: Pin instr\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { instr[0] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 496 1168 1344 512 "instr\[15..0\]" "" } { 160 248 311 176 "instr\[15..0\]" "" } { 408 288 408 424 "instr\[11..10\]" "" } { 456 288 408 472 "instr\[9..8\]" "" } { 400 136 185 416 "instr\[9..8\]" "" } { 384 136 185 400 "instr\[7..6\]" "" } { 280 376 433 296 "instr\[7..0\]" "" } { 328 -144 -75 344 "instr\[15..12\]" "" } { 568 528 592 584 "instr\[7..0\]" "" } { 488 1088 1168 504 "instr\[15..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[7\] " "Info: Pin pc\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { pc[7] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 656 1168 1344 672 "pc\[7..0\]" "" } { 104 552 568 232 "pc\[7..0\]" "" } { 648 1088 1168 664 "pc\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[6\] " "Info: Pin pc\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { pc[6] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 656 1168 1344 672 "pc\[7..0\]" "" } { 104 552 568 232 "pc\[7..0\]" "" } { 648 1088 1168 664 "pc\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[5\] " "Info: Pin pc\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { pc[5] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 656 1168 1344 672 "pc\[7..0\]" "" } { 104 552 568 232 "pc\[7..0\]" "" } { 648 1088 1168 664 "pc\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[4\] " "Info: Pin pc\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { pc[4] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 656 1168 1344 672 "pc\[7..0\]" "" } { 104 552 568 232 "pc\[7..0\]" "" } { 648 1088 1168 664 "pc\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[3\] " "Info: Pin pc\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { pc[3] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 656 1168 1344 672 "pc\[7..0\]" "" } { 104 552 568 232 "pc\[7..0\]" "" } { 648 1088 1168 664 "pc\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[2\] " "Info: Pin pc\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { pc[2] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 656 1168 1344 672 "pc\[7..0\]" "" } { 104 552 568 232 "pc\[7..0\]" "" } { 648 1088 1168 664 "pc\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[1\] " "Info: Pin pc\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { pc[1] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 656 1168 1344 672 "pc\[7..0\]" "" } { 104 552 568 232 "pc\[7..0\]" "" } { 648 1088 1168 664 "pc\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pc\[0\] " "Info: Pin pc\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { pc[0] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 656 1168 1344 672 "pc\[7..0\]" "" } { 104 552 568 232 "pc\[7..0\]" "" } { 648 1088 1168 664 "pc\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "branch " "Info: Pin branch not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { branch } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 624 1168 1344 640 "branch" "" } { 344 56 360 360 "branch" "" } { 616 1088 1180 632 "branch" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { branch } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "jump " "Info: Pin jump not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { jump } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 608 1168 1344 624 "jump" "" } { 328 56 344 344 "jump" "" } { 600 1088 1168 616 "jump" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { jump } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ND\[7\] " "Info: Pin ND\[7\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ND[7] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 480 1168 1344 496 "ND\[7..0\]" "" } { 392 312 376 408 "ND\[1..0\]" "" } { 472 1088 1168 488 "ND\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ND[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ND\[6\] " "Info: Pin ND\[6\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ND[6] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 480 1168 1344 496 "ND\[7..0\]" "" } { 392 312 376 408 "ND\[1..0\]" "" } { 472 1088 1168 488 "ND\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ND[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ND\[5\] " "Info: Pin ND\[5\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ND[5] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 480 1168 1344 496 "ND\[7..0\]" "" } { 392 312 376 408 "ND\[1..0\]" "" } { 472 1088 1168 488 "ND\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ND[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ND\[4\] " "Info: Pin ND\[4\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ND[4] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 480 1168 1344 496 "ND\[7..0\]" "" } { 392 312 376 408 "ND\[1..0\]" "" } { 472 1088 1168 488 "ND\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ND[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ND\[3\] " "Info: Pin ND\[3\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ND[3] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 480 1168 1344 496 "ND\[7..0\]" "" } { 392 312 376 408 "ND\[1..0\]" "" } { 472 1088 1168 488 "ND\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ND[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ND\[2\] " "Info: Pin ND\[2\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ND[2] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 480 1168 1344 496 "ND\[7..0\]" "" } { 392 312 376 408 "ND\[1..0\]" "" } { 472 1088 1168 488 "ND\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ND[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ND\[1\] " "Info: Pin ND\[1\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ND[1] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 480 1168 1344 496 "ND\[7..0\]" "" } { 392 312 376 408 "ND\[1..0\]" "" } { 472 1088 1168 488 "ND\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ND[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ND\[0\] " "Info: Pin ND\[0\] not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ND[0] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 480 1168 1344 496 "ND\[7..0\]" "" } { 392 312 376 408 "ND\[1..0\]" "" } { 472 1088 1168 488 "ND\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ND[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "regdes " "Info: Pin regdes not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { regdes } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 560 1168 1344 576 "regdes" "" } { 440 232 248 480 "regdes" "" } { 440 56 97 456 "regdes" "" } { 552 1088 1174 568 "regdes" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { regdes } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ALUSRCB " "Info: Pin ALUSRCB not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ALUSRCB } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 528 1168 1344 544 "ALUSRCB" "" } { 376 56 107 392 "ALUSRCB" "" } { 624 648 664 681 "ALUSRCB" "" } { 520 1088 1187 536 "ALUSRCB" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUSRCB } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Info: Pin RST not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { RST } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 272 -128 40 288 "RST" "" } { 304 624 664 320 "RST" "" } { 280 48 328 296 "RST" "" } { 616 192 312 632 "RST" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { CLK } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 -408 -240 272 "CLK" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clock1 " "Info: Pin clock1 not assigned to an exact location on the device" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { clock1 } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 144 312 272 "clock1" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock1 } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLK (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|ram_block1a6 " "Info: Destination node lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|ram_block1a6" {  } { { "db/altsyncram_mg81.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_mg81.tdf" 154 2 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|ram_block1a7 " "Info: Destination node lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|ram_block1a7" {  } { { "db/altsyncram_mg81.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_mg81.tdf" 174 2 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|ram_block1a8 " "Info: Destination node lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|ram_block1a8" {  } { { "db/altsyncram_mg81.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_mg81.tdf" 194 2 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[8] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|ram_block1a9 " "Info: Destination node lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|ram_block1a9" {  } { { "db/altsyncram_mg81.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_mg81.tdf" 214 2 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[9] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|ram_block1a12 " "Info: Destination node lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|ram_block1a12" {  } { { "db/altsyncram_mg81.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_mg81.tdf" 274 2 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[12] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|ram_block1a13 " "Info: Destination node lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|ram_block1a13" {  } { { "db/altsyncram_mg81.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_mg81.tdf" 294 2 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[13] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|ram_block1a14 " "Info: Destination node lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|ram_block1a14" {  } { { "db/altsyncram_mg81.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_mg81.tdf" 314 2 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[14] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|ram_block1a15 " "Info: Destination node lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|ram_block1a15" {  } { { "db/altsyncram_mg81.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_mg81.tdf" 334 2 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[15] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg4_8:inst3\|inst6 " "Info: Destination node reg4_8:inst3\|inst6" {  } { { "../reg4_8/reg4_8.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/reg4_8/reg4_8.bdf" { { 128 224 288 176 "inst6" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4_8:inst3|inst6 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg4_8:inst3\|inst7 " "Info: Destination node reg4_8:inst3\|inst7" {  } { { "../reg4_8/reg4_8.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/reg4_8/reg4_8.bdf" { { 248 224 288 296 "inst7" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4_8:inst3|inst7 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { CLK } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 -408 -240 272 "CLK" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock1 (placed in PIN 24 (CLK1, LVDSCLK0n, Input)) " "Info: Automatically promoted node clock1 (placed in PIN 24 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { clock1 } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 144 312 272 "clock1" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock1 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ALU:inst4\|S\[7\]~77  " "Info: Automatically promoted node ALU:inst4\|S\[7\]~77 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../ALU/ALU.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/ALU/ALU.v" 17 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALU:inst4|S[7]~77 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg4_8:inst3\|inst5  " "Info: Automatically promoted node reg4_8:inst3\|inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../reg4_8/reg4_8.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/reg4_8/reg4_8.bdf" { { 8 224 288 56 "inst5" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4_8:inst3|inst5 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg4_8:inst3\|inst6  " "Info: Automatically promoted node reg4_8:inst3\|inst6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../reg4_8/reg4_8.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/reg4_8/reg4_8.bdf" { { 128 224 288 176 "inst6" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4_8:inst3|inst6 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg4_8:inst3\|inst7  " "Info: Automatically promoted node reg4_8:inst3\|inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../reg4_8/reg4_8.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/reg4_8/reg4_8.bdf" { { 248 224 288 296 "inst7" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4_8:inst3|inst7 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reg4_8:inst3\|inst8  " "Info: Automatically promoted node reg4_8:inst3\|inst8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "../reg4_8/reg4_8.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/reg4_8/reg4_8.bdf" { { 368 224 288 416 "inst8" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4_8:inst3|inst8 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST (placed in PIN 27 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node RST (placed in PIN 27 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instrconunit:inst1\|PC\[7\] " "Info: Destination node instrconunit:inst1\|PC\[7\]" {  } { { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 9 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrconunit:inst1|PC[7] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instrconunit:inst1\|PC\[6\] " "Info: Destination node instrconunit:inst1\|PC\[6\]" {  } { { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 9 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrconunit:inst1|PC[6] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instrconunit:inst1\|PC\[5\] " "Info: Destination node instrconunit:inst1\|PC\[5\]" {  } { { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 9 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrconunit:inst1|PC[5] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instrconunit:inst1\|PC\[4\] " "Info: Destination node instrconunit:inst1\|PC\[4\]" {  } { { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 9 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrconunit:inst1|PC[4] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instrconunit:inst1\|PC\[3\] " "Info: Destination node instrconunit:inst1\|PC\[3\]" {  } { { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 9 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrconunit:inst1|PC[3] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instrconunit:inst1\|PC\[2\] " "Info: Destination node instrconunit:inst1\|PC\[2\]" {  } { { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 9 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrconunit:inst1|PC[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instrconunit:inst1\|PC\[1\] " "Info: Destination node instrconunit:inst1\|PC\[1\]" {  } { { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 9 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrconunit:inst1|PC[1] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "instrconunit:inst1\|PC\[0\] " "Info: Destination node instrconunit:inst1\|PC\[0\]" {  } { { "../instrconunit/instrconunit.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/instrconunit/instrconunit.v" 9 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { instrconunit:inst1|PC[0] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Flag:inst6\|Flagout~16 " "Info: Destination node Flag:inst6\|Flagout~16" {  } { { "../Flag/Flag.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Flag/Flag.v" 6 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flag:inst6|Flagout~16 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Flag:inst6\|cnt\[2\] " "Info: Destination node Flag:inst6\|cnt\[2\]" {  } { { "../Flag/Flag.v" "" { Text "E:/Studies/Junior/EDA/Simple CPU/Flag/Flag.v" 10 -1 0 } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Flag:inst6|cnt[2] } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { RST } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 272 -128 40 288 "RST" "" } { 304 624 664 320 "RST" "" } { 280 48 328 296 "RST" "" } { 616 192 312 632 "RST" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "93 unused 3.3V 0 93 0 " "Info: Number of I/O pins in group: 93 (unused VREF, 3.3V VCCIO, 0 input, 93 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 29 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  29 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 35 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 36 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 36 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  36 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\] memory lpm_ram_256_8:inst5\|lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_1uo1:auto_generated\|ram_block1a4~porta_datain_reg0 -9.793 ns " "Info: Slack time is -9.793 ns between source register \"reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]\" and destination memory \"lpm_ram_256_8:inst5\|lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_1uo1:auto_generated\|ram_block1a4~porta_datain_reg0\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "-5.298 ns + Largest register memory " "Info: + Largest register to memory requirement is -5.298 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.662 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to destination register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 77 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 77; CLK Node = 'CLK'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 -408 -240 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns CLK~clkctrl 2 COMB Unassigned 238 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 238; COMB Node = 'CLK~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 -408 -240 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.834 ns) 2.662 ns lpm_ram_256_8:inst5\|lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_1uo1:auto_generated\|ram_block1a4~porta_datain_reg0 3 MEM Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.834 ns) = 2.662 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_256_8:inst5\|lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_1uo1:auto_generated\|ram_block1a4~porta_datain_reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { CLK~clkctrl lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a4~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_1uo1.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_1uo1.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 63.41 % ) " "Info: Total cell delay = 1.688 ns ( 63.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.59 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 -408 -240 272 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.662 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to destination register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 77 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 77; CLK Node = 'CLK'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 -408 -240 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.142 ns) + CELL(0.000 ns) 0.996 ns CLK~clkctrl 2 COMB Unassigned 238 " "Info: 2: + IC(0.142 ns) + CELL(0.000 ns) = 0.996 ns; Loc. = Unassigned; Fanout = 238; COMB Node = 'CLK~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.142 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 -408 -240 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.834 ns) 2.662 ns lpm_ram_256_8:inst5\|lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_1uo1:auto_generated\|ram_block1a4~porta_datain_reg0 3 MEM Unassigned 1 " "Info: 3: + IC(0.832 ns) + CELL(0.834 ns) = 2.662 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_256_8:inst5\|lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_1uo1:auto_generated\|ram_block1a4~porta_datain_reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.666 ns" { CLK~clkctrl lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a4~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_1uo1.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_1uo1.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.688 ns ( 63.41 % ) " "Info: Total cell delay = 1.688 ns ( 63.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.974 ns ( 36.59 % ) " "Info: Total interconnect delay = 0.974 ns ( 36.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 -408 -240 272 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 5.812 ns   Shortest register " "Info:   Shortest clock path from clock \"CLK\" to source register is 5.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 77 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 77; CLK Node = 'CLK'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 -408 -240 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.623 ns) 3.001 ns reg4_8:inst3\|inst5 2 COMB Unassigned 1 " "Info: 2: + IC(1.524 ns) + CELL(0.623 ns) = 3.001 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'reg4_8:inst3\|inst5'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.147 ns" { CLK reg4_8:inst3|inst5 } "NODE_NAME" } } { "../reg4_8/reg4_8.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/reg4_8/reg4_8.bdf" { { 8 224 288 56 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.313 ns) + CELL(0.000 ns) 4.314 ns reg4_8:inst3\|inst5~clkctrl 3 COMB Unassigned 8 " "Info: 3: + IC(1.313 ns) + CELL(0.000 ns) = 4.314 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'reg4_8:inst3\|inst5~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { reg4_8:inst3|inst5 reg4_8:inst3|inst5~clkctrl } "NODE_NAME" } } { "../reg4_8/reg4_8.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/reg4_8/reg4_8.bdf" { { 8 224 288 56 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 5.812 ns reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\] 4 REG Unassigned 2 " "Info: 4: + IC(0.832 ns) + CELL(0.666 ns) = 5.812 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { reg4_8:inst3|inst5~clkctrl reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.143 ns ( 36.87 % ) " "Info: Total cell delay = 2.143 ns ( 36.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.669 ns ( 63.13 % ) " "Info: Total interconnect delay = 3.669 ns ( 63.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 -408 -240 272 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 8.610 ns   Longest register " "Info:   Longest clock path from clock \"CLK\" to source register is 8.610 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK Unassigned 77 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = Unassigned; Fanout = 77; CLK Node = 'CLK'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 -408 -240 272 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.861 ns) + CELL(1.184 ns) 3.899 ns lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[7\] 2 MEM Unassigned 5 " "Info: 2: + IC(1.861 ns) + CELL(1.184 ns) = 3.899 ns; Loc. = Unassigned; Fanout = 5; MEM Node = 'lpm_rom_256_16:inst2\|lpm_rom0:inst\|altsyncram:altsyncram_component\|altsyncram_mg81:auto_generated\|q_a\[7\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.045 ns" { CLK lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_mg81.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_mg81.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.465 ns) + CELL(0.624 ns) 4.988 ns lpm_mux2:inst20\|lpm_mux:lpm_mux_component\|mux_mmc:auto_generated\|result_node\[1\]~4 3 COMB Unassigned 5 " "Info: 3: + IC(0.465 ns) + CELL(0.624 ns) = 4.988 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'lpm_mux2:inst20\|lpm_mux:lpm_mux_component\|mux_mmc:auto_generated\|result_node\[1\]~4'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.089 ns" { lpm_rom_256_16:inst2|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_mg81:auto_generated|q_a[7] lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[1]~4 } "NODE_NAME" } } { "db/mux_mmc.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/mux_mmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 5.799 ns reg4_8:inst3\|inst5 4 COMB Unassigned 1 " "Info: 4: + IC(0.441 ns) + CELL(0.370 ns) = 5.799 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'reg4_8:inst3\|inst5'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { lpm_mux2:inst20|lpm_mux:lpm_mux_component|mux_mmc:auto_generated|result_node[1]~4 reg4_8:inst3|inst5 } "NODE_NAME" } } { "../reg4_8/reg4_8.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/reg4_8/reg4_8.bdf" { { 8 224 288 56 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.313 ns) + CELL(0.000 ns) 7.112 ns reg4_8:inst3\|inst5~clkctrl 5 COMB Unassigned 8 " "Info: 5: + IC(1.313 ns) + CELL(0.000 ns) = 7.112 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'reg4_8:inst3\|inst5~clkctrl'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { reg4_8:inst3|inst5 reg4_8:inst3|inst5~clkctrl } "NODE_NAME" } } { "../reg4_8/reg4_8.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/reg4_8/reg4_8.bdf" { { 8 224 288 56 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.832 ns) + CELL(0.666 ns) 8.610 ns reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\] 6 REG Unassigned 2 " "Info: 6: + IC(0.832 ns) + CELL(0.666 ns) = 8.610 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.498 ns" { reg4_8:inst3|inst5~clkctrl reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.698 ns ( 42.95 % ) " "Info: Total cell delay = 3.698 ns ( 42.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.912 ns ( 57.05 % ) " "Info: Total interconnect delay = 4.912 ns ( 57.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 256 -408 -240 272 "CLK" "" } } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns   " "Info:   Micro clock to output delay of source is 0.304 ns" {  } { { "lpm_ff.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.046 ns   " "Info:   Micro setup delay of destination is 0.046 ns" {  } { { "db/altsyncram_1uo1.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_1uo1.tdf" 162 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.495 ns - Longest register memory " "Info: - Longest register to memory delay is 4.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\] 1 REG Unassigned 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 2; REG Node = 'reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.206 ns) 1.596 ns reg4_8:inst3\|lpm_mux4:inst14\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[4\]~22 2 COMB Unassigned 1 " "Info: 2: + IC(1.390 ns) + CELL(0.206 ns) = 1.596 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'reg4_8:inst3\|lpm_mux4:inst14\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[4\]~22'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4] reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~22 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.366 ns) 3.118 ns reg4_8:inst3\|lpm_mux4:inst14\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[4\]~23 3 COMB Unassigned 3 " "Info: 3: + IC(1.156 ns) + CELL(0.366 ns) = 3.118 ns; Loc. = Unassigned; Fanout = 3; COMB Node = 'reg4_8:inst3\|lpm_mux4:inst14\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[4\]~23'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~22 reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~23 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.128 ns) 4.495 ns lpm_ram_256_8:inst5\|lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_1uo1:auto_generated\|ram_block1a4~porta_datain_reg0 4 MEM Unassigned 1 " "Info: 4: + IC(1.249 ns) + CELL(0.128 ns) = 4.495 ns; Loc. = Unassigned; Fanout = 1; MEM Node = 'lpm_ram_256_8:inst5\|lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_1uo1:auto_generated\|ram_block1a4~porta_datain_reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~23 lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a4~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_1uo1.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_1uo1.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.700 ns ( 15.57 % ) " "Info: Total cell delay = 0.700 ns ( 15.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.795 ns ( 84.43 % ) " "Info: Total interconnect delay = 3.795 ns ( 84.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.495 ns" { reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4] reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~22 reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~23 lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a4~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.495 ns" { reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4] reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~22 reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~23 lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a4~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.495 ns register memory " "Info: Estimated most critical path is register to memory delay of 4.495 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\] 1 REG LAB_X24_Y5 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X24_Y5; Fanout = 2; REG Node = 'reg4_8:inst3\|lpm_ff0:inst\|lpm_ff:lpm_ff_component\|dffs\[4\]'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "d:/program files/altera/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.390 ns) + CELL(0.206 ns) 1.596 ns reg4_8:inst3\|lpm_mux4:inst14\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[4\]~22 2 COMB LAB_X24_Y6 1 " "Info: 2: + IC(1.390 ns) + CELL(0.206 ns) = 1.596 ns; Loc. = LAB_X24_Y6; Fanout = 1; COMB Node = 'reg4_8:inst3\|lpm_mux4:inst14\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[4\]~22'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.596 ns" { reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4] reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~22 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.156 ns) + CELL(0.366 ns) 3.118 ns reg4_8:inst3\|lpm_mux4:inst14\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[4\]~23 3 COMB LAB_X24_Y5 3 " "Info: 3: + IC(1.156 ns) + CELL(0.366 ns) = 3.118 ns; Loc. = LAB_X24_Y5; Fanout = 3; COMB Node = 'reg4_8:inst3\|lpm_mux4:inst14\|lpm_mux:lpm_mux_component\|mux_vmc:auto_generated\|result_node\[4\]~23'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.522 ns" { reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~22 reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~23 } "NODE_NAME" } } { "db/mux_vmc.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/mux_vmc.tdf" 29 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.249 ns) + CELL(0.128 ns) 4.495 ns lpm_ram_256_8:inst5\|lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_1uo1:auto_generated\|ram_block1a4~porta_datain_reg0 4 MEM M4K_X23_Y6 1 " "Info: 4: + IC(1.249 ns) + CELL(0.128 ns) = 4.495 ns; Loc. = M4K_X23_Y6; Fanout = 1; MEM Node = 'lpm_ram_256_8:inst5\|lpm_ram_dp0:inst\|altsyncram:altsyncram_component\|altsyncram_1uo1:auto_generated\|ram_block1a4~porta_datain_reg0'" {  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.377 ns" { reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~23 lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a4~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_1uo1.tdf" "" { Text "E:/Studies/Junior/EDA/Simple CPU/systemA/db/altsyncram_1uo1.tdf" 162 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.700 ns ( 15.57 % ) " "Info: Total cell delay = 0.700 ns ( 15.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.795 ns ( 84.43 % ) " "Info: Total interconnect delay = 3.795 ns ( 84.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.495 ns" { reg4_8:inst3|lpm_ff0:inst|lpm_ff:lpm_ff_component|dffs[4] reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~22 reg4_8:inst3|lpm_mux4:inst14|lpm_mux:lpm_mux_component|mux_vmc:auto_generated|result_node[4]~23 lpm_ram_256_8:inst5|lpm_ram_dp0:inst|altsyncram:altsyncram_component|altsyncram_1uo1:auto_generated|ram_block1a4~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X14_Y0 X28_Y14 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "93 " "Warning: Found 93 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "writemem 0 " "Info: Pin \"writemem\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flagin\[1\] 0 " "Info: Pin \"flagin\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flagin\[0\] 0 " "Info: Pin \"flagin\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flagout\[7\] 0 " "Info: Pin \"flagout\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flagout\[6\] 0 " "Info: Pin \"flagout\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flagout\[5\] 0 " "Info: Pin \"flagout\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flagout\[4\] 0 " "Info: Pin \"flagout\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flagout\[3\] 0 " "Info: Pin \"flagout\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flagout\[2\] 0 " "Info: Pin \"flagout\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flagout\[1\] 0 " "Info: Pin \"flagout\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "flagout\[0\] 0 " "Info: Pin \"flagout\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "wrflag 0 " "Info: Pin \"wrflag\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cs\[2\] 0 " "Info: Pin \"cs\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cs\[1\] 0 " "Info: Pin \"cs\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "cs\[0\] 0 " "Info: Pin \"cs\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1\[7\] 0 " "Info: Pin \"Q1\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1\[6\] 0 " "Info: Pin \"Q1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1\[5\] 0 " "Info: Pin \"Q1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1\[4\] 0 " "Info: Pin \"Q1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1\[3\] 0 " "Info: Pin \"Q1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1\[2\] 0 " "Info: Pin \"Q1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1\[1\] 0 " "Info: Pin \"Q1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1\[0\] 0 " "Info: Pin \"Q1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_we 0 " "Info: Pin \"reg_we\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DI\[7\] 0 " "Info: Pin \"DI\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DI\[6\] 0 " "Info: Pin \"DI\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DI\[5\] 0 " "Info: Pin \"DI\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DI\[4\] 0 " "Info: Pin \"DI\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DI\[3\] 0 " "Info: Pin \"DI\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DI\[2\] 0 " "Info: Pin \"DI\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DI\[1\] 0 " "Info: Pin \"DI\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DI\[0\] 0 " "Info: Pin \"DI\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "memtoreg 0 " "Info: Pin \"memtoreg\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[7\] 0 " "Info: Pin \"S\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[6\] 0 " "Info: Pin \"S\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[5\] 0 " "Info: Pin \"S\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[4\] 0 " "Info: Pin \"S\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[3\] 0 " "Info: Pin \"S\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[2\] 0 " "Info: Pin \"S\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[1\] 0 " "Info: Pin \"S\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "S\[0\] 0 " "Info: Pin \"S\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram\[7\] 0 " "Info: Pin \"ram\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram\[6\] 0 " "Info: Pin \"ram\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram\[5\] 0 " "Info: Pin \"ram\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram\[4\] 0 " "Info: Pin \"ram\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram\[3\] 0 " "Info: Pin \"ram\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram\[2\] 0 " "Info: Pin \"ram\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram\[1\] 0 " "Info: Pin \"ram\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ram\[0\] 0 " "Info: Pin \"ram\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2\[7\] 0 " "Info: Pin \"Q2\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2\[6\] 0 " "Info: Pin \"Q2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2\[5\] 0 " "Info: Pin \"Q2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2\[4\] 0 " "Info: Pin \"Q2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2\[3\] 0 " "Info: Pin \"Q2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2\[2\] 0 " "Info: Pin \"Q2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2\[1\] 0 " "Info: Pin \"Q2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2\[0\] 0 " "Info: Pin \"Q2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[15\] 0 " "Info: Pin \"instr\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[14\] 0 " "Info: Pin \"instr\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[13\] 0 " "Info: Pin \"instr\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[12\] 0 " "Info: Pin \"instr\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[11\] 0 " "Info: Pin \"instr\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[10\] 0 " "Info: Pin \"instr\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[9\] 0 " "Info: Pin \"instr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[8\] 0 " "Info: Pin \"instr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[7\] 0 " "Info: Pin \"instr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[6\] 0 " "Info: Pin \"instr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[5\] 0 " "Info: Pin \"instr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[4\] 0 " "Info: Pin \"instr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[3\] 0 " "Info: Pin \"instr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[2\] 0 " "Info: Pin \"instr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[1\] 0 " "Info: Pin \"instr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "instr\[0\] 0 " "Info: Pin \"instr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[7\] 0 " "Info: Pin \"pc\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[6\] 0 " "Info: Pin \"pc\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[5\] 0 " "Info: Pin \"pc\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[4\] 0 " "Info: Pin \"pc\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[3\] 0 " "Info: Pin \"pc\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[2\] 0 " "Info: Pin \"pc\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[1\] 0 " "Info: Pin \"pc\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pc\[0\] 0 " "Info: Pin \"pc\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "branch 0 " "Info: Pin \"branch\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "jump 0 " "Info: Pin \"jump\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ND\[7\] 0 " "Info: Pin \"ND\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ND\[6\] 0 " "Info: Pin \"ND\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ND\[5\] 0 " "Info: Pin \"ND\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ND\[4\] 0 " "Info: Pin \"ND\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ND\[3\] 0 " "Info: Pin \"ND\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ND\[2\] 0 " "Info: Pin \"ND\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ND\[1\] 0 " "Info: Pin \"ND\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ND\[0\] 0 " "Info: Pin \"ND\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "regdes 0 " "Info: Pin \"regdes\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ALUSRCB 0 " "Info: Pin \"ALUSRCB\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "12 " "Warning: Following 12 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "flagout\[7\] GND " "Info: Pin flagout\[7\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { flagout[7] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 416 1168 1344 432 "flagout\[7..0\]" "" } { 608 720 736 672 "flagout\[0\]" "" } { 408 1088 1196 424 "flagout\[7..0\]" "" } { 584 480 556 600 "flagout\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { flagout[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "flagout\[6\] GND " "Info: Pin flagout\[6\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { flagout[6] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 416 1168 1344 432 "flagout\[7..0\]" "" } { 608 720 736 672 "flagout\[0\]" "" } { 408 1088 1196 424 "flagout\[7..0\]" "" } { 584 480 556 600 "flagout\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { flagout[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "flagout\[5\] GND " "Info: Pin flagout\[5\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { flagout[5] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 416 1168 1344 432 "flagout\[7..0\]" "" } { 608 720 736 672 "flagout\[0\]" "" } { 408 1088 1196 424 "flagout\[7..0\]" "" } { 584 480 556 600 "flagout\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { flagout[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "flagout\[4\] GND " "Info: Pin flagout\[4\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { flagout[4] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 416 1168 1344 432 "flagout\[7..0\]" "" } { 608 720 736 672 "flagout\[0\]" "" } { 408 1088 1196 424 "flagout\[7..0\]" "" } { 584 480 556 600 "flagout\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { flagout[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "flagout\[3\] GND " "Info: Pin flagout\[3\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { flagout[3] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 416 1168 1344 432 "flagout\[7..0\]" "" } { 608 720 736 672 "flagout\[0\]" "" } { 408 1088 1196 424 "flagout\[7..0\]" "" } { 584 480 556 600 "flagout\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { flagout[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "flagout\[2\] GND " "Info: Pin flagout\[2\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { flagout[2] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 416 1168 1344 432 "flagout\[7..0\]" "" } { 608 720 736 672 "flagout\[0\]" "" } { 408 1088 1196 424 "flagout\[7..0\]" "" } { 584 480 556 600 "flagout\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { flagout[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ND\[7\] GND " "Info: Pin ND\[7\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ND[7] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 480 1168 1344 496 "ND\[7..0\]" "" } { 392 312 376 408 "ND\[1..0\]" "" } { 472 1088 1168 488 "ND\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ND[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ND\[6\] GND " "Info: Pin ND\[6\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ND[6] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 480 1168 1344 496 "ND\[7..0\]" "" } { 392 312 376 408 "ND\[1..0\]" "" } { 472 1088 1168 488 "ND\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ND[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ND\[5\] GND " "Info: Pin ND\[5\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ND[5] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 480 1168 1344 496 "ND\[7..0\]" "" } { 392 312 376 408 "ND\[1..0\]" "" } { 472 1088 1168 488 "ND\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ND[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ND\[4\] GND " "Info: Pin ND\[4\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ND[4] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 480 1168 1344 496 "ND\[7..0\]" "" } { 392 312 376 408 "ND\[1..0\]" "" } { 472 1088 1168 488 "ND\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ND[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ND\[3\] GND " "Info: Pin ND\[3\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ND[3] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 480 1168 1344 496 "ND\[7..0\]" "" } { 392 312 376 408 "ND\[1..0\]" "" } { 472 1088 1168 488 "ND\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ND[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ND\[2\] GND " "Info: Pin ND\[2\] has GND driving its datain port" {  } { { "d:/program files/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/altera/quartus/bin/pin_planner.ppl" { ND[2] } } } { "systemA.bdf" "" { Schematic "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.bdf" { { 480 1168 1344 496 "ND\[7..0\]" "" } { 392 312 376 408 "ND\[1..0\]" "" } { 472 1088 1168 488 "ND\[7..0\]" "" } } } } { "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ND[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.fit.smsg " "Info: Generated suppressed messages file E:/Studies/Junior/EDA/Simple CPU/systemA/systemA.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 19 22:04:39 2011 " "Info: Processing ended: Wed Oct 19 22:04:39 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Info: Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Info: Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
