####################################################################
# NEVER CHANGE THIS FILE
#
# Definitions of register values and partial register values.
#
####################################################################
HEADER
DESCRIPTION This is the ASIC register definition for the Target7 ASIC. Sources are TargetDriver/documentation/register_maps/T7Registers.pdf and TargetDriver/documentation/Gary/Varner2014_TARGET7.pdf (GV2014). Default values are taken from default SLAC configuration (python scripts / configfiles in libTARGET). Note that the actual number of registers is 124 - but access is limited to those with defined functionality (the first 80). Channels are counted beginning from 0.
RESPONSIBLE_AUTHOR Manuel Kraus
NUM_REGISTERS 0x50
##############################################################################################
# Setting layout: All fields must be filled, use 0 for default value.
# The uint*_t fields are  given in hexidecimal notation
#
# Field and Type:
# Name       		RegAddr nBits   startBit value    isReadOnly lowerBound upperBound multiplier offset description
# string     		uint8_t uint8_t uint8_t  uint32_t bool       uint32_t   uint32_t   float      float  strings
##############################################################################################
SETTINGS
Vofs1_0  				0x00    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, refence voltage to control Vofs1 value of channel 0 to compensate the first stage amplifier offset. Has to be calibrated and set individually.  
Vofs2_0					0x01    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, refence voltage to control Vofs2 value of channel 0 to compensate the first stage amplifier offset. Has to be calibrated and set individually.
Vofs1_1  				0x02    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs1 value of channel 1 (see register 0x00)
Vofs2_1					0x03    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs2 value of channel 1 (see register 0x01)
Vofs1_2  				0x04    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs1 value of channel 2 (see register 0x00)
Vofs2_2					0x05    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs2 value of channel 2 (see register 0x01)
Vofs1_3  				0x06    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs1 value of channel 3 (see register 0x00)
Vofs2_3					0x07    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs2 value of channel 3 (see register 0x01)
Vofs1_4  				0x08    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs1 value of channel 4 (see register 0x00)
Vofs2_4					0x09    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs2 value of channel 4 (see register 0x01)
Vofs1_5  				0x0a    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs1 value of channel 5 (see register 0x00)
Vofs2_5					0x0b    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs2 value of channel 5 (see register 0x01)
Vofs1_6  				0x0c    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs1 value of channel 6 (see register 0x00)
Vofs2_6					0x0d    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs2 value of channel 6 (see register 0x01)
Vofs1_7  				0x0e    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs1 value of channel 7 (see register 0x00)
Vofs2_7					0x0f    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs2 value of channel 7 (see register 0x01)
Vofs1_8  				0x10    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs1 value of channel 8 (see register 0x00)
Vofs2_8					0x11    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs2 value of channel 8 (see register 0x01)
Vofs1_9  				0x12    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs1 value of channel 9 (see register 0x00)
Vofs2_9					0x13    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs2 value of channel 9 (see register 0x01)
Vofs1_10  				0x14    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs1 value of channel 10 (see register 0x00)
Vofs2_10				0x15    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs2 value of channel 10 (see register 0x01)
Vofs1_11  				0x16    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs1 value of channel 11 (see register 0x00)
Vofs2_11				0x17    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs2 value of channel 11 (see register 0x01)
Vofs1_12  				0x18    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs1 value of channel 12 (see register 0x00)
Vofs2_12				0x19    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs2 value of channel 12 (see register 0x01)
Vofs1_13  				0x1a    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs1 value of channel 13 (see register 0x00)
Vofs2_13				0x1b    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs2 value of channel 13 (see register 0x01)
Vofs1_14  				0x1c    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs1 value of channel 14 (see register 0x00)
Vofs2_14				0x1d    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs2 value of channel 14 (see register 0x01)
Vofs1_15  				0x1e    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs1 value of channel 15 (see register 0x00)
Vofs2_15				0x1f    12      0        0x0    0          0x0        0xFFF      6.104e-4	0.0   # DAC value, Vofs2 value of channel 15 (see register 0x01)
TTbias_0   				0x20    12      0        0x3D9  0          0x0        0xFFF      6.104e-4	0.0   # DAC value, controls supply voltage of first group (channel 0-3) for PMTref4, Thresh and Wbias
PMTref4_0   			0x21    12      0        0x490  0          0x0        0xFFF      6.104e-4	0.0   # DAC value, reference volage for summing amp of first group (channel 0-3), supplied by TTbias_0
Thresh_0				0x22    12      0        0x400  0          0x0        0xFFF      6.104e-4	0.0   # DAC value, reference volage for digital trigger output for the sum of the first group (channel 0-3),has to be calibrated, supplied by TTbias_0
Wbias_0					0x23    12      0        0x3D9  0          0x0        0xFFF      0.0	    0.0   # DAC value, control width of digital trigger output of first group (channel 0-3), supplied by TTbias_0
TTbias_1   				0x24    12      0        0x3D9  0          0x0        0xFFF      6.104e-4   0.0   # DAC value, controls supply voltage of second group (channel 4-7) for PMTref4, Thresh and Wbias
PMTref4_1   			0x25    12      0        0x490  0          0x0        0xFFF      6.104e-4   0.0   # DAC value, reference voltage for summing amp of second group (channel 4-7), supplied by TTbias_0
Thresh_1				0x26    12      0        0x400  0          0x0        0xFFF      6.104e-4   0.0   # DAC value, reference voltage for digital trigger output for the sum of the first group (channel 4-7), has to be calibrated, supplied by TTbias_0
Wbias_1					0x27    12      0        0x3D9  0          0x0        0xFFF      0.0	    0.0   # DAC value, control width of digital trigger output of second group (channel 4-7), supplied by TTbias_0
TTbias_2    			0x28    12      0        0x3D9  0          0x0        0xFFF      6.104e-4   0.0   # DAC value, controls supply voltage of third group (channel 8-11) for PMTref4, Thresh and Wbias
PMTref4_2   			0x29    12      0        0x490  0          0x0        0xFFF      6.104e-4   0.0   # DAC value, reference volage for summing amp of third group (channel 8-11), supplied by TTbias_0
Thresh_2				0x2a    12      0        0x400  0          0x0        0xFFF      6.104e-4   0.0   # DAC value, reference voltage for digital trigger output for the sum of the first group (channel 8-11), has to be calibrated, supplied by TTbias_0
Wbias_2					0x2b    12      0        0x3D9  0          0x0        0xFFF      0.0	    0.0   # DAC value, control width of digital trigger output of third group (channel 8-11), supplied by TTbias_0
TTbias_3    			0x2c    12      0        0x3D9  0          0x0        0xFFF      6.104e-4   0.0   # DAC value, controls supply voltage of fourth group (channel 12-15) for PMTref4, Thresh and Wbias
PMTref4_3   			0x2d    12      0        0x490  0          0x0        0xFFF      6.104e-4   0.0   # DAC value, reference volage for summing amp of fourth group (channel 12-15), supplied by TTbias_0
Thresh_3				0x2e    12      0        0x400  0          0x0        0xFFF      6.104e-4   0.0   # DAC value, reference volage for digital trigger output for the sum of the first group (channel 12-15), has to be calibrated, supplied by TTbias_0
Wbias_3					0x2f    12      0        0x3D9  0          0x0        0xFFF      0.0	    0.0   # DAC value, control width of digital trigger output of fourth group (channel 12-15), supplied by TTbias_0
SBbias					0x30    12      0        0x480  0          0x0        0xFFF      6.104e-4   0.0   # DAC value, control supply bias for ramp buffer and all compactor biases CMPbias, CMPbias2 and PUbias, supplied by DBbias
Vdischarge				0x31    12      0 		 0x0 	0          0x0        0xFFF		 6.104e-4	0.0	  # DAC value, control starting voltage of ramp, supplied by DBbias	         
Isel					0x32    12      0		 0xA2D  0          0x0        0xFFF		 0.0		0.0	  # DAC value, control current to ramp slope circuit, supplied by DBbias
DBbias					0x33    12      0 		 0x3D9	0          0x0        0xFFF		 6.104e-4	0.0	  # DAC value, control supply bias for SBbias, Isel and Vdischarge
Qbias					0x34    12      0 		 0x0  0          0x0        0xFFF		 6.104e-4	0.0	  # DAC value, control supply for charge pump of DLL, supplied by Vqbuff, generates VadjN
Vqbuff					0x35	12      0		 0x0	0          0x0        0xFFF 	 6.104e-4	0.0	  # DAC value, control supply for Qbias and VtrimT. If external source of VadjN or external FB for VadjN source selected -> disable Vqbuff supply by setting to 0
VtrimT					0x36	12      0		 0x0 	0          0x0        0xFFF		 6.104e-4	0.0	  # DAC value, control N-side of buffer in SST_FB pass, supplied by Vqbuff
SGN					0x37	1		0        0x0	0          0x0        0xFFF	 	 1.0		0.0	  # Bit, select sign bit of trigger edge, 0 - rising edge, 1 - falling	
Unused_0x37_0				0x37	3		1		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Unused bits
AmonSelect				0x37	6		4		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Bit pattern, Choose trigger output source
Unused_0x37_1				0x37	2		10		 0x0	0          0x0		  0xFFF		 1.0		0.0	  # Unused bits
VadjP					0x38	12      0		 0x480	0          0x0        0xFFF	 	 6.104e-4	0.0	  # DAC value, control delay on high to low transition of sampling delay circuit comparator logic and as a result control relative voltage switch point, supplied by VAPbuff
VAPbuff					0x39	12      0        0x3D9	0          0x0        0xFFF		 6.104e-4	0.0   # DAC value, control supply bias for VadjP, if external source of VadjP selected -> disable VAPbuff supply by setting to 0
VadjN					0x3A	12      0		 0x8BB	0          0x0        0xFFF		 6.104e-4	0.0   # DAC value, control delay on low to high transition of sampling delay circuit, supplied by VANbuff. Value is hardcoded on EnableDLLFeeback function in TargerModule.cc. When this function is called this setting it here does not influence the behavior  
VANbuff					0x3B	12      0		 0x426	0          0x0        0xFFF	 	 6.104e-4	0.0   # DAC value, control supply bias for VadjN, if external source of VadjN or internal DLL source selected  > disable VANbuff by setting to 0
TRGsumBias				0x3C	12      0		 0x47B	0          0x0        0xFFF		 6.104e-4	0.0   # DAC value, control supply bias for the summing amp of the 4 trigger inputs and for the monitoring buffer of the summing amp output of the 4 trigger inputs, supplied by ITbias
Vbias					0x3D	12      0		 0x4B0	0          0x0        0xFFF		 6.104e-4	0.0	  # DAC value, control supply bias for the first preamp of the data input, supplied by ITbias
TRGbias					0x3E	12      0		 0x3D9	0          0x0        0xFFF		 6.104e-4	0.0	  # DAC value, supply voltage for the comparator between amplified signal and trigger threshold value, supplied by ITbias
ITbias					0x3F	12      0		 0x3D9	0          0x0        0xFFF		 6.104e-4	0.0   # DAC value, supply voltage for TRGbias, Vbias, TRGsumBias buffers
SSPinLE_Delay				0x40	6		0		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Bit pattern, control delay of SSP leading edge, 000000 corresponds to minimum delay - 111111 to maximum delay
Unused_0x40_0				0x40	1		6		 0x0 	0	   0x0 	      0x0 		 1.0		0.0	#unused				
SSPinLE_SGN				0x40	1		7		 0x0	0          0x0        0xFFF		 1.0		0.0   # Bit, select rising(0) or falling(1) edge for leading edge of SSP
Unused_0x40_1				0x40	4		8		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Unused bits
SSPinTE_Delay				0x41	6		0		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Bit pattern, control delay of SSP trailing edge, 000000 corresponds to minimum delay - 111111 to maximum delay   
Unused_0x41_0				0x41	1		6		 0x0 	0	   0x0 	      0x0 		 1.0		0.0	#unused				
SSPinTE_SGN				0x41	1		7		 0x0	0          0x0        0xFFF		 1.0		0.0   # Bit, select rising(0) or falling(1) edge for trailing edge of SSP
Unused_0x41_1				0x41	4		8        0x0	0          0x0        0xFFF		 1.0		0.0	  # Unused bits
WR_ADDR_Incr1LE_Delay			0x42	6		0		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Bit pattern, control delay of leading edge of first adress selection strobe, 000000 corresponds to minimum delay - 111111 to maximum delay   
Unused_0x42_0				0x42	1		6		 0x0 	0	   0x0 	      0x0 		 1.0		0.0	#unused				
WR_ADDR_Incr1LE_SGN			0x42	1		7		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Bit, select rising(0) or falling(0) edge for leading edge of first address selection strobe
Unused_0x42_1				0x42	4		8		 0x0	0          0x0        0xFFF      1.0		0.0	  # Unused bits
WR_ADDR_Incr1TE_Delay			0x43	6		0		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Bit pattern, control delay of trailing edge of first adress selection strobe, 000000 corresponds to minimum delay - 111111 to maximum delay   
Unused_0x43_0				0x43	1		6		 0x0 	0	   0x0 	      0x0 		 1.0		0.0	#unused				
WR_ADDR_Incr1TE_SGN			0x43	1		7		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Bit, select rising(0) or falling(0) edge for trailing edge of first address selection strobe
Unused_0x43_1				0x43	4		8		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Unused bits
WR_STRB1LE_Delay			0x44	6		0		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Bit pattern, control delay of leading edge of first write strobe, 000000 corresponds to minimum delay - 111111 to maximum delay   
Unused_0x44_0				0x44	1		6		 0x0 	0	   0x0 	      0x0 		 1.0		0.0	#unused				
WR_STRB1LE_SGN				0x44	1		7		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Bit, select rising(0) or falling(0) edge for leading edge of first write strobe
Unused_0x44_1				0x44	4		8        0x0	0          0x0        0xFFF		 1.0		0.0	  # Unused bits
WR_STRB1TE_Delay			0x45	6		0		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Bit pattern, control delay of trailing edge of first write strobe, 000000 corresponds to minimum delay - 111111 to maximum delay   
Unused_0x45_0				0x45	1		6		 0x0 	0	   0x0 	      0x0 		 1.0		0.0	#unused				
WR_STRB1TE_SGN				0x45	1		7		 0x0	0          0x0        0xFFF		 1.0		0.0   # Bit, select rising(0) or falling(0) edge for trailing edge of first write strobe
Unused_0x45_1				0x45	4		8		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Unused bits
WR_ADDR_Incr2LE_Delay			0x46	6		0		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Bit pattern, control delay of leading edge of second address selection strobe, 000000 corresponds to minimum delay - 111111 to maximum delay   
Unused_0x46_0				0x46	1		6		 0x0 	0	   0x0 	      0x0 		 1.0		0.0	#unused				
WR_ADDR_Incr2LE_SGN			0x46	1		7		 0x0	0          0x0        0xFFF		 1.0		0.0   # Bit, select rising(0) or falling(0) edge for leading edge of second adress selection strobe
Unused_0x46_1				0x46	4		8		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Unused bits
WR_ADDR_Incr2TE_Delay			0x47	6		0		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Bit pattern, control delay of trailing edge of second address selection strobe, 000000 corresponds to minimum delay - 111111 to maximum delay   
Unused_0x47_0				0x47	1		6		 0x0 	0	   0x0 	      0x0 		 1.0		0.0	#unused				
WR_ADDR_Incr2TE_SGN			0x47	1		7		 0x0	0          0x0        0xFFF		 1.0		0.0   # Bit, select rising(0) or falling(0) edge for trailing edge of second adress selection strobe
Unused_0x47_1				0x47	4		8		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Unused bits
WR_STRB2LE_Delay			0x48	6		0		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Bit pattern, control delay of leading edge of second write strobe, 000000 corresponds to minimum delay - 111111 to maximum delay   
Unused_0x48_0				0x48	1		6		 0x0 	0	   0x0 	      0x0 		 1.0		0.0	#unused				
WR_STRB2LE_SGN				0x48	1		7		 0x0	0          0x0        0xFFF		 1.0		0.0   # Bit, select rising(0) or falling(0) edge for leading edge of second write strobe
Unused_0x48_1				0x48	4		8		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Unused bits
WR_STRB2TE_Delay			0x49	6		0		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Unused bits, control delay of trailing edge of second write strobe, 000000 corresponds to minimum delay - 111111 to maximum delay   
Unused_0x49_0				0x49	1		6		 0x0 	0	   0x0 	      0x0 		 1.0		0.0	#unused				
WR_STRB2TE_SGN				0x49	1		7		 0x0	0          0x0        0xFFF		 1.0		0.0   # Bit, select rising(0) or falling(0) edge for trailingedge of second write strobe
Unused_0x49_1				0x49	4		8		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Unused bits
Unused_0x4a_0				0x4a	2		0		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Unused bits
Cload					0x4a	1		2		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Bit, select additional load capacitor for sampling logic, 0 - 1GHz sampling, 1 - 500MHz sampling
RCO_Gen					0x4a	1		3		 0x0	0          0x0        0xFFF		 1.0		0.0   # Bit, Disable(0) or Enable(1) RCO (Reconfigurable Concurrent Oscillator) signal generation
MonTimingSEL				0x4a	4		4		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Bit pattern, select output signal, choose between SSPout, SSTout, SSToutFB, SSTPin, RCO and Write Adress strobes
Unused_0x4a_1				0x4a	4		8		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Unused bits
SSToutFB_Delay				0x4b	6		0		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Bit pattern, control delay of SST_FB, 000000 corresponds to minimum delay - 111111 to maximum delay   
Unused_0x4b				0x4b	6		6		 0x0	0          0x0        0xFFF		 1.0		0.0	  # Unused bits
CMPbias2				0x4c	12		0		 0x2e1	0          0x0        0xFFF		 0.0		0.0   # DAC value, control current through ramp comparator logic, supplied by SBbias
PUbias					0x4d	12		0		 0xc28	0          0x0        0xFFF		 0.0		0.0   # DAC value, control load of pull-up of ramp comparator logic and as a result control relative voltage switch point, supplied by SBbias
CMPbias					0x4e	12		0		 0x480	0          0x0        0xFFF		 0.0		0.0	  # DAC value, control current through ramp comparator logic, supplied by SBbias
Test_Output				0x4f	12		0		 0x555	0          0x0        0xFFF		 1.0		0.0	  # Test output value, sent instead of data if select_any signal is 0