$date
	Sat Oct 19 18:28:37 2013
$end

$version
	Synopsys VCS version H-2013.06
$end

$timescale
	1s
$end

$comment Csum: 1 2230016e236d8fcc $end


$scope module tb_mcu $end
$var reg 1 ! tb_rst $end
$var reg 1 " tb_clk $end
$var reg 1 # tb_count $end
$var reg 1 $ tb_load $end
$var reg 8 % tb_addr_in [7:0] $end
$var wire 1 & tb_addr_out [7] $end
$var wire 1 ' tb_addr_out [6] $end
$var wire 1 ( tb_addr_out [5] $end
$var wire 1 ) tb_addr_out [4] $end
$var wire 1 * tb_addr_out [3] $end
$var wire 1 + tb_addr_out [2] $end
$var wire 1 , tb_addr_out [1] $end
$var wire 1 - tb_addr_out [0] $end

$scope module pc $end
$var wire 1 ! rst $end
$var wire 1 " clk $end
$var wire 1 # count $end
$var wire 1 $ load $end
$var wire 8 % addr_in [7:0] $end
$var reg 8 . addr_out [7:0] $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
0-
0,
0+
0*
0)
0(
0'
0&
0"
0#
0$
1!
b00000000 .
b00000000 %
$end
#5
1"
#10
0"
0!
#15
1"
#20
0"
#25
1"
#30
0"
1#
#35
1"
b00000001 .
1-
#40
0"
#45
1"
b00000010 .
1,
0-
#50
0"
#55
1"
b00000011 .
1-
#60
0"
#65
1"
b00000100 .
1+
0,
0-
#70
0"
#75
1"
b00000101 .
1-
#80
0"
b00111111 %
1$
#85
1"
b00111111 .
1(
1)
1*
1,
#90
0"
#95
1"
#100
0"
0$
#105
1"
b01000000 .
1'
0(
0)
0*
0+
0,
0-
#110
0"
#115
1"
b01000001 .
1-
#120
0"
0#
#125
1"
#130
0"
#135
1"
#140
0"
