{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1536248623397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536248623400 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 06 23:43:43 2018 " "Processing started: Thu Sep 06 23:43:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536248623400 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248623400 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_golden_top -c DE1_SOC_golden_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SOC_golden_top -c DE1_SOC_golden_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248623400 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "IO_STANDARD GPIO_1\[22 " "Ignored assignment IO_STANDARD which contains an invalid node name \"GPIO_1\[22\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248626352 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1536248634626 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1536248634626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "v/pll/pll_0002.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/v/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645371 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RW_Test.v(56) " "Verilog HDL information at RW_Test.v(56): always construct contains both blocking and non-blocking assignments" {  } { { "v/RW_Test.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/v/RW_Test.v" 56 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1536248645373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/rw_test.v 1 1 " "Found 1 design units, including 1 entities, in source file v/rw_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 RW_Test " "Found entity 1: RW_Test" {  } { { "v/RW_Test.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/v/RW_Test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645374 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645374 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "v/pll.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/v/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "v/pll.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/v/pll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v/pll/pll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file v/pll/pll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_0002 " "Found entity 1: pll_0002" {  } { { "v/pll/pll_0002.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/v/pll/pll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_pll0/sdram_pll0_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_pll0/sdram_pll0_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll0_0002 " "Found entity 1: sdram_pll0_0002" {  } { { "Sdram_Control/sdram_pll0/sdram_pll0_0002.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/sdram_pll0/sdram_pll0_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_wr_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_wr_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_WR_FIFO " "Found entity 1: Sdram_WR_FIFO" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_WR_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_rd_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_rd_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_RD_FIFO " "Found entity 1: Sdram_RD_FIFO" {  } { { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_RD_FIFO.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll0 " "Found entity 1: sdram_pll0" {  } { { "Sdram_Control/sdram_pll0.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/sdram_pll0.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645383 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645383 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_pll0.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_pll0.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll0 " "Found entity 1: sdram_pll0" {  } { { "Sdram_Control/sdram_pll0.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/sdram_pll0.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_pll0/sdram_pll0_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_pll0/sdram_pll0_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdram_pll0_0002 " "Found entity 1: sdram_pll0_0002" {  } { { "Sdram_Control/sdram_pll0/sdram_pll0_0002.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/sdram_pll0/sdram_pll0_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdram_control.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdram_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control " "Found entity 1: Sdram_Control" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645388 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(26) " "Verilog HDL Expression warning at sdr_data_path.v(26): truncated literal to match 1 bits" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/sdr_data_path.v" 26 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1536248645390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "Sdram_Control/control_interface.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sdram_control/command.v 1 1 " "Found 1 design units, including 1 entities, in source file sdram_control/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "Sdram_Control/command.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645395 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DONE done Chaos_Code.v(10) " "Verilog HDL Declaration information at Chaos_Code.v(10): object \"DONE\" differs only in case from object \"done\" in the same scope" {  } { { "Chaos_Code.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Chaos_Code.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536248645396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chaos_code.v 1 1 " "Found 1 design units, including 1 entities, in source file chaos_code.v" { { "Info" "ISGN_ENTITY_NAME" "1 Chaos_Code " "Found entity 1: Chaos_Code" {  } { { "Chaos_Code.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Chaos_Code.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_audio/audio_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/terasic_audio/audio_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 audio_fifo " "Found entity 1: audio_fifo" {  } { { "ip/TERASIC_AUDIO/audio_fifo.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/ip/TERASIC_AUDIO/audio_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_audio/audio_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/terasic_audio/audio_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_DAC " "Found entity 1: AUDIO_DAC" {  } { { "ip/TERASIC_AUDIO/AUDIO_DAC.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/ip/TERASIC_AUDIO/AUDIO_DAC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/terasic_audio/audio_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/terasic_audio/audio_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 AUDIO_ADC " "Found entity 1: AUDIO_ADC" {  } { { "ip/TERASIC_AUDIO/AUDIO_ADC.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/ip/TERASIC_AUDIO/AUDIO_ADC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter " "Found entity 1: soc_system_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_timing_adapter_0 " "Found entity 1: soc_system_avalon_st_adapter_timing_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: soc_system_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645412 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_avalon_st_adapter_data_format_adapter_0 " "Found entity 1: soc_system_avalon_st_adapter_data_format_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_data_format_adapter_0.sv" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645430 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645431 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645438 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux_002 " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645449 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645449 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645449 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645449 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645449 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536248645454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536248645457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645466 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645469 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536248645470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536248645470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645470 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645470 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536248645471 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536248645472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645472 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645491 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645491 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645496 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536248645497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536248645497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_003_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645497 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_003 " "Found entity 2: soc_system_mm_interconnect_0_router_003" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645497 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536248645498 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536248645499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645499 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645499 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536248645500 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536248645500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645501 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_timing_adapter_0 " "Found entity 1: soc_system_timing_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_timing_adapter_0.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_sdram_input_efifo_module " "Found entity 1: soc_system_sdram_input_efifo_module" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645508 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_sdram " "Found entity 2: soc_system_sdram" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pll_stream.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pll_stream.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pll_stream " "Found entity 1: soc_system_pll_stream" {  } { { "soc_system/synthesis/submodules/soc_system_pll_stream.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_pll_stream.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pll_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pll_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pll_sdram " "Found entity 1: soc_system_pll_sdram" {  } { { "soc_system/synthesis/submodules/soc_system_pll_sdram.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_pll_sdram.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pio_chaos_w.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pio_chaos_w.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pio_chaos_w " "Found entity 1: soc_system_pio_chaos_w" {  } { { "soc_system/synthesis/submodules/soc_system_pio_chaos_w.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_pio_chaos_w.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pio_chaos_temp.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pio_chaos_temp.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pio_chaos_temp " "Found entity 1: soc_system_pio_chaos_temp" {  } { { "soc_system/synthesis/submodules/soc_system_pio_chaos_temp.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_pio_chaos_temp.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pio_chaos_shift.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pio_chaos_shift.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pio_chaos_shift " "Found entity 1: soc_system_pio_chaos_shift" {  } { { "soc_system/synthesis/submodules/soc_system_pio_chaos_shift.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_pio_chaos_shift.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pio_chaos_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pio_chaos_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pio_chaos_reset " "Found entity 1: soc_system_pio_chaos_reset" {  } { { "soc_system/synthesis/submodules/soc_system_pio_chaos_reset.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_pio_chaos_reset.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_pio_chaos_done.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_pio_chaos_done.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_pio_chaos_done " "Found entity 1: soc_system_pio_chaos_done" {  } { { "soc_system/synthesis/submodules/soc_system_pio_chaos_done.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_pio_chaos_done.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645530 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr " "Found entity 1: alt_vipvfr131_vfr" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_vfr_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_vfr_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_controller " "Found entity 1: alt_vipvfr131_vfr_controller" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_controller.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_vfr_control_packet_encoder " "Found entity 1: alt_vipvfr131_vfr_control_packet_encoder" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645606 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_prc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_prc.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc " "Found entity 1: alt_vipvfr131_prc" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_prc_core.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_prc_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_core " "Found entity 1: alt_vipvfr131_prc_core" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc_core.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc_core.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645609 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "alt_vipvfr131_prc_read_master alt_vipvfr131_prc_read_master.v(47) " "Verilog Module Declaration warning at alt_vipvfr131_prc_read_master.v(47): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"alt_vipvfr131_prc_read_master\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 47 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248645610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_prc_read_master " "Found entity 1: alt_vipvfr131_prc_read_master" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248645611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248645611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_package (soc_system) " "Found design unit 1: alt_vipvfr131_common_package (soc_system)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646098 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_vipvfr131_common_package-body " "Found design unit 2: alt_vipvfr131_common_package-body" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_package.vhd" 3661 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646100 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_bursting_master_fifo " "Found entity 1: alt_vipvfr131_common_avalon_mm_bursting_master_fifo" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_master " "Found entity 1: alt_vipvfr131_common_avalon_mm_master" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_unpack_data.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_unpack_data " "Found entity 1: alt_vipvfr131_common_unpack_data" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_unpack_data.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_avalon_mm_slave " "Found entity 1: alt_vipvfr131_common_avalon_mm_slave" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_stream_output.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_stream_output.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_stream_output " "Found entity 1: alt_vipvfr131_common_stream_output" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_stream_output.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_stream_output.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_pulling_width_adapter-rtl " "Found design unit 1: alt_vipvfr131_common_pulling_width_adapter-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646107 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_pulling_width_adapter " "Found entity 1: alt_vipvfr131_common_pulling_width_adapter" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_general_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_general_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646109 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_general_fifo " "Found entity 1: alt_vipvfr131_common_general_fifo" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator-rtl " "Found design unit 1: alt_vipvfr131_common_fifo_usedw_calculator-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646110 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_fifo_usedw_calculator " "Found entity 1: alt_vipvfr131_common_fifo_usedw_calculator" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_gray_clock_crosser-rtl " "Found design unit 1: alt_vipvfr131_common_gray_clock_crosser-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646112 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_gray_clock_crosser " "Found entity 1: alt_vipvfr131_common_gray_clock_crosser" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay-rtl " "Found design unit 1: alt_vipvfr131_common_std_logic_vector_delay-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646113 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_std_logic_vector_delay " "Found entity 1: alt_vipvfr131_common_std_logic_vector_delay" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_one_bit_delay-rtl " "Found design unit 1: alt_vipvfr131_common_one_bit_delay-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646114 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_one_bit_delay " "Found entity 1: alt_vipvfr131_common_one_bit_delay" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_one_bit_delay.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_logic_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_logic_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646115 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_logic_fifo " "Found entity 1: alt_vipvfr131_common_logic_fifo" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_vipvfr131_common_ram_fifo-rtl " "Found design unit 1: alt_vipvfr131_common_ram_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646117 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_vipvfr131_common_ram_fifo " "Found entity 1: alt_vipvfr131_common_ram_fifo" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_alt_vip_tpg_0-rtl " "Found design unit 1: soc_system_alt_vip_tpg_0-rtl" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646259 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_tpg_0 " "Found entity 1: soc_system_alt_vip_tpg_0" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_alt_vip_tpg_0_tb-rtl " "Found design unit 1: soc_system_alt_vip_tpg_0_tb-rtl" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0_tb.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646260 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_tpg_0_tb " "Found entity 1: soc_system_alt_vip_tpg_0_tb" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0_tb.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp161_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file soc_system/synthesis/submodules/alt_cusp161_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP161_PACKAGE (altera) " "Found design unit 1: ALT_CUSP161_PACKAGE (altera)" {  } { { "soc_system/synthesis/submodules/alt_cusp161_package.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_package.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646269 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALT_CUSP161_PACKAGE-body " "Found design unit 2: ALT_CUSP161_PACKAGE-body" {  } { { "soc_system/synthesis/submodules/alt_cusp161_package.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_package.vhd" 3655 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp161_clock_reset.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp161_clock_reset.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_clock_reset-rtl " "Found design unit 1: alt_cusp161_clock_reset-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp161_clock_reset.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_clock_reset.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646270 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_clock_reset " "Found entity 1: alt_cusp161_clock_reset" {  } { { "soc_system/synthesis/submodules/alt_cusp161_clock_reset.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_clock_reset.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp161_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp161_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_reg-rtl " "Found design unit 1: alt_cusp161_reg-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp161_reg.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_reg.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646271 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_reg " "Found entity 1: alt_cusp161_reg" {  } { { "soc_system/synthesis/submodules/alt_cusp161_reg.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_reg.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp161_au.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp161_au.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP161_AU-rtl " "Found design unit 1: ALT_CUSP161_AU-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp161_au.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_au.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646272 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP161_AU " "Found entity 1: ALT_CUSP161_AU" {  } { { "soc_system/synthesis/submodules/alt_cusp161_au.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_au.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp161_addsubcarry.vhd 4 2 " "Found 4 design units, including 2 entities, in source file soc_system/synthesis/submodules/alt_cusp161_addsubcarry.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_asc_carrypropagator-WYSI " "Found design unit 1: alt_cusp161_asc_carrypropagator-WYSI" {  } { { "soc_system/synthesis/submodules/alt_cusp161_addsubcarry.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_addsubcarry.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646274 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_cusp161_addsubcarry-RTL " "Found design unit 2: alt_cusp161_addsubcarry-RTL" {  } { { "soc_system/synthesis/submodules/alt_cusp161_addsubcarry.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_addsubcarry.vhd" 155 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646274 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_asc_carrypropagator " "Found entity 1: alt_cusp161_asc_carrypropagator" {  } { { "soc_system/synthesis/submodules/alt_cusp161_addsubcarry.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_addsubcarry.vhd" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646274 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_cusp161_addsubcarry " "Found entity 2: alt_cusp161_addsubcarry" {  } { { "soc_system/synthesis/submodules/alt_cusp161_addsubcarry.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_addsubcarry.vhd" 134 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp161_pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp161_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_pc-syn " "Found design unit 1: alt_cusp161_pc-syn" {  } { { "soc_system/synthesis/submodules/alt_cusp161_pc.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_pc.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646276 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_pc " "Found entity 1: alt_cusp161_pc" {  } { { "soc_system/synthesis/submodules/alt_cusp161_pc.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_pc.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp161_avalon_st_output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp161_avalon_st_output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP161_AVALON_ST_OUTPUT-rtl " "Found design unit 1: ALT_CUSP161_AVALON_ST_OUTPUT-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp161_avalon_st_output.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_avalon_st_output.vhd" 66 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646278 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP161_AVALON_ST_OUTPUT " "Found entity 1: ALT_CUSP161_AVALON_ST_OUTPUT" {  } { { "soc_system/synthesis/submodules/alt_cusp161_avalon_st_output.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_avalon_st_output.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp161_atlantic_reporter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp161_atlantic_reporter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_atlantic_reporter-rtl " "Found design unit 1: alt_cusp161_atlantic_reporter-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp161_atlantic_reporter.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_atlantic_reporter.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646279 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_atlantic_reporter " "Found entity 1: alt_cusp161_atlantic_reporter" {  } { { "soc_system/synthesis/submodules/alt_cusp161_atlantic_reporter.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_atlantic_reporter.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp161_muxhot16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp161_muxhot16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_muxhot16-rtl " "Found design unit 1: alt_cusp161_muxhot16-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp161_muxhot16.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_muxhot16.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646280 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_muxhot16 " "Found entity 1: alt_cusp161_muxhot16" {  } { { "soc_system/synthesis/submodules/alt_cusp161_muxhot16.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_muxhot16.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_alt_vip_mix_0-rtl " "Found design unit 1: soc_system_alt_vip_mix_0-rtl" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 47 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646984 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_mix_0 " "Found entity 1: soc_system_alt_vip_mix_0" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_alt_vip_mix_0_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 soc_system_alt_vip_mix_0_tb-rtl " "Found design unit 1: soc_system_alt_vip_mix_0_tb-rtl" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0_tb.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0_tb.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646986 ""} { "Info" "ISGN_ENTITY_NAME" "1 soc_system_alt_vip_mix_0_tb " "Found entity 1: soc_system_alt_vip_mix_0_tb" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0_tb.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0_tb.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp161_cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp161_cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_cmp-rtl " "Found design unit 1: alt_cusp161_cmp-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp161_cmp.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_cmp.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646987 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_cmp " "Found entity 1: alt_cusp161_cmp" {  } { { "soc_system/synthesis/submodules/alt_cusp161_cmp.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_cmp.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp161_avalon_mm_mem_slave.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp161_avalon_mm_mem_slave.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALT_CUSP161_AVALON_MM_MEM_SLAVE-rtl " "Found design unit 1: ALT_CUSP161_AVALON_MM_MEM_SLAVE-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp161_avalon_mm_mem_slave.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_avalon_mm_mem_slave.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646988 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALT_CUSP161_AVALON_MM_MEM_SLAVE " "Found entity 1: ALT_CUSP161_AVALON_MM_MEM_SLAVE" {  } { { "soc_system/synthesis/submodules/alt_cusp161_avalon_mm_mem_slave.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_avalon_mm_mem_slave.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp161_trigger_to_synced_pulse.vhd 8 4 " "Found 8 design units, including 4 entities, in source file soc_system/synthesis/submodules/alt_cusp161_trigger_to_synced_pulse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_sync-cusp " "Found design unit 1: alt_cusp161_sync-cusp" {  } { { "soc_system/synthesis/submodules/alt_cusp161_trigger_to_synced_pulse.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_trigger_to_synced_pulse.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646990 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 alt_cusp161_sync_vec-cusp " "Found design unit 2: alt_cusp161_sync_vec-cusp" {  } { { "soc_system/synthesis/submodules/alt_cusp161_trigger_to_synced_pulse.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_trigger_to_synced_pulse.vhd" 69 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646990 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 alt_cusp161_edge_to_pulse-cusp " "Found design unit 3: alt_cusp161_edge_to_pulse-cusp" {  } { { "soc_system/synthesis/submodules/alt_cusp161_trigger_to_synced_pulse.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_trigger_to_synced_pulse.vhd" 108 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646990 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alt_cusp161_trigger_to_synced_pulse-cusp " "Found design unit 4: alt_cusp161_trigger_to_synced_pulse-cusp" {  } { { "soc_system/synthesis/submodules/alt_cusp161_trigger_to_synced_pulse.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_trigger_to_synced_pulse.vhd" 140 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646990 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_sync " "Found entity 1: alt_cusp161_sync" {  } { { "soc_system/synthesis/submodules/alt_cusp161_trigger_to_synced_pulse.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_trigger_to_synced_pulse.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646990 ""} { "Info" "ISGN_ENTITY_NAME" "2 alt_cusp161_sync_vec " "Found entity 2: alt_cusp161_sync_vec" {  } { { "soc_system/synthesis/submodules/alt_cusp161_trigger_to_synced_pulse.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_trigger_to_synced_pulse.vhd" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646990 ""} { "Info" "ISGN_ENTITY_NAME" "3 alt_cusp161_edge_to_pulse " "Found entity 3: alt_cusp161_edge_to_pulse" {  } { { "soc_system/synthesis/submodules/alt_cusp161_trigger_to_synced_pulse.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_trigger_to_synced_pulse.vhd" 99 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646990 ""} { "Info" "ISGN_ENTITY_NAME" "4 alt_cusp161_trigger_to_synced_pulse " "Found entity 4: alt_cusp161_trigger_to_synced_pulse" {  } { { "soc_system/synthesis/submodules/alt_cusp161_trigger_to_synced_pulse.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_trigger_to_synced_pulse.vhd" 128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp161_avalon_st_input.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp161_avalon_st_input.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_avalon_st_input-rtl " "Found design unit 1: alt_cusp161_avalon_st_input-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp161_avalon_st_input.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_avalon_st_input.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646992 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_avalon_st_input " "Found entity 1: alt_cusp161_avalon_st_input" {  } { { "soc_system/synthesis/submodules/alt_cusp161_avalon_st_input.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_avalon_st_input.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp161_muxbin2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp161_muxbin2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_muxbin2-rtl " "Found design unit 1: alt_cusp161_muxbin2-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp161_muxbin2.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_muxbin2.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646993 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_muxbin2 " "Found entity 1: alt_cusp161_muxbin2" {  } { { "soc_system/synthesis/submodules/alt_cusp161_muxbin2.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_muxbin2.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp161_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp161_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_fifo-rtl " "Found design unit 1: alt_cusp161_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp161_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646996 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_fifo " "Found entity 1: alt_cusp161_fifo" {  } { { "soc_system/synthesis/submodules/alt_cusp161_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp161_general_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp161_general_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_general_fifo-rtl " "Found design unit 1: alt_cusp161_general_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp161_general_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_general_fifo.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646998 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_general_fifo " "Found entity 1: alt_cusp161_general_fifo" {  } { { "soc_system/synthesis/submodules/alt_cusp161_general_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_general_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248646998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248646998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp161_fifo_usedw_calculator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp161_fifo_usedw_calculator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_fifo_usedw_calculator-rtl " "Found design unit 1: alt_cusp161_fifo_usedw_calculator-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp161_fifo_usedw_calculator.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_fifo_usedw_calculator.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647000 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_fifo_usedw_calculator " "Found entity 1: alt_cusp161_fifo_usedw_calculator" {  } { { "soc_system/synthesis/submodules/alt_cusp161_fifo_usedw_calculator.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_fifo_usedw_calculator.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp161_gray_clock_crosser.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp161_gray_clock_crosser.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_gray_clock_crosser-rtl " "Found design unit 1: alt_cusp161_gray_clock_crosser-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp161_gray_clock_crosser.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_gray_clock_crosser.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647002 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_gray_clock_crosser " "Found entity 1: alt_cusp161_gray_clock_crosser" {  } { { "soc_system/synthesis/submodules/alt_cusp161_gray_clock_crosser.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_gray_clock_crosser.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp161_logic_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp161_logic_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_logic_fifo-rtl " "Found design unit 1: alt_cusp161_logic_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp161_logic_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_logic_fifo.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647004 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_logic_fifo " "Found entity 1: alt_cusp161_logic_fifo" {  } { { "soc_system/synthesis/submodules/alt_cusp161_logic_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_logic_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp161_one_bit_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp161_one_bit_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_one_bit_delay-rtl " "Found design unit 1: alt_cusp161_one_bit_delay-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp161_one_bit_delay.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_one_bit_delay.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647006 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_one_bit_delay " "Found entity 1: alt_cusp161_one_bit_delay" {  } { { "soc_system/synthesis/submodules/alt_cusp161_one_bit_delay.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_one_bit_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp161_ram_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp161_ram_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_ram_fifo-rtl " "Found design unit 1: alt_cusp161_ram_fifo-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp161_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_ram_fifo.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647007 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_ram_fifo " "Found entity 1: alt_cusp161_ram_fifo" {  } { { "soc_system/synthesis/submodules/alt_cusp161_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_ram_fifo.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_cusp161_std_logic_vector_delay.vhd 2 1 " "Found 2 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_cusp161_std_logic_vector_delay.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_cusp161_std_logic_vector_delay-rtl " "Found design unit 1: alt_cusp161_std_logic_vector_delay-rtl" {  } { { "soc_system/synthesis/submodules/alt_cusp161_std_logic_vector_delay.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_std_logic_vector_delay.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647008 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_cusp161_std_logic_vector_delay " "Found entity 1: alt_cusp161_std_logic_vector_delay" {  } { { "soc_system/synthesis/submodules/alt_cusp161_std_logic_vector_delay.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_std_logic_vector_delay.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647008 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647008 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "TRS trs alt_vipitc131_IS2Vid.sv(99) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(99): object \"TRS\" differs only in case from object \"trs\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 99 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536248647012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid.sv(63) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(63): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 63 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536248647012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid.sv(64) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(64): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 64 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536248647012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_BLANK h_blank alt_vipitc131_IS2Vid.sv(72) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(72): object \"H_BLANK\" differs only in case from object \"h_blank\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 72 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536248647012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid.sv(82) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(82): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 82 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536248647012 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid.sv(83) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid.sv(83): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 83 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536248647012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_is2vid.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_is2vid.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid " "Found entity 1: alt_vipitc131_IS2Vid" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_is2vid_sync_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_sync_compare " "Found entity 1: alt_vipitc131_IS2Vid_sync_compare" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_sync_compare.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647015 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_is2vid_calculate_mode.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_calculate_mode " "Found entity 1: alt_vipitc131_IS2Vid_calculate_mode" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_calculate_mode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_is2vid_control.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_is2vid_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_control " "Found entity 1: alt_vipitc131_IS2Vid_control" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647018 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_IS2Vid_mode_banks.sv(413) " "Verilog HDL information at alt_vipitc131_IS2Vid_mode_banks.sv(413): always construct contains both blocking and non-blocking assignments" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 413 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1536248647020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INTERLACED interlaced alt_vipitc131_IS2Vid_mode_banks.sv(8) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(8): object \"INTERLACED\" differs only in case from object \"interlaced\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536248647020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AP_LINE ap_line alt_vipitc131_IS2Vid_mode_banks.sv(21) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(21): object \"AP_LINE\" differs only in case from object \"ap_line\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536248647020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_RISING_EDGE f_rising_edge alt_vipitc131_IS2Vid_mode_banks.sv(23) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(23): object \"F_RISING_EDGE\" differs only in case from object \"f_rising_edge\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 23 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536248647020 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "F_FALLING_EDGE f_falling_edge alt_vipitc131_IS2Vid_mode_banks.sv(24) " "Verilog HDL Declaration information at alt_vipitc131_IS2Vid_mode_banks.sv(24): object \"F_FALLING_EDGE\" differs only in case from object \"f_falling_edge\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536248647020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_is2vid_mode_banks.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_mode_banks " "Found entity 1: alt_vipitc131_IS2Vid_mode_banks" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_is2vid_statemachine.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_IS2Vid_statemachine " "Found entity 1: alt_vipitc131_IS2Vid_statemachine" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_statemachine.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_fifo " "Found entity 1: alt_vipitc131_common_fifo" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647025 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MAX_COUNT max_count alt_vipitc131_common_generic_count.v(3) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(3): object \"MAX_COUNT\" differs only in case from object \"max_count\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536248647026 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RESET_VALUE reset_value alt_vipitc131_common_generic_count.v(4) " "Verilog HDL Declaration information at alt_vipitc131_common_generic_count.v(4): object \"RESET_VALUE\" differs only in case from object \"reset_value\" in the same scope" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1536248647026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_generic_count " "Found entity 1: alt_vipitc131_common_generic_count" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_common_generic_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_common_to_binary.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_common_to_binary.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_to_binary " "Found entity 1: alt_vipitc131_common_to_binary" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_to_binary.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_common_to_binary.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_common_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_common_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync " "Found entity 1: alt_vipitc131_common_sync" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_sync.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_common_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_common_trigger_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_trigger_sync " "Found entity 1: alt_vipitc131_common_trigger_sync" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_common_trigger_sync.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647031 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alt_vipitc131_common_sync_generation.v(59) " "Verilog HDL information at alt_vipitc131_common_sync_generation.v(59): always construct contains both blocking and non-blocking assignments" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 59 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1536248647032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_common_sync_generation.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_common_sync_generation.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sync_generation " "Found entity 1: alt_vipitc131_common_sync_generation" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_sync_generation.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_common_sync_generation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_common_frame_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_common_frame_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_frame_counter " "Found entity 1: alt_vipitc131_common_frame_counter" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_frame_counter.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_common_frame_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/alt_vipitc131_common_sample_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/alt_vipitc131_common_sample_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_vipitc131_common_sample_counter " "Found entity 1: alt_vipitc131_common_sample_counter" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_sample_counter.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_common_sample_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647035 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "log_generator.v(109) " "Verilog HDL information at log_generator.v(109): always construct contains both blocking and non-blocking assignments" {  } { { "soc_system/synthesis/submodules/log_generator.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/log_generator.v" 109 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1536248647036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/log_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/log_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 log_generator " "Found entity 1: log_generator" {  } { { "soc_system/synthesis/submodules/log_generator.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/log_generator.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/log_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/log_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 log_rom " "Found entity 1: log_rom" {  } { { "soc_system/synthesis/submodules/log_rom.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/log_rom.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/log_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/log_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 log_fifo " "Found entity 1: log_fifo" {  } { { "soc_system/synthesis/submodules/log_fifo.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/log_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647041 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "top/DE1)SOC_golden_top.v " "Can't analyze file -- file top/DE1)SOC_golden_top.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1536248647043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_add.v 22 22 " "Found 22 design units, including 22 entities, in source file fp_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fp_Add_altbarrel_shift_ltd " "Found entity 1: Fp_Add_altbarrel_shift_ltd" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647099 ""} { "Info" "ISGN_ENTITY_NAME" "2 Fp_Add_altbarrel_shift_aeb " "Found entity 2: Fp_Add_altbarrel_shift_aeb" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647099 ""} { "Info" "ISGN_ENTITY_NAME" "3 Fp_Add_altpriority_encoder_3e8 " "Found entity 3: Fp_Add_altpriority_encoder_3e8" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647099 ""} { "Info" "ISGN_ENTITY_NAME" "4 Fp_Add_altpriority_encoder_6e8 " "Found entity 4: Fp_Add_altpriority_encoder_6e8" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647099 ""} { "Info" "ISGN_ENTITY_NAME" "5 Fp_Add_altpriority_encoder_be8 " "Found entity 5: Fp_Add_altpriority_encoder_be8" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647099 ""} { "Info" "ISGN_ENTITY_NAME" "6 Fp_Add_altpriority_encoder_3v7 " "Found entity 6: Fp_Add_altpriority_encoder_3v7" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647099 ""} { "Info" "ISGN_ENTITY_NAME" "7 Fp_Add_altpriority_encoder_6v7 " "Found entity 7: Fp_Add_altpriority_encoder_6v7" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 279 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647099 ""} { "Info" "ISGN_ENTITY_NAME" "8 Fp_Add_altpriority_encoder_bv7 " "Found entity 8: Fp_Add_altpriority_encoder_bv7" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647099 ""} { "Info" "ISGN_ENTITY_NAME" "9 Fp_Add_altpriority_encoder_r08 " "Found entity 9: Fp_Add_altpriority_encoder_r08" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647099 ""} { "Info" "ISGN_ENTITY_NAME" "10 Fp_Add_altpriority_encoder_rf8 " "Found entity 10: Fp_Add_altpriority_encoder_rf8" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647099 ""} { "Info" "ISGN_ENTITY_NAME" "11 Fp_Add_altpriority_encoder_qb6 " "Found entity 11: Fp_Add_altpriority_encoder_qb6" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 400 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647099 ""} { "Info" "ISGN_ENTITY_NAME" "12 Fp_Add_altpriority_encoder_nh8 " "Found entity 12: Fp_Add_altpriority_encoder_nh8" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647099 ""} { "Info" "ISGN_ENTITY_NAME" "13 Fp_Add_altpriority_encoder_qh8 " "Found entity 13: Fp_Add_altpriority_encoder_qh8" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 467 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647099 ""} { "Info" "ISGN_ENTITY_NAME" "14 Fp_Add_altpriority_encoder_vh8 " "Found entity 14: Fp_Add_altpriority_encoder_vh8" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647099 ""} { "Info" "ISGN_ENTITY_NAME" "15 Fp_Add_altpriority_encoder_fj8 " "Found entity 15: Fp_Add_altpriority_encoder_fj8" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 533 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647099 ""} { "Info" "ISGN_ENTITY_NAME" "16 Fp_Add_altpriority_encoder_n28 " "Found entity 16: Fp_Add_altpriority_encoder_n28" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 582 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647099 ""} { "Info" "ISGN_ENTITY_NAME" "17 Fp_Add_altpriority_encoder_q28 " "Found entity 17: Fp_Add_altpriority_encoder_q28" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 598 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647099 ""} { "Info" "ISGN_ENTITY_NAME" "18 Fp_Add_altpriority_encoder_v28 " "Found entity 18: Fp_Add_altpriority_encoder_v28" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 626 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647099 ""} { "Info" "ISGN_ENTITY_NAME" "19 Fp_Add_altpriority_encoder_f48 " "Found entity 19: Fp_Add_altpriority_encoder_f48" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 654 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647099 ""} { "Info" "ISGN_ENTITY_NAME" "20 Fp_Add_altpriority_encoder_e48 " "Found entity 20: Fp_Add_altpriority_encoder_e48" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647099 ""} { "Info" "ISGN_ENTITY_NAME" "21 Fp_Add_altfp_add_sub_nti " "Found entity 21: Fp_Add_altfp_add_sub_nti" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 710 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647099 ""} { "Info" "ISGN_ENTITY_NAME" "22 Fp_Add " "Found entity 22: Fp_Add" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 2616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_sub.v 22 22 " "Found 22 design units, including 22 entities, in source file fp_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fp_Sub_altbarrel_shift_ltd " "Found entity 1: Fp_Sub_altbarrel_shift_ltd" {  } { { "Fp_Sub.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647158 ""} { "Info" "ISGN_ENTITY_NAME" "2 Fp_Sub_altbarrel_shift_aeb " "Found entity 2: Fp_Sub_altbarrel_shift_aeb" {  } { { "Fp_Sub.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647158 ""} { "Info" "ISGN_ENTITY_NAME" "3 Fp_Sub_altpriority_encoder_3e8 " "Found entity 3: Fp_Sub_altpriority_encoder_3e8" {  } { { "Fp_Sub.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647158 ""} { "Info" "ISGN_ENTITY_NAME" "4 Fp_Sub_altpriority_encoder_6e8 " "Found entity 4: Fp_Sub_altpriority_encoder_6e8" {  } { { "Fp_Sub.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647158 ""} { "Info" "ISGN_ENTITY_NAME" "5 Fp_Sub_altpriority_encoder_be8 " "Found entity 5: Fp_Sub_altpriority_encoder_be8" {  } { { "Fp_Sub.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 218 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647158 ""} { "Info" "ISGN_ENTITY_NAME" "6 Fp_Sub_altpriority_encoder_3v7 " "Found entity 6: Fp_Sub_altpriority_encoder_3v7" {  } { { "Fp_Sub.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 263 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647158 ""} { "Info" "ISGN_ENTITY_NAME" "7 Fp_Sub_altpriority_encoder_6v7 " "Found entity 7: Fp_Sub_altpriority_encoder_6v7" {  } { { "Fp_Sub.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 279 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647158 ""} { "Info" "ISGN_ENTITY_NAME" "8 Fp_Sub_altpriority_encoder_bv7 " "Found entity 8: Fp_Sub_altpriority_encoder_bv7" {  } { { "Fp_Sub.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 307 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647158 ""} { "Info" "ISGN_ENTITY_NAME" "9 Fp_Sub_altpriority_encoder_r08 " "Found entity 9: Fp_Sub_altpriority_encoder_r08" {  } { { "Fp_Sub.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647158 ""} { "Info" "ISGN_ENTITY_NAME" "10 Fp_Sub_altpriority_encoder_rf8 " "Found entity 10: Fp_Sub_altpriority_encoder_rf8" {  } { { "Fp_Sub.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 367 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647158 ""} { "Info" "ISGN_ENTITY_NAME" "11 Fp_Sub_altpriority_encoder_qb6 " "Found entity 11: Fp_Sub_altpriority_encoder_qb6" {  } { { "Fp_Sub.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 400 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647158 ""} { "Info" "ISGN_ENTITY_NAME" "12 Fp_Sub_altpriority_encoder_nh8 " "Found entity 12: Fp_Sub_altpriority_encoder_nh8" {  } { { "Fp_Sub.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647158 ""} { "Info" "ISGN_ENTITY_NAME" "13 Fp_Sub_altpriority_encoder_qh8 " "Found entity 13: Fp_Sub_altpriority_encoder_qh8" {  } { { "Fp_Sub.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 467 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647158 ""} { "Info" "ISGN_ENTITY_NAME" "14 Fp_Sub_altpriority_encoder_vh8 " "Found entity 14: Fp_Sub_altpriority_encoder_vh8" {  } { { "Fp_Sub.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 500 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647158 ""} { "Info" "ISGN_ENTITY_NAME" "15 Fp_Sub_altpriority_encoder_fj8 " "Found entity 15: Fp_Sub_altpriority_encoder_fj8" {  } { { "Fp_Sub.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 533 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647158 ""} { "Info" "ISGN_ENTITY_NAME" "16 Fp_Sub_altpriority_encoder_n28 " "Found entity 16: Fp_Sub_altpriority_encoder_n28" {  } { { "Fp_Sub.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 582 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647158 ""} { "Info" "ISGN_ENTITY_NAME" "17 Fp_Sub_altpriority_encoder_q28 " "Found entity 17: Fp_Sub_altpriority_encoder_q28" {  } { { "Fp_Sub.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 598 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647158 ""} { "Info" "ISGN_ENTITY_NAME" "18 Fp_Sub_altpriority_encoder_v28 " "Found entity 18: Fp_Sub_altpriority_encoder_v28" {  } { { "Fp_Sub.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 626 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647158 ""} { "Info" "ISGN_ENTITY_NAME" "19 Fp_Sub_altpriority_encoder_f48 " "Found entity 19: Fp_Sub_altpriority_encoder_f48" {  } { { "Fp_Sub.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 654 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647158 ""} { "Info" "ISGN_ENTITY_NAME" "20 Fp_Sub_altpriority_encoder_e48 " "Found entity 20: Fp_Sub_altpriority_encoder_e48" {  } { { "Fp_Sub.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 682 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647158 ""} { "Info" "ISGN_ENTITY_NAME" "21 Fp_Sub_altfp_add_sub_oui " "Found entity 21: Fp_Sub_altfp_add_sub_oui" {  } { { "Fp_Sub.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 710 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647158 ""} { "Info" "ISGN_ENTITY_NAME" "22 Fp_Sub " "Found entity 22: Fp_Sub" {  } { { "Fp_Sub.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 2616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fp_mul.v 2 2 " "Found 2 design units, including 2 entities, in source file fp_mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 Fp_Mul_altfp_mult_fkn " "Found entity 1: Fp_Mul_altfp_mult_fkn" {  } { { "Fp_Mul.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Mul.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647202 ""} { "Info" "ISGN_ENTITY_NAME" "2 Fp_Mul " "Found entity 2: Fp_Mul" {  } { { "Fp_Mul.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Mul.v" 511 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_sbox " "Found entity 1: aes_sbox" {  } { { "aes_sbox.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/aes_sbox.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_rcon.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_rcon.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_rcon " "Found entity 1: aes_rcon" {  } { { "aes_rcon.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/aes_rcon.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_key_expand_128.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_key_expand_128.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_key_expand_128 " "Found entity 1: aes_key_expand_128" {  } { { "aes_key_expand_128.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/aes_key_expand_128.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_inv_sbox.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_inv_sbox.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_inv_sbox " "Found entity 1: aes_inv_sbox" {  } { { "aes_inv_sbox.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/aes_inv_sbox.v" 61 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_inv_cipher_top.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_inv_cipher_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_inv_cipher_top " "Found entity 1: aes_inv_cipher_top" {  } { { "aes_inv_cipher_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/aes_inv_cipher_top.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aes_cipher_top.v 1 1 " "Found 1 design units, including 1 entities, in source file aes_cipher_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 aes_cipher_top " "Found entity 1: aes_cipher_top" {  } { { "aes_cipher_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/aes_cipher_top.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248647216 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248647287 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_clock alt_vipvfr131_prc.v(142) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(142): created implicit net for \"master_clock\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 142 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248647288 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "master_reset alt_vipvfr131_prc.v(143) " "Verilog HDL Implicit Net warning at alt_vipvfr131_prc.v(143): created implicit net for \"master_reset\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248647288 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_sdram.v(322) " "Verilog HDL or VHDL warning at soc_system_sdram.v(322): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_sdram.v" 322 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1536248647374 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_sdram.v(332) " "Verilog HDL or VHDL warning at soc_system_sdram.v(332): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_sdram.v" 332 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1536248647374 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_sdram.v(342) " "Verilog HDL or VHDL warning at soc_system_sdram.v(342): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_sdram.v" 342 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1536248647374 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "soc_system_sdram.v(686) " "Verilog HDL or VHDL warning at soc_system_sdram.v(686): conditional expression evaluates to a constant" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_sdram.v" 686 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1536248647376 ""}
{ "Warning" "WSGN_SEARCH_FILE" "de1_soc_golden_top.v 1 1 " "Using design file de1_soc_golden_top.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SOC_golden_top " "Found entity 1: DE1_SOC_golden_top" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248647543 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1536248647543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "writedata de1_soc_golden_top.v(401) " "Verilog HDL Implicit Net warning at de1_soc_golden_top.v(401): created implicit net for \"writedata\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 401 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248647543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "write de1_soc_golden_top.v(402) " "Verilog HDL Implicit Net warning at de1_soc_golden_top.v(402): created implicit net for \"write\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 402 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248647543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_test de1_soc_golden_top.v(407) " "Verilog HDL Implicit Net warning at de1_soc_golden_top.v(407): created implicit net for \"clk_test\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 407 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248647543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "readdata de1_soc_golden_top.v(409) " "Verilog HDL Implicit Net warning at de1_soc_golden_top.v(409): created implicit net for \"readdata\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 409 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248647543 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "read de1_soc_golden_top.v(410) " "Verilog HDL Implicit Net warning at de1_soc_golden_top.v(410): created implicit net for \"read\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 410 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248647543 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SOC_golden_top " "Elaborating entity \"DE1_SOC_golden_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1536248647552 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "test_sdram_hps de1_soc_golden_top.v(435) " "Verilog HDL or VHDL warning at de1_soc_golden_top.v(435): object \"test_sdram_hps\" assigned a value but never read" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 435 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248647553 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 13 de1_soc_golden_top.v(498) " "Verilog HDL assignment warning at de1_soc_golden_top.v(498): truncated value with size 16 to match size of target (13)" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647556 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 de1_soc_golden_top.v(499) " "Verilog HDL assignment warning at de1_soc_golden_top.v(499): truncated value with size 16 to match size of target (2)" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647556 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 de1_soc_golden_top.v(500) " "Verilog HDL assignment warning at de1_soc_golden_top.v(500): truncated value with size 16 to match size of target (1)" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647557 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 de1_soc_golden_top.v(501) " "Verilog HDL assignment warning at de1_soc_golden_top.v(501): truncated value with size 16 to match size of target (1)" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647557 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 de1_soc_golden_top.v(502) " "Verilog HDL assignment warning at de1_soc_golden_top.v(502): truncated value with size 16 to match size of target (1)" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647557 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 de1_soc_golden_top.v(503) " "Verilog HDL assignment warning at de1_soc_golden_top.v(503): truncated value with size 16 to match size of target (1)" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 503 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647557 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 de1_soc_golden_top.v(504) " "Verilog HDL assignment warning at de1_soc_golden_top.v(504): truncated value with size 16 to match size of target (1)" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 504 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647557 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 de1_soc_golden_top.v(505) " "Verilog HDL assignment warning at de1_soc_golden_top.v(505): truncated value with size 16 to match size of target (1)" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647557 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 de1_soc_golden_top.v(506) " "Verilog HDL assignment warning at de1_soc_golden_top.v(506): truncated value with size 16 to match size of target (1)" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647557 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 de1_soc_golden_top.v(507) " "Verilog HDL assignment warning at de1_soc_golden_top.v(507): truncated value with size 16 to match size of target (1)" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647557 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 13 de1_soc_golden_top.v(512) " "Verilog HDL assignment warning at de1_soc_golden_top.v(512): truncated value with size 16 to match size of target (13)" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647558 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 2 de1_soc_golden_top.v(513) " "Verilog HDL assignment warning at de1_soc_golden_top.v(513): truncated value with size 16 to match size of target (2)" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647558 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 de1_soc_golden_top.v(514) " "Verilog HDL assignment warning at de1_soc_golden_top.v(514): truncated value with size 16 to match size of target (1)" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647558 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 de1_soc_golden_top.v(515) " "Verilog HDL assignment warning at de1_soc_golden_top.v(515): truncated value with size 16 to match size of target (1)" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647558 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 de1_soc_golden_top.v(516) " "Verilog HDL assignment warning at de1_soc_golden_top.v(516): truncated value with size 16 to match size of target (1)" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647558 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 de1_soc_golden_top.v(517) " "Verilog HDL assignment warning at de1_soc_golden_top.v(517): truncated value with size 16 to match size of target (1)" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647558 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 de1_soc_golden_top.v(518) " "Verilog HDL assignment warning at de1_soc_golden_top.v(518): truncated value with size 16 to match size of target (1)" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647558 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 de1_soc_golden_top.v(519) " "Verilog HDL assignment warning at de1_soc_golden_top.v(519): truncated value with size 16 to match size of target (1)" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647558 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 de1_soc_golden_top.v(520) " "Verilog HDL assignment warning at de1_soc_golden_top.v(520): truncated value with size 16 to match size of target (1)" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647559 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 1 de1_soc_golden_top.v(521) " "Verilog HDL assignment warning at de1_soc_golden_top.v(521): truncated value with size 16 to match size of target (1)" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647559 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 de1_soc_golden_top.v(89) " "Output port \"HEX0\" at de1_soc_golden_top.v(89) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248647560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 de1_soc_golden_top.v(92) " "Output port \"HEX1\" at de1_soc_golden_top.v(92) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248647560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 de1_soc_golden_top.v(95) " "Output port \"HEX2\" at de1_soc_golden_top.v(95) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 95 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248647560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 de1_soc_golden_top.v(98) " "Output port \"HEX3\" at de1_soc_golden_top.v(98) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 98 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248647560 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 de1_soc_golden_top.v(101) " "Output port \"HEX4\" at de1_soc_golden_top.v(101) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 101 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248647561 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 de1_soc_golden_top.v(104) " "Output port \"HEX5\" at de1_soc_golden_top.v(104) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 104 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248647561 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_DATA de1_soc_golden_top.v(186) " "Output port \"TD_DATA\" at de1_soc_golden_top.v(186) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 186 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248647561 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_CS_N de1_soc_golden_top.v(39) " "Output port \"ADC_CS_N\" at de1_soc_golden_top.v(39) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248647561 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_DIN de1_soc_golden_top.v(40) " "Output port \"ADC_DIN\" at de1_soc_golden_top.v(40) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 40 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248647561 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ADC_SCLK de1_soc_golden_top.v(42) " "Output port \"ADC_SCLK\" at de1_soc_golden_top.v(42) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 42 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248647561 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT de1_soc_golden_top.v(49) " "Output port \"AUD_DACDAT\" at de1_soc_golden_top.v(49) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248647561 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK de1_soc_golden_top.v(51) " "Output port \"AUD_XCK\" at de1_soc_golden_top.v(51) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248647561 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FAN_CTRL de1_soc_golden_top.v(78) " "Output port \"FAN_CTRL\" at de1_soc_golden_top.v(78) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 78 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248647561 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK de1_soc_golden_top.v(81) " "Output port \"FPGA_I2C_SCLK\" at de1_soc_golden_top.v(81) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 81 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248647561 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "IRDA_TXD de1_soc_golden_top.v(168) " "Output port \"IRDA_TXD\" at de1_soc_golden_top.v(168) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 168 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248647561 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_HS de1_soc_golden_top.v(187) " "Output port \"TD_HS\" at de1_soc_golden_top.v(187) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 187 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248647561 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_RESET_N de1_soc_golden_top.v(188) " "Output port \"TD_RESET_N\" at de1_soc_golden_top.v(188) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 188 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248647561 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "TD_VS de1_soc_golden_top.v(189) " "Output port \"TD_VS\" at de1_soc_golden_top.v(189) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 189 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248647561 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "USB_EMPTY de1_soc_golden_top.v(195) " "Output port \"USB_EMPTY\" at de1_soc_golden_top.v(195) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 195 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248647561 "|DE1_SOC_golden_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "USB_FULL de1_soc_golden_top.v(196) " "Output port \"USB_FULL\" at de1_soc_golden_top.v(196) has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 196 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248647561 "|DE1_SOC_golden_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:u0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:u0\"" {  } { { "de1_soc_golden_top.v" "u0" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248647582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_generator soc_system:u0\|log_generator:log_generate_0 " "Elaborating entity \"log_generator\" for hierarchy \"soc_system:u0\|log_generator:log_generate_0\"" {  } { { "soc_system/synthesis/soc_system.v" "log_generate_0" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248647759 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 24 log_generator.v(74) " "Verilog HDL assignment warning at log_generator.v(74): truncated value with size 26 to match size of target (24)" {  } { { "soc_system/synthesis/submodules/log_generator.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/log_generator.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647761 "|DE1_SOC_golden_top|soc_system:u0|log_generator:log_generate_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 log_generator.v(101) " "Verilog HDL assignment warning at log_generator.v(101): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/log_generator.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/log_generator.v" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647761 "|DE1_SOC_golden_top|soc_system:u0|log_generator:log_generate_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 log_generator.v(102) " "Verilog HDL assignment warning at log_generator.v(102): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/log_generator.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/log_generator.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647761 "|DE1_SOC_golden_top|soc_system:u0|log_generator:log_generate_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 log_generator.v(105) " "Verilog HDL assignment warning at log_generator.v(105): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/log_generator.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/log_generator.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647761 "|DE1_SOC_golden_top|soc_system:u0|log_generator:log_generate_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 log_generator.v(106) " "Verilog HDL assignment warning at log_generator.v(106): truncated value with size 32 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/log_generator.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/log_generator.v" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647761 "|DE1_SOC_golden_top|soc_system:u0|log_generator:log_generate_0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "log_generator.v(201) " "Verilog HDL Case Statement information at log_generator.v(201): all case item expressions in this case statement are onehot" {  } { { "soc_system/synthesis/submodules/log_generator.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/log_generator.v" 201 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1536248647763 "|DE1_SOC_golden_top|soc_system:u0|log_generator:log_generate_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 log_generator.v(209) " "Verilog HDL assignment warning at log_generator.v(209): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/log_generator.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/log_generator.v" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647763 "|DE1_SOC_golden_top|soc_system:u0|log_generator:log_generate_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 log_generator.v(210) " "Verilog HDL assignment warning at log_generator.v(210): truncated value with size 32 to match size of target (16)" {  } { { "soc_system/synthesis/submodules/log_generator.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/log_generator.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248647763 "|DE1_SOC_golden_top|soc_system:u0|log_generator:log_generate_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_fifo soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst " "Elaborating entity \"log_fifo\" for hierarchy \"soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst\"" {  } { { "soc_system/synthesis/submodules/log_generator.v" "log_fifo_inst" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/log_generator.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248647776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst\|scfifo:scfifo_component\"" {  } { { "soc_system/synthesis/submodules/log_fifo.v" "scfifo_component" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/log_fifo.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248647988 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst\|scfifo:scfifo_component\"" {  } { { "soc_system/synthesis/submodules/log_fifo.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/log_fifo.v" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248647992 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst\|scfifo:scfifo_component " "Instantiated megafunction \"soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248647993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 2 " "Parameter \"almost_empty_value\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248647993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 254 " "Parameter \"almost_full_value\" = \"254\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248647993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248647993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 256 " "Parameter \"lpm_numwords\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248647993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248647993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248647993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248647993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 8 " "Parameter \"lpm_widthu\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248647993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248647993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248647993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248647993 ""}  } { { "soc_system/synthesis/submodules/log_fifo.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/log_fifo.v" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248647993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_6ve1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_6ve1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_6ve1 " "Found entity 1: scfifo_6ve1" {  } { { "db/scfifo_6ve1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/scfifo_6ve1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248648040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248648040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_6ve1 soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst\|scfifo:scfifo_component\|scfifo_6ve1:auto_generated " "Elaborating entity \"scfifo_6ve1\" for hierarchy \"soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst\|scfifo:scfifo_component\|scfifo_6ve1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248648041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_m591.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_m591.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_m591 " "Found entity 1: a_dpfifo_m591" {  } { { "db/a_dpfifo_m591.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/a_dpfifo_m591.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248648052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248648052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_m591 soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst\|scfifo:scfifo_component\|scfifo_6ve1:auto_generated\|a_dpfifo_m591:dpfifo " "Elaborating entity \"a_dpfifo_m591\" for hierarchy \"soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst\|scfifo:scfifo_component\|scfifo_6ve1:auto_generated\|a_dpfifo_m591:dpfifo\"" {  } { { "db/scfifo_6ve1.tdf" "dpfifo" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/scfifo_6ve1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248648053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jhn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jhn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jhn1 " "Found entity 1: altsyncram_jhn1" {  } { { "db/altsyncram_jhn1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_jhn1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248648103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248648103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jhn1 soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst\|scfifo:scfifo_component\|scfifo_6ve1:auto_generated\|a_dpfifo_m591:dpfifo\|altsyncram_jhn1:FIFOram " "Elaborating entity \"altsyncram_jhn1\" for hierarchy \"soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst\|scfifo:scfifo_component\|scfifo_6ve1:auto_generated\|a_dpfifo_m591:dpfifo\|altsyncram_jhn1:FIFOram\"" {  } { { "db/a_dpfifo_m591.tdf" "FIFOram" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/a_dpfifo_m591.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248648105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7l8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7l8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7l8 " "Found entity 1: cmpr_7l8" {  } { { "db/cmpr_7l8.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/cmpr_7l8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248648157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248648157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst\|scfifo:scfifo_component\|scfifo_6ve1:auto_generated\|a_dpfifo_m591:dpfifo\|cmpr_7l8:almost_full_comparer " "Elaborating entity \"cmpr_7l8\" for hierarchy \"soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst\|scfifo:scfifo_component\|scfifo_6ve1:auto_generated\|a_dpfifo_m591:dpfifo\|cmpr_7l8:almost_full_comparer\"" {  } { { "db/a_dpfifo_m591.tdf" "almost_full_comparer" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/a_dpfifo_m591.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248648159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7l8 soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst\|scfifo:scfifo_component\|scfifo_6ve1:auto_generated\|a_dpfifo_m591:dpfifo\|cmpr_7l8:two_comparison " "Elaborating entity \"cmpr_7l8\" for hierarchy \"soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst\|scfifo:scfifo_component\|scfifo_6ve1:auto_generated\|a_dpfifo_m591:dpfifo\|cmpr_7l8:two_comparison\"" {  } { { "db/a_dpfifo_m591.tdf" "two_comparison" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/a_dpfifo_m591.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248648164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kgb " "Found entity 1: cntr_kgb" {  } { { "db/cntr_kgb.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/cntr_kgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248648212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248648212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kgb soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst\|scfifo:scfifo_component\|scfifo_6ve1:auto_generated\|a_dpfifo_m591:dpfifo\|cntr_kgb:rd_ptr_msb " "Elaborating entity \"cntr_kgb\" for hierarchy \"soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst\|scfifo:scfifo_component\|scfifo_6ve1:auto_generated\|a_dpfifo_m591:dpfifo\|cntr_kgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_m591.tdf" "rd_ptr_msb" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/a_dpfifo_m591.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248648214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1h7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1h7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1h7 " "Found entity 1: cntr_1h7" {  } { { "db/cntr_1h7.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/cntr_1h7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248648261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248648261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1h7 soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst\|scfifo:scfifo_component\|scfifo_6ve1:auto_generated\|a_dpfifo_m591:dpfifo\|cntr_1h7:usedw_counter " "Elaborating entity \"cntr_1h7\" for hierarchy \"soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst\|scfifo:scfifo_component\|scfifo_6ve1:auto_generated\|a_dpfifo_m591:dpfifo\|cntr_1h7:usedw_counter\"" {  } { { "db/a_dpfifo_m591.tdf" "usedw_counter" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/a_dpfifo_m591.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248648263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lgb " "Found entity 1: cntr_lgb" {  } { { "db/cntr_lgb.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/cntr_lgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248648311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248648311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_lgb soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst\|scfifo:scfifo_component\|scfifo_6ve1:auto_generated\|a_dpfifo_m591:dpfifo\|cntr_lgb:wr_ptr " "Elaborating entity \"cntr_lgb\" for hierarchy \"soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst\|scfifo:scfifo_component\|scfifo_6ve1:auto_generated\|a_dpfifo_m591:dpfifo\|cntr_lgb:wr_ptr\"" {  } { { "db/a_dpfifo_m591.tdf" "wr_ptr" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/a_dpfifo_m591.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248648313 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "log_rom soc_system:u0\|log_generator:log_generate_0\|log_rom:log_rom_inst " "Elaborating entity \"log_rom\" for hierarchy \"soc_system:u0\|log_generator:log_generate_0\|log_rom:log_rom_inst\"" {  } { { "soc_system/synthesis/submodules/log_generator.v" "log_rom_inst" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/log_generator.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248648322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|log_generator:log_generate_0\|log_rom:log_rom_inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|log_generator:log_generate_0\|log_rom:log_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "soc_system/synthesis/submodules/log_rom.v" "altsyncram_component" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/log_rom.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248648363 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|log_generator:log_generate_0\|log_rom:log_rom_inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"soc_system:u0\|log_generator:log_generate_0\|log_rom:log_rom_inst\|altsyncram:altsyncram_component\"" {  } { { "soc_system/synthesis/submodules/log_rom.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/log_rom.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248648373 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|log_generator:log_generate_0\|log_rom:log_rom_inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"soc_system:u0\|log_generator:log_generate_0\|log_rom:log_rom_inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248648373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248648373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248648373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./ip/my_log_generator/log.mif " "Parameter \"init_file\" = \"./ip/my_log_generator/log.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248648373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248648373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248648373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248648373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 262144 " "Parameter \"numwords_a\" = \"262144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248648373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248648373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248648373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248648373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 18 " "Parameter \"widthad_a\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248648373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 1 " "Parameter \"width_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248648373 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248648373 ""}  } { { "soc_system/synthesis/submodules/log_rom.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/log_rom.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248648373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_83i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_83i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_83i1 " "Found entity 1: altsyncram_83i1" {  } { { "db/altsyncram_83i1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_83i1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248648425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248648425 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_83i1 soc_system:u0\|log_generator:log_generate_0\|log_rom:log_rom_inst\|altsyncram:altsyncram_component\|altsyncram_83i1:auto_generated " "Elaborating entity \"altsyncram_83i1\" for hierarchy \"soc_system:u0\|log_generator:log_generate_0\|log_rom:log_rom_inst\|altsyncram:altsyncram_component\|altsyncram_83i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248648427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_l2a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_l2a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_l2a " "Found entity 1: decode_l2a" {  } { { "db/decode_l2a.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/decode_l2a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248649962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248649962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_l2a soc_system:u0\|log_generator:log_generate_0\|log_rom:log_rom_inst\|altsyncram:altsyncram_component\|altsyncram_83i1:auto_generated\|decode_l2a:rden_decode " "Elaborating entity \"decode_l2a\" for hierarchy \"soc_system:u0\|log_generator:log_generate_0\|log_rom:log_rom_inst\|altsyncram:altsyncram_component\|altsyncram_83i1:auto_generated\|decode_l2a:rden_decode\"" {  } { { "db/altsyncram_83i1.tdf" "rden_decode" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_83i1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248649964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248650013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248650013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb soc_system:u0\|log_generator:log_generate_0\|log_rom:log_rom_inst\|altsyncram:altsyncram_component\|altsyncram_83i1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"soc_system:u0\|log_generator:log_generate_0\|log_rom:log_rom_inst\|altsyncram:altsyncram_component\|altsyncram_83i1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_83i1.tdf" "mux2" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_83i1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0 " "Elaborating entity \"alt_vipitc131_IS2Vid\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_itc_0" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650053 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_of_vsync alt_vipitc131_IS2Vid.sv(299) " "Verilog HDL or VHDL warning at alt_vipitc131_IS2Vid.sv(299): object \"start_of_vsync\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 299 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248650080 "|DE1_SOC_golden_top|soc_system:u0|alt_vipitc131_IS2Vid:alt_vip_itc_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:enable_resync_sync\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "enable_resync_sync" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_trigger_sync soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync " "Elaborating entity \"alt_vipitc131_common_trigger_sync\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_change_trigger_sync" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 408 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_control soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control " "Elaborating entity \"alt_vipitc131_IS2Vid_control\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_control:control\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "control" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_mode_banks soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks " "Elaborating entity \"alt_vipitc131_IS2Vid_mode_banks\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "mode_banks" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_calculate_mode soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode " "Elaborating entity \"alt_vipitc131_IS2Vid_calculate_mode\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_mode_banks:mode_banks\|alt_vipitc131_IS2Vid_calculate_mode:u_calculate_mode\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" "u_calculate_mode" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid_mode_banks.sv" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:h_counter\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "h_counter" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_generic_count soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter " "Elaborating entity \"alt_vipitc131_common_generic_count\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_generic_count:v_counter\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "v_counter" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 619 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_sync soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync " "Elaborating entity \"alt_vipitc131_common_sync\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_sync:genlock_enable_sync\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "genlock_enable_sync" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_common_fifo soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo " "Elaborating entity \"alt_vipitc131_common_fifo\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "input_fifo" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 944 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborating entity \"dcfifo\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" "input_fifo" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Elaborated megafunction instantiation \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo " "Instantiated megafunction \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7, " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7,\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248650577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 644 " "Parameter \"lpm_numwords\" = \"644\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248650577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248650577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248650577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248650577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248650577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248650577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248650577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248650577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248650577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248650577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch ON " "Parameter \"read_aclr_synch\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248650577 ""}  } { { "soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_common_fifo.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248650577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_coq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_coq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_coq1 " "Found entity 1: dcfifo_coq1" {  } { { "db/dcfifo_coq1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_coq1.tdf" 47 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248650626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248650626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_coq1 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated " "Elaborating entity \"dcfifo_coq1\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_pab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_pab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_pab " "Found entity 1: a_gray2bin_pab" {  } { { "db/a_gray2bin_pab.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/a_gray2bin_pab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248650641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248650641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_pab soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|a_gray2bin_pab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_pab\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|a_gray2bin_pab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_coq1.tdf" "rdptr_g_gray2bin" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_coq1.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_ov6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_ov6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_ov6 " "Found entity 1: a_graycounter_ov6" {  } { { "db/a_graycounter_ov6.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/a_graycounter_ov6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248650695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248650695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_ov6 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|a_graycounter_ov6:rdptr_g1p " "Elaborating entity \"a_graycounter_ov6\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|a_graycounter_ov6:rdptr_g1p\"" {  } { { "db/dcfifo_coq1.tdf" "rdptr_g1p" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_coq1.tdf" 66 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_kdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_kdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_kdc " "Found entity 1: a_graycounter_kdc" {  } { { "db/a_graycounter_kdc.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/a_graycounter_kdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248650743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248650743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_kdc soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|a_graycounter_kdc:wrptr_g1p " "Elaborating entity \"a_graycounter_kdc\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|a_graycounter_kdc:wrptr_g1p\"" {  } { { "db/dcfifo_coq1.tdf" "wrptr_g1p" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_coq1.tdf" 67 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o8d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o8d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o8d1 " "Found entity 1: altsyncram_o8d1" {  } { { "db/altsyncram_o8d1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_o8d1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248650798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248650798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o8d1 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|altsyncram_o8d1:fifo_ram " "Elaborating entity \"altsyncram_o8d1\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|altsyncram_o8d1:fifo_ram\"" {  } { { "db/dcfifo_coq1.tdf" "fifo_ram" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_coq1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650800 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_3dc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_3dc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_3dc " "Found entity 1: dffpipe_3dc" {  } { { "db/dffpipe_3dc.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dffpipe_3dc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248650821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248650821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_3dc soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|dffpipe_3dc:rdaclr " "Elaborating entity \"dffpipe_3dc\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|dffpipe_3dc:rdaclr\"" {  } { { "db/dcfifo_coq1.tdf" "rdaclr" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_coq1.tdf" 87 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_pe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_pe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_pe9 " "Found entity 1: dffpipe_pe9" {  } { { "db/dffpipe_pe9.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dffpipe_pe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248650832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248650832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_pe9 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|dffpipe_pe9:rs_brp " "Elaborating entity \"dffpipe_pe9\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|dffpipe_pe9:rs_brp\"" {  } { { "db/dcfifo_coq1.tdf" "rs_brp" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_coq1.tdf" 88 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_9pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_9pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_9pl " "Found entity 1: alt_synch_pipe_9pl" {  } { { "db/alt_synch_pipe_9pl.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/alt_synch_pipe_9pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248650846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248650846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_9pl soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_9pl\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\"" {  } { { "db/dcfifo_coq1.tdf" "rs_dgwp" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_coq1.tdf" 90 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_te9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_te9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_te9 " "Found entity 1: dffpipe_te9" {  } { { "db/dffpipe_te9.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dffpipe_te9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248650857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248650857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_te9 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_te9:dffpipe13 " "Elaborating entity \"dffpipe_te9\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|alt_synch_pipe_9pl:rs_dgwp\|dffpipe_te9:dffpipe13\"" {  } { { "db/alt_synch_pipe_9pl.tdf" "dffpipe13" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/alt_synch_pipe_9pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650859 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_cpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_cpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_cpl " "Found entity 1: alt_synch_pipe_cpl" {  } { { "db/alt_synch_pipe_cpl.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/alt_synch_pipe_cpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248650873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248650873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_cpl soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_cpl\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\"" {  } { { "db/dcfifo_coq1.tdf" "ws_dgrp" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_coq1.tdf" 93 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ue9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ue9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ue9 " "Found entity 1: dffpipe_ue9" {  } { { "db/dffpipe_ue9.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dffpipe_ue9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248650884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248650884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ue9 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_ue9:dffpipe16 " "Elaborating entity \"dffpipe_ue9\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|alt_synch_pipe_cpl:ws_dgrp\|dffpipe_ue9:dffpipe16\"" {  } { { "db/alt_synch_pipe_cpl.tdf" "dffpipe16" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/alt_synch_pipe_cpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_uu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_uu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_uu5 " "Found entity 1: cmpr_uu5" {  } { { "db/cmpr_uu5.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/cmpr_uu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248650938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248650938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_uu5 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_uu5\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|cmpr_uu5:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_coq1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_coq1.tdf" 100 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_tu5.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_tu5.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_tu5 " "Found entity 1: cmpr_tu5" {  } { { "db/cmpr_tu5.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/cmpr_tu5.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248650985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248650985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_tu5 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb " "Elaborating entity \"cmpr_tu5\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|cmpr_tu5:rdempty_eq_comp1_msb\"" {  } { { "db/dcfifo_coq1.tdf" "rdempty_eq_comp1_msb" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_coq1.tdf" 101 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248650987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5r7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5r7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5r7 " "Found entity 1: mux_5r7" {  } { { "db/mux_5r7.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/mux_5r7.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248651044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248651044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5r7 soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_5r7\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_common_fifo:input_fifo\|dcfifo:input_fifo\|dcfifo_coq1:auto_generated\|mux_5r7:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_coq1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_coq1.tdf" 108 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipitc131_IS2Vid_statemachine soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine " "Elaborating entity \"alt_vipitc131_IS2Vid_statemachine\" for hierarchy \"soc_system:u0\|alt_vipitc131_IS2Vid:alt_vip_itc_0\|alt_vipitc131_IS2Vid_statemachine:statemachine\"" {  } { { "soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" "statemachine" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_IS2Vid.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_mix_0 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0 " "Elaborating entity \"soc_system_alt_vip_mix_0\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_mix_0" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxhot16 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxhot16:to_output_wdata_muxinst " "Elaborating entity \"alt_cusp161_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxhot16:to_output_wdata_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "to_output_wdata_muxinst" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 891 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651459 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxhot16 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxhot16:to_output_writenext_trigger_muxinst " "Elaborating entity \"alt_cusp161_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxhot16:to_output_writenext_trigger_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "to_output_writenext_trigger_muxinst" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 911 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxhot16 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxhot16:to_output_readnext_trigger_muxinst " "Elaborating entity \"alt_cusp161_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxhot16:to_output_readnext_trigger_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "to_output_readnext_trigger_muxinst" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_fifo soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_fifo:to_output " "Elaborating entity \"alt_cusp161_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_fifo:to_output\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "to_output" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 942 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651489 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wrusedw alt_cusp161_fifo.vhd(56) " "Verilog HDL or VHDL warning at alt_cusp161_fifo.vhd(56): object \"wrusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp161_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_fifo.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248651490 "|DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "almost_full alt_cusp161_fifo.vhd(58) " "Verilog HDL or VHDL warning at alt_cusp161_fifo.vhd(58): object \"almost_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp161_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_fifo.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248651490 "|DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdusedw alt_cusp161_fifo.vhd(59) " "Verilog HDL or VHDL warning at alt_cusp161_fifo.vhd(59): object \"rdusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp161_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_fifo.vhd" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248651491 "|DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "almost_empty alt_cusp161_fifo.vhd(61) " "Verilog HDL or VHDL warning at alt_cusp161_fifo.vhd(61): object \"almost_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp161_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_fifo.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248651491 "|DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp161_fifo.vhd(158) " "VHDL Subtype or Type Declaration warning at alt_cusp161_fifo.vhd(158): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_cusp161_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_fifo.vhd" 158 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1536248651492 "|DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp161_fifo.vhd(172) " "VHDL Subtype or Type Declaration warning at alt_cusp161_fifo.vhd(172): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_cusp161_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_fifo.vhd" 172 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1536248651492 "|DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_general_fifo soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_fifo:to_output\|alt_cusp161_general_fifo:the_fifo " "Elaborating entity \"alt_cusp161_general_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_fifo:to_output\|alt_cusp161_general_fifo:the_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_cusp161_fifo.vhd" "the_fifo" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_fifo.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_fifo_usedw_calculator soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_fifo:to_output\|alt_cusp161_general_fifo:the_fifo\|alt_cusp161_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp161_fifo_usedw_calculator\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_fifo:to_output\|alt_cusp161_general_fifo:the_fifo\|alt_cusp161_fifo_usedw_calculator:usedw_calculator\"" {  } { { "soc_system/synthesis/submodules/alt_cusp161_general_fifo.vhd" "usedw_calculator" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_general_fifo.vhd" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_one_bit_delay soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_fifo:to_output\|alt_cusp161_general_fifo:the_fifo\|alt_cusp161_fifo_usedw_calculator:usedw_calculator\|alt_cusp161_one_bit_delay:\\single_clock_gen:rdreq_delayer " "Elaborating entity \"alt_cusp161_one_bit_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_fifo:to_output\|alt_cusp161_general_fifo:the_fifo\|alt_cusp161_fifo_usedw_calculator:usedw_calculator\|alt_cusp161_one_bit_delay:\\single_clock_gen:rdreq_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_cusp161_fifo_usedw_calculator.vhd" "\\single_clock_gen:rdreq_delayer" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_fifo_usedw_calculator.vhd" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651517 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_cusp161_one_bit_delay.vhd(66) " "VHDL Subtype or Type Declaration warning at alt_cusp161_one_bit_delay.vhd(66): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_cusp161_one_bit_delay.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_one_bit_delay.vhd" 66 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1536248651518 "|DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_fifo:to_output|alt_cusp161_general_fifo:the_fifo|alt_cusp161_fifo_usedw_calculator:usedw_calculator|alt_cusp161_one_bit_delay:single_clock_gen:rdreq_delayer"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_one_bit_delay soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_fifo:to_output\|alt_cusp161_general_fifo:the_fifo\|alt_cusp161_fifo_usedw_calculator:usedw_calculator\|alt_cusp161_one_bit_delay:\\single_clock_gen:wrreq_delayer " "Elaborating entity \"alt_cusp161_one_bit_delay\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_fifo:to_output\|alt_cusp161_general_fifo:the_fifo\|alt_cusp161_fifo_usedw_calculator:usedw_calculator\|alt_cusp161_one_bit_delay:\\single_clock_gen:wrreq_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_cusp161_fifo_usedw_calculator.vhd" "\\single_clock_gen:wrreq_delayer" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_fifo_usedw_calculator.vhd" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_logic_fifo soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_fifo:to_output\|alt_cusp161_general_fifo:the_fifo\|alt_cusp161_logic_fifo:\\single_clock_small_gen:logic_fifo " "Elaborating entity \"alt_cusp161_logic_fifo\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_fifo:to_output\|alt_cusp161_general_fifo:the_fifo\|alt_cusp161_logic_fifo:\\single_clock_small_gen:logic_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_cusp161_general_fifo.vhd" "\\single_clock_small_gen:logic_fifo" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_general_fifo.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_fifo_usedw_calculator soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_fifo:to_output\|alt_cusp161_general_fifo:the_fifo\|alt_cusp161_logic_fifo:\\single_clock_small_gen:logic_fifo\|alt_cusp161_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_cusp161_fifo_usedw_calculator\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_fifo:to_output\|alt_cusp161_general_fifo:the_fifo\|alt_cusp161_logic_fifo:\\single_clock_small_gen:logic_fifo\|alt_cusp161_fifo_usedw_calculator:usedw_calculator\"" {  } { { "soc_system/synthesis/submodules/alt_cusp161_logic_fifo.vhd" "usedw_calculator" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_logic_fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:output_read_reg " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:output_read_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "output_read_reg" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 984 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:ctrl_packet_width_reg " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:ctrl_packet_width_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "ctrl_packet_width_reg" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1007 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:ctrl_packet_height_reg " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:ctrl_packet_height_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "ctrl_packet_height_reg" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxbin2 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxbin2:ispreviousendpacket_reg_d_muxinst " "Elaborating entity \"alt_cusp161_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxbin2:ispreviousendpacket_reg_d_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "ispreviousendpacket_reg_d_muxinst" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:ispreviousendpacket_reg " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:ispreviousendpacket_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "ispreviousendpacket_reg" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1067 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:ctrl_offset_au " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:ctrl_offset_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "ctrl_offset_au" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxhot16 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxhot16:din_0_takeb_trigger_muxinst " "Elaborating entity \"alt_cusp161_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxhot16:din_0_takeb_trigger_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "din_0_takeb_trigger_muxinst" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_avalon_st_input soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_avalon_st_input:din_0 " "Elaborating entity \"alt_cusp161_avalon_st_input\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_avalon_st_input:din_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "din_0" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_avalon_st_input soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_avalon_st_input:din_1 " "Elaborating entity \"alt_cusp161_avalon_st_input\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_avalon_st_input:din_1\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "din_1" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_avalon_st_input soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_avalon_st_input:din_2 " "Elaborating entity \"alt_cusp161_avalon_st_input\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_avalon_st_input:din_2\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "din_2" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxbin2 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxbin2:dout_wdata_muxinst " "Elaborating entity \"alt_cusp161_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxbin2:dout_wdata_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "dout_wdata_muxinst" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AVALON_ST_OUTPUT soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AVALON_ST_OUTPUT:dout " "Elaborating entity \"ALT_CUSP161_AVALON_ST_OUTPUT\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AVALON_ST_OUTPUT:dout\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "dout" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxhot16 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxhot16:control_addr_muxinst " "Elaborating entity \"alt_cusp161_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxhot16:control_addr_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "control_addr_muxinst" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AVALON_MM_MEM_SLAVE soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AVALON_MM_MEM_SLAVE:control " "Elaborating entity \"ALT_CUSP161_AVALON_MM_MEM_SLAVE\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AVALON_MM_MEM_SLAVE:control\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "control" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651710 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp161_avalon_mm_mem_slave.vhd(27) " "VHDL warning at alt_cusp161_avalon_mm_mem_slave.vhd(27): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_cusp161_avalon_mm_mem_slave.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_avalon_mm_mem_slave.vhd" 27 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1536248651710 "|DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AVALON_MM_MEM_SLAVE:control"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "internal_write alt_cusp161_avalon_mm_mem_slave.vhd(145) " "Verilog HDL or VHDL warning at alt_cusp161_avalon_mm_mem_slave.vhd(145): object \"internal_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_cusp161_avalon_mm_mem_slave.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_avalon_mm_mem_slave.vhd" 145 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248651711 "|DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AVALON_MM_MEM_SLAVE:control"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp161_avalon_mm_mem_slave.vhd(241) " "VHDL warning at alt_cusp161_avalon_mm_mem_slave.vhd(241): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_cusp161_avalon_mm_mem_slave.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_avalon_mm_mem_slave.vhd" 241 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1536248651712 "|DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|ALT_CUSP161_AVALON_MM_MEM_SLAVE:control"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AVALON_MM_MEM_SLAVE:control\|altsyncram:\\ds1:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AVALON_MM_MEM_SLAVE:control\|altsyncram:\\ds1:altsyncram_component\"" {  } { { "soc_system/synthesis/submodules/alt_cusp161_avalon_mm_mem_slave.vhd" "\\ds1:altsyncram_component" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_avalon_mm_mem_slave.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b2o1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b2o1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b2o1 " "Found entity 1: altsyncram_b2o1" {  } { { "db/altsyncram_b2o1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_b2o1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248651788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248651788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b2o1 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AVALON_MM_MEM_SLAVE:control\|altsyncram:\\ds1:altsyncram_component\|altsyncram_b2o1:auto_generated " "Elaborating entity \"altsyncram_b2o1\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AVALON_MM_MEM_SLAVE:control\|altsyncram:\\ds1:altsyncram_component\|altsyncram_b2o1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:x_min_au " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:x_min_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "x_min_au" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:x_min_au_1 " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:x_min_au_1\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "x_min_au_1" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:x_min_au_2 " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:x_min_au_2\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "x_min_au_2" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxbin2 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxbin2:x_max_au_l_muxinst " "Elaborating entity \"alt_cusp161_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxbin2:x_max_au_l_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "x_max_au_l_muxinst" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:x_max_au " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:x_max_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "x_max_au" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:x_max_au_1 " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:x_max_au_1\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "x_max_au_1" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:x_max_au_2 " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:x_max_au_2\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "x_max_au_2" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1612 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:y_min_reg " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:y_min_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "y_min_reg" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:y_min_reg_1 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:y_min_reg_1\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "y_min_reg_1" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1663 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:y_min_reg_2 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:y_min_reg_2\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "y_min_reg_2" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:y_max_au " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:y_max_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "y_max_au" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1709 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:y_max_au_1 " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:y_max_au_1\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "y_max_au_1" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651901 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:y_max_au_2 " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:y_max_au_2\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "y_max_au_2" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1785 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:just_read_reg " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:just_read_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "just_read_reg" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1842 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:just_read_reg_39 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:just_read_reg_39\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "just_read_reg_39" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1894 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:just_read_reg_392 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:just_read_reg_392\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "just_read_reg_392" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:widths_reg " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:widths_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "widths_reg" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:widths_reg_41 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:widths_reg_41\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "widths_reg_41" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 1992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:widths_reg_412 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:widths_reg_412\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "widths_reg_412" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2015 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:heights_reg " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:heights_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "heights_reg" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:heights_reg_43 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:heights_reg_43\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "heights_reg_43" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651988 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:heights_reg_432 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:heights_reg_432\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "heights_reg_432" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248651995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:layer_active_reg " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:layer_active_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "layer_active_reg" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:layer_active_reg_45 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:layer_active_reg_45\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "layer_active_reg_45" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:pixel_sum_au " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:pixel_sum_au\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pixel_sum_au" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2153 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652014 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:pixel_sum_au_47 " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:pixel_sum_au_47\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pixel_sum_au_47" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:pixel_sum_au_472 " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:pixel_sum_au_472\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pixel_sum_au_472" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:pixel_sum_au_473 " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:pixel_sum_au_473\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pixel_sum_au_473" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2237 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:pixel_sum_au_474 " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:pixel_sum_au_474\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pixel_sum_au_474" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:pixel_sum_au_475 " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:pixel_sum_au_475\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pixel_sum_au_475" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:pixel_sum_au_476 " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:pixel_sum_au_476\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pixel_sum_au_476" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652080 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:pixel_sum_au_477 " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:pixel_sum_au_477\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pixel_sum_au_477" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:pixel_sum_au_478 " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:pixel_sum_au_478\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pixel_sum_au_478" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:mix_this_layer_reg " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:mix_this_layer_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "mix_this_layer_reg" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:mix_this_layer_reg_76 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:mix_this_layer_reg_76\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "mix_this_layer_reg_76" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxbin2 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxbin2:packetdimensions_reg_d_muxinst " "Elaborating entity \"alt_cusp161_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxbin2:packetdimensions_reg_d_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "packetdimensions_reg_d_muxinst" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:packetdimensions_reg " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:packetdimensions_reg\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "packetdimensions_reg" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2465 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:packetdimensions_reg_110 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:packetdimensions_reg_110\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "packetdimensions_reg_110" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:packetdimensions_reg_1102 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:packetdimensions_reg_1102\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "packetdimensions_reg_1102" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2539 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:packetdimensions_reg_1103 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:packetdimensions_reg_1103\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "packetdimensions_reg_1103" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2576 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxhot16 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxhot16:pc0_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp161_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxhot16:pc0_usenextpc_trigger_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pc0_usenextpc_trigger_muxinst" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2600 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxhot16 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxhot16:pc0_hold_trigger_muxinst " "Elaborating entity \"alt_cusp161_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxhot16:pc0_hold_trigger_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pc0_hold_trigger_muxinst" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2627 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_pc soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_pc:pc0 " "Elaborating entity \"alt_cusp161_pc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_pc:pc0\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pc0" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652183 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp161_pc.vhd(30) " "VHDL warning at alt_cusp161_pc.vhd(30): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_cusp161_pc.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1536248652183 "|DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_pc:pc0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component\"" {  } { { "soc_system/synthesis/submodules/alt_cusp161_pc.vhd" "\\d2:lpm_counter_component" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_pc.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n3m " "Found entity 1: cntr_n3m" {  } { { "db/cntr_n3m.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/cntr_n3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248652277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248652277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n3m soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_n3m:auto_generated " "Elaborating entity \"cntr_n3m\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_pc:pc0\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_n3m:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxhot16 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxhot16:pc1_usenextpc_trigger_muxinst " "Elaborating entity \"alt_cusp161_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxhot16:pc1_usenextpc_trigger_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pc1_usenextpc_trigger_muxinst" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_pc soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_pc:pc1 " "Elaborating entity \"alt_cusp161_pc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_pc:pc1\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pc1" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 2862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652299 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp161_pc.vhd(30) " "VHDL warning at alt_cusp161_pc.vhd(30): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_cusp161_pc.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1536248652299 "|DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_mix_0:alt_vip_mix_0|alt_cusp161_pc:pc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_pc:pc1\|LPM_COUNTER:\\d2:lpm_counter_component " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_pc:pc1\|LPM_COUNTER:\\d2:lpm_counter_component\"" {  } { { "soc_system/synthesis/submodules/alt_cusp161_pc.vhd" "\\d2:lpm_counter_component" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_pc.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_m3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_m3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_m3m " "Found entity 1: cntr_m3m" {  } { { "db/cntr_m3m.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/cntr_m3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248652365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248652365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_m3m soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_pc:pc1\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_m3m:auto_generated " "Elaborating entity \"cntr_m3m\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_pc:pc1\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_m3m:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:backgroundpatternwidth_id_3016_line148 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:backgroundpatternwidth_id_3016_line148\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "backgroundpatternwidth_id_3016_line148" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3006 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:wordaddress_0_id_3020_line216 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:wordaddress_0_id_3020_line216\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "wordaddress_0_id_3020_line216" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3029 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:notdisabled_0_id_3022_line467 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:notdisabled_0_id_3022_line467\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "notdisabled_0_id_3022_line467" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:headertype_0_id_3024_line463 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:headertype_0_id_3024_line463\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "headertype_0_id_3024_line463" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:notdisabled_1_id_3028_line467 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:notdisabled_1_id_3028_line467\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "notdisabled_1_id_3028_line467" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3098 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:headertype_1_id_3030_line463 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:headertype_1_id_3030_line463\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "headertype_1_id_3030_line463" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:notdisabled_2_id_3034_line467 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:notdisabled_2_id_3034_line467\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "notdisabled_2_id_3034_line467" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:headertype_2_id_3036_line463 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:headertype_2_id_3036_line463\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "headertype_2_id_3036_line463" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:wordaddress_3_id_3038_line216 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:wordaddress_3_id_3038_line216\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "wordaddress_3_id_3038_line216" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:wordaddress_5_id_3042_line216 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:wordaddress_5_id_3042_line216\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "wordaddress_5_id_3042_line216" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:cond540_0_id_3044 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:cond540_0_id_3044\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "cond540_0_id_3044" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:cond540_0_id_3050 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:cond540_0_id_3050\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "cond540_0_id_3050" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:i_id_3052_line409 " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:i_id_3052_line409\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "i_id_3052_line409" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:discard_complete_0_id_3055_line758 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:discard_complete_0_id_3055_line758\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "discard_complete_0_id_3055_line758" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652461 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:discard_complete_1_id_3057_line758 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:discard_complete_1_id_3057_line758\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "discard_complete_1_id_3057_line758" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:j_cp1_id_3059_line605 " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:j_cp1_id_3059_line605\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "j_cp1_id_3059_line605" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:j_id_3062_line606 " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:j_id_3062_line606\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "j_id_3062_line606" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:background_eop_0_id_3065_line629 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:background_eop_0_id_3065_line629\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "background_eop_0_id_3065_line629" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3424 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:background_eop_1_id_3067_line629 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:background_eop_1_id_3067_line629\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "background_eop_1_id_3067_line629" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:isbackgroundlayer_id_3069_line166 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:isbackgroundlayer_id_3069_line166\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "isbackgroundlayer_id_3069_line166" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:k_id_3072_line311 " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:k_id_3072_line311\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "k_id_3072_line311" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:replyflag_id_3075_line146 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:replyflag_id_3075_line146\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "replyflag_id_3075_line146" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:newcontrolpacketreceived_id_3078_line145 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:newcontrolpacketreceived_id_3078_line145\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "newcontrolpacketreceived_id_3078_line145" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3580 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:isnotimagedata_0_id_3081_line164 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:isnotimagedata_0_id_3081_line164\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "isnotimagedata_0_id_3081_line164" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:iscontrolpacket_0_id_3083_line165 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:iscontrolpacket_0_id_3083_line165\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "iscontrolpacket_0_id_3083_line165" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:cond205_0_id_3085 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:cond205_0_id_3085\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "cond205_0_id_3085" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:eop_id_3091_line303 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:eop_id_3091_line303\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "eop_id_3091_line303" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxbin2 soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxbin2:width_counter_id_3094_line304_a_muxinst " "Elaborating entity \"alt_cusp161_muxbin2\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_muxbin2:width_counter_id_3094_line304_a_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "width_counter_id_3094_line304_a_muxinst" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:width_counter_id_3094_line304 " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:width_counter_id_3094_line304\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "width_counter_id_3094_line304" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3713 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:cond288_0_id_3099 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:cond288_0_id_3099\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "cond288_0_id_3099" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3741 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_4422_line479_65 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_4422_line479_65\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_4422_line479_65" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_4486_line479_65 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_4486_line479_65\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_4486_line479_65" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3777 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652584 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_4550_line479_65 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_4550_line479_65\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_4550_line479_65" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_4613_line521_65 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_4613_line521_65\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_4613_line521_65" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_4650_line603_28 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_4650_line603_28\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_4650_line603_28" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_4706_line606_65 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_4706_line606_65\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_4706_line606_65" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_4846_line629_51 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_4846_line629_51\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_4846_line629_51" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3862 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_4925_line629_70 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_4925_line629_70\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_4925_line629_70" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3879 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:fu_id_4990_line629_70 " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|ALT_CUSP161_AU:fu_id_4990_line629_70\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_4990_line629_70" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3900 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_5046_line637_96 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_5046_line637_96\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_5046_line637_96" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3924 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_5114_line638_72 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_5114_line638_72\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_5114_line638_72" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_5182_line639_68 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_5182_line639_68\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_5182_line639_68" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3958 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_5238_line639_122 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_5238_line639_122\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_5238_line639_122" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_5294_line637_96 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_5294_line637_96\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_5294_line637_96" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 3992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_5362_line638_72 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_5362_line638_72\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_5362_line638_72" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4009 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_5430_line639_68 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_5430_line639_68\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_5430_line639_68" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652678 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_5486_line639_122 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_5486_line639_122\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_5486_line639_122" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4043 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_5715_line245_69 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_5715_line245_69\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_5715_line245_69" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_cmp soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_5745_line253_47 " "Elaborating entity \"alt_cusp161_cmp\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_cmp:fu_id_5745_line253_47\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "fu_id_5745_line253_47" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4077 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:eop_0_comb_id_7177 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:eop_0_comb_id_7177\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "eop_0_comb_id_7177" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:eop_2_comb_id_7180 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:eop_2_comb_id_7180\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "eop_2_comb_id_7180" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:eop_1_comb_id_7183 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:eop_1_comb_id_7183\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "eop_1_comb_id_7183" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:mix_this_layer_1_0_stage_1_id_7186 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:mix_this_layer_1_0_stage_1_id_7186\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "mix_this_layer_1_0_stage_1_id_7186" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:mix_this_layer_1_0_stage_2_id_7189 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:mix_this_layer_1_0_stage_2_id_7189\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "mix_this_layer_1_0_stage_2_id_7189" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:mix_this_layer_2_0_stage_1_id_7192 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:mix_this_layer_2_0_stage_1_id_7192\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "mix_this_layer_2_0_stage_1_id_7192" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4475 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:mix_this_layer_2_0_stage_2_id_7195 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:mix_this_layer_2_0_stage_2_id_7195\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "mix_this_layer_2_0_stage_2_id_7195" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:mix_this_layer_2_0_stage_3_id_7198 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:mix_this_layer_2_0_stage_3_id_7198\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "mix_this_layer_2_0_stage_3_id_7198" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:din_0_10_stage_1_id_7201 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:din_0_10_stage_1_id_7201\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "din_0_10_stage_1_id_7201" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:background_eop_1_stage_1_id_7204 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:background_eop_1_stage_1_id_7204\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "background_eop_1_stage_1_id_7204" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4567 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:background_eop_1_stage_2_id_7207 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:background_eop_1_stage_2_id_7207\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "background_eop_1_stage_2_id_7207" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4590 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:background_eop_1_stage_3_id_7210 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:background_eop_1_stage_3_id_7210\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "background_eop_1_stage_3_id_7210" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:pixel_output_0_0_comb_id_7213 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:pixel_output_0_0_comb_id_7213\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pixel_output_0_0_comb_id_7213" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:pixel_output_1_0_comb_id_7216 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:pixel_output_1_0_comb_id_7216\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pixel_output_1_0_comb_id_7216" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:pixel_output_2_0_comb_id_7219 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:pixel_output_2_0_comb_id_7219\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "pixel_output_2_0_comb_id_7219" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4682 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:just_read_wires_2_2_comb_id_7222 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:just_read_wires_2_2_comb_id_7222\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "just_read_wires_2_2_comb_id_7222" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:just_read_wires_1_2_comb_id_7225 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:just_read_wires_1_2_comb_id_7225\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "just_read_wires_1_2_comb_id_7225" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4728 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652803 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:just_read_wires_0_2_comb_id_7228 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:just_read_wires_0_2_comb_id_7228\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "just_read_wires_0_2_comb_id_7228" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4751 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:output_read_5_stage_1_id_7231 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:output_read_5_stage_1_id_7231\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "output_read_5_stage_1_id_7231" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:op_3179_comb_id_7234 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:op_3179_comb_id_7234\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "op_3179_comb_id_7234" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:justreadqueue_1_2_comb_id_7237 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:justreadqueue_1_2_comb_id_7237\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "justreadqueue_1_2_comb_id_7237" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:justreadqueue_2_2_comb_id_7240 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:justreadqueue_2_2_comb_id_7240\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "justreadqueue_2_2_comb_id_7240" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4843 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:justreadqueue_1_3_comb_id_7243 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_mix_0:alt_vip_mix_0\|alt_cusp161_reg:justreadqueue_1_3_comb_id_7243\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" "justreadqueue_1_3_comb_id_7243" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_mix_0.vhd" 4866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652843 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_alt_vip_tpg_0 soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0 " "Elaborating entity \"soc_system_alt_vip_tpg_0\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_tpg_0" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_muxhot16 soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|alt_cusp161_muxhot16:dout_wdata_muxinst " "Elaborating entity \"alt_cusp161_muxhot16\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|alt_cusp161_muxhot16:dout_wdata_muxinst\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0.vhd" "dout_wdata_muxinst" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0.vhd" 265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_pc soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|alt_cusp161_pc:pc " "Elaborating entity \"alt_cusp161_pc\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|alt_cusp161_pc:pc\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0.vhd" "pc" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652983 ""}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_cusp161_pc.vhd(30) " "VHDL warning at alt_cusp161_pc.vhd(30): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_cusp161_pc.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_pc.vhd" 30 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1536248652983 "|DE1_SOC_golden_top|soc_system:u0|soc_system_alt_vip_tpg_0:alt_vip_tpg_0|alt_cusp161_pc:pc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|alt_cusp161_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|alt_cusp161_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component\"" {  } { { "soc_system/synthesis/submodules/alt_cusp161_pc.vhd" "\\d2:lpm_counter_component" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_pc.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248652995 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|alt_cusp161_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|alt_cusp161_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component\"" {  } { { "soc_system/synthesis/submodules/alt_cusp161_pc.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_pc.vhd" 606 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248653002 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|alt_cusp161_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component " "Instantiated megafunction \"soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|alt_cusp161_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248653003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 0 " "Parameter \"LPM_MODULUS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248653003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248653003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248653003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248653003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248653003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248653003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248653003 ""}  } { { "soc_system/synthesis/submodules/alt_cusp161_pc.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_cusp161_pc.vhd" 606 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248653003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_k3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_k3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_k3m " "Found entity 1: cntr_k3m" {  } { { "db/cntr_k3m.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/cntr_k3m.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248653049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248653049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_k3m soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|alt_cusp161_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_k3m:auto_generated " "Elaborating entity \"cntr_k3m\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|alt_cusp161_pc:pc\|LPM_COUNTER:\\d2:lpm_counter_component\|cntr_k3m:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248653051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|ALT_CUSP161_AU:fu_id_547_id_624 " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|ALT_CUSP161_AU:fu_id_547_id_624\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0.vhd" "fu_id_547_id_624" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0.vhd" 428 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248653060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|ALT_CUSP161_AU:fu_id_535_id_627 " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|ALT_CUSP161_AU:fu_id_535_id_627\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0.vhd" "fu_id_535_id_627" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0.vhd" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248653069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|ALT_CUSP161_AU:fu_id_541_id_630 " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|ALT_CUSP161_AU:fu_id_541_id_630\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0.vhd" "fu_id_541_id_630" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0.vhd" 492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248653078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALT_CUSP161_AU soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|ALT_CUSP161_AU:fu_id_529_id_633 " "Elaborating entity \"ALT_CUSP161_AU\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|ALT_CUSP161_AU:fu_id_529_id_633\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0.vhd" "fu_id_529_id_633" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0.vhd" 524 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248653087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|alt_cusp161_reg:write_wire_2_comb_id_874 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|alt_cusp161_reg:write_wire_2_comb_id_874\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0.vhd" "write_wire_2_comb_id_874" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0.vhd" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248653096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|alt_cusp161_reg:write_wire_5_comb_id_877 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|alt_cusp161_reg:write_wire_5_comb_id_877\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0.vhd" "write_wire_5_comb_id_877" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0.vhd" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248653104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_cusp161_reg soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|alt_cusp161_reg:write_wire_8_comb_id_880 " "Elaborating entity \"alt_cusp161_reg\" for hierarchy \"soc_system:u0\|soc_system_alt_vip_tpg_0:alt_vip_tpg_0\|alt_cusp161_reg:write_wire_8_comb_id_880\"" {  } { { "soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0.vhd" "write_wire_8_comb_id_880" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_alt_vip_tpg_0.vhd" 606 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248653112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0 " "Elaborating entity \"alt_vipvfr131_vfr\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\"" {  } { { "soc_system/synthesis/soc_system.v" "alt_vip_vfr_0" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248653121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc " "Elaborating entity \"alt_vipvfr131_prc\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "prc" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248653578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_read_master soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master " "Elaborating entity \"alt_vipvfr131_prc_read_master\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "read_master" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_bursting_master_fifo\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "master_fifo" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654011 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1536248654011 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(181): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 181 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1536248654011 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(261): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 261 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1536248654012 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(262): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 262 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1536248654012 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(178): object \"wdata_fifo_wrusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 178 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654014 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(179): object \"wdata_fifo_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 179 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654014 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(180): object \"wdata_fifo_almost_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654014 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(182): object \"wdata_fifo_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 182 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654014 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(183): object \"wdata_fifo_almost_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 183 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654014 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_wrreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(184): object \"wdata_fifo_wrreq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 184 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654014 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_data alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(185): object \"wdata_fifo_data\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 185 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654014 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_rdreq alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(186): object \"wdata_fifo_rdreq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 186 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654015 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_q alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(187): object \"wdata_fifo_q\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 187 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654015 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_fifo_empty_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(189): object \"wdata_fifo_empty_next\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 189 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654015 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(193): object \"rdata_fifo_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 193 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654015 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(194): object \"rdata_fifo_almost_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 194 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654015 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(195): object \"rdata_fifo_rdusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 195 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654015 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rdata_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(197): object \"rdata_fifo_almost_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 197 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654015 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_wrusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(212): object \"cmd_fifo_wrusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 212 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654016 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_full alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(214): object \"cmd_fifo_almost_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 214 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654016 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_rdusedw alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(215): object \"cmd_fifo_rdusedw\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 215 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654016 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cmd_fifo_almost_empty alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(217): object \"cmd_fifo_almost_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 217 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654016 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "writing alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"writing\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654016 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reading alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(229): object \"reading\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 229 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654017 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "wdata_en alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(239): object \"wdata_en\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 239 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654017 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "byte_enable_next alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260) " "VHDL Signal Declaration warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(260): used implicit default value for signal \"byte_enable_next\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 260 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1536248654017 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(424): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 424 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1536248654018 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(425): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 425 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1536248654018 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437) " "VHDL warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(437): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 437 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1536248654018 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "byte_enable alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "VHDL Process Statement warning at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641): inferring latch(es) for signal or variable \"byte_enable\", which holds its previous value in one or more paths through the process" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1536248654023 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[0\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[0\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654033 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[1\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[1\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654034 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[2\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[2\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654034 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "byte_enable\[3\] alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641) " "Inferred latch for \"byte_enable\[3\]\" at alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd(641)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 641 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654034 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "\\read_used_gen_gen:rdata_fifo" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654057 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ram_fifo_empty alt_vipvfr131_common_general_fifo.vhd(230) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(230): object \"ram_fifo_empty\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 230 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654059 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_one_bit_delay:rdreq_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "rdreq_delayer" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654122 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654123 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654140 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654151 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 1024 " "Parameter \"NUMWORDS_A\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 1024 " "Parameter \"NUMWORDS_B\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654151 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654151 ""}  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248654151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o4s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o4s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o4s1 " "Found entity 1: altsyncram_o4s1" {  } { { "db/altsyncram_o4s1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_o4s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248654206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_o4s1 soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_o4s1:auto_generated " "Elaborating entity \"altsyncram_o4s1\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_o4s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654208 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_o4s1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_o4s1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 433 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 352 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1536248654209 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_o4s1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_general_fifo soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo " "Elaborating entity \"alt_vipvfr131_common_general_fifo\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "cmd_fifo" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654250 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "logic_fifo_full alt_vipvfr131_common_general_fifo.vhd(264) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_general_fifo.vhd(264): object \"logic_fifo_full\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 264 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654253 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "usedw_calculator" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_gray_clock_crosser soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock " "Elaborating entity \"alt_vipvfr131_common_gray_clock_crosser\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_gray_clock_crosser:\\dual_clock_gen:wrcounter_to_rdclock\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:wrcounter_to_rdclock" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654272 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_gray_clock_crosser.vhd(70) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_gray_clock_crosser.vhd(70): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_gray_clock_crosser.vhd" 70 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1536248654272 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator|alt_vipvfr131_common_gray_clock_crosser:dual_clock_gen:wrcounter_to_rdclock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:writes_this_read_cycle_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:writes_this_read_cycle_delayer" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_std_logic_vector_delay soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer " "Elaborating entity \"alt_vipvfr131_common_std_logic_vector_delay\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\|alt_vipvfr131_common_std_logic_vector_delay:\\dual_clock_gen:reads_this_write_cycle_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" "\\dual_clock_gen:reads_this_write_cycle_delayer" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_fifo_usedw_calculator.vhd" 319 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_ram_fifo soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo " "Elaborating entity \"alt_vipvfr131_common_ram_fifo\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:ram_fifo" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654299 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_a_q alt_vipvfr131_common_ram_fifo.vhd(129) " "Verilog HDL or VHDL warning at alt_vipvfr131_common_ram_fifo.vhd(129): object \"port_a_q\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 129 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654300 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborating entity \"altsyncram\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "ram" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654315 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Elaborated megafunction instantiation \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654326 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram " "Instantiated megafunction \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 52 " "Parameter \"WIDTH_A\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 1 " "Parameter \"WIDTHAD_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 2 " "Parameter \"NUMWORDS_A\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 52 " "Parameter \"WIDTH_B\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 1 " "Parameter \"WIDTHAD_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 2 " "Parameter \"NUMWORDS_B\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 1 " "Parameter \"WIDTH_BYTEENA_A\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_B 1 " "Parameter \"WIDTH_BYTEENA_B\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A CLOCK0 " "Parameter \"OUTDATA_REG_A\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK1 " "Parameter \"INDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK1 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE altsyncram " "Parameter \"LPM_TYPE\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Stratix " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Stratix\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS DONT_CARE " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248654326 ""}  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248654326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ior1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ior1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ior1 " "Found entity 1: altsyncram_ior1" {  } { { "db/altsyncram_ior1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_ior1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248654385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ior1 soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_ior1:auto_generated " "Elaborating entity \"altsyncram_ior1\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_ior1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654387 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_ior1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_ior1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 433 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 352 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1536248654388 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_ior1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "usedw_calculator" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_logic_fifo soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo " "Elaborating entity \"alt_vipvfr131_common_logic_fifo\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_fifo_usedw_calculator soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator " "Elaborating entity \"alt_vipvfr131_common_fifo_usedw_calculator\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_logic_fifo:\\dual_clock_or_large_gen:output_logic_fifo_gen:output_logic_fifo\|alt_vipvfr131_common_fifo_usedw_calculator:usedw_calculator\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" "usedw_calculator" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_logic_fifo.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654462 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_one_bit_delay soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer " "Elaborating entity \"alt_vipvfr131_common_one_bit_delay\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_one_bit_delay:\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "\\dual_clock_or_large_gen:output_logic_fifo_gen:ram_fifo_rdreq_delayer" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_pulling_width_adapter soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor " "Elaborating entity \"alt_vipvfr131_common_pulling_width_adapter\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_pulling_width_adapter:width_adaptor\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "width_adaptor" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654486 ""}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(86) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 86 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1536248654487 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(86) " "VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(86): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 86 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1536248654487 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(98) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(98): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 98 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1536248654487 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(102) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 102 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1536248654487 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_IGNORED_ASSIGNMENT_TO_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(102) " "VHDL warning at alt_vipvfr131_common_pulling_width_adapter.vhd(102): ignored assignment of value to null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 102 0 0 } }  } 0 10296 "VHDL warning at %1!s!: ignored assignment of value to null range" 0 0 "Analysis & Synthesis" 0 -1 1536248654487 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "alt_vipvfr131_common_pulling_width_adapter.vhd(131) " "VHDL Subtype or Type Declaration warning at alt_vipvfr131_common_pulling_width_adapter.vhd(131): subtype or type has null range" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_pulling_width_adapter.vhd" 131 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1536248654487 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_pulling_width_adapter:width_adaptor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_prc_core soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core " "Elaborating entity \"alt_vipvfr131_prc_core\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_core:prc_core\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "prc_core" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "avalon_mm_control_slave" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654526 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1536248654530 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "35 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 35 to match size of target (32)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248654533 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654542 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654542 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654543 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_common_avalon_mm_slave:avalon_mm_control_slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_controller soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller " "Elaborating entity \"alt_vipvfr131_vfr_controller\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_controller:controller\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "controller" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_avalon_mm_slave soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave " "Elaborating entity \"alt_vipvfr131_common_avalon_mm_slave\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_avalon_mm_slave:slave\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "slave" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654583 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "interrupt_register alt_vipvfr131_common_avalon_mm_slave.v(45) " "Verilog HDL Always Construct warning at alt_vipvfr131_common_avalon_mm_slave.v(45): inferring latch(es) for variable \"interrupt_register\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1536248654591 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "49 32 alt_vipvfr131_common_avalon_mm_slave.v(72) " "Verilog HDL assignment warning at alt_vipvfr131_common_avalon_mm_slave.v(72): truncated value with size 49 to match size of target (32)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248654594 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[18\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[18\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654634 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[17\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[17\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654634 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[16\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[16\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654634 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[15\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[15\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654634 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[14\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[14\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654634 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[13\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[13\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654634 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[12\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[12\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654634 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[11\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[11\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654635 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[10\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[10\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654635 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[9\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[9\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654635 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[8\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[8\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654635 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[7\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[7\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654635 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[6\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[6\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654635 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[5\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[5\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654635 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[4\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[4\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654635 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[3\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[3\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654635 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "interrupt_register\[2\] alt_vipvfr131_common_avalon_mm_slave.v(45) " "Inferred latch for \"interrupt_register\[2\]\" at alt_vipvfr131_common_avalon_mm_slave.v(45)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_slave.v" 45 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654635 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_common_avalon_mm_slave:slave"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_vfr_control_packet_encoder soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder " "Elaborating entity \"alt_vipvfr131_vfr_control_packet_encoder\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_vfr_control_packet_encoder:encoder\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "encoder" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654678 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_data alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Verilog HDL Always Construct warning at alt_vipvfr131_vfr_control_packet_encoder.v(62): inferring latch(es) for variable \"control_data\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1536248654680 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 alt_vipvfr131_vfr_control_packet_encoder.v(82) " "Verilog HDL assignment warning at alt_vipvfr131_vfr_control_packet_encoder.v(82): truncated value with size 32 to match size of target (4)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248654681 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[8..7\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1536248654685 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[5..4\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1536248654685 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_state\[2..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(58) " "Net \"control_header_state\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1536248654686 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[8..7\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[8..7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1536248654686 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[5..4\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[5..4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1536248654686 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "control_header_data\[2..1\] 0 alt_vipvfr131_vfr_control_packet_encoder.v(59) " "Net \"control_header_data\[2..1\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1536248654686 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[4\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[4\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654687 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[5\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[5\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654687 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[6\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[6\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654687 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[7\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[7\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654688 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[12\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[12\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654688 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[13\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[13\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654688 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[14\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[14\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654688 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[15\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[15\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654688 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[20\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[20\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654688 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[21\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[21\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654688 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[22\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[22\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654688 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[23\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[23\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654688 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[28\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[28\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654689 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[29\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[29\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654689 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[30\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[30\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654689 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[31\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[31\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654689 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[36\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[36\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654689 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[37\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[37\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654689 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[38\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[38\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654689 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[39\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[39\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654689 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[44\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[44\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654689 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[45\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[45\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654689 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[46\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[46\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654689 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[47\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[47\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654690 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[52\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[52\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654690 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[53\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[53\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654690 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[54\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[54\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654690 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[55\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[55\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654690 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[60\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[60\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654690 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[61\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[61\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654690 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[62\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[62\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654690 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[63\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[63\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654690 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[68\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[68\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654691 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[69\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[69\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654691 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[70\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[70\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654691 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_data\[71\] alt_vipvfr131_vfr_control_packet_encoder.v(62) " "Inferred latch for \"control_data\[71\]\" at alt_vipvfr131_vfr_control_packet_encoder.v(62)" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr_control_packet_encoder.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654691 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_vfr_control_packet_encoder:encoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_vipvfr131_common_stream_output soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter " "Elaborating entity \"alt_vipvfr131_common_stream_output\" for hierarchy \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_common_stream_output:outputter\"" {  } { { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "outputter" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:u0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0.v" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654848 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654849 "|DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248654849 "|DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654855 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248654857 "|DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654901 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1536248654904 "|DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248654905 "|DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1536248654912 "|DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248654912 "|DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654990 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654990 "|DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248654990 "|DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248654998 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248655008 "|DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248655008 "|DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248655008 "|DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1536248655008 "|DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248655027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248655123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248655154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248655165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248655181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248655209 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248655216 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248655216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248655216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248655216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248655216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248655216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248655216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248655216 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248655216 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248655216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/ddio_out_uqe.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248655261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248655261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248655263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248655272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248655280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248655292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248655494 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1536248655496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248655502 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248655545 "|DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248655546 "|DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248655546 "|DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248655546 "|DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248655546 "|DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248655546 "|DE1_SOC_golden_top|soc_system:u0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248655999 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pio_chaos_done soc_system:u0\|soc_system_pio_chaos_done:pio_chaos_done " "Elaborating entity \"soc_system_pio_chaos_done\" for hierarchy \"soc_system:u0\|soc_system_pio_chaos_done:pio_chaos_done\"" {  } { { "soc_system/synthesis/soc_system.v" "pio_chaos_done" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pio_chaos_reset soc_system:u0\|soc_system_pio_chaos_reset:pio_chaos_reset " "Elaborating entity \"soc_system_pio_chaos_reset\" for hierarchy \"soc_system:u0\|soc_system_pio_chaos_reset:pio_chaos_reset\"" {  } { { "soc_system/synthesis/soc_system.v" "pio_chaos_reset" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 607 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pio_chaos_shift soc_system:u0\|soc_system_pio_chaos_shift:pio_chaos_shift " "Elaborating entity \"soc_system_pio_chaos_shift\" for hierarchy \"soc_system:u0\|soc_system_pio_chaos_shift:pio_chaos_shift\"" {  } { { "soc_system/synthesis/soc_system.v" "pio_chaos_shift" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656027 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pio_chaos_temp soc_system:u0\|soc_system_pio_chaos_temp:pio_chaos_temp " "Elaborating entity \"soc_system_pio_chaos_temp\" for hierarchy \"soc_system:u0\|soc_system_pio_chaos_temp:pio_chaos_temp\"" {  } { { "soc_system/synthesis/soc_system.v" "pio_chaos_temp" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656038 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pio_chaos_w soc_system:u0\|soc_system_pio_chaos_w:pio_chaos_w " "Elaborating entity \"soc_system_pio_chaos_w\" for hierarchy \"soc_system:u0\|soc_system_pio_chaos_w:pio_chaos_w\"" {  } { { "soc_system/synthesis/soc_system.v" "pio_chaos_w" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pll_sdram soc_system:u0\|soc_system_pll_sdram:pll_sdram " "Elaborating entity \"soc_system_pll_sdram\" for hierarchy \"soc_system:u0\|soc_system_pll_sdram:pll_sdram\"" {  } { { "soc_system/synthesis/soc_system.v" "pll_sdram" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_pll_sdram:pll_sdram\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_sdram.v" "altera_pll_i" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_pll_sdram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656111 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1536248656132 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_pll_sdram:pll_sdram\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_sdram.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_pll_sdram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656140 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_pll_sdram:pll_sdram\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 -3750 ps " "Parameter \"phase_shift0\" = \"-3750 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656141 ""}  } { { "soc_system/synthesis/submodules/soc_system_pll_sdram.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_pll_sdram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248656141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_pll_stream soc_system:u0\|soc_system_pll_stream:pll_stream " "Elaborating entity \"soc_system_pll_stream\" for hierarchy \"soc_system:u0\|soc_system_pll_stream:pll_stream\"" {  } { { "soc_system/synthesis/soc_system.v" "pll_stream" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_stream.v" "altera_pll_i" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_pll_stream.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656150 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1536248656171 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i\"" {  } { { "soc_system/synthesis/submodules/soc_system_pll_stream.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_pll_stream.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656179 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i " "Instantiated megafunction \"soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 25.175644 MHz " "Parameter \"output_clock_frequency0\" = \"25.175644 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 153.571428 MHz " "Parameter \"output_clock_frequency1\" = \"153.571428 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248656180 ""}  } { { "soc_system/synthesis/submodules/soc_system_pll_stream.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_pll_stream.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248656180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sdram soc_system:u0\|soc_system_sdram:sdram " "Elaborating entity \"soc_system_sdram\" for hierarchy \"soc_system:u0\|soc_system_sdram:sdram\"" {  } { { "soc_system/synthesis/soc_system.v" "sdram" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_sdram_input_efifo_module soc_system:u0\|soc_system_sdram:sdram\|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module " "Elaborating entity \"soc_system_sdram_input_efifo_module\" for hierarchy \"soc_system:u0\|soc_system_sdram:sdram\|soc_system_sdram_input_efifo_module:the_soc_system_sdram_input_efifo_module\"" {  } { { "soc_system/synthesis/submodules/soc_system_sdram.v" "the_soc_system_sdram_input_efifo_module" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_sdram.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_timing_adapter_0 soc_system:u0\|soc_system_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"soc_system_timing_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_timing_adapter_0:timing_adapter_0\"" {  } { { "soc_system/synthesis/soc_system.v" "timing_adapter_0" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 736 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:alt_vip_vfr_0_avalon_master_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_master_translator" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sdram_s1_translator" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 505 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:alt_vip_vfr_0_avalon_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_master_agent" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 586 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sdram_s1_agent" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 670 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 768 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656777 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 800 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"soc_system_mm_interconnect_0_router_003\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_003" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 816 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_003_default_decode soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_003:router_003\|soc_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_003.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "sdram_s1_burst_adapter" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 866 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656844 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "11 9 altera_merlin_burst_adapter_13_1.sv(794) " "Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 11 to match size of target (9)" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248656856 "|DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:sdram_s1_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 946 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248656989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248657013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248657022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248657028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 992 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248657042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_wr_rsp_width_adapter" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248657057 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248657070 "|DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248657072 "|DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248657072 "|DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_rsp_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_master_rsp_width_adapter" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248657156 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248657166 "|DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248657168 "|DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248657168 "|DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_wr_cmd_width_adapter" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248657221 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1536248657246 "|DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1536248657246 "|DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:hps_0_h2f_axi_master_wr_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248657287 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "alt_vip_vfr_0_avalon_master_cmd_width_adapter" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248657305 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1536248657322 "|DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "byteen_reg altera_merlin_width_adapter.sv(459) " "Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable \"byteen_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 459 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1536248657323 "|DE1_SOC_golden_top|soc_system:u0|soc_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:alt_vip_vfr_0_avalon_master_cmd_width_adapter\|altera_merlin_address_alignment:check_and_align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" "check_and_align_address_to_size" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_width_adapter.sv" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248657347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 1451 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248657357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248657363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248657369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:alt_vip_vfr_0_avalon_slave_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "alt_vip_vfr_0_avalon_slave_translator" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248657961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:alt_vip_mix_0_control_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:alt_vip_mix_0_control_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "alt_vip_mix_0_control_translator" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248657976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pio_chaos_done_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:pio_chaos_done_s1_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "pio_chaos_done_s1_translator" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248657991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248658026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248658057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "alt_vip_vfr_0_avalon_slave_agent" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 1981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248658072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:alt_vip_vfr_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248658092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "alt_vip_vfr_0_avalon_slave_agent_rsp_fifo" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2022 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248658108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:alt_vip_vfr_0_avalon_slave_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "alt_vip_vfr_0_avalon_slave_agent_rdata_fifo" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 2063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248658178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 3739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248658316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248658344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_1_router_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_002" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 3771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248658355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002_default_decode soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_002_default_decode\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248658365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_wr_limiter" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 3981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248658412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "alt_vip_vfr_0_avalon_slave_burst_adapter" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248658435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248658447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248658501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248658510 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248658515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248658524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:alt_vip_vfr_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248658528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 4658 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248658987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "arb" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5011 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux_002 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux_002\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux_002:rsp_demux_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux_002" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5057 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "arb" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "crosser" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "avalon_st_adapter" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 5696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:u0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:u0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_avalon_st_adapter soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_avalon_st_adapter\" for hierarchy \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/soc_system.v" "avalon_st_adapter" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 931 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_avalon_st_adapter_data_format_adapter_0 soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0 " "Elaborating entity \"soc_system_avalon_st_adapter_data_format_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" "data_format_adapter_0" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_avalon_st_adapter_timing_adapter_0 soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"soc_system_avalon_st_adapter_timing_adapter_0\" for hierarchy \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" "timing_adapter_0" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_avalon_st_adapter.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_avalon_st_adapter_timing_adapter_0_fifo soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo " "Elaborating entity \"soc_system_avalon_st_adapter_timing_adapter_0_fifo\" for hierarchy \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0.sv" "soc_system_avalon_st_adapter_timing_adapter_0_fifo" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_avalon_st_adapter_timing_adapter_0.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 994 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Chaos_Code Chaos_Code:c0 " "Elaborating entity \"Chaos_Code\" for hierarchy \"Chaos_Code:c0\"" {  } { { "de1_soc_golden_top.v" "c0" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659510 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Chaos_Code.v(63) " "Verilog HDL assignment warning at Chaos_Code.v(63): truncated value with size 32 to match size of target (6)" {  } { { "Chaos_Code.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Chaos_Code.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248659514 "|DE1_SOC_golden_top|Chaos_Code:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Add Chaos_Code:c0\|Fp_Add:add_1 " "Elaborating entity \"Fp_Add\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\"" {  } { { "Chaos_Code.v" "add_1" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Chaos_Code.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Add_altfp_add_sub_nti Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component " "Elaborating entity \"Fp_Add_altfp_add_sub_nti\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\"" {  } { { "Fp_Add.v" "Fp_Add_altfp_add_sub_nti_component" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 2634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Add_altbarrel_shift_ltd Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altbarrel_shift_ltd:lbarrel_shift " "Elaborating entity \"Fp_Add_altbarrel_shift_ltd\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altbarrel_shift_ltd:lbarrel_shift\"" {  } { { "Fp_Add.v" "lbarrel_shift" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Add_altbarrel_shift_aeb Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altbarrel_shift_aeb:rbarrel_shift " "Elaborating entity \"Fp_Add_altbarrel_shift_aeb\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altbarrel_shift_aeb:rbarrel_shift\"" {  } { { "Fp_Add.v" "rbarrel_shift" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 1321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Add_altpriority_encoder_qb6 Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"Fp_Add_altpriority_encoder_qb6\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "Fp_Add.v" "leading_zeroes_cnt" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 1325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Add_altpriority_encoder_r08 Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Add_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"Fp_Add_altpriority_encoder_r08\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Add_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "Fp_Add.v" "altpriority_encoder7" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Add_altpriority_encoder_be8 Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Add_altpriority_encoder_r08:altpriority_encoder7\|Fp_Add_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"Fp_Add_altpriority_encoder_be8\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Add_altpriority_encoder_r08:altpriority_encoder7\|Fp_Add_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "Fp_Add.v" "altpriority_encoder10" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Add_altpriority_encoder_6e8 Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Add_altpriority_encoder_r08:altpriority_encoder7\|Fp_Add_altpriority_encoder_be8:altpriority_encoder10\|Fp_Add_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"Fp_Add_altpriority_encoder_6e8\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Add_altpriority_encoder_r08:altpriority_encoder7\|Fp_Add_altpriority_encoder_be8:altpriority_encoder10\|Fp_Add_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "Fp_Add.v" "altpriority_encoder11" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Add_altpriority_encoder_3e8 Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Add_altpriority_encoder_r08:altpriority_encoder7\|Fp_Add_altpriority_encoder_be8:altpriority_encoder10\|Fp_Add_altpriority_encoder_6e8:altpriority_encoder11\|Fp_Add_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"Fp_Add_altpriority_encoder_3e8\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Add_altpriority_encoder_r08:altpriority_encoder7\|Fp_Add_altpriority_encoder_be8:altpriority_encoder10\|Fp_Add_altpriority_encoder_6e8:altpriority_encoder11\|Fp_Add_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "Fp_Add.v" "altpriority_encoder13" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Add_altpriority_encoder_bv7 Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Add_altpriority_encoder_r08:altpriority_encoder7\|Fp_Add_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"Fp_Add_altpriority_encoder_bv7\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Add_altpriority_encoder_r08:altpriority_encoder7\|Fp_Add_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "Fp_Add.v" "altpriority_encoder9" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Add_altpriority_encoder_6v7 Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Add_altpriority_encoder_r08:altpriority_encoder7\|Fp_Add_altpriority_encoder_bv7:altpriority_encoder9\|Fp_Add_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"Fp_Add_altpriority_encoder_6v7\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Add_altpriority_encoder_r08:altpriority_encoder7\|Fp_Add_altpriority_encoder_bv7:altpriority_encoder9\|Fp_Add_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "Fp_Add.v" "altpriority_encoder15" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Add_altpriority_encoder_3v7 Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Add_altpriority_encoder_r08:altpriority_encoder7\|Fp_Add_altpriority_encoder_bv7:altpriority_encoder9\|Fp_Add_altpriority_encoder_6v7:altpriority_encoder15\|Fp_Add_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"Fp_Add_altpriority_encoder_3v7\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Add_altpriority_encoder_r08:altpriority_encoder7\|Fp_Add_altpriority_encoder_bv7:altpriority_encoder9\|Fp_Add_altpriority_encoder_6v7:altpriority_encoder15\|Fp_Add_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "Fp_Add.v" "altpriority_encoder17" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Add_altpriority_encoder_rf8 Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Add_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"Fp_Add_altpriority_encoder_rf8\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Add_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "Fp_Add.v" "altpriority_encoder8" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248659931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Add_altpriority_encoder_e48 Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"Fp_Add_altpriority_encoder_e48\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "Fp_Add.v" "trailing_zeros_cnt" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Add_altpriority_encoder_fj8 Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"Fp_Add_altpriority_encoder_fj8\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "Fp_Add.v" "altpriority_encoder21" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Add_altpriority_encoder_vh8 Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21\|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"Fp_Add_altpriority_encoder_vh8\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21\|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "Fp_Add.v" "altpriority_encoder23" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Add_altpriority_encoder_qh8 Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21\|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23\|Fp_Add_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"Fp_Add_altpriority_encoder_qh8\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21\|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23\|Fp_Add_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "Fp_Add.v" "altpriority_encoder25" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Add_altpriority_encoder_nh8 Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21\|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23\|Fp_Add_altpriority_encoder_qh8:altpriority_encoder25\|Fp_Add_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"Fp_Add_altpriority_encoder_nh8\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Add_altpriority_encoder_fj8:altpriority_encoder21\|Fp_Add_altpriority_encoder_vh8:altpriority_encoder23\|Fp_Add_altpriority_encoder_qh8:altpriority_encoder25\|Fp_Add_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "Fp_Add.v" "altpriority_encoder27" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Add_altpriority_encoder_f48 Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Add_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"Fp_Add_altpriority_encoder_f48\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Add_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "Fp_Add.v" "altpriority_encoder22" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Add_altpriority_encoder_v28 Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Add_altpriority_encoder_f48:altpriority_encoder22\|Fp_Add_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"Fp_Add_altpriority_encoder_v28\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Add_altpriority_encoder_f48:altpriority_encoder22\|Fp_Add_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "Fp_Add.v" "altpriority_encoder30" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Add_altpriority_encoder_q28 Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Add_altpriority_encoder_f48:altpriority_encoder22\|Fp_Add_altpriority_encoder_v28:altpriority_encoder30\|Fp_Add_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"Fp_Add_altpriority_encoder_q28\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Add_altpriority_encoder_f48:altpriority_encoder22\|Fp_Add_altpriority_encoder_v28:altpriority_encoder30\|Fp_Add_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "Fp_Add.v" "altpriority_encoder32" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Add_altpriority_encoder_n28 Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Add_altpriority_encoder_f48:altpriority_encoder22\|Fp_Add_altpriority_encoder_v28:altpriority_encoder30\|Fp_Add_altpriority_encoder_q28:altpriority_encoder32\|Fp_Add_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"Fp_Add_altpriority_encoder_n28\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|Fp_Add_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Add_altpriority_encoder_f48:altpriority_encoder22\|Fp_Add_altpriority_encoder_v28:altpriority_encoder30\|Fp_Add_altpriority_encoder_q28:altpriority_encoder32\|Fp_Add_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "Fp_Add.v" "altpriority_encoder34" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1\"" {  } { { "Fp_Add.v" "add_sub1" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 1797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660401 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1 " "Elaborated megafunction instantiation \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1\"" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 1797 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660408 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1 " "Instantiated megafunction \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660408 ""}  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 1797 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248660408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_soe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_soe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_soe " "Found entity 1: add_sub_soe" {  } { { "db/add_sub_soe.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/add_sub_soe.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248660453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248660453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_soe Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1\|add_sub_soe:auto_generated " "Elaborating entity \"add_sub_soe\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub1\|add_sub_soe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3\"" {  } { { "Fp_Add.v" "add_sub3" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 1847 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660473 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3 " "Elaborated megafunction instantiation \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3\"" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 1847 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660479 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3 " "Instantiated megafunction \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660479 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660479 ""}  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 1847 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248660479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_poe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_poe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_poe " "Found entity 1: add_sub_poe" {  } { { "db/add_sub_poe.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/add_sub_poe.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248660525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248660525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_poe Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated " "Elaborating entity \"add_sub_poe\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub3\|add_sub_poe:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4\"" {  } { { "Fp_Add.v" "add_sub4" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 1872 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4 " "Elaborated megafunction instantiation \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4\"" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 1872 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660541 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4 " "Instantiated megafunction \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660541 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660541 ""}  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 1872 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248660541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_rne.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_rne.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_rne " "Found entity 1: add_sub_rne" {  } { { "db/add_sub_rne.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/add_sub_rne.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248660587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248660587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_rne Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated " "Elaborating entity \"add_sub_rne\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub4\|add_sub_rne:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5\"" {  } { { "Fp_Add.v" "add_sub5" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 1897 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660597 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5 " "Elaborated megafunction instantiation \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5\"" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 1897 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5 " "Instantiated megafunction \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660604 ""}  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 1897 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248660604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pdi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pdi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pdi " "Found entity 1: add_sub_pdi" {  } { { "db/add_sub_pdi.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/add_sub_pdi.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248660649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248660649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_pdi Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5\|add_sub_pdi:auto_generated " "Elaborating entity \"add_sub_pdi\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:add_sub5\|add_sub_pdi:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "Fp_Add.v" "man_2comp_res_lower" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 1940 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660667 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower " "Elaborated megafunction instantiation \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower\"" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 1940 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660673 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower " "Instantiated megafunction \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660674 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660674 ""}  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 1940 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248660674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_p6i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_p6i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_p6i " "Found entity 1: add_sub_p6i" {  } { { "db/add_sub_p6i.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/add_sub_p6i.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248660719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248660719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_p6i Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_p6i:auto_generated " "Elaborating entity \"add_sub_p6i\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_lower\|add_sub_p6i:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660721 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "Fp_Add.v" "man_2comp_res_upper0" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 1957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660731 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0 " "Elaborated megafunction instantiation \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0\"" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 1957 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660738 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0 " "Instantiated megafunction \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660738 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660738 ""}  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 1957 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248660738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unh " "Found entity 1: add_sub_unh" {  } { { "db/add_sub_unh.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/add_sub_unh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248660785 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248660785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_unh Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_unh:auto_generated " "Elaborating entity \"add_sub_unh\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper0\|add_sub_unh:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "Fp_Add.v" "man_2comp_res_upper1" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 1974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660798 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper1 " "Elaborated megafunction instantiation \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper1\"" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 1974 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660805 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper1 " "Instantiated megafunction \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_2comp_res_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 14 " "Parameter \"lpm_width\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660805 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660805 ""}  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 1974 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248660805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "Fp_Add.v" "man_res_rounding_add_sub_lower" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 2050 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660838 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Elaborated megafunction instantiation \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower\"" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 2050 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower " "Instantiated megafunction \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660845 ""}  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 2050 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248660845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_18f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_18f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_18f " "Found entity 1: add_sub_18f" {  } { { "db/add_sub_18f.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/add_sub_18f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248660897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248660897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_18f Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated " "Elaborating entity \"add_sub_18f\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_lower\|add_sub_18f:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660898 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "Fp_Add.v" "man_res_rounding_add_sub_upper1" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660907 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Elaborated megafunction instantiation \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\"" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 2075 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660914 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1 " "Instantiated megafunction \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 13 " "Parameter \"lpm_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660914 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660914 ""}  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 2075 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248660914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_agf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_agf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_agf " "Found entity 1: add_sub_agf" {  } { { "db/add_sub_agf.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/add_sub_agf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248660964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248660964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_agf Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated " "Elaborating entity \"add_sub_agf\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_add_sub:man_res_rounding_add_sub_upper1\|add_sub_agf:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborating entity \"lpm_compare\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "Fp_Add.v" "trailing_zeros_limit_comparator" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660990 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator " "Elaborated megafunction instantiation \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator\"" {  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 2101 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248660998 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator " "Instantiated megafunction \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660998 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_compare " "Parameter \"lpm_type\" = \"lpm_compare\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248660998 ""}  } { { "Fp_Add.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Add.v" 2101 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248660998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_e7g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_e7g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_e7g " "Found entity 1: cmpr_e7g" {  } { { "db/cmpr_e7g.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/cmpr_e7g.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248661042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248661042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_e7g Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated " "Elaborating entity \"cmpr_e7g\" for hierarchy \"Chaos_Code:c0\|Fp_Add:add_1\|Fp_Add_altfp_add_sub_nti:Fp_Add_altfp_add_sub_nti_component\|lpm_compare:trailing_zeros_limit_comparator\|cmpr_e7g:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248661044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Sub Chaos_Code:c0\|Fp_Sub:sub_1 " "Elaborating entity \"Fp_Sub\" for hierarchy \"Chaos_Code:c0\|Fp_Sub:sub_1\"" {  } { { "Chaos_Code.v" "sub_1" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Chaos_Code.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248663202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Sub_altfp_add_sub_oui Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component " "Elaborating entity \"Fp_Sub_altfp_add_sub_oui\" for hierarchy \"Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\"" {  } { { "Fp_Sub.v" "Fp_Sub_altfp_add_sub_oui_component" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 2634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248663216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Sub_altbarrel_shift_ltd Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altbarrel_shift_ltd:lbarrel_shift " "Elaborating entity \"Fp_Sub_altbarrel_shift_ltd\" for hierarchy \"Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altbarrel_shift_ltd:lbarrel_shift\"" {  } { { "Fp_Sub.v" "lbarrel_shift" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 1316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248663300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Sub_altbarrel_shift_aeb Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altbarrel_shift_aeb:rbarrel_shift " "Elaborating entity \"Fp_Sub_altbarrel_shift_aeb\" for hierarchy \"Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altbarrel_shift_aeb:rbarrel_shift\"" {  } { { "Fp_Sub.v" "rbarrel_shift" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 1321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248663323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Sub_altpriority_encoder_qb6 Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt " "Elaborating entity \"Fp_Sub_altpriority_encoder_qb6\" for hierarchy \"Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt\"" {  } { { "Fp_Sub.v" "leading_zeroes_cnt" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 1325 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248663343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Sub_altpriority_encoder_r08 Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7 " "Elaborating entity \"Fp_Sub_altpriority_encoder_r08\" for hierarchy \"Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7\"" {  } { { "Fp_Sub.v" "altpriority_encoder7" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248663356 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Sub_altpriority_encoder_be8 Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7\|Fp_Sub_altpriority_encoder_be8:altpriority_encoder10 " "Elaborating entity \"Fp_Sub_altpriority_encoder_be8\" for hierarchy \"Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7\|Fp_Sub_altpriority_encoder_be8:altpriority_encoder10\"" {  } { { "Fp_Sub.v" "altpriority_encoder10" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248663368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Sub_altpriority_encoder_6e8 Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7\|Fp_Sub_altpriority_encoder_be8:altpriority_encoder10\|Fp_Sub_altpriority_encoder_6e8:altpriority_encoder11 " "Elaborating entity \"Fp_Sub_altpriority_encoder_6e8\" for hierarchy \"Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7\|Fp_Sub_altpriority_encoder_be8:altpriority_encoder10\|Fp_Sub_altpriority_encoder_6e8:altpriority_encoder11\"" {  } { { "Fp_Sub.v" "altpriority_encoder11" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248663379 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Sub_altpriority_encoder_3e8 Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7\|Fp_Sub_altpriority_encoder_be8:altpriority_encoder10\|Fp_Sub_altpriority_encoder_6e8:altpriority_encoder11\|Fp_Sub_altpriority_encoder_3e8:altpriority_encoder13 " "Elaborating entity \"Fp_Sub_altpriority_encoder_3e8\" for hierarchy \"Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7\|Fp_Sub_altpriority_encoder_be8:altpriority_encoder10\|Fp_Sub_altpriority_encoder_6e8:altpriority_encoder11\|Fp_Sub_altpriority_encoder_3e8:altpriority_encoder13\"" {  } { { "Fp_Sub.v" "altpriority_encoder13" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248663391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Sub_altpriority_encoder_bv7 Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7\|Fp_Sub_altpriority_encoder_bv7:altpriority_encoder9 " "Elaborating entity \"Fp_Sub_altpriority_encoder_bv7\" for hierarchy \"Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7\|Fp_Sub_altpriority_encoder_bv7:altpriority_encoder9\"" {  } { { "Fp_Sub.v" "altpriority_encoder9" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248663441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Sub_altpriority_encoder_6v7 Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7\|Fp_Sub_altpriority_encoder_bv7:altpriority_encoder9\|Fp_Sub_altpriority_encoder_6v7:altpriority_encoder15 " "Elaborating entity \"Fp_Sub_altpriority_encoder_6v7\" for hierarchy \"Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7\|Fp_Sub_altpriority_encoder_bv7:altpriority_encoder9\|Fp_Sub_altpriority_encoder_6v7:altpriority_encoder15\"" {  } { { "Fp_Sub.v" "altpriority_encoder15" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248663453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Sub_altpriority_encoder_3v7 Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7\|Fp_Sub_altpriority_encoder_bv7:altpriority_encoder9\|Fp_Sub_altpriority_encoder_6v7:altpriority_encoder15\|Fp_Sub_altpriority_encoder_3v7:altpriority_encoder17 " "Elaborating entity \"Fp_Sub_altpriority_encoder_3v7\" for hierarchy \"Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Sub_altpriority_encoder_r08:altpriority_encoder7\|Fp_Sub_altpriority_encoder_bv7:altpriority_encoder9\|Fp_Sub_altpriority_encoder_6v7:altpriority_encoder15\|Fp_Sub_altpriority_encoder_3v7:altpriority_encoder17\"" {  } { { "Fp_Sub.v" "altpriority_encoder17" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 293 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248663465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Sub_altpriority_encoder_rf8 Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8 " "Elaborating entity \"Fp_Sub_altpriority_encoder_rf8\" for hierarchy \"Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_qb6:leading_zeroes_cnt\|Fp_Sub_altpriority_encoder_rf8:altpriority_encoder8\"" {  } { { "Fp_Sub.v" "altpriority_encoder8" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248663522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Sub_altpriority_encoder_e48 Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt " "Elaborating entity \"Fp_Sub_altpriority_encoder_e48\" for hierarchy \"Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt\"" {  } { { "Fp_Sub.v" "trailing_zeros_cnt" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 1329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248663669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Sub_altpriority_encoder_fj8 Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21 " "Elaborating entity \"Fp_Sub_altpriority_encoder_fj8\" for hierarchy \"Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21\"" {  } { { "Fp_Sub.v" "altpriority_encoder21" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 697 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248663681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Sub_altpriority_encoder_vh8 Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21\|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23 " "Elaborating entity \"Fp_Sub_altpriority_encoder_vh8\" for hierarchy \"Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21\|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23\"" {  } { { "Fp_Sub.v" "altpriority_encoder23" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248663693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Sub_altpriority_encoder_qh8 Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21\|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23\|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25 " "Elaborating entity \"Fp_Sub_altpriority_encoder_qh8\" for hierarchy \"Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21\|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23\|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25\"" {  } { { "Fp_Sub.v" "altpriority_encoder25" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 518 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248663705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Sub_altpriority_encoder_nh8 Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21\|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23\|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25\|Fp_Sub_altpriority_encoder_nh8:altpriority_encoder27 " "Elaborating entity \"Fp_Sub_altpriority_encoder_nh8\" for hierarchy \"Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Sub_altpriority_encoder_fj8:altpriority_encoder21\|Fp_Sub_altpriority_encoder_vh8:altpriority_encoder23\|Fp_Sub_altpriority_encoder_qh8:altpriority_encoder25\|Fp_Sub_altpriority_encoder_nh8:altpriority_encoder27\"" {  } { { "Fp_Sub.v" "altpriority_encoder27" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248663716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Sub_altpriority_encoder_f48 Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Sub_altpriority_encoder_f48:altpriority_encoder22 " "Elaborating entity \"Fp_Sub_altpriority_encoder_f48\" for hierarchy \"Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Sub_altpriority_encoder_f48:altpriority_encoder22\"" {  } { { "Fp_Sub.v" "altpriority_encoder22" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248663829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Sub_altpriority_encoder_v28 Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Sub_altpriority_encoder_f48:altpriority_encoder22\|Fp_Sub_altpriority_encoder_v28:altpriority_encoder30 " "Elaborating entity \"Fp_Sub_altpriority_encoder_v28\" for hierarchy \"Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Sub_altpriority_encoder_f48:altpriority_encoder22\|Fp_Sub_altpriority_encoder_v28:altpriority_encoder30\"" {  } { { "Fp_Sub.v" "altpriority_encoder30" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248663905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Sub_altpriority_encoder_q28 Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Sub_altpriority_encoder_f48:altpriority_encoder22\|Fp_Sub_altpriority_encoder_v28:altpriority_encoder30\|Fp_Sub_altpriority_encoder_q28:altpriority_encoder32 " "Elaborating entity \"Fp_Sub_altpriority_encoder_q28\" for hierarchy \"Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Sub_altpriority_encoder_f48:altpriority_encoder22\|Fp_Sub_altpriority_encoder_v28:altpriority_encoder30\|Fp_Sub_altpriority_encoder_q28:altpriority_encoder32\"" {  } { { "Fp_Sub.v" "altpriority_encoder32" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 645 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248663945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Sub_altpriority_encoder_n28 Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Sub_altpriority_encoder_f48:altpriority_encoder22\|Fp_Sub_altpriority_encoder_v28:altpriority_encoder30\|Fp_Sub_altpriority_encoder_q28:altpriority_encoder32\|Fp_Sub_altpriority_encoder_n28:altpriority_encoder34 " "Elaborating entity \"Fp_Sub_altpriority_encoder_n28\" for hierarchy \"Chaos_Code:c0\|Fp_Sub:sub_1\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|Fp_Sub_altpriority_encoder_e48:trailing_zeros_cnt\|Fp_Sub_altpriority_encoder_f48:altpriority_encoder22\|Fp_Sub_altpriority_encoder_v28:altpriority_encoder30\|Fp_Sub_altpriority_encoder_q28:altpriority_encoder32\|Fp_Sub_altpriority_encoder_n28:altpriority_encoder34\"" {  } { { "Fp_Sub.v" "altpriority_encoder34" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Sub.v" 617 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248663966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Mul Chaos_Code:c0\|Fp_Mul:mul_1 " "Elaborating entity \"Fp_Mul\" for hierarchy \"Chaos_Code:c0\|Fp_Mul:mul_1\"" {  } { { "Chaos_Code.v" "mul_1" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Chaos_Code.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Fp_Mul_altfp_mult_fkn Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component " "Elaborating entity \"Fp_Mul_altfp_mult_fkn\" for hierarchy \"Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\"" {  } { { "Fp_Mul.v" "Fp_Mul_altfp_mult_fkn_component" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Mul.v" 529 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "Fp_Mul.v" "exp_add_adder" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Mul.v" 376 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667093 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder " "Elaborated megafunction instantiation \"Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\"" {  } { { "Fp_Mul.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Mul.v" 376 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667100 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder " "Instantiated megafunction \"Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Parameter \"lpm_width\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667100 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667100 ""}  } { { "Fp_Mul.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Mul.v" 376 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248667100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_a9e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_a9e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_a9e " "Found entity 1: add_sub_a9e" {  } { { "db/add_sub_a9e.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/add_sub_a9e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248667145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248667145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_a9e Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\|add_sub_a9e:auto_generated " "Elaborating entity \"add_sub_a9e\" for hierarchy \"Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:exp_add_adder\|add_sub_a9e:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "Fp_Mul.v" "exp_adj_adder" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Mul.v" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667156 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder " "Elaborated megafunction instantiation \"Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\"" {  } { { "Fp_Mul.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Mul.v" 400 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667162 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder " "Instantiated megafunction \"Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667162 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667162 ""}  } { { "Fp_Mul.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Mul.v" 400 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248667162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kka.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kka.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kka " "Found entity 1: add_sub_kka" {  } { { "db/add_sub_kka.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/add_sub_kka.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248667207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248667207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_kka Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\|add_sub_kka:auto_generated " "Elaborating entity \"add_sub_kka\" for hierarchy \"Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:exp_adj_adder\|add_sub_kka:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "Fp_Mul.v" "exp_bias_subtr" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Mul.v" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667218 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr " "Elaborated megafunction instantiation \"Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\"" {  } { { "Fp_Mul.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Mul.v" 423 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr " "Instantiated megafunction \"Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction SUB " "Parameter \"lpm_direction\" = \"SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 10 " "Parameter \"lpm_width\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667225 ""}  } { { "Fp_Mul.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Mul.v" 423 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248667225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_idg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_idg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_idg " "Found entity 1: add_sub_idg" {  } { { "db/add_sub_idg.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/add_sub_idg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248667270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248667270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_idg Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated " "Elaborating entity \"add_sub_idg\" for hierarchy \"Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:exp_bias_subtr\|add_sub_idg:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder " "Elaborating entity \"lpm_add_sub\" for hierarchy \"Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\"" {  } { { "Fp_Mul.v" "man_round_adder" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Mul.v" 449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667280 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder " "Elaborated megafunction instantiation \"Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\"" {  } { { "Fp_Mul.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Mul.v" 449 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667287 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder " "Instantiated megafunction \"Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 0 " "Parameter \"lpm_pipeline\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 25 " "Parameter \"lpm_width\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667287 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_add_sub " "Parameter \"lpm_type\" = \"lpm_add_sub\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667287 ""}  } { { "Fp_Mul.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Mul.v" 449 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248667287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bmb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bmb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bmb " "Found entity 1: add_sub_bmb" {  } { { "db/add_sub_bmb.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/add_sub_bmb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248667332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248667332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_bmb Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated " "Elaborating entity \"add_sub_bmb\" for hierarchy \"Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_add_sub:man_round_adder\|add_sub_bmb:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_mult:man_product2_mult " "Elaborating entity \"lpm_mult\" for hierarchy \"Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\"" {  } { { "Fp_Mul.v" "man_product2_mult" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Mul.v" 471 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_mult:man_product2_mult " "Elaborated megafunction instantiation \"Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\"" {  } { { "Fp_Mul.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Mul.v" 471 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667369 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_mult:man_product2_mult " "Instantiated megafunction \"Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 2 " "Parameter \"lpm_pipeline\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 24 " "Parameter \"lpm_widtha\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 24 " "Parameter \"lpm_widthb\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 48 " "Parameter \"lpm_widthp\" = \"48\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type lpm_mult " "Parameter \"lpm_type\" = \"lpm_mult\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667369 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667369 ""}  } { { "Fp_Mul.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Fp_Mul.v" 471 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248667369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_ncs.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_ncs.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_ncs " "Found entity 1: mult_ncs" {  } { { "db/mult_ncs.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/mult_ncs.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248667415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248667415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_ncs Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\|mult_ncs:auto_generated " "Elaborating entity \"mult_ncs\" for hierarchy \"Chaos_Code:c0\|Fp_Mul:mul_1\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|lpm_mult:man_product2_mult\|mult_ncs:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control Sdram_Control:u1 " "Elaborating entity \"Sdram_Control\" for hierarchy \"Sdram_Control:u1\"" {  } { { "de1_soc_golden_top.v" "u1" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667652 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control.v(309) " "Verilog HDL assignment warning at Sdram_Control.v(309): truncated value with size 32 to match size of target (10)" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248667656 "|DE1_SOC_golden_top|Sdram_Control:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll0 Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst " "Elaborating entity \"sdram_pll0\" for hierarchy \"Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\"" {  } { { "Sdram_Control/Sdram_Control.v" "sdram_pll0_inst" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdram_pll0_0002 Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst " "Elaborating entity \"sdram_pll0_0002\" for hierarchy \"Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\"" {  } { { "Sdram_Control/sdram_pll0.v" "sdram_pll0_inst" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/sdram_pll0.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\"" {  } { { "Sdram_Control/sdram_pll0/sdram_pll0_0002.v" "altera_pll_i" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/sdram_pll0/sdram_pll0_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667690 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1536248667711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\"" {  } { { "Sdram_Control/sdram_pll0/sdram_pll0_0002.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/sdram_pll0/sdram_pll0_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667719 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 100.000000 MHz " "Parameter \"output_clock_frequency1\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 -3000 ps " "Parameter \"phase_shift1\" = \"-3000 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248667720 ""}  } { { "Sdram_Control/sdram_pll0/sdram_pll0_0002.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/sdram_pll0/sdram_pll0_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248667720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control:u1\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control:u1\|control_interface:control1\"" {  } { { "Sdram_Control/Sdram_Control.v" "control1" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667723 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(120) " "Verilog HDL assignment warning at control_interface.v(120): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/control_interface.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248667724 "|DE1_SOC_golden_top|Sdram_Control:u1|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(125) " "Verilog HDL assignment warning at control_interface.v(125): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/control_interface.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248667724 "|DE1_SOC_golden_top|Sdram_Control:u1|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(150) " "Verilog HDL assignment warning at control_interface.v(150): truncated value with size 32 to match size of target (16)" {  } { { "Sdram_Control/control_interface.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/control_interface.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248667725 "|DE1_SOC_golden_top|Sdram_Control:u1|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control:u1\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control:u1\|command:command1\"" {  } { { "Sdram_Control/Sdram_Control.v" "command1" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667735 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1536248667738 "|DE1_SOC_golden_top|Sdram_Control:u1|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1536248667738 "|DE1_SOC_golden_top|Sdram_Control:u1|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(239) " "Verilog HDL Always Construct warning at command.v(239): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "Sdram_Control/command.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/command.v" 239 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1536248667738 "|DE1_SOC_golden_top|Sdram_Control:u1|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control:u1\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control:u1\|sdr_data_path:data_path1\"" {  } { { "Sdram_Control/Sdram_Control.v" "data_path1" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667748 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(26) " "Verilog HDL assignment warning at sdr_data_path.v(26): truncated value with size 32 to match size of target (2)" {  } { { "Sdram_Control/sdr_data_path.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/sdr_data_path.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1536248667749 "|DE1_SOC_golden_top|Sdram_Control:u1|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_WR_FIFO Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1 " "Elaborating entity \"Sdram_WR_FIFO\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\"" {  } { { "Sdram_Control/Sdram_Control.v" "write_fifo1" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248667760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "dcfifo_component" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248668051 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248668057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248668057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M10K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248668057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248668057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248668057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248668057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248668057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248668057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248668057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 4 " "Parameter \"rdsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248668057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_aclr_synch OFF " "Parameter \"read_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248668057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248668057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248668057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "write_aclr_synch OFF " "Parameter \"write_aclr_synch\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248668057 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 4 " "Parameter \"wrsync_delaypipe\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248668057 ""}  } { { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248668057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_bg02.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_bg02.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_bg02 " "Found entity 1: dcfifo_bg02" {  } { { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 41 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248668105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248668105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_bg02 Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated " "Elaborating entity \"dcfifo_bg02\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248668106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_oab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_oab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_oab " "Found entity 1: a_gray2bin_oab" {  } { { "db/a_gray2bin_oab.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/a_gray2bin_oab.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248668119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248668119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_oab Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_oab\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_gray2bin_oab:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_bg02.tdf" "rdptr_g_gray2bin" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248668120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_nv6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_nv6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_nv6 " "Found entity 1: a_graycounter_nv6" {  } { { "db/a_graycounter_nv6.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/a_graycounter_nv6.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248668171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248668171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_nv6 Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_graycounter_nv6:rdptr_g1p " "Elaborating entity \"a_graycounter_nv6\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_graycounter_nv6:rdptr_g1p\"" {  } { { "db/dcfifo_bg02.tdf" "rdptr_g1p" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248668173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_jdc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_jdc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_jdc " "Found entity 1: a_graycounter_jdc" {  } { { "db/a_graycounter_jdc.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/a_graycounter_jdc.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248668220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248668220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_jdc Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_graycounter_jdc:wrptr_g1p " "Elaborating entity \"a_graycounter_jdc\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|a_graycounter_jdc:wrptr_g1p\"" {  } { { "db/dcfifo_bg02.tdf" "wrptr_g1p" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248668221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d3f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d3f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d3f1 " "Found entity 1: altsyncram_d3f1" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248668272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248668272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_d3f1 Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram " "Elaborating entity \"altsyncram_d3f1\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\"" {  } { { "db/dcfifo_bg02.tdf" "fifo_ram" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248668274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_oe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_oe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_oe9 " "Found entity 1: dffpipe_oe9" {  } { { "db/dffpipe_oe9.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dffpipe_oe9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248668291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248668291 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_oe9 Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|dffpipe_oe9:rs_brp " "Elaborating entity \"dffpipe_oe9\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|dffpipe_oe9:rs_brp\"" {  } { { "db/dcfifo_bg02.tdf" "rs_brp" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 69 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248668292 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_8pl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_8pl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_8pl " "Found entity 1: alt_synch_pipe_8pl" {  } { { "db/alt_synch_pipe_8pl.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/alt_synch_pipe_8pl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248668304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248668304 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_8pl Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_8pl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_8pl\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\"" {  } { { "db/dcfifo_bg02.tdf" "rs_dgwp" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 71 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248668305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_ve9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_ve9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_ve9 " "Found entity 1: dffpipe_ve9" {  } { { "db/dffpipe_ve9.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dffpipe_ve9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248668315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248668315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_ve9 Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_ve9:dffpipe13 " "Elaborating entity \"dffpipe_ve9\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_8pl:rs_dgwp\|dffpipe_ve9:dffpipe13\"" {  } { { "db/alt_synch_pipe_8pl.tdf" "dffpipe13" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/alt_synch_pipe_8pl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248668317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_dpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_dpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_dpl " "Found entity 1: alt_synch_pipe_dpl" {  } { { "db/alt_synch_pipe_dpl.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/alt_synch_pipe_dpl.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248668331 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248668331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_dpl Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_dpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_dpl\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\"" {  } { { "db/dcfifo_bg02.tdf" "ws_dgrp" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 74 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248668332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0f9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0f9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0f9 " "Found entity 1: dffpipe_0f9" {  } { { "db/dffpipe_0f9.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dffpipe_0f9.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248668342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248668342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0f9 Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_0f9:dffpipe16 " "Elaborating entity \"dffpipe_0f9\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|alt_synch_pipe_dpl:ws_dgrp\|dffpipe_0f9:dffpipe16\"" {  } { { "db/alt_synch_pipe_dpl.tdf" "dffpipe16" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/alt_synch_pipe_dpl.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248668344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_906.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_906.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_906 " "Found entity 1: cmpr_906" {  } { { "db/cmpr_906.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/cmpr_906.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248668390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248668390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_906 Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|cmpr_906:rdempty_eq_comp " "Elaborating entity \"cmpr_906\" for hierarchy \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|cmpr_906:rdempty_eq_comp\"" {  } { { "db/dcfifo_bg02.tdf" "rdempty_eq_comp" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 81 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248668392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_RD_FIFO Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1 " "Elaborating entity \"Sdram_RD_FIFO\" for hierarchy \"Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\"" {  } { { "Sdram_Control/Sdram_Control.v" "read_fifo1" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 241 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248668409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RW_Test RW_Test:u2 " "Elaborating entity \"RW_Test\" for hierarchy \"RW_Test:u2\"" {  } { { "de1_soc_golden_top.v" "u2" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248668733 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "iDONE RW_Test.v(373) " "Verilog HDL or VHDL warning at RW_Test.v(373): object \"iDONE\" assigned a value but never read" {  } { { "v/RW_Test.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/v/RW_Test.v" 373 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1536248668734 "|DE1_SOC_golden_top|RW_Test:u2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_cipher_top RW_Test:u2\|aes_cipher_top:uut " "Elaborating entity \"aes_cipher_top\" for hierarchy \"RW_Test:u2\|aes_cipher_top:uut\"" {  } { { "v/RW_Test.v" "uut" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/v/RW_Test.v" 386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248668873 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_key_expand_128 RW_Test:u2\|aes_cipher_top:uut\|aes_key_expand_128:u0 " "Elaborating entity \"aes_key_expand_128\" for hierarchy \"RW_Test:u2\|aes_cipher_top:uut\|aes_key_expand_128:u0\"" {  } { { "aes_cipher_top.v" "u0" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/aes_cipher_top.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248668926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_sbox RW_Test:u2\|aes_cipher_top:uut\|aes_key_expand_128:u0\|aes_sbox:u0 " "Elaborating entity \"aes_sbox\" for hierarchy \"RW_Test:u2\|aes_cipher_top:uut\|aes_key_expand_128:u0\|aes_sbox:u0\"" {  } { { "aes_key_expand_128.v" "u0" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/aes_key_expand_128.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248668945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aes_rcon RW_Test:u2\|aes_cipher_top:uut\|aes_key_expand_128:u0\|aes_rcon:r0 " "Elaborating entity \"aes_rcon\" for hierarchy \"RW_Test:u2\|aes_cipher_top:uut\|aes_key_expand_128:u0\|aes_rcon:r0\"" {  } { { "aes_key_expand_128.v" "r0" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/aes_key_expand_128.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248668955 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_u0 " "Elaborating entity \"pll\" for hierarchy \"pll:pll_u0\"" {  } { { "de1_soc_golden_top.v" "pll_u0" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248668976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_0002 pll:pll_u0\|pll_0002:pll_inst " "Elaborating entity \"pll_0002\" for hierarchy \"pll:pll_u0\|pll_0002:pll_inst\"" {  } { { "v/pll.v" "pll_inst" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/v/pll.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248668979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll pll:pll_u0\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"pll:pll_u0\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "v/pll/pll_0002.v" "altera_pll_i" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/v/pll/pll_0002.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248668983 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1536248669004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_u0\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"pll:pll_u0\|pll_0002:pll_inst\|altera_pll:altera_pll_i\"" {  } { { "v/pll/pll_0002.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/v/pll/pll_0002.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248669012 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_u0\|pll_0002:pll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"pll:pll_u0\|pll_0002:pll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 2 " "Parameter \"number_of_clocks\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 100.000000 MHz " "Parameter \"output_clock_frequency0\" = \"100.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 200.000000 MHz " "Parameter \"output_clock_frequency1\" = \"200.000000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248669012 ""}  } { { "v/pll/pll_0002.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/v/pll/pll_0002.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248669012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0l84.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0l84.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0l84 " "Found entity 1: altsyncram_0l84" {  } { { "db/altsyncram_0l84.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_0l84.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248677264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248677264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_hlc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_hlc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_hlc " "Found entity 1: mux_hlc" {  } { { "db/mux_hlc.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/mux_hlc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248677531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248677531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248677611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248677611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_lai.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_lai.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_lai " "Found entity 1: cntr_lai" {  } { { "db/cntr_lai.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/cntr_lai.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248677701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248677701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_g9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_g9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_g9c " "Found entity 1: cmpr_g9c" {  } { { "db/cmpr_g9c.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/cmpr_g9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248677751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248677751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_a2j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_a2j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_a2j " "Found entity 1: cntr_a2j" {  } { { "db/cntr_a2j.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/cntr_a2j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248677821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248677821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_69i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_69i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_69i " "Found entity 1: cntr_69i" {  } { { "db/cntr_69i.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/cntr_69i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248677923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248677923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248677973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248677973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248678043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248678043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248678091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248678091 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248678796 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1536248679547 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.09.06.23:44:43 Progress: Loading sld0c8888fe/alt_sld_fab_wrapper_hw.tcl " "2018.09.06.23:44:43 Progress: Loading sld0c8888fe/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248683891 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248686215 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248686371 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248688003 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248688119 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248688238 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248688379 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248688386 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248688386 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1536248689062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c8888fe/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c8888fe/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0c8888fe/alt_sld_fab.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/ip/sld0c8888fe/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248689339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248689339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248689447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248689447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248689450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248689450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248689528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248689528 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248689631 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248689631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248689631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/ip/sld0c8888fe/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248689716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248689716 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 74 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 241 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 106 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 241 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 138 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 241 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 170 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 241 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 202 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 241 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 234 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 241 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 266 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 241 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 298 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 241 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 330 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 241 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 362 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 241 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 394 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 241 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 426 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 241 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 458 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 241 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 490 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 241 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 522 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 241 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_ior1:auto_generated\|q_b\[20\] " "Synthesized away node \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_ior1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_ior1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_ior1.tdf" 682 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 433 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_ior1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_ior1:auto_generated\|q_b\[21\] " "Synthesized away node \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_ior1:auto_generated\|q_b\[21\]\"" {  } { { "db/altsyncram_ior1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_ior1.tdf" 714 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 433 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_ior1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_o4s1:auto_generated\|q_b\[24\] " "Synthesized away node \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_o4s1:auto_generated\|q_b\[24\]\"" {  } { { "db/altsyncram_o4s1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_o4s1.tdf" 810 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 433 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_o4s1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_o4s1:auto_generated\|q_b\[25\] " "Synthesized away node \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_o4s1:auto_generated\|q_b\[25\]\"" {  } { { "db/altsyncram_o4s1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_o4s1.tdf" 842 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 433 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_o4s1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_o4s1:auto_generated\|q_b\[26\] " "Synthesized away node \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_o4s1:auto_generated\|q_b\[26\]\"" {  } { { "db/altsyncram_o4s1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_o4s1.tdf" 874 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 433 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_o4s1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_o4s1:auto_generated\|q_b\[27\] " "Synthesized away node \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_o4s1:auto_generated\|q_b\[27\]\"" {  } { { "db/altsyncram_o4s1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_o4s1.tdf" 906 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 433 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_o4s1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_o4s1:auto_generated\|q_b\[28\] " "Synthesized away node \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_o4s1:auto_generated\|q_b\[28\]\"" {  } { { "db/altsyncram_o4s1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_o4s1.tdf" 938 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 433 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_o4s1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_o4s1:auto_generated\|q_b\[29\] " "Synthesized away node \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_o4s1:auto_generated\|q_b\[29\]\"" {  } { { "db/altsyncram_o4s1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_o4s1.tdf" 970 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 433 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_o4s1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_o4s1:auto_generated\|q_b\[30\] " "Synthesized away node \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_o4s1:auto_generated\|q_b\[30\]\"" {  } { { "db/altsyncram_o4s1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_o4s1.tdf" 1002 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 433 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_o4s1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_o4s1:auto_generated\|q_b\[31\] " "Synthesized away node \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:\\read_used_gen_gen:rdata_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_o4s1:auto_generated\|q_b\[31\]\"" {  } { { "db/altsyncram_o4s1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_o4s1.tdf" 1034 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 461 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 433 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:ead_used_gen_gen:rdata_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_o4s1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst\|scfifo:scfifo_component\|scfifo_6ve1:auto_generated\|a_dpfifo_m591:dpfifo\|altsyncram_jhn1:FIFOram\|q_b\[5\] " "Synthesized away node \"soc_system:u0\|log_generator:log_generate_0\|log_fifo:log_fifo_inst\|scfifo:scfifo_component\|scfifo_6ve1:auto_generated\|a_dpfifo_m591:dpfifo\|altsyncram_jhn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_jhn1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_jhn1.tdf" 200 2 0 } } { "db/a_dpfifo_m591.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/a_dpfifo_m591.tdf" 45 2 0 } } { "db/scfifo_6ve1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/scfifo_6ve1.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "soc_system/synthesis/submodules/log_fifo.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/log_fifo.v" 77 0 0 } } { "soc_system/synthesis/submodules/log_generator.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/log_generator.v" 71 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 306 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|soc_system:u0|log_generator:log_generate_0|log_fifo:log_fifo_inst|scfifo:scfifo_component|scfifo_6ve1:auto_generated|a_dpfifo_m591:dpfifo|altsyncram_jhn1:FIFOram|ram_block1a5"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1536248694598 ""} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "PLL " "Synthesized away the following PLL node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pll:pll_u0\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\] " "Synthesized away node \"pll:pll_u0\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]\"" {  } { { "altera_pll.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } } { "v/pll/pll_0002.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/v/pll/pll_0002.v" 88 0 0 } } { "v/pll.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/v/pll.v" 22 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 458 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248694598 "|DE1_SOC_golden_top|pll:pll_u0|pll_0002:pll_inst|altera_pll:altera_pll_i|general[1].gpll"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1536248694598 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1536248694598 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248702249 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_ior1:auto_generated\|q_b\[51\] " "Synthesized away node \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_ior1:auto_generated\|q_b\[51\]\"" {  } { { "db/altsyncram_ior1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_ior1.tdf" 1674 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 433 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248720212 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_ior1:auto_generated|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_ior1:auto_generated\|q_b\[50\] " "Synthesized away node \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_ior1:auto_generated\|q_b\[50\]\"" {  } { { "db/altsyncram_ior1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_ior1.tdf" 1642 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 433 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248720212 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_ior1:auto_generated|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_ior1:auto_generated\|q_b\[49\] " "Synthesized away node \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_ior1:auto_generated\|q_b\[49\]\"" {  } { { "db/altsyncram_ior1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_ior1.tdf" 1610 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 433 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248720212 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_ior1:auto_generated|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_ior1:auto_generated\|q_b\[48\] " "Synthesized away node \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_ior1:auto_generated\|q_b\[48\]\"" {  } { { "db/altsyncram_ior1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_ior1.tdf" 1578 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 433 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248720212 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_ior1:auto_generated|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_ior1:auto_generated\|q_b\[47\] " "Synthesized away node \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_ior1:auto_generated\|q_b\[47\]\"" {  } { { "db/altsyncram_ior1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_ior1.tdf" 1546 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 433 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248720212 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_ior1:auto_generated|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_ior1:auto_generated\|q_b\[46\] " "Synthesized away node \"soc_system:u0\|alt_vipvfr131_vfr:alt_vip_vfr_0\|alt_vipvfr131_prc:prc\|alt_vipvfr131_prc_read_master:read_master\|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo\|alt_vipvfr131_common_general_fifo:cmd_fifo\|alt_vipvfr131_common_ram_fifo:\\dual_clock_or_large_gen:ram_fifo\|altsyncram:ram\|altsyncram_ior1:auto_generated\|q_b\[46\]\"" {  } { { "db/altsyncram_ior1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_ior1.tdf" 1514 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_ram_fifo.vhd" 144 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_general_fifo.vhd" 234 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_common_avalon_mm_bursting_master_fifo.vhd" 573 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc_read_master.v" 158 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_prc.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_prc.v" 198 0 0 } } { "soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipvfr131_vfr.v" 148 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/soc_system.v" 433 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 352 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248720212 "|DE1_SOC_golden_top|soc_system:u0|alt_vipvfr131_vfr:alt_vip_vfr_0|alt_vipvfr131_prc:prc|alt_vipvfr131_prc_read_master:read_master|alt_vipvfr131_common_avalon_mm_bursting_master_fifo:master_fifo|alt_vipvfr131_common_general_fifo:cmd_fifo|alt_vipvfr131_common_ram_fifo:dual_clock_or_large_gen:ram_fifo|altsyncram:ram|altsyncram_ior1:auto_generated|ram_block1a46"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1536248720212 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1536248720212 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 25 " "Parameter WIDTH_A set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 25 " "Parameter WIDTH_B set to 25" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 16 " "Parameter WIDTH_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 3 " "Parameter WIDTHAD_A set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 8 " "Parameter NUMWORDS_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 16 " "Parameter WIDTH_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 3 " "Parameter WIDTHAD_B set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 8 " "Parameter NUMWORDS_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Chaos_Code:c0\|Fp_Sub:sub_5\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|infinite_output_sign_dffe2_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Chaos_Code:c0\|Fp_Sub:sub_5\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|infinite_output_sign_dffe2_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 26 " "Parameter WIDTH set to 26" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "Chaos_Code:c0\|Fp_Mul:mul_5\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|sign_node_ff1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"Chaos_Code:c0\|Fp_Mul:mul_5\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|sign_node_ff1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 13 " "Parameter WIDTH set to 13" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "POWER_UP_STATE DONT_CARE " "Parameter POWER_UP_STATE set to DONT_CARE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1536248721622 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248721622 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1536248721622 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248721669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_avalon_st_adapter:avalon_st_adapter\|soc_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|soc_system_avalon_st_adapter_timing_adapter_0_fifo:soc_system_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 25 " "Parameter \"WIDTH_A\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 25 " "Parameter \"WIDTH_B\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721669 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248721669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_40n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_40n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_40n1 " "Found entity 1: altsyncram_40n1" {  } { { "db/altsyncram_40n1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_40n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248721717 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248721717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248721748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"soc_system:u0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 16 " "Parameter \"WIDTH_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 3 " "Parameter \"WIDTHAD_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 8 " "Parameter \"NUMWORDS_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 16 " "Parameter \"WIDTH_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 3 " "Parameter \"WIDTHAD_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 8 " "Parameter \"NUMWORDS_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721748 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248721748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_50n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_50n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_50n1 " "Found entity 1: altsyncram_50n1" {  } { { "db/altsyncram_50n1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_50n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248721795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248721795 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Chaos_Code:c0\|Fp_Sub:sub_5\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|altshift_taps:infinite_output_sign_dffe2_rtl_0 " "Elaborated megafunction instantiation \"Chaos_Code:c0\|Fp_Sub:sub_5\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|altshift_taps:infinite_output_sign_dffe2_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248721906 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Chaos_Code:c0\|Fp_Sub:sub_5\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|altshift_taps:infinite_output_sign_dffe2_rtl_0 " "Instantiated megafunction \"Chaos_Code:c0\|Fp_Sub:sub_5\|Fp_Sub_altfp_add_sub_oui:Fp_Sub_altfp_add_sub_oui_component\|altshift_taps:infinite_output_sign_dffe2_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 26 " "Parameter \"WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721906 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248721906 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248721906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_vuu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_vuu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_vuu " "Found entity 1: shift_taps_vuu" {  } { { "db/shift_taps_vuu.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/shift_taps_vuu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248721953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248721953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nr91 " "Found entity 1: altsyncram_nr91" {  } { { "db/altsyncram_nr91.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_nr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248722000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248722000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_phf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_phf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_phf " "Found entity 1: cntr_phf" {  } { { "db/cntr_phf.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/cntr_phf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248722064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248722064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Chaos_Code:c0\|Fp_Mul:mul_5\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|altshift_taps:sign_node_ff1_rtl_0 " "Elaborated megafunction instantiation \"Chaos_Code:c0\|Fp_Mul:mul_5\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|altshift_taps:sign_node_ff1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248722167 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Chaos_Code:c0\|Fp_Mul:mul_5\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|altshift_taps:sign_node_ff1_rtl_0 " "Instantiated megafunction \"Chaos_Code:c0\|Fp_Mul:mul_5\|Fp_Mul_altfp_mult_fkn:Fp_Mul_altfp_mult_fkn_component\|altshift_taps:sign_node_ff1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248722167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248722167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 13 " "Parameter \"WIDTH\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248722167 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_STATE DONT_CARE " "Parameter \"POWER_UP_STATE\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1536248722167 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1536248722167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_quu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_quu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_quu " "Found entity 1: shift_taps_quu" {  } { { "db/shift_taps_quu.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/shift_taps_quu.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248722207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248722207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dr91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dr91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dr91 " "Found entity 1: altsyncram_dr91" {  } { { "db/altsyncram_dr91.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_dr91.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248722254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248722254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ohf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ohf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ohf " "Found entity 1: cntr_ohf" {  } { { "db/cntr_ohf.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/cntr_ohf.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248722300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248722300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a9c " "Found entity 1: cmpr_a9c" {  } { { "db/cmpr_a9c.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/cmpr_a9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1536248722361 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248722361 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Signal Tap " "\"Signal Tap\" will use the OpenCore Plus Hardware Evaluation feature" {  } {  } 0 12190 "\"%1!s!\" will use the OpenCore Plus Hardware Evaluation feature" 0 0 "Design Software" 0 -1 1536248728153 ""}  } {  } 0 12188 "OpenCore Plus Hardware Evaluation feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1536248728153 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports OpenCore Plus feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "alt_vip_mix " "Messages from megafunction that supports OpenCore Plus feature alt_vip_mix" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "Alpha Blending Mixer MegaCore will be disabled after the timeout is reached " "Alpha Blending Mixer MegaCore will be disabled after the timeout is reached" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1536248728387 ""}  } {  } 0 265073 "Messages from megafunction that supports OpenCore Plus feature %1!s!" 0 0 "Design Software" 0 -1 1536248728387 ""}  } {  } 0 265072 "Messages from megafunction that supports OpenCore Plus feature" 0 0 "Analysis & Synthesis" 0 -1 1536248728387 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports OpenCore Plus feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports OpenCore Plus feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1536248728387 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports OpenCore Plus feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1536248728387 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "47 " "47 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1536248728449 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 47 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 50 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 82 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "bidirectional pin \"GPIO_0\[0\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "bidirectional pin \"GPIO_0\[1\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "bidirectional pin \"GPIO_0\[2\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "bidirectional pin \"GPIO_0\[3\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "bidirectional pin \"GPIO_0\[4\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "bidirectional pin \"GPIO_0\[5\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "bidirectional pin \"GPIO_0\[6\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "bidirectional pin \"GPIO_0\[7\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "bidirectional pin \"GPIO_0\[8\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "bidirectional pin \"GPIO_0\[9\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "bidirectional pin \"GPIO_0\[10\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "bidirectional pin \"GPIO_0\[11\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "bidirectional pin \"GPIO_0\[12\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "bidirectional pin \"GPIO_0\[13\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[14\] " "bidirectional pin \"GPIO_0\[14\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[15\] " "bidirectional pin \"GPIO_0\[15\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "bidirectional pin \"GPIO_0\[16\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "bidirectional pin \"GPIO_0\[17\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[18\] " "bidirectional pin \"GPIO_0\[18\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[19\] " "bidirectional pin \"GPIO_0\[19\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[20\] " "bidirectional pin \"GPIO_0\[20\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[21\] " "bidirectional pin \"GPIO_0\[21\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[22\] " "bidirectional pin \"GPIO_0\[22\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[23\] " "bidirectional pin \"GPIO_0\[23\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[24\] " "bidirectional pin \"GPIO_0\[24\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[25\] " "bidirectional pin \"GPIO_0\[25\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[26\] " "bidirectional pin \"GPIO_0\[26\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[27\] " "bidirectional pin \"GPIO_0\[27\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[28\] " "bidirectional pin \"GPIO_0\[28\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[29\] " "bidirectional pin \"GPIO_0\[29\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[30\] " "bidirectional pin \"GPIO_0\[30\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[31\] " "bidirectional pin \"GPIO_0\[31\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[32\] " "bidirectional pin \"GPIO_0\[32\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[33\] " "bidirectional pin \"GPIO_0\[33\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[34\] " "bidirectional pin \"GPIO_0\[34\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[35\] " "bidirectional pin \"GPIO_0\[35\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[0\] " "bidirectional pin \"GPIO_1\[0\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[1\] " "bidirectional pin \"GPIO_1\[1\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[2\] " "bidirectional pin \"GPIO_1\[2\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[3\] " "bidirectional pin \"GPIO_1\[3\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[4\] " "bidirectional pin \"GPIO_1\[4\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[5\] " "bidirectional pin \"GPIO_1\[5\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[6\] " "bidirectional pin \"GPIO_1\[6\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[7\] " "bidirectional pin \"GPIO_1\[7\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[8\] " "bidirectional pin \"GPIO_1\[8\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[9\] " "bidirectional pin \"GPIO_1\[9\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[10\] " "bidirectional pin \"GPIO_1\[10\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[11\] " "bidirectional pin \"GPIO_1\[11\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[12\] " "bidirectional pin \"GPIO_1\[12\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[13\] " "bidirectional pin \"GPIO_1\[13\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[14\] " "bidirectional pin \"GPIO_1\[14\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[15\] " "bidirectional pin \"GPIO_1\[15\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[16\] " "bidirectional pin \"GPIO_1\[16\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[17\] " "bidirectional pin \"GPIO_1\[17\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[18\] " "bidirectional pin \"GPIO_1\[18\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[19\] " "bidirectional pin \"GPIO_1\[19\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[20\] " "bidirectional pin \"GPIO_1\[20\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[21\] " "bidirectional pin \"GPIO_1\[21\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[22\] " "bidirectional pin \"GPIO_1\[22\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[23\] " "bidirectional pin \"GPIO_1\[23\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[24\] " "bidirectional pin \"GPIO_1\[24\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[25\] " "bidirectional pin \"GPIO_1\[25\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[26\] " "bidirectional pin \"GPIO_1\[26\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[27\] " "bidirectional pin \"GPIO_1\[27\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[28\] " "bidirectional pin \"GPIO_1\[28\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[29\] " "bidirectional pin \"GPIO_1\[29\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[30\] " "bidirectional pin \"GPIO_1\[30\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[31\] " "bidirectional pin \"GPIO_1\[31\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[32\] " "bidirectional pin \"GPIO_1\[32\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[33\] " "bidirectional pin \"GPIO_1\[33\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[34\] " "bidirectional pin \"GPIO_1\[34\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_1\[35\] " "bidirectional pin \"GPIO_1\[35\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 177 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 178 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 179 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 180 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "TD_CLK27 " "bidirectional pin \"TD_CLK27\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 185 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[0\] " "bidirectional pin \"USB_B2_DATA\[0\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 194 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[1\] " "bidirectional pin \"USB_B2_DATA\[1\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 194 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[2\] " "bidirectional pin \"USB_B2_DATA\[2\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 194 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[3\] " "bidirectional pin \"USB_B2_DATA\[3\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 194 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[4\] " "bidirectional pin \"USB_B2_DATA\[4\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 194 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[5\] " "bidirectional pin \"USB_B2_DATA\[5\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 194 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[6\] " "bidirectional pin \"USB_B2_DATA\[6\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 194 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_B2_DATA\[7\] " "bidirectional pin \"USB_B2_DATA\[7\]\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 194 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_SCL " "bidirectional pin \"USB_SCL\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 200 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "USB_SDA " "bidirectional pin \"USB_SDA\" has no driver" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 201 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1536248729088 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1536248729088 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DRAM_ADDR\[0\] DRAM_ADDR\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DRAM_ADDR\[0\]\" to the node \"DRAM_ADDR\[0\]\" into a wire" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DRAM_ADDR\[1\] DRAM_ADDR\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DRAM_ADDR\[1\]\" to the node \"DRAM_ADDR\[1\]\" into a wire" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DRAM_ADDR\[2\] DRAM_ADDR\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"DRAM_ADDR\[2\]\" to the node \"DRAM_ADDR\[2\]\" into a wire" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DRAM_ADDR\[3\] DRAM_ADDR\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"DRAM_ADDR\[3\]\" to the node \"DRAM_ADDR\[3\]\" into a wire" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DRAM_ADDR\[4\] DRAM_ADDR\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"DRAM_ADDR\[4\]\" to the node \"DRAM_ADDR\[4\]\" into a wire" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DRAM_ADDR\[5\] DRAM_ADDR\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"DRAM_ADDR\[5\]\" to the node \"DRAM_ADDR\[5\]\" into a wire" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DRAM_ADDR\[6\] DRAM_ADDR\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"DRAM_ADDR\[6\]\" to the node \"DRAM_ADDR\[6\]\" into a wire" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DRAM_ADDR\[7\] DRAM_ADDR\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"DRAM_ADDR\[7\]\" to the node \"DRAM_ADDR\[7\]\" into a wire" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DRAM_ADDR\[8\] DRAM_ADDR\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"DRAM_ADDR\[8\]\" to the node \"DRAM_ADDR\[8\]\" into a wire" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DRAM_ADDR\[9\] DRAM_ADDR\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"DRAM_ADDR\[9\]\" to the node \"DRAM_ADDR\[9\]\" into a wire" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DRAM_ADDR\[10\] DRAM_ADDR\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"DRAM_ADDR\[10\]\" to the node \"DRAM_ADDR\[10\]\" into a wire" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DRAM_ADDR\[11\] DRAM_ADDR\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"DRAM_ADDR\[11\]\" to the node \"DRAM_ADDR\[11\]\" into a wire" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DRAM_ADDR\[12\] DRAM_ADDR\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"DRAM_ADDR\[12\]\" to the node \"DRAM_ADDR\[12\]\" into a wire" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 65 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DRAM_BA\[0\] DRAM_BA\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"DRAM_BA\[0\]\" to the node \"DRAM_BA\[0\]\" into a wire" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 66 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DRAM_BA\[1\] DRAM_BA\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"DRAM_BA\[1\]\" to the node \"DRAM_BA\[1\]\" into a wire" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 66 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DRAM_CAS_N DRAM_CAS_N " "Converted the fanout from the always-enabled tri-state buffer \"DRAM_CAS_N\" to the node \"DRAM_CAS_N\" into a wire" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 67 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DRAM_CKE DRAM_CKE " "Converted the fanout from the always-enabled tri-state buffer \"DRAM_CKE\" to the node \"DRAM_CKE\" into a wire" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 68 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DRAM_CLK DRAM_CLK " "Converted the fanout from the always-enabled tri-state buffer \"DRAM_CLK\" to the node \"DRAM_CLK\" into a wire" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 69 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DRAM_CS_N DRAM_CS_N " "Converted the fanout from the always-enabled tri-state buffer \"DRAM_CS_N\" to the node \"DRAM_CS_N\" into a wire" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 70 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DRAM_LDQM DRAM_LDQM " "Converted the fanout from the always-enabled tri-state buffer \"DRAM_LDQM\" to the node \"DRAM_LDQM\" into a wire" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 72 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DRAM_RAS_N DRAM_RAS_N " "Converted the fanout from the always-enabled tri-state buffer \"DRAM_RAS_N\" to the node \"DRAM_RAS_N\" into a wire" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 73 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DRAM_UDQM DRAM_UDQM " "Converted the fanout from the always-enabled tri-state buffer \"DRAM_UDQM\" to the node \"DRAM_UDQM\" into a wire" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 74 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "DRAM_WE_N DRAM_WE_N " "Converted the fanout from the always-enabled tri-state buffer \"DRAM_WE_N\" to the node \"DRAM_WE_N\" into a wire" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 75 -1 0 } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Design Software" 0 -1 1536248729244 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Analysis & Synthesis" 0 -1 1536248729244 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "HPS_DRAM_DQ\[0\] soc_system:u0\|soc_system_sdram:sdram\|za_data\[0\] " "Converted the fan-out from the tri-state buffer \"HPS_DRAM_DQ\[0\]\" to the node \"soc_system:u0\|soc_system_sdram:sdram\|za_data\[0\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 377 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA_DRAM_DQ\[0\] Sdram_Control:u1\|mDATAOUT\[0\] " "Converted the fan-out from the tri-state buffer \"FPGA_DRAM_DQ\[0\]\" to the node \"Sdram_Control:u1\|mDATAOUT\[0\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 390 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "HPS_DRAM_DQ\[1\] soc_system:u0\|soc_system_sdram:sdram\|za_data\[1\] " "Converted the fan-out from the tri-state buffer \"HPS_DRAM_DQ\[1\]\" to the node \"soc_system:u0\|soc_system_sdram:sdram\|za_data\[1\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 377 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA_DRAM_DQ\[1\] DRAM_DQ\[1\] " "Converted the fan-out from the tri-state buffer \"FPGA_DRAM_DQ\[1\]\" to the node \"DRAM_DQ\[1\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 390 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "HPS_DRAM_DQ\[2\] soc_system:u0\|soc_system_sdram:sdram\|za_data\[2\] " "Converted the fan-out from the tri-state buffer \"HPS_DRAM_DQ\[2\]\" to the node \"soc_system:u0\|soc_system_sdram:sdram\|za_data\[2\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 377 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA_DRAM_DQ\[2\] DRAM_DQ\[2\] " "Converted the fan-out from the tri-state buffer \"FPGA_DRAM_DQ\[2\]\" to the node \"DRAM_DQ\[2\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 390 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "HPS_DRAM_DQ\[3\] soc_system:u0\|soc_system_sdram:sdram\|za_data\[3\] " "Converted the fan-out from the tri-state buffer \"HPS_DRAM_DQ\[3\]\" to the node \"soc_system:u0\|soc_system_sdram:sdram\|za_data\[3\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 377 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA_DRAM_DQ\[3\] DRAM_DQ\[3\] " "Converted the fan-out from the tri-state buffer \"FPGA_DRAM_DQ\[3\]\" to the node \"DRAM_DQ\[3\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 390 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "HPS_DRAM_DQ\[4\] soc_system:u0\|soc_system_sdram:sdram\|za_data\[4\] " "Converted the fan-out from the tri-state buffer \"HPS_DRAM_DQ\[4\]\" to the node \"soc_system:u0\|soc_system_sdram:sdram\|za_data\[4\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 377 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA_DRAM_DQ\[4\] DRAM_DQ\[4\] " "Converted the fan-out from the tri-state buffer \"FPGA_DRAM_DQ\[4\]\" to the node \"DRAM_DQ\[4\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 390 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "HPS_DRAM_DQ\[5\] soc_system:u0\|soc_system_sdram:sdram\|za_data\[5\] " "Converted the fan-out from the tri-state buffer \"HPS_DRAM_DQ\[5\]\" to the node \"soc_system:u0\|soc_system_sdram:sdram\|za_data\[5\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 377 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA_DRAM_DQ\[5\] DRAM_DQ\[5\] " "Converted the fan-out from the tri-state buffer \"FPGA_DRAM_DQ\[5\]\" to the node \"DRAM_DQ\[5\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 390 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "HPS_DRAM_DQ\[6\] soc_system:u0\|soc_system_sdram:sdram\|za_data\[6\] " "Converted the fan-out from the tri-state buffer \"HPS_DRAM_DQ\[6\]\" to the node \"soc_system:u0\|soc_system_sdram:sdram\|za_data\[6\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 377 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA_DRAM_DQ\[6\] DRAM_DQ\[6\] " "Converted the fan-out from the tri-state buffer \"FPGA_DRAM_DQ\[6\]\" to the node \"DRAM_DQ\[6\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 390 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "HPS_DRAM_DQ\[7\] soc_system:u0\|soc_system_sdram:sdram\|za_data\[7\] " "Converted the fan-out from the tri-state buffer \"HPS_DRAM_DQ\[7\]\" to the node \"soc_system:u0\|soc_system_sdram:sdram\|za_data\[7\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 377 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA_DRAM_DQ\[7\] DRAM_DQ\[7\] " "Converted the fan-out from the tri-state buffer \"FPGA_DRAM_DQ\[7\]\" to the node \"DRAM_DQ\[7\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 390 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "HPS_DRAM_DQ\[8\] soc_system:u0\|soc_system_sdram:sdram\|za_data\[8\] " "Converted the fan-out from the tri-state buffer \"HPS_DRAM_DQ\[8\]\" to the node \"soc_system:u0\|soc_system_sdram:sdram\|za_data\[8\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 377 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA_DRAM_DQ\[8\] DRAM_DQ\[8\] " "Converted the fan-out from the tri-state buffer \"FPGA_DRAM_DQ\[8\]\" to the node \"DRAM_DQ\[8\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 390 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "HPS_DRAM_DQ\[9\] soc_system:u0\|soc_system_sdram:sdram\|za_data\[9\] " "Converted the fan-out from the tri-state buffer \"HPS_DRAM_DQ\[9\]\" to the node \"soc_system:u0\|soc_system_sdram:sdram\|za_data\[9\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 377 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA_DRAM_DQ\[9\] DRAM_DQ\[9\] " "Converted the fan-out from the tri-state buffer \"FPGA_DRAM_DQ\[9\]\" to the node \"DRAM_DQ\[9\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 390 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "HPS_DRAM_DQ\[10\] soc_system:u0\|soc_system_sdram:sdram\|za_data\[10\] " "Converted the fan-out from the tri-state buffer \"HPS_DRAM_DQ\[10\]\" to the node \"soc_system:u0\|soc_system_sdram:sdram\|za_data\[10\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 377 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA_DRAM_DQ\[10\] DRAM_DQ\[10\] " "Converted the fan-out from the tri-state buffer \"FPGA_DRAM_DQ\[10\]\" to the node \"DRAM_DQ\[10\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 390 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "HPS_DRAM_DQ\[11\] soc_system:u0\|soc_system_sdram:sdram\|za_data\[11\] " "Converted the fan-out from the tri-state buffer \"HPS_DRAM_DQ\[11\]\" to the node \"soc_system:u0\|soc_system_sdram:sdram\|za_data\[11\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 377 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA_DRAM_DQ\[11\] DRAM_DQ\[11\] " "Converted the fan-out from the tri-state buffer \"FPGA_DRAM_DQ\[11\]\" to the node \"DRAM_DQ\[11\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 390 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "HPS_DRAM_DQ\[12\] soc_system:u0\|soc_system_sdram:sdram\|za_data\[12\] " "Converted the fan-out from the tri-state buffer \"HPS_DRAM_DQ\[12\]\" to the node \"soc_system:u0\|soc_system_sdram:sdram\|za_data\[12\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 377 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA_DRAM_DQ\[12\] DRAM_DQ\[12\] " "Converted the fan-out from the tri-state buffer \"FPGA_DRAM_DQ\[12\]\" to the node \"DRAM_DQ\[12\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 390 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "HPS_DRAM_DQ\[13\] soc_system:u0\|soc_system_sdram:sdram\|za_data\[13\] " "Converted the fan-out from the tri-state buffer \"HPS_DRAM_DQ\[13\]\" to the node \"soc_system:u0\|soc_system_sdram:sdram\|za_data\[13\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 377 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA_DRAM_DQ\[13\] DRAM_DQ\[13\] " "Converted the fan-out from the tri-state buffer \"FPGA_DRAM_DQ\[13\]\" to the node \"DRAM_DQ\[13\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 390 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "HPS_DRAM_DQ\[14\] soc_system:u0\|soc_system_sdram:sdram\|za_data\[14\] " "Converted the fan-out from the tri-state buffer \"HPS_DRAM_DQ\[14\]\" to the node \"soc_system:u0\|soc_system_sdram:sdram\|za_data\[14\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 377 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA_DRAM_DQ\[14\] DRAM_DQ\[14\] " "Converted the fan-out from the tri-state buffer \"FPGA_DRAM_DQ\[14\]\" to the node \"DRAM_DQ\[14\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 390 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "HPS_DRAM_DQ\[15\] soc_system:u0\|soc_system_sdram:sdram\|za_data\[15\] " "Converted the fan-out from the tri-state buffer \"HPS_DRAM_DQ\[15\]\" to the node \"soc_system:u0\|soc_system_sdram:sdram\|za_data\[15\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 377 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "FPGA_DRAM_DQ\[15\] DRAM_DQ\[15\] " "Converted the fan-out from the tri-state buffer \"FPGA_DRAM_DQ\[15\]\" to the node \"DRAM_DQ\[15\]\" into an OR gate" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 390 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1536248729244 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1536248729244 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 357 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1536248729666 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1536248729666 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 42 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 215 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248738426 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[1\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 74 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 215 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248738426 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[2\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 106 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 215 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248738426 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[3\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 138 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 215 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248738426 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[4\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[4\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 170 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 215 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248738426 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[5\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[5\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 202 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 215 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248738426 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[6\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[6\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 234 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 215 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248738426 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[7\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[7\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 266 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 215 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248738426 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[8\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[8\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 298 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 215 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248738426 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[9\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[9\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 330 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 215 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248738426 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[10\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[10\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 362 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 215 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248738426 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[11\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[11\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 394 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 215 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248738426 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[12\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 426 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 215 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248738426 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[13\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 458 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 215 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248738426 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[14\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[14\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 490 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 215 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248738426 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[15\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_WR_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[15\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 522 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_WR_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_WR_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 215 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248738426 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_WR_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[0\] " "Synthesized away node \"Sdram_Control:u1\|Sdram_RD_FIFO:read_fifo1\|dcfifo:dcfifo_component\|dcfifo_bg02:auto_generated\|altsyncram_d3f1:fifo_ram\|q_b\[0\]\"" {  } { { "db/altsyncram_d3f1.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/altsyncram_d3f1.tdf" 42 2 0 } } { "db/dcfifo_bg02.tdf" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/db/dcfifo_bg02.tdf" 62 2 0 } } { "dcfifo.tdf" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/dcfifo.tdf" 191 3 0 } } { "Sdram_Control/Sdram_RD_FIFO.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_RD_FIFO.v" 97 0 0 } } { "Sdram_Control/Sdram_Control.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/Sdram_Control/Sdram_Control.v" 241 0 0 } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 427 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248738426 "|DE1_SOC_golden_top|Sdram_Control:u1|Sdram_RD_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_bg02:auto_generated|altsyncram_d3f1:fifo_ram|ram_block11a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1536248738426 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1536248738426 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 110 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 120 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 121 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 128 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[0\]~synth " "Node \"HPS_FLASH_DATA\[0\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 136 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[1\]~synth " "Node \"HPS_FLASH_DATA\[1\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 136 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[2\]~synth " "Node \"HPS_FLASH_DATA\[2\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 136 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_FLASH_DATA\[3\]~synth " "Node \"HPS_FLASH_DATA\[3\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 136 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[0\]~synth " "Node \"HPS_GPIO\[0\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 139 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GPIO\[1\]~synth " "Node \"HPS_GPIO\[1\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 139 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 140 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 142 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 143 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 144 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 145 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 146 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 147 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 150 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 151 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 151 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 151 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 151 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 155 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 159 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 159 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 159 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 159 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 159 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 159 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 159 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 159 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248745342 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1536248745342 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_CS_N GND " "Pin \"ADC_CS_N\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|ADC_CS_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_DIN GND " "Pin \"ADC_DIN\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 40 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|ADC_DIN"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_SCLK GND " "Pin \"ADC_SCLK\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 42 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|ADC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FAN_CTRL GND " "Pin \"FAN_CTRL\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 78 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|FAN_CTRL"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 81 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 95 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 98 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 101 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 104 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "IRDA_TXD GND " "Pin \"IRDA_TXD\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 168 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|IRDA_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_DATA\[0\] GND " "Pin \"TD_DATA\[0\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|TD_DATA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_DATA\[1\] GND " "Pin \"TD_DATA\[1\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|TD_DATA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_DATA\[2\] GND " "Pin \"TD_DATA\[2\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|TD_DATA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_DATA\[3\] GND " "Pin \"TD_DATA\[3\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|TD_DATA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_DATA\[4\] GND " "Pin \"TD_DATA\[4\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|TD_DATA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_DATA\[5\] GND " "Pin \"TD_DATA\[5\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|TD_DATA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_DATA\[6\] GND " "Pin \"TD_DATA\[6\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|TD_DATA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_DATA\[7\] GND " "Pin \"TD_DATA\[7\]\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 186 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|TD_DATA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_HS GND " "Pin \"TD_HS\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 187 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|TD_HS"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_RESET_N GND " "Pin \"TD_RESET_N\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 188 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|TD_RESET_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "TD_VS GND " "Pin \"TD_VS\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 189 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|TD_VS"} { "Warning" "WMLS_MLS_STUCK_PIN" "USB_EMPTY GND " "Pin \"USB_EMPTY\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 195 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|USB_EMPTY"} { "Warning" "WMLS_MLS_STUCK_PIN" "USB_FULL GND " "Pin \"USB_FULL\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 196 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|USB_FULL"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 206 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 212 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1536248745342 "|DE1_SOC_golden_top|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1536248745342 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1446 " "1446 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1536248759282 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248760346 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248761236 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248762548 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248763662 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/DE1_SOC_golden_top.map.smsg " "Generated suppressed messages file D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/DE1_SOC_golden_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248769856 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 478 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 478 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1536248958527 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "29 0 7 0 0 " "Adding 29 node(s), including 0 DDIO, 7 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1536248959152 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1536248959152 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1536248960700 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1536248960700 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_system:u0\|soc_system_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance soc_system:u0\|soc_system_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1536248960700 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1536248960700 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1536248960716 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1536248960716 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_system:u0\|soc_system_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance soc_system:u0\|soc_system_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1536248960731 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1536248960731 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1536248960747 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1536248960747 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:pll_u0\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:pll_u0\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1536248960762 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1536248960762 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1536248960778 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1536248960778 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "25 " "Design contains 25 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248962313 "|DE1_SOC_golden_top|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 46 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248962313 "|DE1_SOC_golden_top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248962313 "|DE1_SOC_golden_top|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248962313 "|DE1_SOC_golden_top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 59 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248962313 "|DE1_SOC_golden_top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 167 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248962313 "|DE1_SOC_golden_top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248962313 "|DE1_SOC_golden_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248962313 "|DE1_SOC_golden_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248962313 "|DE1_SOC_golden_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248962313 "|DE1_SOC_golden_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248962313 "|DE1_SOC_golden_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248962313 "|DE1_SOC_golden_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248962313 "|DE1_SOC_golden_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248962313 "|DE1_SOC_golden_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248962313 "|DE1_SOC_golden_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248962313 "|DE1_SOC_golden_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248962313 "|DE1_SOC_golden_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248962313 "|DE1_SOC_golden_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248962313 "|DE1_SOC_golden_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 183 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248962313 "|DE1_SOC_golden_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_B2_CLK " "No output dependent on input pin \"USB_B2_CLK\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 193 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248962313 "|DE1_SOC_golden_top|USB_B2_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_OE_N " "No output dependent on input pin \"USB_OE_N\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 197 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248962313 "|DE1_SOC_golden_top|USB_OE_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_RD_N " "No output dependent on input pin \"USB_RD_N\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 198 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248962313 "|DE1_SOC_golden_top|USB_RD_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_RESET_N " "No output dependent on input pin \"USB_RESET_N\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 199 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248962313 "|DE1_SOC_golden_top|USB_RESET_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "USB_WR_N " "No output dependent on input pin \"USB_WR_N\"" {  } { { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 202 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1536248962313 "|DE1_SOC_golden_top|USB_WR_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1536248962313 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25739 " "Implemented 25739 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "42 " "Implemented 42 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1536248962406 ""} { "Info" "ICUT_CUT_TM_OPINS" "171 " "Implemented 171 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1536248962406 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "178 " "Implemented 178 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1536248962406 ""} { "Info" "ICUT_CUT_TM_LCELLS" "24235 " "Implemented 24235 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1536248962406 ""} { "Info" "ICUT_CUT_TM_RAMS" "449 " "Implemented 449 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1536248962406 ""} { "Info" "ICUT_CUT_TM_PLLS" "7 " "Implemented 7 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1536248962406 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1536248962406 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "5 " "Implemented 5 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1536248962406 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1536248962406 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 559 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 559 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1521 " "Peak virtual memory: 1521 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536248962721 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 06 23:49:22 2018 " "Processing ended: Thu Sep 06 23:49:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536248962721 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:05:39 " "Elapsed time: 00:05:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536248962721 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:10 " "Total CPU time (on all processors): 00:06:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536248962721 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1536248962721 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1536248966895 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536248966910 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 06 23:49:24 2018 " "Processing started: Thu Sep 06 23:49:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536248966910 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1536248966910 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SOC_golden_top -c DE1_SOC_golden_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SOC_golden_top -c DE1_SOC_golden_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1536248966910 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1536248966988 ""}
{ "Info" "0" "" "Project  = DE1_SOC_golden_top" {  } {  } 0 0 "Project  = DE1_SOC_golden_top" 0 0 "Fitter" 0 0 1536248966988 ""}
{ "Info" "0" "" "Revision = DE1_SOC_golden_top" {  } {  } 0 0 "Revision = DE1_SOC_golden_top" 0 0 "Fitter" 0 0 1536248966988 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1536248967593 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1536248967593 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SOC_golden_top 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"DE1_SOC_golden_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1536248967879 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1536248967930 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1536248967930 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[1\].gpll " "RST port on the PLL is not properly connected on instance Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[1\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1536248968040 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1536248968040 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1536248968057 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_system:u0\|soc_system_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance soc_system:u0\|soc_system_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1536248968080 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1536248968080 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK soc_system:u0\|soc_system_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"soc_system:u0\|soc_system_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1536248968096 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1536248968115 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1536248968115 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1536248968134 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST pll:pll_u0\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance pll:pll_u0\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1536248968155 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/16.1/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Fitter" 0 -1 1536248968155 ""}
{ "Warning" "WCUT_CUT_GENERIC_PLL_LOCKED_MISSING" "LOCKED FBOUTCLK pll:pll_u0\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "LOCKED port on the PLL is not properly connected on instance \"pll:pll_u0\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll\". The LOCKED port on the PLL should be connected when the FBOUTCLK port is connected. Although it is unnecessary to connect the LOCKED signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." {  } {  } 0 21300 "%1!s! port on the PLL is not properly connected on instance \"%3!s!\". The %1!s! port on the PLL should be connected when the %2!s! port is connected. Although it is unnecessary to connect the %1!s! signal, any logic driven off of an output clock of the PLL will not know when the PLL is locked and ready." 0 0 "Fitter" 0 -1 1536248968169 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1536248969072 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1536248978363 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1536248979327 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "219 387 " "No exact pin location assignment(s) for 219 pins of 387 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1536248980345 ""}
{ "Critical Warning" "WFOCT_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 1 total RUP, RDN or RZQ pins" { { "Info" "IFOCT_PIN_MISSING_LOCATION_INFO" "HPS_DDR3_RZQ " "RUP, RDN, or RZQ pin HPS_DDR3_RZQ not assigned to an exact location on the device" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_RZQ } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_RZQ" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 125 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2534 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 174074 "RUP, RDN, or RZQ pin %1!s! not assigned to an exact location on the device" 0 0 "Design Software" 0 -1 1536248980409 ""}  } {  } 1 174073 "No exact pin location assignment(s) for %1!d! RUP, RDN, or RZQ pins of %2!d! total RUP, RDN or RZQ pins" 0 0 "Fitter" 0 -1 1536248980409 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1536249001062 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y32_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y32_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1536249003298 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1536249003298 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y15_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y15_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "soc_system:u0\|soc_system_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL soc_system:u0\|soc_system_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1536249003298 ""} { "Info" "ICCLK_PLL_NAME" "pll:pll_u0\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL pll:pll_u0\|pll_0002:pll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1536249003298 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1536249003298 ""}
{ "Warning" "WCCLK_MISSING_PLL_COMPENSATED_CLOCK" "FRACTIONALPLL_X0_Y1_N0 " "PLL(s) placed in location FRACTIONALPLL_X0_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" { { "Info" "ICCLK_PLL_NAME" "soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL " "PLL soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL" {  } {  } 0 177008 "PLL %1!s!" 0 0 "Design Software" 0 -1 1536249003298 ""}  } {  } 0 177007 "PLL(s) placed in location %1!s! do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks" 0 0 "Fitter" 0 -1 1536249003298 ""}
{ "Info" "ICCLK_CLOCKS_TOP" "8 s (8 global) " "Promoted 8 clocks (8 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 6 global CLKCTRL_G13 " "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|h2f_rst_n\[0\]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G13" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1536249004452 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 355 global CLKCTRL_G2 " "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 355 fanout uses global clock CLKCTRL_G2" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1536249004452 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1 global CLKCTRL_G0 " "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|sdram_pll0_0002:sdram_pll0_inst\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G0" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1536249004452 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 1 global CLKCTRL_G1 " "soc_system:u0\|soc_system_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 1 fanout uses global clock CLKCTRL_G1" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1536249004452 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 1710 global CLKCTRL_G7 " "soc_system:u0\|soc_system_pll_sdram:pll_sdram\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 1710 fanout uses global clock CLKCTRL_G7" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1536249004452 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 210 global CLKCTRL_G4 " "soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i\|outclk_wire\[0\]~CLKENA0 with 210 fanout uses global clock CLKCTRL_G4" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1536249004452 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 3385 global CLKCTRL_G6 " "soc_system:u0\|soc_system_pll_stream:pll_stream\|altera_pll:altera_pll_i\|outclk_wire\[1\]~CLKENA0 with 3385 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1536249004452 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "altera_internal_jtag~TCKUTAPCLKENA0 1472 global CLKCTRL_G3 " "altera_internal_jtag~TCKUTAPCLKENA0 with 1472 fanout uses global clock CLKCTRL_G3" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Design Software" 0 -1 1536249004452 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1536249004452 ""}  } {  } 0 11178 "Promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1536249004452 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 10100 global CLKCTRL_G5 " "CLOCK_50~inputCLKENA0 with 10100 fanout uses global clock CLKCTRL_G5" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1536249004452 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1536249004452 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:03 " "Fitter periphery placement operations ending: elapsed time is 00:00:03" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536249004467 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc131_common_sync " "Entity alt_vipitc131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bg02 " "Entity dcfifo_bg02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_coq1 " "Entity dcfifo_coq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536249012419 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1536249012419 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1536249012847 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1536249012909 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1536249012909 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1536249012925 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014050 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014050 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014050 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014067 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014067 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014067 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1536249014070 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014071 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014071 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014071 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014071 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014072 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014072 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014072 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014072 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014073 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014073 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014073 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014073 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014073 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014073 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014074 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014074 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014074 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014074 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014074 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014074 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014074 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014075 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014075 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014075 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014075 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014076 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014076 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014076 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014076 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014076 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014076 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014076 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014076 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014077 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014077 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014077 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014077 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014077 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014078 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014078 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014078 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014078 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014078 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014078 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014078 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014078 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014079 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014079 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014079 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014079 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014079 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014079 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014080 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014080 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014080 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014080 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014080 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014081 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014081 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014081 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014081 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014081 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014081 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014082 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014082 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014082 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014082 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014082 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014083 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014083 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014083 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014083 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014083 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014083 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014084 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014084 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014084 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014084 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014084 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014085 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014085 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014085 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014085 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014085 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014085 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014085 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014086 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014086 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014086 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014086 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014086 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014086 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014087 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014087 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014087 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014087 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014087 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014088 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014088 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014088 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014088 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014088 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014088 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014088 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014089 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014089 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014089 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014089 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014089 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014090 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1536249014090 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1536249014121 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 64 u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc131_cvo.sdc(64): u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014172 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014172 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014172 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014172 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 68 *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014173 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014173 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 69 *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014173 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014173 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014173 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 70 *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 71 *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 72 *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 73 *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 74 *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 75 *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 76 *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 77 *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 78 *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 79 *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 80 *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 81 *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 82 *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 83 *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 84 *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 85 *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 86 *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 87 *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 88 *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 89 *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 90 *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 91 *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 92 *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 93 *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 94 *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 95 *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 98 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 99 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 101 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 102 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 103 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 104 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 105 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014174 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014174 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 106 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014189 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014189 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 107 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014189 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014189 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 108 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1536249014189 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249014189 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1536249014189 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SOC_golden_top.sdc " "Reading SDC File: 'DE1_SOC_golden_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1536249014189 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 10 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1536249014205 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1536249014205 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1536249014205 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -multiply_by 6 -duty_cycle 50.00 -name \{u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1536249014205 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase -135.00 -duty_cycle 50.00 -name \{u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase -135.00 -duty_cycle 50.00 -name \{u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1536249014205 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1536249014205 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name \{u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name \{u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1536249014205 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 61 -duty_cycle 50.00 -name \{u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 61 -duty_cycle 50.00 -name \{u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1536249014205 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1536249014205 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1536249014205 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1536249014220 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1536249014330 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1536249014330 "|DE1_SOC_golden_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1536249014330 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1536249014330 "|DE1_SOC_golden_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1536249014330 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1536249014330 "|DE1_SOC_golden_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249014376 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1536249014376 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1536249014814 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1536249014814 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249014846 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "Fitter" 0 -1 1536249014846 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1536249014846 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 31 clocks " "Found 31 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_0 " "  20.000   clock_50_0" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_1 " "  20.000   clock_50_1" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_2 " "  20.000   clock_50_2" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000   clock_50_3 " "  20.000   clock_50_3" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_N " "   2.500 HPS_DDR3_CK_N" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_CK_P " "   2.500 HPS_DDR3_CK_P" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[0\]_OUT " "   2.500 HPS_DDR3_DQS_N\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[1\]_OUT " "   2.500 HPS_DDR3_DQS_N\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[2\]_OUT " "   2.500 HPS_DDR3_DQS_N\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_N\[3\]_OUT " "   2.500 HPS_DDR3_DQS_N\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_IN " "   2.500 HPS_DDR3_DQS_P\[0\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[0\]_OUT " "   2.500 HPS_DDR3_DQS_P\[0\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_IN " "   2.500 HPS_DDR3_DQS_P\[1\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[1\]_OUT " "   2.500 HPS_DDR3_DQS_P\[1\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_IN " "   2.500 HPS_DDR3_DQS_P\[2\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[2\]_OUT " "   2.500 HPS_DDR3_DQS_P\[2\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_IN " "   2.500 HPS_DDR3_DQS_P\[3\]_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 HPS_DDR3_DQS_P\[3\]_OUT " "   2.500 HPS_DDR3_DQS_P\[3\]_OUT" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " "   2.500 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock " "   2.500 u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   3.333 u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   3.333 u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   0.651 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   0.651 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.720 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  39.720 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   6.511 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "   6.511 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   2.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " "   2.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " "  10.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1536249014846 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1536249014846 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1536249015815 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1536249015987 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1536249016003 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1536249016051 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1536249016202 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1536249016202 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1536249016327 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1536249016327 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1536249016389 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1536249017848 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1536249021073 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Block RAM " "Packed 16 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1536249021152 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "240 DSP block " "Packed 240 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1536249021152 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1536249021152 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:47 " "Fitter preparation operations ending: elapsed time is 00:00:47" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536249023222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1536249029139 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1536249032968 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1536249036943 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:53 " "Fitter placement preparation operations ending: elapsed time is 00:00:53" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536249083092 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1536249124274 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1536249172807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:50 " "Fitter placement operations ending: elapsed time is 00:00:50" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536249172807 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1536249182446 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1536249184152 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "4e+03 ns 2.1% " "4e+03 ns of routing delay (approximately 2.1% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1536249212399 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "9 " "Router estimated average interconnect usage is 9% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X45_Y35 X55_Y45 " "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45" {  } { { "loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 1 { 0 "Router estimated peak interconnect usage is 25% of the available device resources in the region that extends from location X45_Y35 to location X55_Y45"} { { 12 { 0 ""} 45 35 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1536249218815 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1536249218815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:18 " "Fitter routing operations ending: elapsed time is 00:01:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536249267343 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 66.04 " "Total time spent on timing analysis during the Fitter is 66.04 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1536249299037 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1536249299484 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1536249310610 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1536249310626 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1536249321556 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "Fitter" 0 0 1536249323953 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:01:10 " "Fitter post-fit operations ending: elapsed time is 00:01:10" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1536249369039 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1536249371161 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "92 " "Following 92 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { AUD_ADCLRCK } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 47 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2513 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Pin AUD_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { AUD_BCLK } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2514 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { AUD_DACLRCK } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2516 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FPGA_I2C_SDAT a permanently disabled " "Pin FPGA_I2C_SDAT has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { FPGA_I2C_SDAT } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2524 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2234 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2235 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2236 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2237 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2238 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2239 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2240 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2241 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2242 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2243 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2244 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2245 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2246 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2247 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently disabled " "Pin GPIO_0\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2248 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently disabled " "Pin GPIO_0\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2249 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2250 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2251 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[18\] a permanently disabled " "Pin GPIO_0\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[18] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2252 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[19\] a permanently disabled " "Pin GPIO_0\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[19] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2253 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[20\] a permanently disabled " "Pin GPIO_0\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[20] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2254 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[21\] a permanently disabled " "Pin GPIO_0\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[21] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2255 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[22\] a permanently disabled " "Pin GPIO_0\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[22] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2256 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[23\] a permanently disabled " "Pin GPIO_0\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[23] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2257 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[24\] a permanently disabled " "Pin GPIO_0\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[24] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2258 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[25\] a permanently disabled " "Pin GPIO_0\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[25] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2259 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[26\] a permanently disabled " "Pin GPIO_0\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[26] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2260 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[27\] a permanently disabled " "Pin GPIO_0\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[27] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2261 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[28\] a permanently disabled " "Pin GPIO_0\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[28] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2262 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[29\] a permanently disabled " "Pin GPIO_0\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[29] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2263 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[30\] a permanently disabled " "Pin GPIO_0\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[30] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2264 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[31\] a permanently disabled " "Pin GPIO_0\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[31] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2265 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[32\] a permanently disabled " "Pin GPIO_0\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[32] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2266 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[33\] a permanently disabled " "Pin GPIO_0\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[33] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2267 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[34\] a permanently disabled " "Pin GPIO_0\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[34] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2268 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[35\] a permanently disabled " "Pin GPIO_0\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_0[35] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 85 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2269 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[0\] a permanently disabled " "Pin GPIO_1\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[0] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2270 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[1\] a permanently disabled " "Pin GPIO_1\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[1] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2271 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[2\] a permanently disabled " "Pin GPIO_1\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[2] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2272 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[3\] a permanently disabled " "Pin GPIO_1\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[3] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2273 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[4\] a permanently disabled " "Pin GPIO_1\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[4] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2274 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[5\] a permanently disabled " "Pin GPIO_1\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[5] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2275 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[6\] a permanently disabled " "Pin GPIO_1\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[6] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2276 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[7\] a permanently disabled " "Pin GPIO_1\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[7] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2277 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[8\] a permanently disabled " "Pin GPIO_1\[8\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[8] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2278 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[9\] a permanently disabled " "Pin GPIO_1\[9\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[9] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2279 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[10\] a permanently disabled " "Pin GPIO_1\[10\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[10] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2280 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[11\] a permanently disabled " "Pin GPIO_1\[11\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[11] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2281 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[12\] a permanently disabled " "Pin GPIO_1\[12\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[12] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2282 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[13\] a permanently disabled " "Pin GPIO_1\[13\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[13] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2283 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[14\] a permanently disabled " "Pin GPIO_1\[14\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[14] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2284 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[15\] a permanently disabled " "Pin GPIO_1\[15\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[15] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2285 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[16\] a permanently disabled " "Pin GPIO_1\[16\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[16] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2286 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[17\] a permanently disabled " "Pin GPIO_1\[17\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[17] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2287 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[18\] a permanently disabled " "Pin GPIO_1\[18\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[18] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2288 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[19\] a permanently disabled " "Pin GPIO_1\[19\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[19] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2289 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[20\] a permanently disabled " "Pin GPIO_1\[20\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[20] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2290 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[21\] a permanently disabled " "Pin GPIO_1\[21\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[21] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2291 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[22\] a permanently disabled " "Pin GPIO_1\[22\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[22] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2292 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[23\] a permanently disabled " "Pin GPIO_1\[23\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[23] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2293 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[24\] a permanently disabled " "Pin GPIO_1\[24\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[24] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2294 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[25\] a permanently disabled " "Pin GPIO_1\[25\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[25] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2295 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[26\] a permanently disabled " "Pin GPIO_1\[26\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[26] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2296 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[27\] a permanently disabled " "Pin GPIO_1\[27\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[27] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2297 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[28\] a permanently disabled " "Pin GPIO_1\[28\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[28] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2298 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[29\] a permanently disabled " "Pin GPIO_1\[29\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[29] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2299 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[30\] a permanently disabled " "Pin GPIO_1\[30\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[30] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2300 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[31\] a permanently disabled " "Pin GPIO_1\[31\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[31] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2301 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[32\] a permanently disabled " "Pin GPIO_1\[32\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[32] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2302 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[33\] a permanently disabled " "Pin GPIO_1\[33\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[33] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2303 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[34\] a permanently disabled " "Pin GPIO_1\[34\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[34] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2304 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_1\[35\] a permanently disabled " "Pin GPIO_1\[35\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { GPIO_1[35] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 86 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2305 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 177 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2567 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 178 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2568 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 179 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2569 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 180 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2570 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "TD_CLK27 a permanently disabled " "Pin TD_CLK27 has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { TD_CLK27 } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 185 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2571 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[0\] a permanently disabled " "Pin USB_B2_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { USB_B2_DATA[0] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 194 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2468 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[1\] a permanently disabled " "Pin USB_B2_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { USB_B2_DATA[1] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 194 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2469 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[2\] a permanently disabled " "Pin USB_B2_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { USB_B2_DATA[2] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 194 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2470 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[3\] a permanently disabled " "Pin USB_B2_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { USB_B2_DATA[3] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 194 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2471 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[4\] a permanently disabled " "Pin USB_B2_DATA\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { USB_B2_DATA[4] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 194 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2472 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[5\] a permanently disabled " "Pin USB_B2_DATA\[5\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { USB_B2_DATA[5] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 194 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2473 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[6\] a permanently disabled " "Pin USB_B2_DATA\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { USB_B2_DATA[6] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 194 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2474 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_B2_DATA\[7\] a permanently disabled " "Pin USB_B2_DATA\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { USB_B2_DATA[7] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 194 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2475 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_SCL a permanently disabled " "Pin USB_SCL has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { USB_SCL } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 200 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2581 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "USB_SDA a permanently disabled " "Pin USB_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { USB_SDA } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 201 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2582 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "HPS_SPIM_SS a permanently enabled " "Pin HPS_SPIM_SS has a permanently enabled output enable" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_SPIM_SS } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_SPIM_SS" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 155 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2558 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1536249371536 ""}
{ "Info" "IFIOMGR_ALL_DYN_OCT_GROUPS" "" "Following groups of pins have the same dynamic on-chip termination control" { { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[8\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[8\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[8] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[8\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2378 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[0\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[0\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[0] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[0\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2370 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[1\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[1\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[1] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[1\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2371 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[2\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[2\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[2] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[2\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2372 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[3\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[3\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[3] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[3\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2373 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[4\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[4\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[4] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[4\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2374 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[5\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[5\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[5] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[5\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2375 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[6\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[6\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[6] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[6\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2376 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[7\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[7\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[7] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[7\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2377 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[9\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[9\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[9] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[9\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2379 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[10\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[10\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[10] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[10\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2380 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[11\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[11\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[11] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[11\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2381 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[12\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[12\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[12] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[12\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2382 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[13\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[13\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[13] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[13\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2383 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[14\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[14\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[14] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[14\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2384 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[15\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[15\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[15] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[15\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2385 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[16\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[16\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[16] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[16\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2386 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[17\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[17\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[17] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[17\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2387 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[18\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[18\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[18] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[18\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2388 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[19\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[19\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[19] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[19\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2389 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[20\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[20\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[20] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[20\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[21\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[21\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[21] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[21\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2391 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[22\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[22\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[22] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[22\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2392 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[23\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[23\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[23] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[23\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2393 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[24\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[24\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[24] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[24\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2394 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[25\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[25\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[25] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[25\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2395 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[26\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[26\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[26] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[26\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2396 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[27\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[27\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[27] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[27\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2397 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[28\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[28\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[28] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[28\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2398 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[29\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[29\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[29] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[29\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2399 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[30\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[30\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[30] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[30\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2400 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|delayed_oct" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQ\[31\] SSTL-15 Class I " "Type bi-directional pin HPS_DDR3_DQ\[31\] uses the SSTL-15 Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQ[31] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQ\[31\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2401 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[0] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[0\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2402 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[1] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[1\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2403 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[2] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[2\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2404 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc_bar" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_N\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_N\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_N[3] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_N\[3\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 120 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2405 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[0\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[0\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[0] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[0\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2406 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[1\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[1\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[1] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[1\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2407 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[2\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[2\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[2] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[2\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""} { "Info" "IFIOMGR_SAME_DYN_OCT_GROUP" "soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc " "Following pins have the same dynamic on-chip termination control: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\|diff_dtc" { { "Info" "IFIOMGR_SAME_OUTPUT_ENABLE_GROUP_SUB" "bi-directional HPS_DDR3_DQS_P\[3\] Differential 1.5-V SSTL Class I " "Type bi-directional pin HPS_DDR3_DQS_P\[3\] uses the Differential 1.5-V SSTL Class I I/O standard" {  } { { "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/16.1/quartus/bin64/pin_planner.ppl" { HPS_DDR3_DQS_P[3] } } } { "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/16.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HPS_DDR3_DQS_P\[3\]" } } } } { "de1_soc_golden_top.v" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/de1_soc_golden_top.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/" { { 0 { 0 ""} 0 2409 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169066 "Type %1!s! pin %2!s! uses the %3!s! I/O standard" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169185 "Following pins have the same dynamic on-chip termination control: %1!s!" 0 0 "Design Software" 0 -1 1536249371536 ""}  } {  } 0 169186 "Following groups of pins have the same dynamic on-chip termination control" 0 0 "Fitter" 0 -1 1536249371536 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/DE1_SOC_golden_top.fit.smsg " "Generated suppressed messages file D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/DE1_SOC_golden_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1536249373738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 246 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 246 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3832 " "Peak virtual memory: 3832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536249382257 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 06 23:56:22 2018 " "Processing ended: Thu Sep 06 23:56:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536249382257 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:58 " "Elapsed time: 00:06:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536249382257 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:14:15 " "Total CPU time (on all processors): 00:14:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536249382257 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1536249382257 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1536249384125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536249384125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 06 23:56:23 2018 " "Processing started: Thu Sep 06 23:56:23 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536249384125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1536249384125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_SOC_golden_top -c DE1_SOC_golden_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SOC_golden_top -c DE1_SOC_golden_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1536249384125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1536249389478 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1536249406160 ""}
{ "Info" "IASM_ASM_USED_TIME_LIMITED_CORE" "" "Design contains a time-limited core -- only a single, time-limited programming file can be generated" {  } {  } 0 115017 "Design contains a time-limited core -- only a single, time-limited programming file can be generated" 0 0 "Assembler" 0 -1 1536249406160 ""}
{ "Warning" "WPGMIO_CAN_NOT_CONVERT_TIME_LIMITED_SOF" "" "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" {  } {  } 0 210042 "Can't convert time-limited SOF into POF, HEX File, TTF, or RBF" 0 0 "Assembler" 0 -1 1536249406722 ""}
{ "Info" "OPGMIO_TIME_LIMITED_SOF" "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/DE1_SOC_golden_top_time_limited.sof " "File D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/DE1_SOC_golden_top_time_limited.sof contains one or more time-limited megafunctions that support the OpenCore Plus feature that will not work after the hardware evaluation time expires. Refer to the Messages window for evaluation time details." {  } {  } 0 210039 "File %1!s! contains one or more time-limited megafunctions that support the OpenCore Plus feature that will not work after the hardware evaluation time expires. Refer to the Messages window for evaluation time details." 0 0 "Assembler" 0 -1 0 ""}
{ "Info" "IPGMIO_DISPLAY_CORE_STRING" "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/DE1_SOC_golden_top_time_limited.sof 6AF7 00B5 " "SRAM Object File D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/DE1_SOC_golden_top_time_limited.sof contains time-limited megafunction that supports OpenCore Plus feature -- Vendor: 0x6AF7, Product: 0x00B5" {  } {  } 0 210040 "SRAM Object File %1!s! contains time-limited megafunction that supports OpenCore Plus feature -- Vendor: 0x%2!s!, Product: 0x%3!s!" 0 0 "Assembler" 0 -1 1536249406989 ""}
{ "Info" "IPGMIO_NO_ISW_UPDATE" "" "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" {  } {  } 0 11878 "Hard Processor Subsystem configuration has not changed and a Preloader software update is not required" 0 0 "Assembler" 0 -1 1536249407845 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 2 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "940 " "Peak virtual memory: 940 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536249408239 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 06 23:56:48 2018 " "Processing ended: Thu Sep 06 23:56:48 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536249408239 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536249408239 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536249408239 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1536249408239 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1536249409227 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1536249412230 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1536249412245 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 06 23:56:49 2018 " "Processing started: Thu Sep 06 23:56:49 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1536249412245 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249412245 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SOC_golden_top -c DE1_SOC_golden_top " "Command: quartus_sta DE1_SOC_golden_top -c DE1_SOC_golden_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249412245 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249412323 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "IO_STANDARD GPIO_1\[22 " "Ignored assignment IO_STANDARD which contains an invalid node name \"GPIO_1\[22\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249414946 ""}
{ "Critical Warning" "WHDB_IGNORED_ASGN_INVALID_NODE_NAME" "IO_STANDARD GPIO_1\[22 " "Ignored assignment IO_STANDARD which contains an invalid node name \"GPIO_1\[22\"" {  } {  } 1 136021 "Ignored assignment %1!s! which contains an invalid node name \"%2!s!\"" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249415776 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249416312 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249416312 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249416358 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249416358 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "GHVD5181 " "Entity GHVD5181" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\] " "set_disable_timing \[get_cells -hierarchical QXXQ6833_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_1\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_2\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_3\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_4\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_5\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_6\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\] " "set_disable_timing \[get_cells -hierarchical JEQQ5299_7\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_disable_timing \[get_cells -hierarchical BITP7563_0\] " "set_disable_timing \[get_cells -hierarchical BITP7563_0\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_vipitc131_common_sync " "Entity alt_vipitc131_common_sync" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers *data_out_sync0*\] " "set_false_path -to \[get_keepers *data_out_sync0*\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_bg02 " "Entity dcfifo_bg02" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_0f9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_ve9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_coq1 " "Entity dcfifo_coq1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_ue9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_te9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "pzdyqx_impl " "Entity pzdyqx_impl" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\] " "set_false_path -from \[get_keepers \{altera_reserved_tdi\}\] -to \[get_keepers \{pzdyqx*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1536249419497 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249419497 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249419996 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249420075 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/hps_sdram_p0.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/hps_sdram_p0.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249420082 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249420114 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249420114 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249421430 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 551 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(551): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|* could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 551 Argument <from> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\] " "set_false_path -from \$\{prefix\}\|*s0\|* -to \[get_clocks \$local_pll_write_clk\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421571 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 551 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "hps_sdram_p0.sdc 552 *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at hps_sdram_p0.sdc(552): *:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path hps_sdram_p0.sdc 552 Argument <to> is not an object ID " "Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\] " "set_false_path -from \[get_clocks \$local_pll_write_clk\] -to \$\{prefix\}\|*s0\|*hphy_bridge_s0_translator\|av_readdata_pre\[*\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421571 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/hps_sdram_p0.sdc" 552 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421571 ""}
{ "Info" "0" "" "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" {  } {  } 0 0 "Setting DQS clocks as inactive; use Report DDR to timing analyze DQS clocks" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249421571 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 1 hps_io_hps_io_emac1_inst_TX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(1): hps_io_hps_io_emac1_inst_TX_CLK could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CLK\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421571 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 2 hps_io_hps_io_emac1_inst_TXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(2): hps_io_hps_io_emac1_inst_TXD0 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD0\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421571 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 3 hps_io_hps_io_emac1_inst_TXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(3): hps_io_hps_io_emac1_inst_TXD1 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD1\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421571 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421571 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 4 hps_io_hps_io_emac1_inst_TXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(4): hps_io_hps_io_emac1_inst_TXD2 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421571 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 4 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(4): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD2\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 5 hps_io_hps_io_emac1_inst_TXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(5): hps_io_hps_io_emac1_inst_TXD3 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 5 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(5): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TXD3\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 6 hps_io_hps_io_emac1_inst_RXD0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(6): hps_io_hps_io_emac1_inst_RXD0 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 6 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(6): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD0\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 7 hps_io_hps_io_emac1_inst_MDIO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(7): hps_io_hps_io_emac1_inst_MDIO could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_MDIO\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 8 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(8): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDIO\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 8 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 9 hps_io_hps_io_emac1_inst_MDC port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(9): hps_io_hps_io_emac1_inst_MDC could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 9 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(9): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_MDC\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 9 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 10 hps_io_hps_io_emac1_inst_RX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(10): hps_io_hps_io_emac1_inst_RX_CTL could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 10 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(10): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CTL\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 11 hps_io_hps_io_emac1_inst_TX_CTL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(11): hps_io_hps_io_emac1_inst_TX_CTL could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 11 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(11): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_emac1_inst_TX_CTL\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 12 hps_io_hps_io_emac1_inst_RX_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(12): hps_io_hps_io_emac1_inst_RX_CLK could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 12 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(12): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RX_CLK\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 13 hps_io_hps_io_emac1_inst_RXD1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(13): hps_io_hps_io_emac1_inst_RXD1 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 13 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(13): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD1\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 14 hps_io_hps_io_emac1_inst_RXD2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(14): hps_io_hps_io_emac1_inst_RXD2 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 14 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(14): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD2\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 15 hps_io_hps_io_emac1_inst_RXD3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(15): hps_io_hps_io_emac1_inst_RXD3 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 15 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(15): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_emac1_inst_RXD3\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 16 hps_io_hps_io_qspi_inst_IO0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(16): hps_io_hps_io_qspi_inst_IO0 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 16 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(16): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO0\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 17 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(17): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO0\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 18 hps_io_hps_io_qspi_inst_IO1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(18): hps_io_hps_io_qspi_inst_IO1 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 18 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(18): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO1\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 18 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 19 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(19): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO1\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 19 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 20 hps_io_hps_io_qspi_inst_IO2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(20): hps_io_hps_io_qspi_inst_IO2 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 20 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(20): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO2\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 20 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 21 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(21): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO2\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 22 hps_io_hps_io_qspi_inst_IO3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(22): hps_io_hps_io_qspi_inst_IO3 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 22 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(22): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_qspi_inst_IO3\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 22 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 23 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(23): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_IO3\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 23 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 24 hps_io_hps_io_qspi_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(24): hps_io_hps_io_qspi_inst_SS0 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 24 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(24): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_SS0\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 25 hps_io_hps_io_qspi_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(25): hps_io_hps_io_qspi_inst_CLK could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 25 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(25): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_qspi_inst_CLK\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 26 hps_io_hps_io_sdio_inst_CMD port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(26): hps_io_hps_io_sdio_inst_CMD could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 26 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(26): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_CMD\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 27 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(27): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CMD\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 28 hps_io_hps_io_sdio_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(28): hps_io_hps_io_sdio_inst_D0 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 28 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(28): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D0\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 28 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 29 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(29): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D0\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 30 hps_io_hps_io_sdio_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(30): hps_io_hps_io_sdio_inst_D1 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 30 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(30): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D1\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 31 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(31): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D1\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 31 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 32 hps_io_hps_io_sdio_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(32): hps_io_hps_io_sdio_inst_CLK could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 32 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(32): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_CLK\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 32 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 33 hps_io_hps_io_sdio_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(33): hps_io_hps_io_sdio_inst_D2 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 33 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(33): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D2\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 33 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 34 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(34): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D2\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 34 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 35 hps_io_hps_io_sdio_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(35): hps_io_hps_io_sdio_inst_D3 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 35 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(35): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_sdio_inst_D3\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 35 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 36 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(36): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_sdio_inst_D3\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 36 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 37 hps_io_hps_io_usb1_inst_D0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(37): hps_io_hps_io_usb1_inst_D0 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 37 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(37): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D0\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 37 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 38 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(38): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D0\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 38 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 39 hps_io_hps_io_usb1_inst_D1 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(39): hps_io_hps_io_usb1_inst_D1 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 39 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(39): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D1\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 39 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 40 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(40): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D1\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 40 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 41 hps_io_hps_io_usb1_inst_D2 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(41): hps_io_hps_io_usb1_inst_D2 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 41 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(41): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D2\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 41 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 42 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(42): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D2\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 42 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 43 hps_io_hps_io_usb1_inst_D3 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(43): hps_io_hps_io_usb1_inst_D3 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 43 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(43): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D3\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 43 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 44 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(44): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D3\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 44 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 45 hps_io_hps_io_usb1_inst_D4 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(45): hps_io_hps_io_usb1_inst_D4 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 45 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(45): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D4\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 45 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 46 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(46): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D4\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 46 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 47 hps_io_hps_io_usb1_inst_D5 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(47): hps_io_hps_io_usb1_inst_D5 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 47 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(47): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D5\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 47 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 48 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(48): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D5\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 48 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 49 hps_io_hps_io_usb1_inst_D6 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(49): hps_io_hps_io_usb1_inst_D6 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 49 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(49): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D6\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 49 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 50 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(50): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D6\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 50 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 51 hps_io_hps_io_usb1_inst_D7 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(51): hps_io_hps_io_usb1_inst_D7 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 51 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(51): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_D7\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 51 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 52 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(52): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_D7\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 52 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 53 hps_io_hps_io_usb1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(53): hps_io_hps_io_usb1_inst_CLK could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 53 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(53): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_CLK\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 54 hps_io_hps_io_usb1_inst_STP port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(54): hps_io_hps_io_usb1_inst_STP could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 54 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(54): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_usb1_inst_STP\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 55 hps_io_hps_io_usb1_inst_DIR port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(55): hps_io_hps_io_usb1_inst_DIR could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 55 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(55): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_DIR\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 55 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 56 hps_io_hps_io_usb1_inst_NXT port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(56): hps_io_hps_io_usb1_inst_NXT could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 56 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(56): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_usb1_inst_NXT\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421586 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421586 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 57 hps_io_hps_io_spim1_inst_CLK port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(57): hps_io_hps_io_spim1_inst_CLK could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 57 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(57): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_CLK\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 58 hps_io_hps_io_spim1_inst_MOSI port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(58): hps_io_hps_io_spim1_inst_MOSI could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 58 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(58): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_MOSI\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 59 hps_io_hps_io_spim1_inst_MISO port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(59): hps_io_hps_io_spim1_inst_MISO could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 59 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(59): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_spim1_inst_MISO\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 60 hps_io_hps_io_spim1_inst_SS0 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(60): hps_io_hps_io_spim1_inst_SS0 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 60 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(60): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_spim1_inst_SS0\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 61 hps_io_hps_io_uart0_inst_RX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(61): hps_io_hps_io_uart0_inst_RX could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 61 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(61): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_uart0_inst_RX\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 62 hps_io_hps_io_uart0_inst_TX port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(62): hps_io_hps_io_uart0_inst_TX could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 62 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(62): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_uart0_inst_TX\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 62 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 63 hps_io_hps_io_i2c0_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(63): hps_io_hps_io_i2c0_inst_SDA could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 63 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(63): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SDA\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 63 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 64 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(64): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SDA\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 65 hps_io_hps_io_i2c0_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(65): hps_io_hps_io_i2c0_inst_SCL could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 65 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(65): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c0_inst_SCL\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 66 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(66): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c0_inst_SCL\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 66 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 67 hps_io_hps_io_i2c1_inst_SDA port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(67): hps_io_hps_io_i2c1_inst_SDA could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 67 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(67): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SDA\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 67 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SDA\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 69 hps_io_hps_io_i2c1_inst_SCL port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(69): hps_io_hps_io_i2c1_inst_SCL could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 69 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(69): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_i2c1_inst_SCL\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_i2c1_inst_SCL\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 71 hps_io_hps_io_gpio_inst_GPIO09 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(71): hps_io_hps_io_gpio_inst_GPIO09 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 71 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(71): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO09\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 73 hps_io_hps_io_gpio_inst_GPIO35 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(73): hps_io_hps_io_gpio_inst_GPIO35 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 73 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(73): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO35\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 75 hps_io_hps_io_gpio_inst_GPIO40 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(75): hps_io_hps_io_gpio_inst_GPIO40 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 75 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(75): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO40\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 77 hps_io_hps_io_gpio_inst_GPIO41 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(77): hps_io_hps_io_gpio_inst_GPIO41 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 77 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(77): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO41\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 79 hps_io_hps_io_gpio_inst_GPIO48 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(79): hps_io_hps_io_gpio_inst_GPIO48 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 79 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(79): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO48\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 81 hps_io_hps_io_gpio_inst_GPIO53 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(81): hps_io_hps_io_gpio_inst_GPIO53 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 81 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(81): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO53\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 83 hps_io_hps_io_gpio_inst_GPIO54 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(83): hps_io_hps_io_gpio_inst_GPIO54 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 83 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(83): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO54\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "soc_system_hps_0_hps_io_border.sdc 85 hps_io_hps_io_gpio_inst_GPIO61 port " "Ignored filter at soc_system_hps_0_hps_io_border.sdc(85): hps_io_hps_io_gpio_inst_GPIO61 could not be matched with a port" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 85 Argument <from> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(85): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to * " "set_false_path -from \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] -to *" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path soc_system_hps_0_hps_io_border.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at soc_system_hps_0_hps_io_border.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\] " "set_false_path -from * -to \[get_ports hps_io_hps_io_gpio_inst_GPIO61\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421602 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/alt_vipvfr131_vfr.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Info" "ISTA_SDC_FOUND" "soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc " "Reading SDC File: 'soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421602 ""}
{ "Info" "0" "" "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" {  } {  } 0 0 "Adding SDC requirements for alt_vipitc131_IS2Vid instance u0\|alt_vip_itc_0" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249421633 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 64 u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* net " "Ignored filter at alt_vipitc131_cvo.sdc(64): u0\|alt_vip_itc_0\|mode_banks\|u_calculate_mode_dynamic\|* could not be matched with a net" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 64 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(64): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2 " "set_multicycle_path -setup -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 2" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421680 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 64 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path alt_vipitc131_cvo.sdc 65 Argument <through> is an empty collection " "Ignored set_multicycle_path at alt_vipitc131_cvo.sdc(65): Argument <through> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1 " "set_multicycle_path -hold -start -through \[get_nets \"\$\{inst\}\|mode_banks\|u_calculate_mode_dynamic\|*\"\] 1" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421680 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 65 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 68 *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(68): *alt_vipitc131_IS2Vid:*\|is_mode_match\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 68 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(68): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_mode_match\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421680 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 69 *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(69): *alt_vipitc131_IS2Vid:*\|is_interlaced\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 69 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(69): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_interlaced\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421680 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 70 *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(70): *alt_vipitc131_IS2Vid:*\|is_serial_output\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 70 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(70): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_serial_output\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421680 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 71 *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(71): *alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 71 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(71): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sample_count\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421680 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 72 *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(72): *alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 72 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(72): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f0\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421680 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 73 *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(73): *alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 73 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(73): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_line_count_f1\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421680 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 74 *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(74): *alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421680 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 74 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(74): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_front_porch\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421680 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421680 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 75 *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(75): *alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 75 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(75): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_sync_length\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 76 *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(76): *alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 76 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(76): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_h_blank\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 77 *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(77): *alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 77 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(77): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_front_porch\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 78 *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(78): *alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 78 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(78): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_sync_length\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 79 *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(79): *alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 79 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(79): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v_blank\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 80 *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(80): *alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 80 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(80): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_front_porch\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 81 *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(81): *alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 81 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(81): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_sync_length\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 82 *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(82): *alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 82 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(82): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_blank\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 83 *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(83): *alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 83 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(83): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_ap_line\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 84 *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(84): *alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 84 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(84): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_rising_edge\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 85 *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(85): *alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 85 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(85): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_rising_edge\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 86 *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(86): *alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 86 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(86): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_f_falling_edge\[*\]\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 86 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 87 *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(87): *alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[* could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 87 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(87): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_standard\[*\]\[*\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 87 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 88 *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(88): *alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[* could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 88 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(88): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_sample\[*\]\[*\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 88 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 89 *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(89): *alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[* could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 89 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(89): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_subsample\[*\]\[*\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 89 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 90 *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(90): *alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[* could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 90 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(90): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_sof_line\[*\]\[*\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 90 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 91 *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* keeper " "Ignored filter at alt_vipitc131_cvo.sdc(91): *alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[* could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 91 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(91): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_vcoclk_divider_value\[*\]\[*\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 91 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 92 *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(92): *alt_vipitc131_IS2Vid:*\|is_anc_line\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 92 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(92): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_anc_line\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 92 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 93 *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(93): *alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 93 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(93): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_v1_anc_line\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 94 *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(94): *alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 94 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(94): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|is_valid_mode\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 95 *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(95): *alt_vipitc131_IS2Vid:*\|dirty_mode\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 95 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(95): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|dirty_mode\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 95 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 98 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(98): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 98 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(98): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:clear_underflow_sticky_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 98 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 99 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(99): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 99 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(99): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:enable_resync_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 99 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 101 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(101): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 101 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(101): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlocked_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 101 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 102 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(102): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 102 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(102): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:genlock_enable_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 102 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 103 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(103): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 103 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(103): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:underflow_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 103 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 104 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(104): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 104 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(104): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_waitrequest_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 104 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 105 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(105): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 105 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(105): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:av_write_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 105 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 106 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(106): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 106 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(106): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_trigger_sync:mode_change_trigger_sync\|alt_vipitc131_common_sync:toggle_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 106 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 107 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(107): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 107 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(107): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_locked_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 107 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "alt_vipitc131_cvo.sdc 108 *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] keeper " "Ignored filter at alt_vipitc131_cvo.sdc(108): *alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\] could not be matched with a keeper" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path alt_vipitc131_cvo.sdc 108 Argument <to> is an empty collection " "Ignored set_false_path at alt_vipitc131_cvo.sdc(108): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\] " "set_false_path -to \[get_keepers \{*alt_vipitc131_IS2Vid:*\|alt_vipitc131_common_sync:sync_generation_generate.sof_cvi_sync\|data_out_sync0\[*\]\}\]" {  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1536249421695 ""}  } { { "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" "" { Text "D:/OK/demo1_axi_640x480_0727OK/demo1_axi/hardware/soc_system/synthesis/submodules/alt_vipitc131_cvo.sdc" 108 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SOC_golden_top.sdc " "Reading SDC File: 'DE1_SOC_golden_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421695 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 20 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1536249421742 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1536249421742 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 5 -phase -108.00 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1536249421742 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 2 -multiply_by 12 -duty_cycle 50.00 -name \{u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1536249421742 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase -135.00 -duty_cycle 50.00 -name \{u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -phase -135.00 -duty_cycle 50.00 -name \{u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1536249421742 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 3 -duty_cycle 50.00 -name \{u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1536249421742 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name \{u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} " "create_generated_clock -source \{u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|refclkin\} -divide_by 7 -multiply_by 215 -duty_cycle 50.00 -name \{u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\} \{u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1536249421742 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 61 -duty_cycle 50.00 -name \{u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 61 -duty_cycle 50.00 -name \{u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1536249421742 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} " "create_generated_clock -source \{u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|vco0ph\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\} \{u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1536249421742 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421742 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421742 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1536249421852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421852 "|DE1_SOC_golden_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1536249421852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421852 "|DE1_SOC_golden_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1536249421852 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421852 "|DE1_SOC_golden_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249421930 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249421930 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249422195 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249422195 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249422227 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249422227 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249422227 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249422289 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1536249423007 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249423007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.198 " "Worst-case setup slack is -6.198" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.198            -607.746 clock_50_0  " "   -6.198            -607.746 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.371               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.371               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.730               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.730               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.858               0.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.858               0.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.669               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.669               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.050               0.000 altera_reserved_tck  " "   11.050               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423007 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.070               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   30.070               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423007 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249423007 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.143 " "Worst-case hold slack is 0.143" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.143               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.222               0.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.222               0.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.235               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.235               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.260               0.000 clock_50_0  " "    0.260               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.297               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.298               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.367               0.000 altera_reserved_tck  " "    0.367               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249423166 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -6.058 " "Worst-case recovery slack is -6.058" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.058           -2523.201 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -6.058           -2523.201 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.155              -9.143 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -4.155              -9.143 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.510               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.510               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.375               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.375               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.738               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.738               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.768               0.000 clock_50_0  " "   14.768               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423244 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.984               0.000 altera_reserved_tck  " "   25.984               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423244 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249423244 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.729 " "Worst-case removal slack is -0.729" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.729              -0.729 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.729              -0.729 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.470               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.730               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.730               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.771               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.771               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.829               0.000 altera_reserved_tck  " "    0.829               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.893               0.000 clock_50_0  " "    0.893               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423306 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.908               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.908               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423306 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249423306 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.325 " "Worst-case minimum pulse width slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.325               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.608               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.608               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.623               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.623               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.029               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.029               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.767               0.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.767               0.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.291               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.291               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.905               0.000 clock_50_0  " "    8.905               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.428               0.000 altera_reserved_tck  " "   15.428               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.650               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.650               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249423322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249423322 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249423322 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 151 synchronizer chains. " "Report Metastability: Found 151 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249423620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249423620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 151 " "Number of Synchronizer Chains Found: 151" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249423620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249423620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.325 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.325" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249423620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.397 ns " "Worst Case Available Settling Time: 7.397 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249423620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249423620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249423620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249423620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249423620 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249423620 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249423620 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249423839 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249425212 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.730" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249426996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249426996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249426996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249426996 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249426996 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249426996 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.143" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249427058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249427058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249427058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249427058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249427058 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249427058 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.375" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249427123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249427123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249427123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249427123 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249427123 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249427123 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.470" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249427165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249427165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249427165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249427165 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249427165 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249427165 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249427290 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249427290 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 85C Model)               \|    0.6  0.583" {  } {  } 0 0 "Address Command (Slow 1100mV 85C Model)               \|    0.6  0.583" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249427290 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.303     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 85C Model)           \|  3.303     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249427290 ""}
{ "Info" "0" "" "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" {  } {  } 0 0 "Core (Slow 1100mV 85C Model)                          \|   1.73  0.143" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249427290 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 85C Model)         \|  3.375   0.47" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249427290 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.657  0.274" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 85C Model)                     \|  0.657  0.274" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249427290 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" {  } {  } 0 0 "Postamble (Slow 1100mV 85C Model)                     \|  0.489  0.489" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249427290 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" {  } {  } 0 0 "Read Capture (Slow 1100mV 85C Model)                  \|  0.234  0.187" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249427290 ""}
{ "Info" "0" "" "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" {  } {  } 0 0 "Write (Slow 1100mV 85C Model)                         \|  0.243  0.243" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249427290 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249427446 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249427571 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249442182 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1536249443920 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249443920 "|DE1_SOC_golden_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1536249443920 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249443920 "|DE1_SOC_golden_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1536249443920 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249443920 "|DE1_SOC_golden_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249443998 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249443998 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249443998 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249443998 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249444029 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249444029 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1536249444476 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249444476 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.845 " "Worst-case setup slack is -5.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.845            -571.339 clock_50_0  " "   -5.845            -571.339 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.422               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.422               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.727               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    1.727               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.778               0.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.778               0.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.834               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.834               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.221               0.000 altera_reserved_tck  " "   11.221               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444507 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.189               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   30.189               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444507 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249444507 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.162 " "Worst-case hold slack is 0.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.162               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.210               0.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.219               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.219               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.242               0.000 clock_50_0  " "    0.242               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.277               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.277               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.280               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.280               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.384               0.000 altera_reserved_tck  " "    0.384               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249444663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.785 " "Worst-case recovery slack is -5.785" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.785           -2401.987 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -5.785           -2401.987 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.906              -8.554 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.906              -8.554 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.774               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    1.774               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.468               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.468               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.923               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.923               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.965               0.000 clock_50_0  " "   14.965               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444756 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   26.264               0.000 altera_reserved_tck  " "   26.264               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444756 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249444756 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.748 " "Worst-case removal slack is -0.748" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.748              -0.748 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.748              -0.748 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.460               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.460               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.661               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.661               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.697               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.697               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.794               0.000 altera_reserved_tck  " "    0.794               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.846               0.000 clock_50_0  " "    0.846               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.906               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.906               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249444850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.325 " "Worst-case minimum pulse width slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.325               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.613               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.613               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.630               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.630               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.014               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.014               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.746               0.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.746               0.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.244               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.244               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.939               0.000 clock_50_0  " "    8.939               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.397               0.000 altera_reserved_tck  " "   15.397               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444897 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.623               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.623               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249444897 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249444897 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249444897 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 151 synchronizer chains. " "Report Metastability: Found 151 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249445117 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249445117 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 151 " "Number of Synchronizer Chains Found: 151" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249445117 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249445117 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.325 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.325" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249445117 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 7.526 ns " "Worst Case Available Settling Time: 7.526 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249445117 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249445117 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249445117 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249445117 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249445117 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249445117 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249445117 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249445400 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249446696 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 1.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249448385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249448385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249448385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249448385 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249448385 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249448385 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.162" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249448478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249448478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249448478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249448478 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249448478 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249448478 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.468" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249448555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249448555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249448555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249448555 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249448555 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249448555 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.460" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249448633 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249448633 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249448633 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249448633 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249448633 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249448633 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249448756 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249448756 ""}
{ "Info" "0" "" "Address Command (Slow 1100mV 0C Model)                \|  0.588  0.582" {  } {  } 0 0 "Address Command (Slow 1100mV 0C Model)                \|  0.588  0.582" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249448756 ""}
{ "Info" "0" "" "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.33     --" {  } {  } 0 0 "Bus Turnaround Time (Slow 1100mV 0C Model)            \|   3.33     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249448756 ""}
{ "Info" "0" "" "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" {  } {  } 0 0 "Core (Slow 1100mV 0C Model)                           \|  1.727  0.162" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249448756 ""}
{ "Info" "0" "" "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" {  } {  } 0 0 "Core Recovery/Removal (Slow 1100mV 0C Model)          \|  3.468   0.46" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249448756 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.663  0.313" {  } {  } 0 0 "DQS vs CK (Slow 1100mV 0C Model)                      \|  0.663  0.313" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249448756 ""}
{ "Info" "0" "" "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" {  } {  } 0 0 "Postamble (Slow 1100mV 0C Model)                      \|  0.475  0.475" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249448756 ""}
{ "Info" "0" "" "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" {  } {  } 0 0 "Read Capture (Slow 1100mV 0C Model)                   \|   0.25  0.203" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249448756 ""}
{ "Info" "0" "" "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" {  } {  } 0 0 "Write (Slow 1100mV 0C Model)                          \|  0.255  0.255" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249448756 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249448990 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249449275 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249463745 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1536249465481 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249465481 "|DE1_SOC_golden_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1536249465481 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249465481 "|DE1_SOC_golden_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1536249465481 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249465481 "|DE1_SOC_golden_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249465559 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249465559 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249465575 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249465575 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249465606 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249465606 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1536249465762 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249465762 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.097 " "Worst-case setup slack is -4.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249465809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249465809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.097            -397.062 clock_50_0  " "   -4.097            -397.062 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249465809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249465809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.768               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.768               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249465809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.849               0.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.849               0.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249465809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.418               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.418               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249465809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.675               0.000 altera_reserved_tck  " "   13.675               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249465809 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   33.471               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   33.471               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249465809 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249465809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.084               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.133               0.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.143               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.143               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.153               0.000 clock_50_0  " "    0.153               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.170               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.170               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.177               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.177               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 altera_reserved_tck  " "    0.179               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249466011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.570 " "Worst-case recovery slack is -3.570" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.570           -1485.993 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.570           -1485.993 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.390              -5.040 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.390              -5.040 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.244               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.244               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.727               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.727               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.884               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.884               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.403               0.000 clock_50_0  " "   16.403               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466122 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.166               0.000 altera_reserved_tck  " "   28.166               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466122 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249466122 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.395 " "Worst-case removal slack is -0.395" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.395              -0.395 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.395              -0.395 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442               0.000 altera_reserved_tck  " "    0.442               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.456               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.456               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.469               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.469               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.497               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.497               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.532               0.000 clock_50_0  " "    0.532               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466233 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.621               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.621               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466233 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249466233 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.325 " "Worst-case minimum pulse width slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.325               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.883               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.891               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.891               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.145               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.145               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.886               0.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.886               0.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.545               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.545               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.492               0.000 clock_50_0  " "    8.492               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.974               0.000 altera_reserved_tck  " "   14.974               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.758               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.758               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249466311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249466311 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249466311 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 151 synchronizer chains. " "Report Metastability: Found 151 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249466529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249466529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 151 " "Number of Synchronizer Chains Found: 151" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249466529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249466529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.325 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.325" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249466529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 8.946 ns " "Worst Case Available Settling Time: 8.946 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249466529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249466529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249466529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249466529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249466529 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249466529 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249466529 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249466953 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249468247 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249470275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249470275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249470275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249470275 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249470275 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249470275 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.084" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249470387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249470387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249470387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249470387 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249470387 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249470387 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.727" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249470497 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249470497 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249470497 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249470497 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249470497 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249470497 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.497" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249470606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249470606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249470606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249470606 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249470606 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249470606 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249470763 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249470763 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.639" {  } {  } 0 0 "Address Command (Fast 1100mV 85C Model)               \|  0.632  0.639" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249470763 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 85C Model)           \|  3.439     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249470763 ""}
{ "Info" "0" "" "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" {  } {  } 0 0 "Core (Fast 1100mV 85C Model)                          \|   2.11  0.084" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249470763 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 85C Model)         \|  3.727  0.497" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249470763 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.72   0.41" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 85C Model)                     \|   0.72   0.41" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249470763 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" {  } {  } 0 0 "Postamble (Fast 1100mV 85C Model)                     \|  0.591  0.591" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249470763 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 85C Model)                  \|  0.371  0.324" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249470763 ""}
{ "Info" "0" "" "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" {  } {  } 0 0 "Write (Fast 1100mV 85C Model)                         \|  0.313  0.313" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249470763 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249471045 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_USB_CLKOUT " "Node: HPS_USB_CLKOUT was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 HPS_USB_CLKOUT " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|usb1_inst~FF_3474 is being clocked by HPS_USB_CLKOUT" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1536249472433 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249472433 "|DE1_SOC_golden_top|HPS_USB_CLKOUT"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C1_SCLK " "Node: HPS_I2C1_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 HPS_I2C1_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c0_inst~FF_3393 is being clocked by HPS_I2C1_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1536249472433 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249472433 "|DE1_SOC_golden_top|HPS_I2C1_SCLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "HPS_I2C2_SCLK " "Node: HPS_I2C2_SCLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 HPS_I2C2_SCLK " "Register soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|i2c1_inst~FF_3393 is being clocked by HPS_I2C2_SCLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1536249472433 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249472433 "|DE1_SOC_golden_top|HPS_I2C2_SCLK"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga_light_weight\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga_light_weight~FF_3425" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821 " "From: u0\|hps_0\|fpga_interfaces\|hps2fpga\|clk  to: soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\|hps2fpga~FF_2821" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[1\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[2\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_delay_chain  from: dqsin  to: dqsbusout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_in_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|dqs_out_delay_1  from: datain  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|dq_ddio\[3\].ubidir_dq_dqs\|altdq_dqs2_inst\|phase_align_os  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout " "Cell: u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|p0\|umemphy\|uio_pads\|uaddr_cmd_pads\|clock_gen\[0\].umem_ck_pad\|auto_generated\|ddio_outa\[0\]  from: muxsel  to: dataout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout " "Cell: u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[0\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL  from: refclkin  to: fbclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_REFCLK_SELECT  from: clkin\[2\]  to: clkout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk " "Cell: u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER  from: vco0ph\[0\]  to: divclk" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1536249472511 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249472511 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249472527 ""}
{ "Info" "ISTA_IGNORED_CLOCK_UNCERTAINTY" "" "The following assignments are ignored by the derive_clock_uncertainty command" {  } {  } 0 332152 "The following assignments are ignored by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249472527 ""}
{ "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_PARENT" "" "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" { { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[0\]_IN (Rise) HPS_DDR3_DQS_P\[0\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[0\]_IN (Rise) to HPS_DDR3_DQS_P\[0\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[1\]_IN (Rise) HPS_DDR3_DQS_P\[1\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[1\]_IN (Rise) to HPS_DDR3_DQS_P\[1\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[2\]_IN (Rise) HPS_DDR3_DQS_P\[2\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[2\]_IN (Rise) to HPS_DDR3_DQS_P\[2\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Rise) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup HPS_DDR3_DQS_P\[3\]_IN (Rise) HPS_DDR3_DQS_P\[3\]_IN (Fall) 0.000 0.160 " "Setup clock transfer from HPS_DDR3_DQS_P\[3\]_IN (Rise) to HPS_DDR3_DQS_P\[3\]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[0\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[0\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[1\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[1\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[2\]_OUT (Fall) 0.000 0.260 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[2\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Rise) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.230 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Setup clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) HPS_DDR3_DQS_P\[3\]_OUT (Fall) 0.000 0.380 " "Hold clock transfer from u0\|hps_0\|hps_io\|border\|hps_sdram_inst\|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P\[3\]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[0\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[0\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[1\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[1\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[2\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[2\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Setup soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Setup clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""} { "Info" "ISTA_NOT_ENOUGH_UNCERTAINTY_CHILD" "Hold soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) HPS_DDR3_DQS_N\[3\]_OUT (Rise) 0.000 0.210 " "Hold clock transfer from soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N\[3\]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210" {  } {  } 0 332172 "%1!s! clock transfer from %2!s! to %3!s! has uncertainty %4!s! that is less than the recommended uncertainty %5!s!" 0 0 "Design Software" 0 -1 1536249472558 ""}  } {  } 0 332171 "The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249472558 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1536249472716 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249472716 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.543 " "Worst-case setup slack is -3.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249472794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249472794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.543            -343.373 clock_50_0  " "   -3.543            -343.373 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249472794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    2.110               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249472794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.990               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.990               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249472794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.545               0.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.545               0.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249472794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.747               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    5.747               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249472794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.106               0.000 altera_reserved_tck  " "   14.106               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249472794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   34.054               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   34.054               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249472794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249472794 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.077 " "Worst-case hold slack is 0.077" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.077               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.077               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.113               0.000 clock_50_0  " "    0.113               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.118               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.118               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.124               0.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.124               0.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.157               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.157               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473009 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.171               0.000 altera_reserved_tck  " "    0.171               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473009 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249473009 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.222 " "Worst-case recovery slack is -3.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.222           -1341.480 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -3.222           -1341.480 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.072              -4.362 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -2.072              -4.362 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.621               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.621               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.825               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    3.825               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.207               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    6.207               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.825               0.000 clock_50_0  " "   16.825               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473152 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   28.813               0.000 altera_reserved_tck  " "   28.813               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473152 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249473152 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.457 " "Worst-case removal slack is -0.457" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.457              -0.457 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   -0.457              -0.457 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.359               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.398               0.000 altera_reserved_tck  " "    0.398               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.406               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.406               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.473               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.473               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.481               0.000 clock_50_0  " "    0.481               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.562               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    0.562               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249473292 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 0.325 " "Worst-case minimum pulse width slack is 0.325" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.325               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    0.325               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.887               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk  " "    0.887               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|pll_write_clk_dq_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.894               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk  " "    0.894               0.000 soc_system:u0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\|afi_clk_write_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.000               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.000               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.666               0.000 u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\]  " "    1.666               0.000 u0\|pll_sdram\|altera_pll_i\|general\[0\].gpll~FRACTIONAL_PLL\|vcoph\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.144               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    2.144               0.000 u0\|pll_stream\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.883               0.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    3.883               0.000 u0\|pll_sdram\|altera_pll_i\|general\[1\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.540               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "    4.540               0.000 u1\|sdram_pll0_inst\|sdram_pll0_inst\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.446               0.000 clock_50_0  " "    8.446               0.000 clock_50_0 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.913               0.000 altera_reserved_tck  " "   14.913               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.758               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk  " "   18.758               0.000 u0\|pll_stream\|altera_pll_i\|general\[0\].gpll~PLL_OUTPUT_COUNTER\|divclk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1536249473386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249473386 ""}
{ "Warning" "WSTA_METASTABILITY_REPORT_DISALLOW_GLOBAL_OFF" "" "Ignoring Synchronizer Identification setting Off, and using Auto instead." {  } {  } 0 18330 "Ignoring Synchronizer Identification setting Off, and using Auto instead." 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249473386 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 151 synchronizer chains. " "Report Metastability: Found 151 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249473606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249473606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 151 " "Number of Synchronizer Chains Found: 151" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249473606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249473606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.325 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.325" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249473606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 9.074 ns " "Worst Case Available Settling Time: 9.074 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249473606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249473606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249473606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249473606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249473606 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1536249473606 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249473606 ""}
{ "Info" "0" "" "Initializing DDR database for CORE hps_sdram_p0" {  } {  } 0 0 "Initializing DDR database for CORE hps_sdram_p0" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249474202 ""}
{ "Info" "0" "" "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Finding port-to-pin mapping for CORE: hps_sdram_p0 INSTANCE: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249475501 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110 " "Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.110" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249477918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249477918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249477918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249477918 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249477918 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249477918 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077 " "Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.077" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249478059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249478059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249478059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249478059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249478059 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249478059 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825 " "Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 3.825" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249478186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249478186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249478186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249478186 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249478186 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249478186 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473 " "Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\] " "-to \[remove_from_collection \[get_registers \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*\}\] \[get_registers \{\{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].capture_reg~DFFLO\} \{*:u0\|*:hps_0\|*:hps_io\|*:border\|*:hps_sdram_inst\|*:p0\|*:umemphy\|*:uio_pads\|*:dq_ddio\[*\].ubidir_dq_dqs\|*:altdq_dqs2_inst\|*input_path_gen\[*\].aligned_input\[*\]\}\}\]\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249478312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249478312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 10 " "-npaths 10" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249478312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249478312 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\} " "-panel_name \{u0\|hps_0\|hps_io\|border\|hps_sdram_inst Core Recovery/Removal (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1536249478312 ""}  } {  } 0 332115 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249478312 ""}
{ "Info" "0" "" "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" {  } {  } 0 0 "Core: hps_sdram_p0 - Instance: u0\|hps_0\|hps_io\|border\|hps_sdram_inst" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249478499 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249478499 ""}
{ "Info" "0" "" "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.661" {  } {  } 0 0 "Address Command (Fast 1100mV 0C Model)                \|  0.597  0.661" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249478499 ""}
{ "Info" "0" "" "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" {  } {  } 0 0 "Bus Turnaround Time (Fast 1100mV 0C Model)            \|  3.452     --" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249478499 ""}
{ "Info" "0" "" "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" {  } {  } 0 0 "Core (Fast 1100mV 0C Model)                           \|   2.11  0.077" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249478499 ""}
{ "Info" "0" "" "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" {  } {  } 0 0 "Core Recovery/Removal (Fast 1100mV 0C Model)          \|  3.825  0.473" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249478499 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.717  0.438" {  } {  } 0 0 "DQS vs CK (Fast 1100mV 0C Model)                      \|  0.717  0.438" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249478499 ""}
{ "Info" "0" "" "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" {  } {  } 0 0 "Postamble (Fast 1100mV 0C Model)                      \|  0.596  0.596" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249478499 ""}
{ "Info" "0" "" "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" {  } {  } 0 0 "Read Capture (Fast 1100mV 0C Model)                   \|  0.371  0.324" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249478499 ""}
{ "Info" "0" "" "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" {  } {  } 0 0 "Write (Fast 1100mV 0C Model)                          \|  0.326  0.326" 0 0 "TimeQuest Timing Analyzer" 0 0 1536249478499 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249485339 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249485339 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 248 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 248 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1860 " "Peak virtual memory: 1860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1536249486525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Sep 06 23:58:06 2018 " "Processing ended: Thu Sep 06 23:58:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1536249486525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:17 " "Elapsed time: 00:01:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1536249486525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:09 " "Total CPU time (on all processors): 00:02:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1536249486525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249486525 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1055 s " "Quartus Prime Full Compilation was successful. 0 errors, 1055 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1536249489060 ""}
