Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.3 (lin64) Build 1368829 Mon Sep 28 20:06:39 MDT 2015
| Date         : Tue Jul  5 15:59:26 2016
| Host         : finance.eit.uni-kl.de running 64-bit Scientific Linux release 6.7 (Carbon)
| Command      : report_timing_summary -file ./report/dct_timing_routed.rpt
| Design       : dct
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2014-09-11
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 34 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.885        0.000                      0                 1074        0.125        0.000                      0                 1074        3.600        0.000                       0                   211  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
ap_clk  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.885        0.000                      0                 1074        0.125        0.000                      0                 1074        3.600        0.000                       0                   211  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.885ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.125ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.885ns  (required time - arrival time)
  Source:                 grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/CLK
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.071ns  (logic 4.119ns (81.229%)  route 0.952ns (18.771%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.537ns = ( 9.537 - 8.000 ) 
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.084ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          1.713     1.713    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/ap_clk
    DSP48_X0Y35          DSP48E1                                      r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y35          DSP48E1 (Prop_dsp48e1_CLK_P[7])
                                                      3.398     5.111 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2/dct_mac_muladd_16s_15s_29s_29_1_DSP48_0_U/p/P[7]
                         net (fo=1, routed)           0.952     6.063    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/dct_mac_muladd_16s_15s_29s_29_1_U2_n_29
    SLICE_X12Y82         LUT2 (Prop_lut2_I1_O)        0.053     6.116 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752[7]_i_2/O
                         net (fo=1, routed)           0.000     6.116    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752[7]_i_2_n_8
    SLICE_X12Y82         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216     6.332 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.332    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[7]_i_1_n_8
    SLICE_X12Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.392 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.392    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[11]_i_1_n_8
    SLICE_X12Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.452 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.452    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[15]_i_1_n_8
    SLICE_X12Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.512 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.512    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[19]_i_1_n_8
    SLICE_X12Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     6.572 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.572    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[23]_i_1_n_8
    SLICE_X12Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212     6.784 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.784    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_fu_485_p2[25]
    SLICE_X12Y87         FDRE                                         r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=210, unset)          1.537     9.537    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/ap_clk
    SLICE_X12Y87         FDRE                                         r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[25]/C
                         clock pessimism              0.084     9.621    
                         clock uncertainty           -0.035     9.586    
    SLICE_X12Y87         FDRE (Setup_fdre_C_D)        0.084     9.670    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp1_reg_752_reg[25]
  -------------------------------------------------------------------
                         required time                          9.670    
                         arrival time                          -6.784    
  -------------------------------------------------------------------
                         slack                                  2.885    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            buf_2d_in_U/dct_dct_2d_col_inbuf_ram_U/ram_reg/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.091ns (25.686%)  route 0.263ns (74.314%))
  Logic Levels:           0  
  Clock Path Skew:        0.085ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          0.599     0.599    grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/ap_clk
    SLICE_X26Y79         FDRE                                         r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y79         FDRE (Prop_fdre_C_Q)         0.091     0.690 r  grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp_18_cast_reg_583_reg[5]/Q
                         net (fo=5, routed)           0.263     0.953    buf_2d_in_U/dct_dct_2d_col_inbuf_ram_U/ADDRBWRADDR[5]
    RAMB18_X1Y31         RAMB18E1                                     r  buf_2d_in_U/dct_dct_2d_col_inbuf_ram_U/ram_reg/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=210, unset)          0.872     0.872    buf_2d_in_U/dct_dct_2d_col_inbuf_ram_U/ap_clk
    RAMB18_X1Y31         RAMB18E1                                     r  buf_2d_in_U/dct_dct_2d_col_inbuf_ram_U/ram_reg/CLKBWRCLK
                         clock pessimism             -0.188     0.684    
    RAMB18_X1Y31         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.145     0.829    buf_2d_in_U/dct_dct_2d_col_inbuf_ram_U/ram_reg
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.953    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.292         8.000       4.708      DSP48_X1Y35   grp_dct_dct_2d_fu_198/grp_dct_dct_1d2_fu_223/tmp5_reg_757_reg/CLK
Low Pulse Width   Slow    FDRE/C       n/a            0.400         4.000       3.600      SLICE_X25Y75  ap_CS_fsm_reg[2]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         4.000       3.650      SLICE_X27Y81  ap_CS_fsm_reg[3]/C



