// Seed: 1506324959
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri1 id_5;
  assign id_5 = 1;
  wire id_6;
  wire id_7;
endmodule
module module_1 #(
    parameter id_11 = 32'd84,
    parameter id_12 = 32'd58
) (
    input wire id_0,
    input supply0 id_1,
    output supply1 id_2,
    output uwire id_3
);
  wand id_5;
  assign id_5 = id_0;
  wire id_6;
  logic [7:0] id_7;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_6,
      id_6
  );
  wire id_9;
  assign id_7[1] = id_1 > id_1 ? id_0 : 1;
  wire id_10;
  assign id_3 = 1 == id_0;
  defparam id_11.id_12 = 1;
endmodule
