<!doctype html><html><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1"><script async src="https://www.googletagmanager.com/gtag/js?id=G-4Z2ZY6ZE84"></script><script>window.dataLayer=window.dataLayer||[];function gtag(){dataLayer.push(arguments)}gtag("js",new Date),gtag("config","G-4Z2ZY6ZE84")</script><script>var _hmt=_hmt||[];(function(){var e,t=document.createElement("script");t.src="https://hm.baidu.com/hm.js?6aacb1c7ca0a3ef4e3aa84c1eaa237dd",e=document.getElementsByTagName("script")[0],e.parentNode.insertBefore(t,e)})()</script><link rel=preconnect href=https://fonts.googleapis.com><link rel=preconnect href=https://fonts.gstatic.com crossorigin><link href="https://fonts.googleapis.com/css2?family=Mulish:wght@300;400;600;700;800&family=Frank+Ruhl+Libre:wght@200;300;400;500;600&family=Encode+Sans+Semi+Condensed:wght@400&display=swap" rel=stylesheet><link rel=stylesheet type=text/css href=/css/bootstrap.min.css><link rel=stylesheet type=text/css href=/css/all.min.css><link disabled id=dark-mode-theme rel=stylesheet href=/css/dark.css><link rel=stylesheet type=text/css href=/css/style.css><link rel=stylesheet type=text/css href=/css/my_style.css><title>English | Whatâ€™s Missing in Agile Hardware Design? Verification!</title>
<meta name=description content="Authorï¼šBabak Falsafi"></head><body><nav class="navbar navbar-expand-lg navbar-light bg-light"><div class=container><a class=navbar-brand href=https://xs-mlvp.github.io/en><b style=font-weight:800>Home</b>
</a><button class=navbar-toggler type=button data-bs-toggle=collapse data-bs-target=#navbarNavDropdown aria-controls=navbarNavDropdown aria-expanded=false aria-label="Toggle navigation">
<span class=navbar-toggler-icon></span></button><div class="collapse navbar-collapse" id=navbarNavDropdown><ul class="navbar-nav ms-auto mt-2 mt-lg-0"><li class=nav-item><a class=nav-link href=/en/crowdsourcing/>Verification Tasks</a></li><li class=nav-item><a class=nav-link href=/en/learningresource/>Learning Resources</a></li><li class=nav-item><a class=nav-link href=/en/about/>About Us</a></li><li class=nav-item><a class=nav-link href=https://xs-mlvp.github.io/learningresource/comm/com_002/>ä¸­æ–‡</a></li><li class="nav-item px-2 pt-1"><a class="btn fas fa-moon" id=dark-mode-toggle></a></li></ul></div></div></nav><div id=content><div class=container style=max-width:70%><div class="py-4 rounded-3"><div class="container-fluid py-2"><h1 class="display-2 mb-4 text-center">Whatâ€™s Missing in Agile Hardware Design? Verification!</h1></div><p class="text-center fs-4 fst-italic serif">Authorï¼šBabak Falsafi</p><div class="text-center pt-4"></div></div><div class="row justify-content-center mb-5"><div class=col-12><p class="card-date m-0">Created Jan 11, 2024 -
Last updated: Jan 11, 2024</p><hr class=dropdown-divider><div class="row justify-content-between"><div class=col-sm-4><span class=status>Evergreen ðŸŒ³</span></div><div class=col-sm-8 style=text-align:right></div></div></div></div><div class="container-fluid py-2"><div class="serif main-content"><blockquote><p>Authorï¼šBabak Falsafiï¼ŒFellow, ACM, IEEE. Parallel Systems Architecture Laboratory, Institute of Computer and Communication Sciences, School of Computer and Communication Sciences, Ecole Polytechnique FÃ©dÃ©rale de Lausanne, Lausanne, CH-1015, Switzerland</p></blockquote><blockquote><p>Sourceï¼šhttps://mp.weixin.qq.com/s/gbA9lQ6xXfnWHXlx1RZ-vQ</p></blockquote><hr><p>Agile hardware design is an approach to developing hardware systems that draws inspiration from the princi-
ples and practices of agile software development. It emphasizes collaboration, flexibility, iterative development,
and quick adaptation to changing requirements. In agile hardware design, the focus is on delivering functional
hardware systems in shorter development cycles while maintaining high-quality and customer satisfaction.</p><p>In particular, agile hardware design is of great interest in the open-source hardware community. Open-source
hardware developmentâ€”such as RISC-Vâ€”is at the forefront of initiatives to democratize hardware and drive in-
novation in chip design forward. Agile design is instrumental for the RISC-V community because it supports
rapid iteration, accommodates the evolving RISC-V standard and the addition of custom extensions, improves
community collaboration and time-to-market, and addresses the design challenges associated with complex archi-
tectural features.</p><p>Among significant innovations based on agile hardware design is the recently announced XiangShan RISC-V
core which is currently the highest performing RISC-V out-of-order microprocessor core with single-thread per-
formance exceeding both existing RISC-V cores and a state-of-the-art ARM core, Cortex-A76. The creators of
this platform have published their agile design methodology in a flagship computer architecture venue, MICRO,
with a paper that has been selected through peer review to be among the best dozen papers in all of computer
architecture in one year for publication in IEEE Micro Top Picks.</p><p>A key contributor to this breakthrough has been integrating hardware verification into the agile methodolo-
gy. Hardware verification is crucial in designing digital platforms, as it ensures that semiconductor chips operate
correctly and reliably according to the architecture specifications. Verification guarantees compliance with stan-
dards, and helps detect and rectify design errors, validate system-level functionality, optimize performance and
power consumption, and enhance hardware reliability and safety. It plays a fundamental role in creating robust
and dependable CPUs that meet the requirements of various applications and workloads.</p><p>There are also a number of trends in recent years that have made robust verification indispensable to hard-
ware design and deployment. These include the slowdown in Mooreâ€™s Law resulting in more heterogeneity and
diversity in design, concerns about security and integrity in digital platforms, and the emergence of open-source
hardware (e.g., RISC-V) which is anchored on collaboration among a large community of developers without
centralized ownership and coordination. Therefore, contributions to integrating verification into agile design are
not only of importance to the RISC-V community but also of great interest to the broader hardware design in-
dustry.</p><p>This paper titled ``Functional Verification for Agile Processor Development: A Case for Workflow Integra-
tion&rsquo;&rsquo; identifies a key limitation in the collaboration and information exchange between existing agile hardware
design methodologies and conventional functional verification. This disconnect hinders the seamless integration
of verification workflows and toolchains with agile development practices. The authors address this issue by
proposing workflow integration that incorporates collaborative task delegation and dynamic information ex-
change as fundamental principles for achieving agile hardware design with functional verification.</p><p>Paperï¼š<a href=https://mp.weixin.qq.com/s/rKg_oCI0cTRXnP7BHFnEDA>Functional Verification for Agile Processor Development: A Case for Workflow Integration</a></p></div></div></div></div><div class=container><div class="row justify-content-between"><div class=col-sm-4><p class=footer>MLVP Group Â© 2024</p></div><div class="col-sm-6 d-flex flex-row-reverse"><a class="footer-social px-2" href=# target=_blank><i class="fab fa-weixin"></i></a>
<a class="footer-social px-2" href=# target=_blank><i class="fab fa-weibo"></i></a></div></div></div><script src=/js/bootstrap.min.js></script><script src=/js/jquery.min.js></script><script src=/js/isotope.pkgd.min.js></script><script src=/js/masonry.pkgd.min.js async></script><script src=/js/dark.js></script><script>var savedTheme=localStorage.getItem("dark-mode-storage")||"light";setTheme(savedTheme)</script><script src=/js/isotope.js></script><script src=/js/mermaid.min.js></script><script>mermaid.initialize({startOnLoad:!0,securityLevel:"loose"})</script></body></html>