INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
WARNING:sim - A core named 'Inst_Rom' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'Inst_Rom'...
WARNING:sim - A core named 'Inst_Rom' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'Inst_Rom'...
Delivering associated files for 'Inst_Rom'...
Delivering EJava files for 'Inst_Rom'...
Generating implementation netlist for 'Inst_Rom'...
INFO:sim - Pre-processing HDL files for 'Inst_Rom'...
Running synthesis for 'Inst_Rom'
Running ngcbuild...
Writing VEO instantiation template for 'Inst_Rom'...
Writing Verilog behavioral simulation model for 'Inst_Rom'...
WARNING:sim - Overwriting existing file
   F:/Desktop/FPGA/tenth_experiment/ipcore_dir/tmp/_cg/Inst_Rom/doc/blk_mem_gen_
   v7_3_vinfo.html with file from view xilinx_documentation
Delivered 1 file into directory
F:/Desktop/FPGA/tenth_experiment/ipcore_dir/tmp/_cg/Inst_Rom
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'Inst_Rom'...
Generating metadata file...
Regenerating ISE project file for 'Inst_Rom'...
Generating ISE project...
XCO file found: Inst_Rom.xco
XMDF file found: Inst_Rom_xmdf.tcl
Adding F:/Desktop/FPGA/tenth_experiment/ipcore_dir/tmp/_cg/Inst_Rom.asy -view
all -origin_type imported
Adding F:/Desktop/FPGA/tenth_experiment/ipcore_dir/tmp/_cg/Inst_Rom.ngc -view
all -origin_type created
Checking file "F:/Desktop/FPGA/tenth_experiment/ipcore_dir/tmp/_cg/Inst_Rom.ngc"
for project device match ...
File "F:/Desktop/FPGA/tenth_experiment/ipcore_dir/tmp/_cg/Inst_Rom.ngc" device
information matches project device.
Adding F:/Desktop/FPGA/tenth_experiment/ipcore_dir/tmp/_cg/Inst_Rom.sym -view
all -origin_type imported
Adding F:/Desktop/FPGA/tenth_experiment/ipcore_dir/tmp/_cg/Inst_Rom.v -view all
-origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "F:/Desktop/FPGA/tenth_experiment/ipcore_dir/tmp/_cg/Inst_Rom.v" into library
   work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding F:/Desktop/FPGA/tenth_experiment/ipcore_dir/tmp/_cg/Inst_Rom.veo -view
all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/Inst_Rom"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'Inst_Rom'.
