Analysis & Synthesis report for Project_4
Mon Jul 26 16:01:02 2021
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Protected by Synthesis
 11. User-Specified and Inferred Latches
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Source assignments for FIFO:inst1|dcfifo:dcfifo_component
 15. Source assignments for FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated
 16. Source assignments for FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p
 17. Source assignments for FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p
 18. Source assignments for FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram
 19. Source assignments for FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp
 20. Source assignments for FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14
 21. Source assignments for FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp
 22. Source assignments for FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17
 23. Source assignments for ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated
 24. Parameter Settings for User Entity Instance: FIFO:inst1|dcfifo:dcfifo_component
 25. Parameter Settings for User Entity Instance: ROM_4:inst6|altsyncram:altsyncram_component
 26. dcfifo Parameter Settings by Entity Instance
 27. altsyncram Parameter Settings by Entity Instance
 28. Post-Synthesis Netlist Statistics for Top Partition
 29. Elapsed Time Per Partition
 30. Analysis & Synthesis Messages
 31. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jul 26 16:01:02 2021           ;
; Quartus Prime Version              ; 18.0.0 Build 614 04/24/2018 SJ Standard Edition ;
; Revision Name                      ; Project_4                                       ;
; Top-level Entity Name              ; Project_4_main                                  ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; 215                                             ;
;     Total combinational functions  ; 111                                             ;
;     Dedicated logic registers      ; 161                                             ;
; Total registers                    ; 161                                             ;
; Total pins                         ; 32                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 110,592                                         ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; Project_4_main     ; Project_4          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                            ; Library ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+
; number.v                         ; yes             ; User Verilog HDL File                  ; E:/Verilog/Project_4/number.v                                           ;         ;
; Project_4_main.bdf               ; yes             ; User Block Diagram/Schematic File      ; E:/Verilog/Project_4/Project_4_main.bdf                                 ;         ;
; count3.v                         ; yes             ; User Verilog HDL File                  ; E:/Verilog/Project_4/count3.v                                           ;         ;
; ROM_4.v                          ; yes             ; User Wizard-Generated File             ; E:/Verilog/Project_4/ROM_4.v                                            ;         ;
; keep.v                           ; yes             ; User Verilog HDL File                  ; E:/Verilog/Project_4/keep.v                                             ;         ;
; FIFO.v                           ; yes             ; User Wizard-Generated File             ; E:/Verilog/Project_4/FIFO.v                                             ;         ;
; control.v                        ; yes             ; User Verilog HDL File                  ; E:/Verilog/Project_4/control.v                                          ;         ;
; dcfifo.tdf                       ; yes             ; Megafunction                           ; e:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf            ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_counter.inc       ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                           ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_add_sub.inc       ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; a_graycounter.inc                ; yes             ; Megafunction                           ; e:/intelfpga/18.0/quartus/libraries/megafunctions/a_graycounter.inc     ;         ;
; a_fefifo.inc                     ; yes             ; Megafunction                           ; e:/intelfpga/18.0/quartus/libraries/megafunctions/a_fefifo.inc          ;         ;
; a_gray2bin.inc                   ; yes             ; Megafunction                           ; e:/intelfpga/18.0/quartus/libraries/megafunctions/a_gray2bin.inc        ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                           ; e:/intelfpga/18.0/quartus/libraries/megafunctions/dffpipe.inc           ;         ;
; alt_sync_fifo.inc                ; yes             ; Megafunction                           ; e:/intelfpga/18.0/quartus/libraries/megafunctions/alt_sync_fifo.inc     ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; altsyncram_fifo.inc              ; yes             ; Megafunction                           ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram_fifo.inc   ;         ;
; aglobal180.inc                   ; yes             ; Megafunction                           ; e:/intelfpga/18.0/quartus/libraries/megafunctions/aglobal180.inc        ;         ;
; db/dcfifo_unf1.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/Verilog/Project_4/db/dcfifo_unf1.tdf                                 ;         ;
; db/a_graycounter_8p6.tdf         ; yes             ; Auto-Generated Megafunction            ; E:/Verilog/Project_4/db/a_graycounter_8p6.tdf                           ;         ;
; db/a_graycounter_47c.tdf         ; yes             ; Auto-Generated Megafunction            ; E:/Verilog/Project_4/db/a_graycounter_47c.tdf                           ;         ;
; db/altsyncram_qb41.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/Verilog/Project_4/db/altsyncram_qb41.tdf                             ;         ;
; db/decode_a87.tdf                ; yes             ; Auto-Generated Megafunction            ; E:/Verilog/Project_4/db/decode_a87.tdf                                  ;         ;
; db/mux_o28.tdf                   ; yes             ; Auto-Generated Megafunction            ; E:/Verilog/Project_4/db/mux_o28.tdf                                     ;         ;
; db/alt_synch_pipe_ual.tdf        ; yes             ; Auto-Generated Megafunction            ; E:/Verilog/Project_4/db/alt_synch_pipe_ual.tdf                          ;         ;
; db/dffpipe_f09.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/Verilog/Project_4/db/dffpipe_f09.tdf                                 ;         ;
; db/alt_synch_pipe_val.tdf        ; yes             ; Auto-Generated Megafunction            ; E:/Verilog/Project_4/db/alt_synch_pipe_val.tdf                          ;         ;
; db/dffpipe_g09.tdf               ; yes             ; Auto-Generated Megafunction            ; E:/Verilog/Project_4/db/dffpipe_g09.tdf                                 ;         ;
; db/cmpr_s76.tdf                  ; yes             ; Auto-Generated Megafunction            ; E:/Verilog/Project_4/db/cmpr_s76.tdf                                    ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; e:/intelfpga/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; e:/intelfpga/18.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; e:/intelfpga/18.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; e:/intelfpga/18.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; db/altsyncram_mv91.tdf           ; yes             ; Auto-Generated Megafunction            ; E:/Verilog/Project_4/db/altsyncram_mv91.tdf                             ;         ;
; cos_for_cht.hex                  ; yes             ; Auto-Found Memory Initialization File  ; E:/Verilog/Project_4/cos_for_cht.hex                                    ;         ;
+----------------------------------+-----------------+----------------------------------------+-------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 215       ;
;                                             ;           ;
; Total combinational functions               ; 111       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 58        ;
;     -- 3 input functions                    ; 32        ;
;     -- <=2 input functions                  ; 21        ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 101       ;
;     -- arithmetic mode                      ; 10        ;
;                                             ;           ;
; Total registers                             ; 161       ;
;     -- Dedicated logic registers            ; 161       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 32        ;
; Total memory bits                           ; 110592    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 179       ;
; Total fan-out                               ; 1235      ;
; Average fan-out                             ; 3.49      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                             ; Entity Name        ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |Project_4_main                           ; 111 (0)             ; 161 (0)                   ; 110592      ; 0            ; 0       ; 0         ; 32   ; 0            ; |Project_4_main                                                                                                                 ; Project_4_main     ; work         ;
;    |FIFO:inst1|                           ; 94 (0)              ; 148 (0)                   ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_4_main|FIFO:inst1                                                                                                      ; FIFO               ; work         ;
;       |dcfifo:dcfifo_component|           ; 94 (0)              ; 148 (0)                   ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_4_main|FIFO:inst1|dcfifo:dcfifo_component                                                                              ; dcfifo             ; work         ;
;          |dcfifo_unf1:auto_generated|     ; 94 (5)              ; 148 (45)                  ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_4_main|FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated                                                   ; dcfifo_unf1        ; work         ;
;             |a_graycounter_47c:wrptr_g1p| ; 29 (29)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_4_main|FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p                       ; a_graycounter_47c  ; work         ;
;             |a_graycounter_8p6:rdptr_g1p| ; 29 (29)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_4_main|FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p                       ; a_graycounter_8p6  ; work         ;
;             |alt_synch_pipe_ual:rs_dgwp|  ; 0 (0)               ; 30 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_4_main|FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp                        ; alt_synch_pipe_ual ; work         ;
;                |dffpipe_f09:dffpipe14|    ; 0 (0)               ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_4_main|FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14  ; dffpipe_f09        ; work         ;
;             |alt_synch_pipe_val:ws_dgrp|  ; 0 (0)               ; 30 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_4_main|FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp                        ; alt_synch_pipe_val ; work         ;
;                |dffpipe_g09:dffpipe17|    ; 0 (0)               ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_4_main|FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17  ; dffpipe_g09        ; work         ;
;             |altsyncram_qb41:fifo_ram|    ; 9 (1)               ; 3 (3)                     ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_4_main|FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram                          ; altsyncram_qb41    ; work         ;
;                |decode_a87:wren_decode_a| ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_4_main|FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|decode_a87:wren_decode_a ; decode_a87         ; work         ;
;                |mux_o28:mux13|            ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_4_main|FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|mux_o28:mux13            ; mux_o28            ; work         ;
;             |cmpr_s76:rdempty_eq_comp|    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_4_main|FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|cmpr_s76:rdempty_eq_comp                          ; cmpr_s76           ; work         ;
;             |cmpr_s76:rdfull_eq_comp|     ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_4_main|FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|cmpr_s76:rdfull_eq_comp                           ; cmpr_s76           ; work         ;
;             |cmpr_s76:wrfull_eq_comp|     ; 10 (10)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_4_main|FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|cmpr_s76:wrfull_eq_comp                           ; cmpr_s76           ; work         ;
;    |ROM_4:inst6|                          ; 0 (0)               ; 0 (0)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_4_main|ROM_4:inst6                                                                                                     ; ROM_4              ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_4_main|ROM_4:inst6|altsyncram:altsyncram_component                                                                     ; altsyncram         ; work         ;
;          |altsyncram_mv91:auto_generated| ; 0 (0)               ; 0 (0)                     ; 12288       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_4_main|ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated                                      ; altsyncram_mv91    ; work         ;
;    |control:inst2|                        ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_4_main|control:inst2                                                                                                   ; control            ; work         ;
;    |count3:inst|                          ; 11 (11)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_4_main|count3:inst                                                                                                     ; count3             ; work         ;
;    |keep:inst4|                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_4_main|keep:inst4                                                                                                      ; keep               ; work         ;
;    |number:inst3|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Project_4_main|number:inst3                                                                                                    ; number             ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+
; Name                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16384        ; 6            ; 16384        ; 6            ; 98304 ; None               ;
; ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated|ALTSYNCRAM             ; AUTO ; ROM              ; 2048         ; 6            ; --           ; --           ; 12288 ; ../cos_for_ChT.hex ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                         ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+
; Altera ; FIFO         ; 18.0    ; N/A          ; N/A          ; |Project_4_main|FIFO:inst1  ; FIFO.v          ;
; Altera ; ROM: 1-PORT  ; 18.0    ; N/A          ; N/A          ; |Project_4_main|ROM_4:inst6 ; ROM_4.v         ;
+--------+--------------+---------+--------------+--------------+-----------------------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                              ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[14] ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[12] ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[13] ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[10] ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[11] ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[8]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[9]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[6]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[7]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[4]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[5]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[2]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[3]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[0]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe16a[1]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[14] ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[12] ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[13] ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[10] ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[11] ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[8]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[9]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[6]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[7]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[4]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[5]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[2]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[3]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[0]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14|dffe15a[1]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[14] ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[12] ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[13] ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[10] ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[11] ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[8]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[9]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[6]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[7]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[4]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[5]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[2]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[3]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[0]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe19a[1]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe18a[14] ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe18a[12] ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe18a[13] ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe18a[10] ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe18a[11] ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe18a[8]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe18a[9]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe18a[6]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe18a[7]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe18a[4]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe18a[5]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe18a[2]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe18a[3]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe18a[0]  ; yes                                                              ; yes                                        ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17|dffe18a[1]  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 60                                                                                  ;                                                                  ;                                            ;
+----------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                 ;
+----------------------------------------------------+-----------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal   ; Free of Timing Hazards ;
+----------------------------------------------------+-----------------------+------------------------+
; number:inst3|m[8]                                  ; number:inst3|WideNor0 ; yes                    ;
; number:inst3|m[7]                                  ; number:inst3|WideNor0 ; yes                    ;
; number:inst3|m[6]                                  ; number:inst3|WideNor0 ; yes                    ;
; number:inst3|m[5]                                  ; number:inst3|WideNor0 ; yes                    ;
; number:inst3|m[4]                                  ; number:inst3|WideNor0 ; yes                    ;
; number:inst3|m[3]                                  ; number:inst3|WideNor0 ; yes                    ;
; number:inst3|m[2]                                  ; number:inst3|WideNor0 ; yes                    ;
; number:inst3|m[1]                                  ; number:inst3|WideNor0 ; yes                    ;
; number:inst3|m[0]                                  ; number:inst3|WideNor0 ; yes                    ;
; Number of user-specified and inferred latches = 9  ;                       ;                        ;
+----------------------------------------------------+-----------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 161   ;
; Number of registers using Synchronous Clear  ; 11    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 44    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                   ;
+------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                    ; Fan out ;
+------------------------------------------------------------------------------------------------------+---------+
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|counter5a0 ; 7       ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p|parity6    ; 4       ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|counter8a0 ; 6       ;
; FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p|parity9    ; 4       ;
; Total number of inverted registers = 4                                                               ;         ;
+------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Source assignments for FIFO:inst1|dcfifo:dcfifo_component ;
+---------------------------------+-------+------+----------+
; Assignment                      ; Value ; From ; To       ;
+---------------------------------+-------+------+----------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -        ;
+---------------------------------+-------+------+----------+


+--------------------------------------------------------------------------------------+
; Source assignments for FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated ;
+---------------------------------------+-------+------+-------------------------------+
; Assignment                            ; Value ; From ; To                            ;
+---------------------------------------+-------+------+-------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF   ; -    ; -                             ;
; REMOVE_DUPLICATE_REGISTERS            ; OFF   ; -    ; -                             ;
; SYNCHRONIZER_IDENTIFICATION           ; OFF   ; -    ; -                             ;
; SYNCHRONIZATION_REGISTER_CHAIN_LENGTH ; 2     ; -    ; -                             ;
; POWER_UP_LEVEL                        ; LOW   ; -    ; wrptr_g                       ;
+---------------------------------------+-------+------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter5a0                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity6                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                               ;
+----------------+-------+------+----------------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter8a0                                                                       ;
; POWER_UP_LEVEL ; HIGH  ; -    ; parity9                                                                          ;
+----------------+-------+------+----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; Assignment                  ; Value                  ; From ; To                                                ;
+-----------------------------+------------------------+------+---------------------------------------------------+
; X_ON_VIOLATION_OPTION       ; OFF                    ; -    ; -                                                 ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED_IF_ASYNCHRONOUS ; -    ; -                                                 ;
; PRESERVE_REGISTER           ; ON                     ; -    ; -                                                 ;
; DONT_MERGE_REGISTER         ; ON                     ; -    ; -                                                 ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW            ; -    ; -                                                 ;
+-----------------------------+------------------------+------+---------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17 ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                                   ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                                    ;
+---------------------------------+-------+------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: FIFO:inst1|dcfifo:dcfifo_component ;
+-------------------------+--------------+----------------------------------------+
; Parameter Name          ; Value        ; Type                                   ;
+-------------------------+--------------+----------------------------------------+
; WIDTH_BYTEENA           ; 1            ; Untyped                                ;
; AUTO_CARRY_CHAINS       ; ON           ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS    ; OFF          ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS     ; ON           ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS  ; OFF          ; IGNORE_CASCADE                         ;
; LPM_WIDTH               ; 6            ; Signed Integer                         ;
; LPM_NUMWORDS            ; 16384        ; Signed Integer                         ;
; LPM_WIDTHU              ; 14           ; Signed Integer                         ;
; LPM_SHOWAHEAD           ; OFF          ; Untyped                                ;
; UNDERFLOW_CHECKING      ; ON           ; Untyped                                ;
; OVERFLOW_CHECKING       ; ON           ; Untyped                                ;
; USE_EAB                 ; ON           ; Untyped                                ;
; ADD_RAM_OUTPUT_REGISTER ; OFF          ; Untyped                                ;
; ENABLE_ECC              ; FALSE        ; Untyped                                ;
; DELAY_RDUSEDW           ; 1            ; Untyped                                ;
; DELAY_WRUSEDW           ; 1            ; Untyped                                ;
; RDSYNC_DELAYPIPE        ; 4            ; Signed Integer                         ;
; WRSYNC_DELAYPIPE        ; 4            ; Signed Integer                         ;
; CLOCKS_ARE_SYNCHRONIZED ; FALSE        ; Untyped                                ;
; MAXIMIZE_SPEED          ; 5            ; Untyped                                ;
; DEVICE_FAMILY           ; Cyclone IV E ; Untyped                                ;
; ADD_USEDW_MSB_BIT       ; OFF          ; Untyped                                ;
; WRITE_ACLR_SYNCH        ; OFF          ; Untyped                                ;
; READ_ACLR_SYNCH         ; OFF          ; Untyped                                ;
; CBXI_PARAMETER          ; dcfifo_unf1  ; Untyped                                ;
+-------------------------+--------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ROM_4:inst6|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------+
; Parameter Name                     ; Value                ; Type                         ;
+------------------------------------+----------------------+------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                      ;
; OPERATION_MODE                     ; ROM                  ; Untyped                      ;
; WIDTH_A                            ; 6                    ; Signed Integer               ;
; WIDTHAD_A                          ; 11                   ; Signed Integer               ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                      ;
; WIDTH_B                            ; 1                    ; Untyped                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                      ;
; INIT_FILE                          ; ../cos_for_ChT.hex   ; Untyped                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                      ;
; CBXI_PARAMETER                     ; altsyncram_mv91      ; Untyped                      ;
+------------------------------------+----------------------+------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; dcfifo Parameter Settings by Entity Instance                    ;
+----------------------------+------------------------------------+
; Name                       ; Value                              ;
+----------------------------+------------------------------------+
; Number of entity instances ; 1                                  ;
; Entity Instance            ; FIFO:inst1|dcfifo:dcfifo_component ;
;     -- FIFO Type           ; Dual Clock                         ;
;     -- LPM_WIDTH           ; 6                                  ;
;     -- LPM_NUMWORDS        ; 16384                              ;
;     -- LPM_SHOWAHEAD       ; OFF                                ;
;     -- USE_EAB             ; ON                                 ;
+----------------------------+------------------------------------+


+-----------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                        ;
+-------------------------------------------+---------------------------------------------+
; Name                                      ; Value                                       ;
+-------------------------------------------+---------------------------------------------+
; Number of entity instances                ; 1                                           ;
; Entity Instance                           ; ROM_4:inst6|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                         ;
;     -- WIDTH_A                            ; 6                                           ;
;     -- NUMWORDS_A                         ; 2048                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                      ;
;     -- WIDTH_B                            ; 1                                           ;
;     -- NUMWORDS_B                         ; 1                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                   ;
+-------------------------------------------+---------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 32                          ;
; cycloneiii_ff         ; 161                         ;
;     ENA               ; 44                          ;
;     SCLR              ; 11                          ;
;     plain             ; 106                         ;
; cycloneiii_lcell_comb ; 114                         ;
;     arith             ; 10                          ;
;         2 data inputs ; 1                           ;
;         3 data inputs ; 9                           ;
;     normal            ; 104                         ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 16                          ;
;         3 data inputs ; 23                          ;
;         4 data inputs ; 58                          ;
; cycloneiii_ram_block  ; 18                          ;
;                       ;                             ;
; Max LUT depth         ; 8.00                        ;
; Average LUT depth     ; 3.76                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition
    Info: Processing started: Mon Jul 26 16:00:42 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project_4 -c Project_4
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file number.v
    Info (12023): Found entity 1: number File: E:/Verilog/Project_4/number.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file project_4_main.bdf
    Info (12023): Found entity 1: Project_4_main
Info (12021): Found 1 design units, including 1 entities, in source file count3.v
    Info (12023): Found entity 1: count3 File: E:/Verilog/Project_4/count3.v Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file rom_4.v
    Info (12023): Found entity 1: ROM_4 File: E:/Verilog/Project_4/ROM_4.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file keep.v
    Info (12023): Found entity 1: keep File: E:/Verilog/Project_4/keep.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fifo.v
    Info (12023): Found entity 1: FIFO File: E:/Verilog/Project_4/FIFO.v Line: 39
Warning (10238): Verilog Module Declaration warning at control.v(7): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "control" File: E:/Verilog/Project_4/control.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file control.v
    Info (12023): Found entity 1: control File: E:/Verilog/Project_4/control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file plis.v
    Info (12023): Found entity 1: PLIS File: E:/Verilog/Project_4/PLIS.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at PLIS.v(12): created implicit net for "LED0" File: E:/Verilog/Project_4/PLIS.v Line: 12
Warning (10236): Verilog HDL Implicit Net warning at PLIS.v(12): created implicit net for "LED1" File: E:/Verilog/Project_4/PLIS.v Line: 12
Warning (10236): Verilog HDL Implicit Net warning at PLIS.v(12): created implicit net for "LED2" File: E:/Verilog/Project_4/PLIS.v Line: 12
Warning (10236): Verilog HDL Implicit Net warning at PLIS.v(14): created implicit net for "ready" File: E:/Verilog/Project_4/PLIS.v Line: 14
Warning (10236): Verilog HDL Implicit Net warning at PLIS.v(17): created implicit net for "rdclk" File: E:/Verilog/Project_4/PLIS.v Line: 17
Info (12127): Elaborating entity "Project_4_main" for the top level hierarchy
Warning (275083): Bus "a1[1..0]" found using same base name as "a", which might lead to a name conflict.
Warning (275080): Converted elements in bus name "a" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "a[1..0]" to "a1..0"
Warning (275080): Converted elements in bus name "a1" using legacy naming rules. Make any assignments on the new names, not on the original names.
    Warning (275081): Converted element name(s) from "a1[1..0]" to "a11..0"
Warning (275009): Pin "rdclk" not connected
Warning (275008): Primitive "GND" of instance "inst10" not used
Warning (275008): Primitive "VCC" of instance "inst11" not used
Info (12128): Elaborating entity "keep" for hierarchy "keep:inst4"
Warning (10235): Verilog HDL Always Construct warning at keep.v(14): variable "a" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Verilog/Project_4/keep.v Line: 14
Warning (10235): Verilog HDL Always Construct warning at keep.v(18): variable "LED" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Verilog/Project_4/keep.v Line: 18
Warning (10235): Verilog HDL Always Construct warning at keep.v(19): variable "LED" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Verilog/Project_4/keep.v Line: 19
Warning (10235): Verilog HDL Always Construct warning at keep.v(20): variable "LED" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Verilog/Project_4/keep.v Line: 20
Warning (10235): Verilog HDL Always Construct warning at keep.v(26): variable "LED" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Verilog/Project_4/keep.v Line: 26
Warning (10235): Verilog HDL Always Construct warning at keep.v(27): variable "LED" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Verilog/Project_4/keep.v Line: 27
Warning (10235): Verilog HDL Always Construct warning at keep.v(28): variable "LED" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Verilog/Project_4/keep.v Line: 28
Warning (10235): Verilog HDL Always Construct warning at keep.v(33): variable "LED" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Verilog/Project_4/keep.v Line: 33
Warning (10235): Verilog HDL Always Construct warning at keep.v(34): variable "LED" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Verilog/Project_4/keep.v Line: 34
Warning (10235): Verilog HDL Always Construct warning at keep.v(35): variable "LED" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Verilog/Project_4/keep.v Line: 35
Warning (10235): Verilog HDL Always Construct warning at keep.v(40): variable "LED" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Verilog/Project_4/keep.v Line: 40
Warning (10235): Verilog HDL Always Construct warning at keep.v(41): variable "LED" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Verilog/Project_4/keep.v Line: 41
Warning (10235): Verilog HDL Always Construct warning at keep.v(42): variable "LED" is read inside the Always Construct but isn't in the Always Construct's Event Control File: E:/Verilog/Project_4/keep.v Line: 42
Info (12128): Elaborating entity "FIFO" for hierarchy "FIFO:inst1"
Info (12128): Elaborating entity "dcfifo" for hierarchy "FIFO:inst1|dcfifo:dcfifo_component" File: E:/Verilog/Project_4/FIFO.v Line: 79
Info (12130): Elaborated megafunction instantiation "FIFO:inst1|dcfifo:dcfifo_component" File: E:/Verilog/Project_4/FIFO.v Line: 79
Info (12133): Instantiated megafunction "FIFO:inst1|dcfifo:dcfifo_component" with the following parameter: File: E:/Verilog/Project_4/FIFO.v Line: 79
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_numwords" = "16384"
    Info (12134): Parameter "lpm_showahead" = "OFF"
    Info (12134): Parameter "lpm_type" = "dcfifo"
    Info (12134): Parameter "lpm_width" = "6"
    Info (12134): Parameter "lpm_widthu" = "14"
    Info (12134): Parameter "overflow_checking" = "ON"
    Info (12134): Parameter "rdsync_delaypipe" = "4"
    Info (12134): Parameter "underflow_checking" = "ON"
    Info (12134): Parameter "use_eab" = "ON"
    Info (12134): Parameter "wrsync_delaypipe" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/dcfifo_unf1.tdf
    Info (12023): Found entity 1: dcfifo_unf1 File: E:/Verilog/Project_4/db/dcfifo_unf1.tdf Line: 36
Info (12128): Elaborating entity "dcfifo_unf1" for hierarchy "FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated" File: e:/intelfpga/18.0/quartus/libraries/megafunctions/dcfifo.tdf Line: 190
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_8p6.tdf
    Info (12023): Found entity 1: a_graycounter_8p6 File: E:/Verilog/Project_4/db/a_graycounter_8p6.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_8p6" for hierarchy "FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_8p6:rdptr_g1p" File: E:/Verilog/Project_4/db/dcfifo_unf1.tdf Line: 48
Info (12021): Found 1 design units, including 1 entities, in source file db/a_graycounter_47c.tdf
    Info (12023): Found entity 1: a_graycounter_47c File: E:/Verilog/Project_4/db/a_graycounter_47c.tdf Line: 24
Info (12128): Elaborating entity "a_graycounter_47c" for hierarchy "FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|a_graycounter_47c:wrptr_g1p" File: E:/Verilog/Project_4/db/dcfifo_unf1.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qb41.tdf
    Info (12023): Found entity 1: altsyncram_qb41 File: E:/Verilog/Project_4/db/altsyncram_qb41.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_qb41" for hierarchy "FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram" File: E:/Verilog/Project_4/db/dcfifo_unf1.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_a87.tdf
    Info (12023): Found entity 1: decode_a87 File: E:/Verilog/Project_4/db/decode_a87.tdf Line: 22
Info (12128): Elaborating entity "decode_a87" for hierarchy "FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|decode_a87:decode12" File: E:/Verilog/Project_4/db/altsyncram_qb41.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_o28.tdf
    Info (12023): Found entity 1: mux_o28 File: E:/Verilog/Project_4/db/mux_o28.tdf Line: 22
Info (12128): Elaborating entity "mux_o28" for hierarchy "FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|altsyncram_qb41:fifo_ram|mux_o28:mux13" File: E:/Verilog/Project_4/db/altsyncram_qb41.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_ual.tdf
    Info (12023): Found entity 1: alt_synch_pipe_ual File: E:/Verilog/Project_4/db/alt_synch_pipe_ual.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_ual" for hierarchy "FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp" File: E:/Verilog/Project_4/db/dcfifo_unf1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_f09.tdf
    Info (12023): Found entity 1: dffpipe_f09 File: E:/Verilog/Project_4/db/dffpipe_f09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_f09" for hierarchy "FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_ual:rs_dgwp|dffpipe_f09:dffpipe14" File: E:/Verilog/Project_4/db/alt_synch_pipe_ual.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_val.tdf
    Info (12023): Found entity 1: alt_synch_pipe_val File: E:/Verilog/Project_4/db/alt_synch_pipe_val.tdf Line: 26
Info (12128): Elaborating entity "alt_synch_pipe_val" for hierarchy "FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp" File: E:/Verilog/Project_4/db/dcfifo_unf1.tdf Line: 58
Info (12021): Found 1 design units, including 1 entities, in source file db/dffpipe_g09.tdf
    Info (12023): Found entity 1: dffpipe_g09 File: E:/Verilog/Project_4/db/dffpipe_g09.tdf Line: 24
Info (12128): Elaborating entity "dffpipe_g09" for hierarchy "FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|alt_synch_pipe_val:ws_dgrp|dffpipe_g09:dffpipe17" File: E:/Verilog/Project_4/db/alt_synch_pipe_val.tdf Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_s76.tdf
    Info (12023): Found entity 1: cmpr_s76 File: E:/Verilog/Project_4/db/cmpr_s76.tdf Line: 22
Info (12128): Elaborating entity "cmpr_s76" for hierarchy "FIFO:inst1|dcfifo:dcfifo_component|dcfifo_unf1:auto_generated|cmpr_s76:rdempty_eq_comp" File: E:/Verilog/Project_4/db/dcfifo_unf1.tdf Line: 59
Info (12128): Elaborating entity "control" for hierarchy "control:inst2"
Info (12128): Elaborating entity "ROM_4" for hierarchy "ROM_4:inst6"
Info (12128): Elaborating entity "altsyncram" for hierarchy "ROM_4:inst6|altsyncram:altsyncram_component" File: E:/Verilog/Project_4/ROM_4.v Line: 81
Info (12130): Elaborated megafunction instantiation "ROM_4:inst6|altsyncram:altsyncram_component" File: E:/Verilog/Project_4/ROM_4.v Line: 81
Info (12133): Instantiated megafunction "ROM_4:inst6|altsyncram:altsyncram_component" with the following parameter: File: E:/Verilog/Project_4/ROM_4.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../cos_for_ChT.hex"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "6"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mv91.tdf
    Info (12023): Found entity 1: altsyncram_mv91 File: E:/Verilog/Project_4/db/altsyncram_mv91.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_mv91" for hierarchy "ROM_4:inst6|altsyncram:altsyncram_component|altsyncram_mv91:auto_generated" File: e:/intelfpga/18.0/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "count3" for hierarchy "count3:inst"
Info (12128): Elaborating entity "number" for hierarchy "number:inst3"
Warning (10270): Verilog HDL Case Statement warning at number.v(7): incomplete case statement has no default case item File: E:/Verilog/Project_4/number.v Line: 7
Warning (10240): Verilog HDL Always Construct warning at number.v(6): inferring latch(es) for variable "m", which holds its previous value in one or more paths through the always construct File: E:/Verilog/Project_4/number.v Line: 6
Info (10041): Inferred latch for "m[0]" at number.v(6) File: E:/Verilog/Project_4/number.v Line: 6
Info (10041): Inferred latch for "m[1]" at number.v(6) File: E:/Verilog/Project_4/number.v Line: 6
Info (10041): Inferred latch for "m[2]" at number.v(6) File: E:/Verilog/Project_4/number.v Line: 6
Info (10041): Inferred latch for "m[3]" at number.v(6) File: E:/Verilog/Project_4/number.v Line: 6
Info (10041): Inferred latch for "m[4]" at number.v(6) File: E:/Verilog/Project_4/number.v Line: 6
Info (10041): Inferred latch for "m[5]" at number.v(6) File: E:/Verilog/Project_4/number.v Line: 6
Info (10041): Inferred latch for "m[6]" at number.v(6) File: E:/Verilog/Project_4/number.v Line: 6
Info (10041): Inferred latch for "m[7]" at number.v(6) File: E:/Verilog/Project_4/number.v Line: 6
Info (10041): Inferred latch for "m[8]" at number.v(6) File: E:/Verilog/Project_4/number.v Line: 6
Info (10041): Inferred latch for "m[9]" at number.v(6) File: E:/Verilog/Project_4/number.v Line: 6
Info (10041): Inferred latch for "m[10]" at number.v(6) File: E:/Verilog/Project_4/number.v Line: 6
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "number:inst3|m[4]" merged with LATCH primitive "number:inst3|m[8]" File: E:/Verilog/Project_4/number.v Line: 6
    Info (13026): Duplicate LATCH primitive "number:inst3|m[3]" merged with LATCH primitive "number:inst3|m[7]" File: E:/Verilog/Project_4/number.v Line: 6
    Info (13026): Duplicate LATCH primitive "number:inst3|m[0]" merged with LATCH primitive "number:inst3|m[6]" File: E:/Verilog/Project_4/number.v Line: 6
Warning (13012): Latch number:inst3|m[8] has unsafe behavior File: E:/Verilog/Project_4/number.v Line: 6
    Warning (13013): Ports D and ENA on the latch are fed by the same signal a0
Warning (13012): Latch number:inst3|m[7] has unsafe behavior File: E:/Verilog/Project_4/number.v Line: 6
    Warning (13013): Ports D and ENA on the latch are fed by the same signal a0
Warning (13012): Latch number:inst3|m[6] has unsafe behavior File: E:/Verilog/Project_4/number.v Line: 6
    Warning (13013): Ports D and ENA on the latch are fed by the same signal a0
Warning (13012): Latch number:inst3|m[5] has unsafe behavior File: E:/Verilog/Project_4/number.v Line: 6
    Warning (13013): Ports D and ENA on the latch are fed by the same signal a0
Warning (13012): Latch number:inst3|m[2] has unsafe behavior File: E:/Verilog/Project_4/number.v Line: 6
    Warning (13013): Ports D and ENA on the latch are fed by the same signal a1
Warning (13012): Latch number:inst3|m[1] has unsafe behavior File: E:/Verilog/Project_4/number.v Line: 6
    Warning (13013): Ports D and ENA on the latch are fed by the same signal a1
Warning (14026): LATCH primitive "number:inst3|m[8]" is permanently enabled File: E:/Verilog/Project_4/number.v Line: 6
Warning (14026): LATCH primitive "number:inst3|m[7]" is permanently enabled File: E:/Verilog/Project_4/number.v Line: 6
Warning (14026): LATCH primitive "number:inst3|m[6]" is permanently enabled File: E:/Verilog/Project_4/number.v Line: 6
Warning (14026): LATCH primitive "number:inst3|m[5]" is permanently enabled File: E:/Verilog/Project_4/number.v Line: 6
Warning (14026): LATCH primitive "number:inst3|m[2]" is permanently enabled File: E:/Verilog/Project_4/number.v Line: 6
Warning (14026): LATCH primitive "number:inst3|m[1]" is permanently enabled File: E:/Verilog/Project_4/number.v Line: 6
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file E:/Verilog/Project_4/output_files/Project_4.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "rdclk"
Info (21057): Implemented 265 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 28 output pins
    Info (21061): Implemented 215 logic cells
    Info (21064): Implemented 18 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 638 megabytes
    Info: Processing ended: Mon Jul 26 16:01:02 2021
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:27


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/Verilog/Project_4/output_files/Project_4.map.smsg.


