vhdl xil_defaultlib  \
"../../../../project_22_11.gen/sources_1/ip/clk_wiz_0_1/clk_wiz_0_sim_netlist.vhdl" \

nosort
