$date
	Thu Feb 12 16:12:30 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_up_counter $end
$var wire 4 ! count [3:0] $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$scope module u1 $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var reg 4 $ count [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 $
1#
1"
b0 !
$end
#5
0"
#10
b1 !
b1 $
1"
0#
#15
0"
#20
b10 !
b10 $
1"
#25
0"
#30
b11 !
b11 $
1"
#35
0"
#40
b100 !
b100 $
1"
#45
0"
#50
b101 !
b101 $
1"
#55
0"
#60
b110 !
b110 $
1"
#65
0"
#70
b111 !
b111 $
1"
#75
0"
#80
b1000 !
b1000 $
1"
#85
0"
#90
b1001 !
b1001 $
1"
#95
0"
#100
b1010 !
b1010 $
1"
#105
0"
#110
b1011 !
b1011 $
1"
#115
0"
#120
b1100 !
b1100 $
1"
#125
0"
#130
b1101 !
b1101 $
1"
#135
0"
#140
b1110 !
b1110 $
1"
#145
0"
#150
b1111 !
b1111 $
1"
