module and_gate (
    input a,
    input b,
    output out
  ) {

  always {
    out = a&b;
  }
}
