#! /usr/local/Cellar/icarus-verilog/10.0/bin/vvp
:ivl_version "10.0 (stable)" "(v10_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fed5bd072a0 .scope module, "SPS_interface_testbench" "SPS_interface_testbench" 2 98;
 .timescale 0 0;
P_0x7fed5bd093f0 .param/l "PERIOD" 0 2 105, +C4<00000000000000000000000000001010>;
v0x7fed5bd1d3b0_0 .net "LED", 9 0, L_0x7fed5bd1e4c0;  1 drivers
v0x7fed5bd1d460_0 .var "SW", 0 0;
v0x7fed5bd1d4f0_0 .var "clk", 0 0;
v0x7fed5bd1d5e0_0 .var "dataIn", 0 0;
o0x109f21bd8 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fed5bd1d670_0 .net "dataOut", 0 0, o0x109f21bd8;  0 drivers
v0x7fed5bd1d740_0 .var "rst", 0 0;
S_0x7fed5bd06f90 .scope module, "dut" "SPS_interface" 2 113, 2 6 0, S_0x7fed5bd072a0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "LED"
    .port_info 1 /INPUT 1 "SW"
    .port_info 2 /OUTPUT 1 "dataOut"
    .port_info 3 /INPUT 1 "dataIn"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /INPUT 1 "rst"
o0x109f219c8 .functor BUFZ 1, C4<z>; HiZ drive
L_0x7fed5bd1d920 .functor BUF 1, o0x109f219c8, C4<0>, C4<0>, C4<0>;
L_0x7fed5bd1d9d0 .functor BUF 1, o0x109f21bd8, C4<0>, C4<0>, C4<0>;
L_0x7fed5bd1e5e0 .functor BUFZ 10, v0x7fed5bd1bee0_0, C4<0000000000>, C4<0000000000>, C4<0000000000>;
L_0x7fed5bd1e690 .functor BUFZ 1, L_0x7fed5bd1ddc0, C4<0>, C4<0>, C4<0>;
v0x7fed5bd1c1b0_0 .net "LED", 9 0, L_0x7fed5bd1e4c0;  alias, 1 drivers
v0x7fed5bd1c270_0 .net "SW", 0 0, v0x7fed5bd1d460_0;  1 drivers
L_0x109f531b8 .functor BUFT 1, C4<000000000>, C4<0>, C4<0>, C4<0>;
v0x7fed5bd1c310_0 .net *"_s13", 8 0, L_0x109f531b8;  1 drivers
L_0x109f53008 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x7fed5bd1c3b0_0 .net/2u *"_s2", 3 0, L_0x109f53008;  1 drivers
L_0x109f530e0 .functor BUFT 1, C4<0111>, C4<0>, C4<0>, C4<0>;
v0x7fed5bd1c460_0 .net/2u *"_s6", 3 0, L_0x109f530e0;  1 drivers
v0x7fed5bd1c550_0 .net "bitProgressIn", 3 0, v0x7fed5bd1a7c0_0;  1 drivers
v0x7fed5bd1c5f0_0 .net "bitProgressOut", 3 0, v0x7fed5bd1ade0_0;  1 drivers
v0x7fed5bd1c6a0_0 .net "bit_clkIn", 0 0, L_0x7fed5bd1db70;  1 drivers
v0x7fed5bd1c770_0 .net "bit_clkOut", 0 0, L_0x7fed5bd1e080;  1 drivers
v0x7fed5bd1c880_0 .net "charReceived", 0 0, L_0x7fed5bd1ddc0;  1 drivers
v0x7fed5bd1c910_0 .net "charSent", 0 0, L_0x7fed5bd1e2c0;  1 drivers
v0x7fed5bd1c9a0_0 .net "clk", 0 0, v0x7fed5bd1d4f0_0;  1 drivers
RS_0x109f21ba8 .resolv tri, L_0x7fed5bd1d920, v0x7fed5bd1d5e0_0;
v0x7fed5bd1ca50_0 .net8 "dataIn", 0 0, RS_0x109f21ba8;  2 drivers
v0x7fed5bd1cae0_0 .net "dataOut", 0 0, o0x109f21bd8;  alias, 0 drivers
v0x7fed5bd1cb70_0 .var "data_display", 0 0;
v0x7fed5bd1cc00_0 .net "divided_clocks", 31 0, v0x7fed5bd1b340_0;  1 drivers
v0x7fed5bd1ccb0_0 .var "enable", 0 0;
v0x7fed5bd1ce80_0 .net "final_clock", 0 0, L_0x7fed5bd1d880;  1 drivers
v0x7fed5bd1cf10_0 .net "load", 0 0, L_0x7fed5bd1e690;  1 drivers
v0x7fed5bd1cfa0_0 .net "pDataIn", 9 0, v0x7fed5bd1bee0_0;  1 drivers
v0x7fed5bd1d030_0 .net "pDataOut", 9 0, L_0x7fed5bd1e5e0;  1 drivers
v0x7fed5bd1d0c0_0 .net "rst", 0 0, v0x7fed5bd1d740_0;  1 drivers
v0x7fed5bd1d150_0 .net "sDataIn", 0 0, o0x109f219c8;  0 drivers
RS_0x109f21848 .resolv tri, L_0x7fed5bd1d9d0, L_0x7fed5bd1e420;
v0x7fed5bd1d1e0_0 .net8 "sDataOut", 0 0, RS_0x109f21848;  2 drivers
v0x7fed5bd1d290_0 .var "transmitEnable", 0 0;
E_0x7fed5bd09c30 .event edge, v0x7fed5bd1c270_0, v0x7fed5bd1bf70_0, v0x7fed5bd1b920_0;
E_0x7fed5bd077d0 .event edge, v0x7fed5bd198a0_0, v0x7fed5bd1c090_0, v0x7fed5bd19980_0;
L_0x7fed5bd1d880 .part v0x7fed5bd1b340_0, 8, 1;
L_0x7fed5bd1db70 .cmp/eq 4, v0x7fed5bd1a7c0_0, L_0x109f53008;
L_0x7fed5bd1e080 .cmp/eq 4, v0x7fed5bd1ade0_0, L_0x109f530e0;
L_0x7fed5bd1e4c0 .concat [ 1 9 0 0], v0x7fed5bd1cb70_0, L_0x109f531b8;
S_0x7fed5bd02350 .scope module, "bic_in" "bic" 2 56, 3 5 0, S_0x7fed5bd06f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "nextChar"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
v0x7fed5bd02b40_0 .net *"_s0", 31 0, L_0x7fed5bd1dc50;  1 drivers
L_0x109f53050 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fed5bd19690_0 .net *"_s3", 27 0, L_0x109f53050;  1 drivers
L_0x109f53098 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x7fed5bd19740_0 .net/2u *"_s4", 31 0, L_0x109f53098;  1 drivers
v0x7fed5bd19800_0 .net "clk", 0 0, L_0x7fed5bd1db70;  alias, 1 drivers
v0x7fed5bd198a0_0 .net "enable", 0 0, v0x7fed5bd1ccb0_0;  1 drivers
v0x7fed5bd19980_0 .net "nextChar", 0 0, L_0x7fed5bd1ddc0;  alias, 1 drivers
v0x7fed5bd19a20_0 .net "rst", 0 0, v0x7fed5bd1d740_0;  alias, 1 drivers
v0x7fed5bd19ac0_0 .var "whichBit", 3 0;
E_0x7fed5bd027c0 .event posedge, v0x7fed5bd19800_0;
L_0x7fed5bd1dc50 .concat [ 4 28 0 0], v0x7fed5bd19ac0_0, L_0x109f53050;
L_0x7fed5bd1ddc0 .cmp/eq 32, L_0x7fed5bd1dc50, L_0x109f53098;
S_0x7fed5bd19bb0 .scope module, "bic_out" "bic" 2 72, 3 5 0, S_0x7fed5bd06f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "nextChar"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
v0x7fed5bd19e10_0 .net *"_s0", 31 0, L_0x7fed5bd1e160;  1 drivers
L_0x109f53128 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fed5bd19ed0_0 .net *"_s3", 27 0, L_0x109f53128;  1 drivers
L_0x109f53170 .functor BUFT 1, C4<00000000000000000000000000001001>, C4<0>, C4<0>, C4<0>;
v0x7fed5bd19f80_0 .net/2u *"_s4", 31 0, L_0x109f53170;  1 drivers
v0x7fed5bd1a040_0 .net "clk", 0 0, L_0x7fed5bd1e080;  alias, 1 drivers
v0x7fed5bd1a0e0_0 .net "enable", 0 0, v0x7fed5bd1d290_0;  1 drivers
v0x7fed5bd1a1c0_0 .net "nextChar", 0 0, L_0x7fed5bd1e2c0;  alias, 1 drivers
v0x7fed5bd1a260_0 .net "rst", 0 0, v0x7fed5bd1d740_0;  alias, 1 drivers
v0x7fed5bd1a2f0_0 .var "whichBit", 3 0;
E_0x7fed5bd19dd0 .event posedge, v0x7fed5bd1a040_0;
L_0x7fed5bd1e160 .concat [ 4 28 0 0], v0x7fed5bd1a2f0_0, L_0x109f53128;
L_0x7fed5bd1e2c0 .cmp/eq 32, L_0x7fed5bd1e160, L_0x109f53170;
S_0x7fed5bd1a3f0 .scope module, "bsc_in" "bsc" 2 54, 4 6 0, S_0x7fed5bd06f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "bitProgress"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
v0x7fed5bd1a660_0 .net "bitProgress", 3 0, v0x7fed5bd1a7c0_0;  alias, 1 drivers
v0x7fed5bd1a720_0 .net "clk", 0 0, L_0x7fed5bd1d880;  alias, 1 drivers
v0x7fed5bd1a7c0_0 .var "count", 3 0;
v0x7fed5bd1a880_0 .net "enable", 0 0, v0x7fed5bd1ccb0_0;  alias, 1 drivers
v0x7fed5bd1a930_0 .net "rst", 0 0, v0x7fed5bd1d740_0;  alias, 1 drivers
E_0x7fed5bd1a620 .event posedge, v0x7fed5bd1a720_0;
S_0x7fed5bd1aa50 .scope module, "bsc_out" "bsc" 2 70, 4 6 0, S_0x7fed5bd06f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 4 "bitProgress"
    .port_info 1 /INPUT 1 "enable"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
v0x7fed5bd1ac60_0 .net "bitProgress", 3 0, v0x7fed5bd1ade0_0;  alias, 1 drivers
v0x7fed5bd1ad20_0 .net "clk", 0 0, L_0x7fed5bd1d880;  alias, 1 drivers
v0x7fed5bd1ade0_0 .var "count", 3 0;
v0x7fed5bd1ae90_0 .net "enable", 0 0, v0x7fed5bd1d290_0;  alias, 1 drivers
v0x7fed5bd1af40_0 .net "rst", 0 0, v0x7fed5bd1d740_0;  alias, 1 drivers
S_0x7fed5bd1b030 .scope module, "cdiv" "clock_divider" 2 18, 5 7 0, S_0x7fed5bd06f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "divided_clocks"
    .port_info 1 /INPUT 1 "clk"
v0x7fed5bd1b290_0 .net "clk", 0 0, v0x7fed5bd1d4f0_0;  alias, 1 drivers
v0x7fed5bd1b340_0 .var "clocks", 31 0;
v0x7fed5bd1b3e0_0 .net "divided_clocks", 31 0, v0x7fed5bd1b340_0;  alias, 1 drivers
E_0x7fed5bd1b250 .event posedge, v0x7fed5bd1b290_0;
S_0x7fed5bd1b4c0 .scope module, "psOut" "psShiftReg" 2 75, 6 3 0, S_0x7fed5bd06f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "serialOut"
    .port_info 1 /INPUT 10 "parallelIn"
    .port_info 2 /INPUT 1 "load"
    .port_info 3 /INPUT 1 "clk"
    .port_info 4 /INPUT 1 "rst"
v0x7fed5bd1b720_0 .net "clk", 0 0, L_0x7fed5bd1e080;  alias, 1 drivers
v0x7fed5bd1b7d0_0 .var "data", 9 0;
v0x7fed5bd1b870_0 .net "load", 0 0, L_0x7fed5bd1e690;  alias, 1 drivers
v0x7fed5bd1b920_0 .net "parallelIn", 9 0, L_0x7fed5bd1e5e0;  alias, 1 drivers
v0x7fed5bd1b9d0_0 .net "rst", 0 0, v0x7fed5bd1d740_0;  alias, 1 drivers
v0x7fed5bd1bb20_0 .net8 "serialOut", 0 0, RS_0x109f21848;  alias, 2 drivers
L_0x7fed5bd1e420 .part v0x7fed5bd1b7d0_0, 0, 1;
S_0x7fed5bd1bc20 .scope module, "spIn" "spShiftReg" 2 59, 7 3 0, S_0x7fed5bd06f90;
 .timescale 0 0;
    .port_info 0 /OUTPUT 10 "parallelOut"
    .port_info 1 /INPUT 1 "serialIn"
    .port_info 2 /INPUT 1 "clk"
    .port_info 3 /INPUT 1 "rst"
v0x7fed5bd1be30_0 .net "clk", 0 0, L_0x7fed5bd1db70;  alias, 1 drivers
v0x7fed5bd1bee0_0 .var "data", 9 0;
v0x7fed5bd1bf70_0 .net "parallelOut", 9 0, v0x7fed5bd1bee0_0;  alias, 1 drivers
v0x7fed5bd1c000_0 .net "rst", 0 0, v0x7fed5bd1d740_0;  alias, 1 drivers
v0x7fed5bd1c090_0 .net "serialIn", 0 0, o0x109f219c8;  alias, 0 drivers
    .scope S_0x7fed5bd1b030;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fed5bd1b340_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x7fed5bd1b030;
T_1 ;
    %wait E_0x7fed5bd1b250;
    %load/vec4 v0x7fed5bd1b340_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x7fed5bd1b340_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7fed5bd1a3f0;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fed5bd1a7c0_0, 0, 4;
    %end;
    .thread T_2;
    .scope S_0x7fed5bd1a3f0;
T_3 ;
    %wait E_0x7fed5bd1a620;
    %load/vec4 v0x7fed5bd1a930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fed5bd1a7c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x7fed5bd1a880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x7fed5bd1a7c0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fed5bd1a7c0_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fed5bd1a7c0_0, 0;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fed5bd02350;
T_4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fed5bd19ac0_0, 0, 4;
    %end;
    .thread T_4;
    .scope S_0x7fed5bd02350;
T_5 ;
    %wait E_0x7fed5bd027c0;
    %load/vec4 v0x7fed5bd19a20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fed5bd19ac0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fed5bd198a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fed5bd19ac0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_5.4, 5;
    %load/vec4 v0x7fed5bd19ac0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fed5bd19ac0_0, 0;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fed5bd19ac0_0, 0;
T_5.5 ;
    %jmp T_5.3;
T_5.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fed5bd19ac0_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fed5bd1bc20;
T_6 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fed5bd1bee0_0, 0, 10;
    %end;
    .thread T_6;
    .scope S_0x7fed5bd1bc20;
T_7 ;
    %wait E_0x7fed5bd027c0;
    %load/vec4 v0x7fed5bd1c000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fed5bd1bee0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x7fed5bd1bee0_0;
    %parti/s 9, 0, 2;
    %load/vec4 v0x7fed5bd1c090_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fed5bd1bee0_0, 0, 10;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x7fed5bd1aa50;
T_8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fed5bd1ade0_0, 0, 4;
    %end;
    .thread T_8;
    .scope S_0x7fed5bd1aa50;
T_9 ;
    %wait E_0x7fed5bd1a620;
    %load/vec4 v0x7fed5bd1af40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fed5bd1ade0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x7fed5bd1ae90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0x7fed5bd1ade0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fed5bd1ade0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fed5bd1ade0_0, 0;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fed5bd19bb0;
T_10 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x7fed5bd1a2f0_0, 0, 4;
    %end;
    .thread T_10;
    .scope S_0x7fed5bd19bb0;
T_11 ;
    %wait E_0x7fed5bd19dd0;
    %load/vec4 v0x7fed5bd1a260_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fed5bd1a2f0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x7fed5bd1a0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0x7fed5bd1a2f0_0;
    %pad/u 32;
    %cmpi/u 9, 0, 32;
    %jmp/0xz  T_11.4, 5;
    %load/vec4 v0x7fed5bd1a2f0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x7fed5bd1a2f0_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fed5bd1a2f0_0, 0;
T_11.5 ;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x7fed5bd1a2f0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x7fed5bd1b4c0;
T_12 ;
    %pushi/vec4 0, 0, 10;
    %store/vec4 v0x7fed5bd1b7d0_0, 0, 10;
    %end;
    .thread T_12;
    .scope S_0x7fed5bd1b4c0;
T_13 ;
    %wait E_0x7fed5bd19dd0;
    %load/vec4 v0x7fed5bd1b9d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fed5bd1b7d0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x7fed5bd1b870_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x7fed5bd1b920_0;
    %assign/vec4 v0x7fed5bd1b7d0_0, 0;
    %jmp T_13.3;
T_13.2 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0x7fed5bd1b7d0_0;
    %parti/s 9, 1, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7fed5bd1b7d0_0, 0;
T_13.3 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0x7fed5bd06f90;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fed5bd1ccb0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_0x7fed5bd06f90;
T_15 ;
    %wait E_0x7fed5bd077d0;
    %load/vec4 v0x7fed5bd1ccb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fed5bd1ccb0_0, 0, 1;
    %jmp T_15.3;
T_15.0 ;
    %load/vec4 v0x7fed5bd1d150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fed5bd1ccb0_0, 0, 1;
    %jmp T_15.5;
T_15.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fed5bd1ccb0_0, 0, 1;
T_15.5 ;
    %jmp T_15.3;
T_15.1 ;
    %load/vec4 v0x7fed5bd1c880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.6, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fed5bd1ccb0_0, 0, 1;
    %jmp T_15.7;
T_15.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fed5bd1ccb0_0, 0, 1;
T_15.7 ;
    %jmp T_15.3;
T_15.3 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x7fed5bd06f90;
T_16 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fed5bd1cb70_0, 0, 1;
    %end;
    .thread T_16;
    .scope S_0x7fed5bd06f90;
T_17 ;
    %wait E_0x7fed5bd09c30;
    %load/vec4 v0x7fed5bd1c270_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x7fed5bd1cfa0_0;
    %pad/u 1;
    %store/vec4 v0x7fed5bd1cb70_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0x7fed5bd1d030_0;
    %pad/u 1;
    %store/vec4 v0x7fed5bd1cb70_0, 0, 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x7fed5bd06f90;
T_18 ;
    %wait E_0x7fed5bd1b250;
    %load/vec4 v0x7fed5bd1cf10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fed5bd1d290_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fed5bd1d290_0, 0;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0x7fed5bd072a0;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fed5bd1d4f0_0, 0, 1;
    %end;
    .thread T_19;
    .scope S_0x7fed5bd072a0;
T_20 ;
    %delay 5, 0;
    %load/vec4 v0x7fed5bd1d4f0_0;
    %inv;
    %store/vec4 v0x7fed5bd1d4f0_0, 0, 1;
    %jmp T_20;
    .thread T_20;
    .scope S_0x7fed5bd072a0;
T_21 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fed5bd1d740_0, 0;
    %wait E_0x7fed5bd1b250;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fed5bd1d740_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fed5bd1d460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fed5bd1d5e0_0, 0;
    %wait E_0x7fed5bd1b250;
    %wait E_0x7fed5bd1b250;
    %wait E_0x7fed5bd1b250;
    %vpi_call 2 121 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_0x7fed5bd072a0;
T_22 ;
    %vpi_call 2 126 "$dumpfile", "SPS_interface.vcd" {0 0 0};
    %vpi_call 2 127 "$dumpvars" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "SPS_interface.v";
    "./bic.v";
    "./bsc.v";
    "./clock_divider.v";
    "./psShiftReg.v";
    "./spShiftReg.v";
