List of CLB Tiles
CLEM_X85Y387
CLEL_R_X85Y387
CLEM_X79Y390
CLEL_R_X79Y390
CLEL_L_X84Y394
CLEL_R_X84Y394
CLEL_L_X84Y401
CLEL_R_X84Y401
CLEM_X79Y393
CLEL_R_X79Y393
CLEM_X78Y379
CLEL_R_X78Y379
CLEM_X96Y438
CLEL_R_X96Y438
CLEM_X79Y377
CLEL_R_X79Y377
CLEM_X79Y398
CLEL_R_X79Y398
CLEL_L_X84Y388
CLEL_R_X84Y388

List of Congested Nets
gru_inst/gen_new_gates[1].new_gate_inst/hidden_mac_count_reg_n_0_[3]
gru_inst/gen_new_gates[1].new_gate_inst/hidden_mac_count_reg_n_0_[2]
gru_inst/gen_new_gates[1].new_gate_inst/hidden_mac_count_reg_n_0_[1]
gru_inst/gen_new_gates[1].new_gate_inst/hidden_mac_count_reg_n_0_[0]
h_t_prev[3][8]
h_t_prev[2][8]
h_t_prev[0][8]
h_t_prev[7][8]
h_t_prev[5][8]
h_t_prev[4][8]
h_t_prev[11][8]
h_t_prev[10][8]
h_t_prev[9][8]
h_t_prev[13][8]
h_t_prev[2][10]
h_t_prev[1][10]
h_t_prev[0][10]
h_t_prev[7][10]
h_t_prev[5][10]
h_t_prev[11][10]
h_t_prev[10][10]
h_t_prev[9][10]
h_t_prev[8][10]
h_t_prev[15][10]
h_t_prev[13][10]
h_t_prev[12][10]
h_t_prev[5][11]
h_t_prev[4][11]
h_t_prev[3][11]
h_t_prev[1][11]
h_t_prev[0][11]
h_t_prev[10][11]
h_t_prev[9][11]
h_t_prev[8][11]
h_t_prev[14][11]
h_t_prev[13][11]
h_t_prev[12][11]
gru_inst/gen_update_gates[5].update_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_update_gates[2].update_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_update_gates[4].update_gate_inst/input_mac_count_reg_n_0_[3]
gru_inst/gen_update_gates[4].update_gate_inst/input_mac_count_reg_n_0_[2]
gru_inst/gen_update_gates[4].update_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_update_gates[7].update_gate_inst/input_mac_count_reg_n_0_[1]
x_t[26][10]
x_t[24][10]
x_t[23][10]
x_t[22][10]
x_t[21][10]
gru_inst/gen_update_gates[1].update_gate_inst/input_mac_count_reg[0]_rep__0_n_0
x_t[20][10]
x_t[19][10]
x_t[18][10]
x_t[17][10]
x_t[16][10]
x_t[31][10]
x_t[30][10]
x_t[25][10]
x_t[24][11]
x_t[35][10]
x_t[34][10]
gru_inst/gen_update_gates[7].update_gate_inst/input_mac_count_reg[0]_rep__0_n_0
x_t[39][10]
x_t[36][10]
x_t[46][10]
x_t[44][10]
x_t[63][9]
x_t[62][9]
x_t[61][9]
x_t[60][9]
x_t[59][9]
x_t[58][9]
x_t[57][9]
x_t[56][9]
x_t[51][9]
x_t[50][9]
x_t[49][9]
x_t[48][9]
x_t[55][9]
x_t[54][9]
x_t[53][9]
x_t[52][9]
x_t[57][10]
x_t[51][10]
x_t[48][10]
x_t[55][10]
x_t[54][10]
x_t[53][10]
x_t[52][10]
x_t[59][10]
x_t[56][10]
gru_inst/gen_update_gates[5].update_gate_inst/input_mac_count_reg[0]_rep__0_n_0
x_t[22][9]
x_t[21][9]
x_t[20][9]
x_t[19][9]
x_t[18][9]
x_t[31][9]
x_t[30][9]
x_t[29][9]
x_t[28][9]
x_t[27][9]
gru_inst/gen_reset_gates[7].reset_gate_inst/input_mac_count_reg_n_0_[3]
gru_inst/gen_reset_gates[7].reset_gate_inst/input_mac_count_reg_n_0_[2]
gru_inst/gen_reset_gates[7].reset_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_reset_gates[7].reset_gate_inst/input_mac_count_reg[0]_rep__0_n_0
x_t[30][12]
x_t[28][12]
x_t[22][12]
x_t[21][12]
x_t[18][12]
x_t[29][12]
x_t[27][12]
x_t[24][12]
x_t[22][11]
x_t[21][11]
x_t[19][11]
x_t[18][11]
x_t[17][11]
x_t[16][11]
x_t[31][11]
x_t[30][11]
x_t[29][11]
x_t[28][11]
x_t[26][11]
gru_inst/gen_update_gates[4].update_gate_inst/input_mac_count_reg[0]_rep__0_n_0
gru_inst/gen_reset_gates[5].reset_gate_inst/input_mac_count_reg_n_0_[3]
gru_inst/gen_reset_gates[5].reset_gate_inst/input_mac_count_reg_n_0_[2]
gru_inst/gen_reset_gates[5].reset_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_reset_gates[5].reset_gate_inst/input_mac_count_reg[0]_rep__0_n_0
gru_inst/gen_new_gates[1].new_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_update_gates[0].update_gate_inst/input_mac_count_reg[1]_rep__0_n_0
gru_inst/gen_update_gates[0].update_gate_inst/input_mac_count_reg[0]_rep_n_0
x_t[42][13]
gru_inst/gen_reset_gates[3].reset_gate_inst/input_mac_count_reg_n_0_[2]
gru_inst/gen_reset_gates[3].reset_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_reset_gates[3].reset_gate_inst/input_mac_count_reg[0]_rep__0_n_0
gru_inst/gen_new_gates[0].new_gate_inst/input_mac_count_reg_n_0_[2]
gru_inst/gen_new_gates[0].new_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_new_gates[0].new_gate_inst/input_mac_count_reg[0]_rep__2_n_0
x_t[35][13]
x_t[34][13]
x_t[33][13]
x_t[32][13]
x_t[39][13]
x_t[38][13]
x_t[37][13]
x_t[36][13]
x_t[43][13]
x_t[41][13]
x_t[40][13]
x_t[46][13]
x_t[45][13]
x_t[44][13]
x_t[7][13]
x_t[5][13]
x_t[3][13]
x_t[2][13]
x_t[1][13]
x_t[14][13]
x_t[13][13]
x_t[9][13]
x_t[8][13]
x_t[20][13]
x_t[61][13]
x_t[52][13]
gru_inst/gen_reset_gates[4].reset_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_reset_gates[4].reset_gate_inst/input_mac_count_reg[0]_rep__0_n_0
gru_inst/gen_reset_gates[6].reset_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_reset_gates[6].reset_gate_inst/input_mac_count_reg[0]_rep__0_n_0
x_t[22][13]
x_t[21][13]
x_t[19][13]
x_t[18][13]
x_t[17][13]
x_t[16][13]
x_t[31][13]
x_t[30][13]
x_t[29][13]
x_t[28][13]
x_t[25][13]
x_t[24][13]
x_t[51][13]
x_t[50][13]
x_t[54][13]
x_t[53][13]
x_t[59][13]
x_t[58][13]
x_t[57][13]
x_t[56][13]
x_t[63][13]
x_t[62][13]
x_t[60][13]
gru_inst/gen_new_gates[7].new_gate_inst/input_mac_count_reg_n_0_[3]
gru_inst/gen_new_gates[7].new_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_new_gates[7].new_gate_inst/input_mac_count_reg[0]_rep__1_n_0
gru_inst/gen_new_gates[4].new_gate_inst/input_mac_count_reg_n_0_[2]
gru_inst/gen_new_gates[4].new_gate_inst/input_mac_count_reg_n_0_[1]
gru_inst/gen_update_gates[2].update_gate_inst/input_mac_count_reg[0]_rep__0_n_0
x_t[4][7]
x_t[7][7]
x_t[0][7]
x_t[15][7]
x_t[11][7]
x_t[9][7]
gru_inst/gen_new_gates[5].new_gate_inst/input_mac_count_reg[0]_rep__1_n_0
x_t[51][7]
x_t[50][7]
x_t[48][7]
x_t[54][7]
x_t[52][7]
x_t[63][7]
x_t[62][7]
x_t[60][7]
x_t[35][7]
x_t[34][7]
x_t[33][7]
x_t[32][7]
x_t[38][7]
x_t[37][7]
x_t[36][7]
x_t[43][7]
x_t[42][7]
x_t[41][7]
x_t[47][7]
x_t[20][7]
x_t[31][7]
x_t[30][7]
x_t[29][7]
x_t[28][7]
x_t[27][7]
x_t[26][7]
x_t[25][7]
x_t[24][7]
x_t[23][7]
x_t[22][7]
x_t[21][7]
x_t[19][7]
x_t[18][7]
x_t[17][7]
x_t[16][7]
gru_inst/gen_new_gates[4].new_gate_inst/input_mac_count_reg[0]_rep__1_n_0
gru_inst/gen_update_gates[7].update_gate_inst/input_mac_count_reg[0]_rep__1_n_0
gru_inst/gen_reset_gates[7].reset_gate_inst/input_mac_count_reg[0]_rep__1_n_0
gru_inst/gen_update_gates[4].update_gate_inst/input_mac_count_reg[0]_rep__1_n_0
gru_inst/gen_update_gates[5].update_gate_inst/input_mac_count_reg[0]_rep__1_n_0
gru_inst/gen_new_gates[1].new_gate_inst/input_mac_count_reg[0]_rep__1_n_0
x_t[31][5]
x_t[30][5]
x_t[29][5]
x_t[28][5]
x_t[27][5]
x_t[26][5]
x_t[25][5]
x_t[23][5]
x_t[22][5]
x_t[21][5]
x_t[20][5]
x_t[19][5]
x_t[18][5]
x_t[17][5]
x_t[7][5]
x_t[6][5]
x_t[4][5]
x_t[2][5]
x_t[15][5]
x_t[13][5]
x_t[12][5]
x_t[11][5]
x_t[10][5]
x_t[9][5]
x_t[8][5]
x_t[35][5]
x_t[34][5]
x_t[33][5]
x_t[32][5]
x_t[39][5]
x_t[38][5]
x_t[37][5]
x_t[36][5]
x_t[43][5]
x_t[42][5]
x_t[41][5]
x_t[40][5]
x_t[47][5]
x_t[46][5]
x_t[45][5]
x_t[44][5]
gru_inst/gen_new_gates[1].new_gate_inst/sum_input0_i_67__18_n_0

