# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 349.5 0.000256 2048 0.072 2390 48128 17.1538 8.88806 293.945 261.231 581.355 581.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 349.5 0.000256 2048 0.072 2390 47808 17.2497 8.87398 338.57 261.678 626.513 626.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 349.5 0.000256 2048 0.072 2390 48000 17.1619 8.8641 355.989 261.284 643.437 643.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 349.5 0.000256 2048 0.072 2390 48384 17.1789 8.87562 333.474 262.23 621.895 622.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 349.5 0.000256 2048 0.072 2390 47200 17.1959 8.83789 329.602 260.051 615.824 615.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 349.5 0.000256 2048 0.072 2390 47488 17.0802 8.81456 340.993 260.213 627.231 627.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 349.5 0.000256 2048 0.072 2390 47040 17.2036 8.84566 338.729 260.745 625.664 625.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 349.5 0.000256 2048 0.072 2390 48128 17.154 8.85632 336.952 261.654 624.753 624.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 349.5 0.000256 2048 0.072 2390 47616 17.0844 8.98106 334.469 260.218 620.894 621.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 349.5 0.000256 2048 0.072 2390 46400 17.0768 8.78797 352.118 258.348 636.468 636.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 349.5 0.000256 2048 0.072 2390 47104 17.0552 8.81254 416.313 259.255 701.571 701.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 349.5 0.000256 2048 0.072 2400 48384 17.1686 8.87398 291.916 261.881 579.978 580.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 349.5 0.000256 2048 0.072 2400 48320 17.2677 8.89446 295.432 262.256 583.987 584.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 349.5 0.000256 2048 0.072 2400 48384 17.173 8.88634 294.45 261.883 582.531 582.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 349.5 0.000256 2048 0.072 2400 47936 17.2082 8.8617 298.611 261.046 585.863 585.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 349.5 0.000256 2048 0.072 2400 48128 17.1449 8.85325 302.342 261.241 589.717 589.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 349.5 0.000256 2048 0.072 2400 47808 17.2442 8.93325 348.425 261.657 636.403 636.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 349.5 0.000256 2048 0.072 2400 48000 17.1508 8.924 341.095 261.28 628.587 628.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 349.5 0.000256 2048 0.072 2400 48384 17.1693 8.94362 366.512 262.01 654.77 654.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 349.5 0.000256 2048 0.072 2400 47200 17.1844 8.84515 355.065 260.244 641.472 641.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 349.5 0.000256 2048 0.072 2400 47488 17.0793 8.86374 361.254 260.229 647.563 647.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 349.5 0.000256 2048 0.072 2400 47040 17.2015 8.85766 349.473 260.843 636.511 636.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 349.5 0.000256 2048 0.072 2400 48128 17.1372 8.97376 343.377 261.627 631.248 631.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 349.5 0.000256 2048 0.072 2400 47616 17.0887 8.8479 397.655 260.192 683.93 684.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 349.5 0.000256 2048 0.072 2400 46400 17.0774 8.77514 390.819 258.18 674.984 675.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 349.5 0.000256 2048 0.072 2400 47104 17.0554 8.90326 359.332 259.253 644.678 644.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 349.5 0.000256 2048 0.072 2400 48128 17.1801 8.87162 276.348 262.092 564.627 564.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 349.5 0.000256 2048 0.072 2400 48320 17.2641 8.91299 310.574 262.276 599.166 599.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 349.5 0.000256 2048 0.072 2400 48000 17.2084 8.91654 291.131 261.882 579.273 579.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 349.5 0.000256 2048 0.072 2400 47936 17.1827 8.88522 294.967 261.006 582.179 582.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 349.5 0.000256 2048 0.072 2400 47616 17.1779 8.8543 289.615 261.233 577.014 577.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 349.5 0.000256 2048 0.072 2400 47808 17.2409 8.86739 367.829 261.686 655.757 655.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 349.5 0.000256 2048 0.072 2400 47232 17.0897 8.8368 254.098 260.067 540.229 540.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 349.5 0.000256 2048 0.072 2400 48000 17.1506 8.87014 354.658 261.534 642.35 642.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 349.5 0.000256 2048 0.072 2400 47360 17.19 8.87808 246.933 261.536 534.687 534.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 349.5 0.000256 2048 0.072 2400 47616 17.2135 8.87808 328.626 262.018 616.873 616.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 349.5 0.000256 2048 0.072 2400 46080 17.2156 8.8288 229.287 260.207 515.679 515.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 349.5 0.000256 2048 0.072 2400 47200 17.1807 8.8361 341.145 260.004 627.306 627.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 349.5 0.000256 2048 0.072 2400 46400 17.0824 8.77242 237.647 258.212 521.86 521.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 349.5 0.000256 2048 0.072 2400 47488 17.0876 8.8105 438.691 259.94 724.669 724.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 349.5 0.000256 2048 0.072 2400 46592 17.14 8.83331 279.879 260.541 566.528 566.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 349.5 0.000256 2048 0.072 2400 47040 17.202 8.86784 416.323 260.782 703.307 703.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 349.5 0.000256 2048 0.072 2400 46080 17.0426 8.82704 276.628 258.229 560.869 560.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 349.5 0.000256 2048 0.072 2400 47104 17.2201 8.89856 404.602 261.591 692.45 692.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 349.5 0.000256 2048 0.072 2400 45056 17.2161 8.82138 262.315 259.007 547.501 547.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 349.5 0.000256 2048 0.072 2400 46080 17.2226 8.82397 347.204 260.191 633.578 633.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 349.5 0.000256 2048 0.072 2400 43008 17.2081 8.69549 228.019 256.822 510.879 510.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 349.5 0.000256 2048 0.072 2400 46400 17.0849 8.77978 363.091 258.166 647.26 647.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 349.5 0.000256 2048 0.072 2400 44800 17.2235 8.78797 252.406 258.903 537.459 537.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 349.5 0.000256 2048 0.072 2400 47872 17.1859 8.89242 270.195 261.844 558.256 558.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 349.5 0.000256 2048 0.072 2400 47680 17.3048 8.9088 287.096 262.255 575.703 575.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 349.5 0.000256 2048 0.072 2400 47616 17.2246 8.88189 284.148 262.099 572.488 572.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 349.5 0.000256 2048 0.072 2400 47616 17.2047 8.87123 184.023 262.232 472.464 472.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 349.5 0.000256 2048 0.072 2400 47488 17.2195 8.85434 326.324 261.26 613.799 613.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 349.5 0.000256 2048 0.072 2400 46592 17.136 8.81619 204.441 259.998 490.528 490.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 349.5 0.000256 2048 0.072 2400 47616 17.1665 8.86154 313.07 261.499 600.729 600.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 349.5 0.000256 2048 0.072 2400 47104 17.2199 8.85555 204.511 261.392 492.118 492.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 349.5 0.000256 2048 0.072 2400 47232 17.2852 8.87178 348.216 261.427 635.94 636.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 349.5 0.000256 2048 0.072 2400 46080 17.2004 8.82518 239.106 260.295 525.565 525.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 349.5 0.000256 2048 0.072 2400 47360 17.1983 8.87194 329.504 261.246 616.957 617.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 349.5 0.000256 2048 0.072 2400 47360 17.178 8.90787 238.354 261.717 526.29 526.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 349.5 0.000256 2048 0.072 2400 47616 17.2114 8.90595 426.703 262.233 715.192 715.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 349.5 0.000256 2048 0.072 2400 46080 17.2235 8.81331 263.47 260.15 549.791 549.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 349.5 0.000256 2048 0.072 2400 46400 17.2392 8.82909 408.994 260.058 695.255 695.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 349.5 0.000256 2048 0.072 2400 44800 17.2324 8.78371 268.037 258.42 552.609 552.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 349.5 0.000256 2048 0.072 2400 46592 17.1336 8.82634 401.387 260.21 687.69 687.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 349.5 0.000256 2048 0.072 2400 46592 17.1495 8.83101 265.574 260.538 552.228 552.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 349.5 0.000256 2048 0.072 2400 47040 17.2036 8.90675 393.546 260.711 680.501 680.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 349.5 0.000256 2048 0.072 2400 46080 17.0506 8.77034 251.764 258.269 535.993 536.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 349.5 0.000256 2048 0.072 2400 47104 17.2268 8.85587 377.845 261.629 665.692 665.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 349.5 0.000256 2048 0.072 2400 45056 17.2164 8.77978 242.462 259.007 527.599 527.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 349.5 0.000256 2048 0.072 2400 48128 17.1715 8.8712 309.284 262.046 597.513 597.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 349.5 0.000256 2048 0.072 2400 48320 17.2685 8.89642 278.926 262.228 567.459 567.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 349.5 0.000256 2048 0.072 2400 48000 17.1622 8.88246 181.332 261.328 468.844 468.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 349.5 0.000256 2048 0.072 2400 48000 17.1998 9.01408 295.094 262.106 583.547 583.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 349.5 0.000256 2048 0.072 2400 47616 17.2182 8.87766 191.342 262.007 479.588 479.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 349.5 0.000256 2048 0.072 2400 47936 17.1852 8.85248 318.19 260.994 605.36 605.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 349.5 0.000256 2048 0.072 2400 47488 17.07 8.82608 200.506 259.949 486.491 486.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 349.5 0.000256 2048 0.072 2400 47616 17.1658 8.91123 325.981 261.225 613.424 613.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 349.5 0.000256 2048 0.072 2400 47104 17.2044 8.88218 211.759 261.388 499.366 499.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 349.5 0.000256 2048 0.072 2400 47808 17.2422 8.9135 350.646 261.609 638.544 638.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 349.5 0.000256 2048 0.072 2400 47232 17.0924 8.82496 249.735 260.119 535.913 536.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 349.5 0.000256 2048 0.072 2400 48000 17.1496 8.88013 341.546 261.284 628.998 629.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 349.5 0.000256 2048 0.072 2400 47360 17.1764 8.89622 238.88 261.527 526.618 526.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 349.5 0.000256 2048 0.072 2400 47616 17.2099 8.88371 414.123 261.992 702.349 702.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 349.5 0.000256 2048 0.072 2400 46080 17.2218 8.8201 267.966 260.169 554.318 554.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 349.5 0.000256 2048 0.072 2400 47200 17.1823 8.83882 412.334 260.085 698.579 698.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 349.5 0.000256 2048 0.072 2400 46400 17.0777 8.77568 273.298 258.169 557.457 557.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 349.5 0.000256 2048 0.072 2400 47488 17.09 8.81046 400.358 260.397 686.794 686.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 349.5 0.000256 2048 0.072 2400 46592 17.1363 8.86291 258.967 260.282 545.387 545.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 349.5 0.000256 2048 0.072 2400 47040 17.1997 8.86163 384.303 260.726 671.231 671.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 349.5 0.000256 2048 0.072 2400 46080 17.0442 8.76544 249.571 258.495 534.008 534.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 349.5 0.000256 2048 0.072 2400 47104 17.2322 8.86096 369.809 261.628 657.666 657.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 349.5 0.000256 2048 0.072 2400 45056 17.2203 8.78966 246.674 259.01 531.827 531.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 349.5 0.000256 2048 0.072 2400 47872 17.1873 9.01062 271.298 262.067 559.702 559.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 349.5 0.000256 2048 0.072 2400 47616 17.1679 8.85744 174.938 261.456 462.557 462.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 349.5 0.000256 2048 0.072 2400 48000 17.2693 8.96259 277.69 262.29 566.35 566.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 349.5 0.000256 2048 0.072 2400 47360 17.1915 8.91085 177.289 261.503 465.033 465.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 349.5 0.000256 2048 0.072 2400 47616 17.2229 8.90314 299.683 261.844 587.79 587.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 349.5 0.000256 2048 0.072 2400 47616 17.211 8.87194 194.608 262.233 483.056 483.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 349.5 0.000256 2048 0.072 2400 47488 17.2229 8.87478 295.149 260.979 582.362 582.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 349.5 0.000256 2048 0.072 2400 46592 17.1474 8.85555 187.198 259.926 473.264 473.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 349.5 0.000256 2048 0.072 2400 47040 17.1599 8.90096 154.748 260.079 441.025 441.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 349.5 0.000256 2048 0.072 2400 47616 17.1599 8.88832 294.715 261.485 582.389 582.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 349.5 0.000256 2048 0.072 2400 47104 17.2175 8.86218 195.639 261.413 483.263 483.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 349.5 0.000256 2048 0.072 2400 46080 17.2324 8.86605 161.36 260.201 447.793 447.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 349.5 0.000256 2048 0.072 2400 47232 17.2916 8.86432 424.982 261.374 712.648 712.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 349.5 0.000256 2048 0.072 2400 46080 17.208 8.82368 263.448 260.084 549.702 549.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 349.5 0.000256 2048 0.072 2400 46656 17.2126 8.84755 220.102 260.489 506.788 506.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 349.5 0.000256 2048 0.072 2400 47360 17.2011 8.86806 397.681 261.502 685.386 685.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 349.5 0.000256 2048 0.072 2400 47360 17.1796 8.86931 269.321 261.497 557 557.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 349.5 0.000256 2048 0.072 2400 46080 17.0435 8.87974 218.109 258.318 502.491 502.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 349.5 0.000256 2048 0.072 2400 47616 17.2157 8.87123 378.241 262.01 666.478 666.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 349.5 0.000256 2048 0.072 2400 46080 17.2124 8.82278 239.8 260.213 526.185 526.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 349.5 0.000256 2048 0.072 2400 46080 17.2107 8.84941 208.62 260.509 495.328 495.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 349.5 0.000256 2048 0.072 2400 47200 17.178 8.82688 370.571 260.291 657.002 657.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 349.5 0.000256 2048 0.072 2400 46400 17.0716 8.7855 252.182 258.161 536.335 536.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 349.5 0.000256 2048 0.072 2400 45600 17.2208 8.78198 208.85 258.664 493.651 493.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 349.5 0.000256 2048 0.072 2400 46592 17.1457 8.81472 353.375 260.213 639.683 639.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 349.5 0.000256 2048 0.072 2400 46592 17.1342 8.87808 247.921 260.533 534.605 534.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 349.5 0.000256 2048 0.072 2400 45696 17.2654 8.83395 202.627 260.595 489.462 489.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 349.5 0.000256 2048 0.072 2400 47040 17.1908 8.8504 350.329 260.529 637.04 637.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 349.5 0.000256 2048 0.072 2400 46080 17.0444 8.77296 247.237 258.31 531.502 531.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 349.5 0.000256 2048 0.072 2400 43200 17.218 8.71574 195.324 256.191 477.586 477.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 349.5 0.000256 2048 0.072 2400 47104 17.2177 8.90259 353.856 261.447 641.562 641.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 349.5 0.000256 2048 0.072 2400 45056 17.2153 8.77949 231.323 259.003 516.459 516.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 349.5 0.000256 2048 0.072 2400 43008 17.2112 8.72166 199.025 256.768 481.861 481.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 349.5 0.000256 2048 0.072 2400 48128 17.1741 8.89242 277.838 262.313 566.355 566.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 349.5 0.000256 2048 0.072 2400 47616 17.1602 8.87398 178.12 261.455 465.744 465.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 349.5 0.000256 2048 0.072 2400 48000 17.2692 8.89242 315.297 264.542 606.141 606.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 349.5 0.000256 2048 0.072 2400 47360 17.1871 8.85997 199.345 261.47 486.997 487.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 349.5 0.000256 2048 0.072 2400 47040 17.1839 8.84099 162.981 260.57 449.712 449.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 349.5 0.000256 2048 0.072 2400 48000 17.2028 8.88368 290.609 262.107 578.939 579.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 349.5 0.000256 2048 0.072 2400 47616 17.2081 8.86989 189.801 262.205 478.22 478.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 349.5 0.000256 2048 0.072 2400 47232 17.0876 8.82323 155.725 260.258 442.033 442.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 349.5 0.000256 2048 0.072 2400 47488 17.2272 8.87997 413.308 261.04 700.593 700.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 349.5 0.000256 2048 0.072 2400 46592 17.1474 8.81622 255.686 259.992 541.777 541.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 349.5 0.000256 2048 0.072 2400 47040 17.1597 8.84941 210.654 260.082 496.877 496.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 349.5 0.000256 2048 0.072 2400 47616 17.1729 8.852 384.449 261.432 672.045 672.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 349.5 0.000256 2048 0.072 2400 47104 17.2187 8.86784 240.867 261.66 528.75 528.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 349.5 0.000256 2048 0.072 2400 46080 17.2101 8.84381 192.938 260.43 479.557 479.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 349.5 0.000256 2048 0.072 2400 47808 17.2378 8.8865 398.384 261.686 686.338 686.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 349.5 0.000256 2048 0.072 2400 47232 17.0982 8.82026 256.628 260.116 542.797 542.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 349.5 0.000256 2048 0.072 2400 46656 17.2106 8.83706 223.583 260.274 510.038 510.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 349.5 0.000256 2048 0.072 2400 46080 17.2214 8.83098 196.798 260.466 483.458 483.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 349.5 0.000256 2048 0.072 2400 47360 17.2009 8.87318 369.832 261.467 657.51 657.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 349.5 0.000256 2048 0.072 2400 47360 17.1827 8.87427 252.1 261.498 539.796 539.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 349.5 0.000256 2048 0.072 2400 46080 17.0385 8.7961 208.093 258.278 492.35 492.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 349.5 0.000256 2048 0.072 2400 46080 17.3435 8.90675 202.496 262.174 491.053 491.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 349.5 0.000256 2048 0.072 2400 47616 17.2162 9.00096 349.142 262.262 638.196 638.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 349.5 0.000256 2048 0.072 2400 46080 17.2124 8.81517 241.656 260.254 528.078 528.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 349.5 0.000256 2048 0.072 2400 46080 17.2079 8.81882 199.115 260.497 485.775 485.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 349.5 0.000256 2048 0.072 2400 43008 17.2016 8.81254 176.717 256.819 459.684 459.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 349.5 0.000256 2048 0.072 2400 47200 17.1798 8.85091 358.842 260.268 645.278 645.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 349.5 0.000256 2048 0.072 2400 46400 17.0707 8.78595 243.514 258.421 527.924 528.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 349.5 0.000256 2048 0.072 2400 45600 17.2168 8.78483 208.394 258.658 493.19 493.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 349.5 0.000256 2048 0.072 2400 44800 17.2278 8.79002 189.256 258.952 474.363 474.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 349.5 0.000256 2048 0.072 2400 46848 17.2483 8.89514 292.456 261.872 580.61 580.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 349.5 0.000256 2048 0.072 2400 46592 17.2451 8.86384 189.937 261.463 477.646 477.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 349.5 0.000256 2048 0.072 2400 46848 17.27 8.86918 157.586 262.2 446.059 446.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 349.5 0.000256 2048 0.072 2400 46720 17.3732 8.88998 282.118 262.282 570.803 570.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 349.5 0.000256 2048 0.072 2400 46080 17.2943 8.90406 184.733 261.286 472.352 472.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 349.5 0.000256 2048 0.072 2400 46080 17.3114 8.89645 151.323 260.749 438.415 438.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 349.5 0.000256 2048 0.072 2400 46848 17.283 8.88205 398.013 262.129 686.447 686.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 349.5 0.000256 2048 0.072 2400 46848 17.2596 8.86858 250.552 261.973 538.792 538.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 349.5 0.000256 2048 0.072 2400 46080 17.2048 8.83917 200.636 260.116 486.931 487.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 349.5 0.000256 2048 0.072 2400 46080 17.2205 8.82038 169.556 260.449 456.181 456.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 349.5 0.000256 2048 0.072 2400 46592 17.3117 8.8615 365.938 261.472 653.72 653.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 349.5 0.000256 2048 0.072 2400 45696 17.2347 8.81869 227.783 259.988 513.961 514.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 349.5 0.000256 2048 0.072 2400 45696 17.3112 8.91494 186.7 260.364 473.425 473.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 349.5 0.000256 2048 0.072 2400 44800 17.3013 8.81664 165.982 260.516 452.751 452.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 349.5 0.000256 2048 0.072 2400 46592 17.2544 8.86784 351.34 261.281 638.878 638.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 349.5 0.000256 2048 0.072 2400 46080 17.2973 8.87286 226.056 261.635 514.005 514.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 349.5 0.000256 2048 0.072 2400 46080 17.2156 8.83504 188.535 260.17 474.896 475.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 349.5 0.000256 2048 0.072 2400 45056 17.2195 8.80666 164.369 259.009 449.536 449.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 349.5 0.000256 2048 0.072 2400 46656 17.3316 8.91674 348.145 261.65 636.179 636.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 349.5 0.000256 2048 0.072 2400 46080 17.206 8.82205 242.127 260.323 528.615 528.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 349.5 0.000256 2048 0.072 2400 44928 17.3642 8.86294 199.763 260.458 486.585 486.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 349.5 0.000256 2048 0.072 2400 46080 17.2136 8.84691 205.219 260.646 492.061 492.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 349.5 0.000256 2048 0.072 2400 46080 17.3003 8.88013 339.811 261.321 627.454 627.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 349.5 0.000256 2048 0.072 2400 46080 17.2936 8.8559 243.616 261.683 531.583 531.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 349.5 0.000256 2048 0.072 2400 44160 17.2345 8.77789 195.687 258.472 480.308 480.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 349.5 0.000256 2048 0.072 2400 46080 17.3403 8.8791 190.725 262.172 479.251 479.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 349.5 0.000256 2048 0.072 2400 47360 17.2339 8.94768 308.197 262.063 596.577 596.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 349.5 0.000256 2048 0.072 2400 47104 17.199 8.85766 197.961 261.242 485.394 485.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 349.5 0.000256 2048 0.072 2400 46848 17.248 8.88768 161.568 261.965 449.805 449.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 349.5 0.000256 2048 0.072 2400 47360 17.3261 8.91254 288.462 261.973 576.816 576.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 349.5 0.000256 2048 0.072 2400 46720 17.2539 8.89008 184.435 261.274 471.987 472.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 349.5 0.000256 2048 0.072 2400 46080 17.3015 8.84531 152.721 260.537 439.541 439.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 349.5 0.000256 2048 0.072 2400 46080 17.2862 8.85965 131.851 261.485 419.616 419.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 349.5 0.000256 2048 0.072 2400 47232 17.2675 8.88611 393.147 262.072 681.511 681.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 349.5 0.000256 2048 0.072 2400 46848 17.2569 8.87974 244.023 262.05 532.347 532.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 349.5 0.000256 2048 0.072 2400 46080 17.2115 8.83197 196.352 260.111 482.647 482.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 349.5 0.000256 2048 0.072 2400 46080 17.2261 8.8183 167.553 260.208 453.944 454.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 349.5 0.000256 2048 0.072 2400 47040 17.2471 8.87731 358.856 261.292 646.41 646.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 349.5 0.000256 2048 0.072 2400 46592 17.1402 8.84947 227.11 260.17 513.408 513.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 349.5 0.000256 2048 0.072 2400 45696 17.3011 8.8304 184.481 260.368 471.115 471.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 349.5 0.000256 2048 0.072 2400 46592 17.1415 8.82672 169.52 260.331 455.962 456.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 349.5 0.000256 2048 0.072 2400 47104 17.1996 8.85574 354.965 261.244 642.403 642.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 349.5 0.000256 2048 0.072 2400 47104 17.2149 8.87142 230.972 261.667 518.859 518.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 349.5 0.000256 2048 0.072 2400 46080 17.2239 8.82541 190.851 260.426 477.47 477.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 349.5 0.000256 2048 0.072 2400 45056 17.234 8.77978 165.198 259.011 450.358 450.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 349.5 0.000256 2048 0.072 2400 47232 17.2822 8.87546 367.06 261.428 654.78 654.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 349.5 0.000256 2048 0.072 2400 46080 17.1922 8.86202 256.503 260.33 543.024 543.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 349.5 0.000256 2048 0.072 2400 46656 17.2218 8.8697 213.654 260.516 500.395 500.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 349.5 0.000256 2048 0.072 2400 46080 17.204 8.83658 201.436 260.508 488.119 488.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 349.5 0.000256 2048 0.072 2400 43200 17.2233 8.68845 174.984 256.233 457.268 457.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 349.5 0.000256 2048 0.072 2400 46720 17.2592 8.86672 351.468 261.33 639.063 639.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 349.5 0.000256 2048 0.072 2400 46080 17.286 8.88317 241.135 261.687 529.128 529.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 349.5 0.000256 2048 0.072 2400 44160 17.2425 8.78736 195.737 258.311 480.213 480.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 349.5 0.000256 2048 0.072 2400 46080 17.3386 8.9007 190.499 261.923 478.8 478.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 349.5 0.000256 2048 0.072 2400 44800 17.216 8.88816 177.739 258.951 462.93 463.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 349.5 0.000256 2048 0.072 2400 46848 17.2543 8.87923 281.956 262.027 570.255 570.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 349.5 0.000256 2048 0.072 2400 46592 17.2428 8.85123 185.842 261.46 473.531 473.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 349.5 0.000256 2048 0.072 2400 46848 17.2728 8.87194 152.626 262.199 441.102 441.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 349.5 0.000256 2048 0.072 2400 46080 17.295 8.85555 130.091 261.593 417.97 418.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 349.5 0.000256 2048 0.072 2400 46720 17.3695 8.90688 390.985 262.032 679.433 679.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 349.5 0.000256 2048 0.072 2400 46080 17.2986 8.92928 239.717 261.528 527.608 527.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 349.5 0.000256 2048 0.072 2400 46080 17.3115 8.8472 196.11 260.564 482.971 483.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 349.5 0.000256 2048 0.072 2400 46080 17.2895 8.89533 167.576 261.493 455.391 455.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 349.5 0.000256 2048 0.072 2400 46848 17.2772 8.91514 358.237 261.888 646.456 646.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 349.5 0.000256 2048 0.072 2400 46848 17.2697 8.87818 227.219 261.968 515.473 515.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 349.5 0.000256 2048 0.072 2400 46080 17.205 8.8209 183.935 260.084 470.18 470.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 349.5 0.000256 2048 0.072 2400 46080 17.2088 8.90883 166.568 260.629 453.451 453.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 349.5 0.000256 2048 0.072 2400 44160 17.235 8.76182 138.807 258.521 423.46 423.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 349.5 0.000256 2048 0.072 2400 46592 17.3045 8.8823 340.508 260.994 627.828 627.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 349.5 0.000256 2048 0.072 2400 45696 17.2403 8.81206 214.236 259.994 500.423 500.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 349.5 0.000256 2048 0.072 2400 45696 17.3103 8.82902 179.701 260.139 466.118 466.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 349.5 0.000256 2048 0.072 2400 44800 17.2995 8.83558 154.865 260.328 441.467 441.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 349.5 0.000256 2048 0.072 2400 44800 17.3123 8.81482 139.184 259.437 424.89 425.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 349.5 0.000256 2048 0.072 2400 46592 17.2619 8.86224 319.037 261.276 606.577 606.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 349.5 0.000256 2048 0.072 2400 46080 17.2922 8.85555 215.704 261.63 503.618 503.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 349.5 0.000256 2048 0.072 2400 46080 17.2037 8.82013 180.633 260.245 467.036 467.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 349.5 0.000256 2048 0.072 2400 45056 17.2212 8.79786 162.146 259.25 447.554 447.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 349.5 0.000256 2048 0.072 2400 46080 17.3385 8.87414 152.878 262.176 441.405 441.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 349.5 0.000256 2048 0.072 2432 46848 17.2586 8.94538 280.622 262.088 569.051 569.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 349.5 0.000256 2048 0.072 2432 46592 17.2616 8.856 181.036 261.489 468.783 468.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 349.5 0.000256 2048 0.072 2432 46848 17.257 8.87808 150.883 262.208 439.361 439.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 349.5 0.000256 2048 0.072 2432 46080 17.3001 8.89536 127.776 261.659 415.764 415.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 349.5 0.000256 2048 0.072 2432 47040 17.3436 8.90061 380.778 262.025 669.191 669.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 349.5 0.000256 2048 0.072 2432 46720 17.2455 8.87811 233.328 261.537 521.123 521.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 349.5 0.000256 2048 0.072 2432 46080 17.3021 8.84736 189.213 260.749 476.245 476.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 349.5 0.000256 2048 0.072 2432 46080 17.2982 8.86179 162.859 261.486 450.642 450.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 349.5 0.000256 2048 0.072 2432 44800 17.2389 8.808 145.345 258.166 429.694 429.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 349.5 0.000256 2048 0.072 2432 46848 17.2794 8.90739 348.283 262.103 636.71 636.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 349.5 0.000256 2048 0.072 2432 46848 17.2608 8.87194 219.254 262.052 507.576 507.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 349.5 0.000256 2048 0.072 2432 46080 17.2027 8.83581 178.653 260.268 465.094 465.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 349.5 0.000256 2048 0.072 2432 46080 17.2197 8.82659 159.117 260.434 445.738 445.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 349.5 0.000256 2048 0.072 2432 44160 17.2471 8.78387 134.242 258.491 418.9 419.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 349.5 0.000256 2048 0.072 2432 46592 17.327 8.89453 327.097 261.002 614.46 614.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 349.5 0.000256 2048 0.072 2432 45696 17.2258 8.81501 204.862 260.244 491.283 491.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 349.5 0.000256 2048 0.072 2432 45696 17.3179 8.83507 173.301 260.181 459.775 459.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 349.5 0.000256 2048 0.072 2432 44800 17.3043 8.83126 149.917 260.51 436.697 436.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 349.5 0.000256 2048 0.072 2432 44800 17.3094 8.81862 133.441 259.237 418.943 419.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 349.5 0.000256 2048 0.072 2432 46592 17.2638 8.8551 320.063 261.456 607.779 607.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 349.5 0.000256 2048 0.072 2432 46080 17.2964 8.86445 212.649 261.39 500.336 500.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 349.5 0.000256 2048 0.072 2432 46080 17.2177 8.8417 176.454 260.456 463.107 463.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 349.5 0.000256 2048 0.072 2432 45056 17.231 8.78707 157.659 259.248 443.059 443.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 349.5 0.000256 2048 0.072 2432 46080 17.3353 8.8808 149.154 261.904 437.412 437.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 349.5 0.000256 2048 0.072 2432 43008 17.2064 8.71898 133.03 256.625 415.713 415.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 349.5 0.000256 2048 0.072 2432 44544 17.5113 8.9217 269.739 261.802 558.118 558.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 349.5 0.000256 2048 0.072 2432 44544 17.4929 8.87725 303.889 262.065 592.458 592.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 349.5 0.000256 2048 0.072 2432 44032 17.487 8.85978 197.339 261.456 485.281 485.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 349.5 0.000256 2048 0.072 2432 44544 17.4979 8.87808 161.659 262.023 450.192 450.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 349.5 0.000256 2048 0.072 2432 44032 17.5104 8.87792 144.952 261.651 433.125 433.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 349.5 0.000256 2048 0.072 2432 43520 17.5556 8.90038 130.126 261.692 418.41 418.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 349.5 0.000256 2048 0.072 2432 43008 17.5088 8.8105 118.962 260.428 405.845 405.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 349.5 0.000256 2048 0.072 2432 43008 17.4818 8.84426 113.351 260.332 400.147 400.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 349.5 0.000256 2048 0.072 2432 43008 17.3864 8.80771 108.566 259.227 394.121 394.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 349.5 0.000256 2048 0.072 2400 44800 17.2894 8.81677 105.954 260.287 392.481 392.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 349.5 0.000256 2048 0.072 2432 44800 17.304 8.81949 104.285 260.239 390.785 390.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 349.5 0.000256 2048 0.072 2400 44800 17.3123 8.80611 106.854 259.465 392.574 392.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 349.5 0.000256 2048 0.072 2400 44800 17.3089 8.8777 106.876 259.437 392.636 392.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 349.5 0.000256 2048 0.072 2400 47104 17.2418 8.93888 126.822 261.651 414.788 414.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 349.5 0.000256 2048 0.072 2400 46080 17.1214 8.77158 187.667 259.169 472.869 473.003
