###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        85613   # Number of WRITE/WRITEP commands
num_reads_done                 =       535422   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       411744   # Number of read row buffer hits
num_read_cmds                  =       535422   # Number of READ/READP commands
num_writes_done                =        85613   # Number of read requests issued
num_write_row_hits             =        62913   # Number of write row buffer hits
num_act_cmds                   =       146838   # Number of ACT commands
num_pre_cmds                   =       146807   # Number of PRE commands
num_ondemand_pres              =       125348   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9254875   # Cyles of rank active rank.0
rank_active_cycles.1           =      8965052   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       745125   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      1034948   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       575303   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         8266   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4039   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8647   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1789   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          434   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          540   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          840   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1027   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          548   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19602   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =          151   # Write cmd latency (cycles)
write_latency[40-59]           =          207   # Write cmd latency (cycles)
write_latency[60-79]           =          374   # Write cmd latency (cycles)
write_latency[80-99]           =          757   # Write cmd latency (cycles)
write_latency[100-119]         =         1426   # Write cmd latency (cycles)
write_latency[120-139]         =         2441   # Write cmd latency (cycles)
write_latency[140-159]         =         3398   # Write cmd latency (cycles)
write_latency[160-179]         =         4225   # Write cmd latency (cycles)
write_latency[180-199]         =         4419   # Write cmd latency (cycles)
write_latency[200-]            =        68211   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       228400   # Read request latency (cycles)
read_latency[40-59]            =        67137   # Read request latency (cycles)
read_latency[60-79]            =        79491   # Read request latency (cycles)
read_latency[80-99]            =        31221   # Read request latency (cycles)
read_latency[100-119]          =        22630   # Read request latency (cycles)
read_latency[120-139]          =        17142   # Read request latency (cycles)
read_latency[140-159]          =        10371   # Read request latency (cycles)
read_latency[160-179]          =         7901   # Read request latency (cycles)
read_latency[180-199]          =         6318   # Read request latency (cycles)
read_latency[200-]             =        64811   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   4.2738e+08   # Write energy
read_energy                    =  2.15882e+09   # Read energy
act_energy                     =  4.01749e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   3.5766e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.96775e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.77504e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.59419e+09   # Active standby energy rank.1
average_read_latency           =      105.798   # Average read request latency (cycles)
average_interarrival           =      16.1018   # Average request interarrival latency (cycles)
total_energy                   =  1.59163e+10   # Total energy (pJ)
average_power                  =      1591.63   # Average power (mW)
average_bandwidth              =       5.2995   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =        99978   # Number of WRITE/WRITEP commands
num_reads_done                 =       598442   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       452199   # Number of read row buffer hits
num_read_cmds                  =       598438   # Number of READ/READP commands
num_writes_done                =        99978   # Number of read requests issued
num_write_row_hits             =        69973   # Number of write row buffer hits
num_act_cmds                   =       176925   # Number of ACT commands
num_pre_cmds                   =       176894   # Number of PRE commands
num_ondemand_pres              =       154827   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9055039   # Cyles of rank active rank.0
rank_active_cycles.1           =      9063075   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       944961   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       936925   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       655169   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         5836   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4129   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         8686   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1673   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          433   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          518   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          832   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          983   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          601   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        19560   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            6   # Write cmd latency (cycles)
write_latency[20-39]           =           69   # Write cmd latency (cycles)
write_latency[40-59]           =           89   # Write cmd latency (cycles)
write_latency[60-79]           =          216   # Write cmd latency (cycles)
write_latency[80-99]           =          477   # Write cmd latency (cycles)
write_latency[100-119]         =          785   # Write cmd latency (cycles)
write_latency[120-139]         =         1620   # Write cmd latency (cycles)
write_latency[140-159]         =         2378   # Write cmd latency (cycles)
write_latency[160-179]         =         3263   # Write cmd latency (cycles)
write_latency[180-199]         =         3790   # Write cmd latency (cycles)
write_latency[200-]            =        87285   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            3   # Read request latency (cycles)
read_latency[20-39]            =       226417   # Read request latency (cycles)
read_latency[40-59]            =        70408   # Read request latency (cycles)
read_latency[60-79]            =        81997   # Read request latency (cycles)
read_latency[80-99]            =        36373   # Read request latency (cycles)
read_latency[100-119]          =        27288   # Read request latency (cycles)
read_latency[120-139]          =        22210   # Read request latency (cycles)
read_latency[140-159]          =        14656   # Read request latency (cycles)
read_latency[160-179]          =        11422   # Read request latency (cycles)
read_latency[180-199]          =         9302   # Read request latency (cycles)
read_latency[200-]             =        98366   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   4.9909e+08   # Write energy
read_energy                    =   2.4129e+09   # Read energy
act_energy                     =  4.84067e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  4.53581e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  4.49724e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.65034e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.65536e+09   # Active standby energy rank.1
average_read_latency           =      134.576   # Average read request latency (cycles)
average_interarrival           =      14.3177   # Average request interarrival latency (cycles)
total_energy                   =  1.63097e+10   # Total energy (pJ)
average_power                  =      1630.97   # Average power (mW)
average_bandwidth              =      5.95985   # Average bandwidth
