<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>H:\git\TangPrimer20K_LUT-Network\4k\lutnet\impl\gwsynthesis\lutnet.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>H:\git\TangPrimer20K_LUT-Network\4k\lutnet\src\tang_nano_4k_mnist.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>H:\git\TangPrimer20K_LUT-Network\4k\lutnet\src\tang_nano_4k_mnist.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NSR-LV4CQN48PC7/I6</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NSR-4C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct 27 13:10:30 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C7/I6</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C7/I6</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>9073</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6179</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>37</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>690</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>36</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>in_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>in_clk </td>
</tr>
<tr>
<td>ov2640_pixclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>ov2640_pixclk_ibuf/I </td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>in_clk_ibuf/I</td>
<td>in_clk</td>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>2.694</td>
<td>371.250
<td>0.000</td>
<td>1.347</td>
<td>in_clk_ibuf/I</td>
<td>in_clk</td>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>80.808</td>
<td>12.375
<td>0.000</td>
<td>40.404</td>
<td>in_clk_ibuf/I</td>
<td>in_clk</td>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>8.081</td>
<td>123.750
<td>0.000</td>
<td>4.040</td>
<td>in_clk_ibuf/I</td>
<td>in_clk</td>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>6.289</td>
<td>159.000
<td>0.000</td>
<td>3.145</td>
<td>in_clk_ibuf/I</td>
<td>in_clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT </td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>6.289</td>
<td>159.000
<td>0.000</td>
<td>3.145</td>
<td>in_clk_ibuf/I</td>
<td>in_clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTP </td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>12.579</td>
<td>79.500
<td>0.000</td>
<td>6.289</td>
<td>in_clk_ibuf/I</td>
<td>in_clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTD </td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>18.868</td>
<td>53.000
<td>0.000</td>
<td>9.434</td>
<td>in_clk_ibuf/I</td>
<td>in_clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>13.468</td>
<td>74.250
<td>0.000</td>
<td>6.734</td>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUT</td>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>u_clkdiv/CLKOUT </td>
</tr>
<tr>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>12.579</td>
<td>79.500
<td>0.000</td>
<td>6.289</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>in_clk</td>
<td>27.000(MHz)</td>
<td>192.715(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>ov2640_pixclk</td>
<td>50.000(MHz)</td>
<td>77.249(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>12.375(MHz)</td>
<td>111.369(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>159.000(MHz)</td>
<td>264.439(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>74.250(MHz)</td>
<td style="color: #FF0000;" class = "error">62.632(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>79.500(MHz)</td>
<td>81.933(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of u_TMDS_PLLVR/pllvr_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_TMDS_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_TMDS_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_GW_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_GW_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_GW_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>in_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>in_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ov2640_pixclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ov2640_pixclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_TMDS_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_GW_PLLVR/pllvr_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>-2.498</td>
<td>1</td>
</tr>
<tr>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-15.885</td>
<td>bin_img[3]_12_s0/Q</td>
<td>bin_view_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.064</td>
<td>1.845</td>
<td>13.781</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-7.060</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub5/i_MnistLutSimple_sub5_base/ff_3.lut_3_ff_s0/Q</td>
<td>mnist_view_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.064</td>
<td>1.845</td>
<td>4.956</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.706</td>
<td>u_syn_gen/O_vs_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.127</td>
<td>0.000</td>
<td>5.507</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-4.553</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_10_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_10_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.125</td>
<td>1.845</td>
<td>2.507</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-4.518</td>
<td>u_syn_gen/O_vs_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0_s1/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.127</td>
<td>0.000</td>
<td>4.319</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-4.224</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[8]/D</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.289</td>
<td>2.757</td>
<td>7.429</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-4.192</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_3_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_3_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.125</td>
<td>1.845</td>
<td>2.146</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-4.192</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_6_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_6_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.125</td>
<td>1.845</td>
<td>2.146</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-4.182</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[7]/D</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.289</td>
<td>2.757</td>
<td>7.387</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-4.139</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[6]/D</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.289</td>
<td>2.757</td>
<td>7.345</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-4.097</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[5]/D</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.289</td>
<td>2.757</td>
<td>7.303</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-4.055</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[4]/D</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.289</td>
<td>2.757</td>
<td>7.260</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-4.013</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[3]/D</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.289</td>
<td>2.757</td>
<td>7.218</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-3.970</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[2]/D</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.289</td>
<td>2.757</td>
<td>7.176</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-3.943</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_4_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_4_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.125</td>
<td>1.845</td>
<td>1.897</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-3.928</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[1]/D</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.289</td>
<td>2.757</td>
<td>7.134</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-3.585</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_2_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_2_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.125</td>
<td>1.845</td>
<td>1.539</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-3.585</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_5_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_5_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.125</td>
<td>1.845</td>
<td>1.539</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-3.226</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_1_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_1_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.125</td>
<td>1.845</td>
<td>1.180</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-3.087</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync[4]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CE</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>0.099</td>
<td>3.119</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-2.981</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_0_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_0_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.125</td>
<td>1.845</td>
<td>0.935</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-2.981</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_7_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_7_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.125</td>
<td>1.845</td>
<td>0.935</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-2.981</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_8_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_8_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.125</td>
<td>1.845</td>
<td>0.935</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-2.981</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_9_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_9_s0/D</td>
<td>ov2640_pixclk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.125</td>
<td>1.845</td>
<td>0.935</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-2.263</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[0]/D</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>6.289</td>
<td>2.757</td>
<td>5.468</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-2.180</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/CALIB</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.838</td>
<td>0.688</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-2.180</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/CALIB</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.838</td>
<td>0.688</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-1.775</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/CALIB</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.838</td>
<td>1.092</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-1.775</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/CALIB</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.838</td>
<td>1.092</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-1.592</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/CALIB</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.838</td>
<td>1.275</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-1.592</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/CALIB</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.838</td>
<td>1.275</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-1.564</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/CALIB</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.838</td>
<td>1.303</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-1.359</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/CALIB</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-2.838</td>
<td>1.509</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.526</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_9_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_9_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>0.653</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.510</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_0_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_0_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>0.670</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.510</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_3_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_3_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>0.670</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.510</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_5_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_5_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>0.670</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.510</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_6_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_6_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>0.670</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.508</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_10_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_10_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>0.671</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.335</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_1_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_1_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>0.844</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.335</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_4_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_4_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>0.844</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.331</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_7_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_7_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>0.848</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-0.171</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_8_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_8_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.008</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-0.050</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_2_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_2_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.129</td>
</tr>
<tr>
<td>20</td>
<td>0.322</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync[4]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CE</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-0.349</td>
<td>-0.889</td>
<td>1.076</td>
</tr>
<tr>
<td>21</td>
<td>0.392</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_3_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_3_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>22</td>
<td>0.392</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_7_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>23</td>
<td>0.392</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_8_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s0/D</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>24</td>
<td>0.411</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/c_state[9]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/c_state_Z[10]/CE</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.422</td>
</tr>
<tr>
<td>25</td>
<td>0.413</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_8_s0/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_8_s0/D</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>-0.000</td>
<td>0.000</td>
<td>0.443</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-5.991</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>2.673</td>
<td>3.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-5.991</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>2.673</td>
<td>3.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-5.991</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>2.673</td>
<td>3.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-5.991</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>2.673</td>
<td>3.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-5.991</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>2.673</td>
<td>3.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-5.991</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>2.673</td>
<td>3.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-5.991</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>2.673</td>
<td>3.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-5.991</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>2.673</td>
<td>3.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-5.991</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[6].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>2.673</td>
<td>3.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-3.488</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>-0.179</td>
<td>3.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-3.488</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>-0.179</td>
<td>3.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-3.488</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>-0.179</td>
<td>3.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-3.488</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>-0.179</td>
<td>3.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-3.488</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>-0.179</td>
<td>3.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-3.488</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>-0.179</td>
<td>3.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-3.488</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>-0.179</td>
<td>3.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-3.488</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.349</td>
<td>-0.179</td>
<td>3.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>18</td>
<td>-3.148</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>-0.170</td>
<td>3.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>19</td>
<td>-3.148</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>-0.170</td>
<td>3.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>20</td>
<td>-3.148</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>-0.170</td>
<td>3.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>21</td>
<td>-3.148</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>-0.170</td>
<td>3.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>22</td>
<td>-3.148</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>-0.170</td>
<td>3.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>23</td>
<td>-3.148</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>-0.170</td>
<td>3.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>24</td>
<td>-3.148</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>-0.170</td>
<td>3.953</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>25</td>
<td>-3.148</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4/RESET</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.699</td>
<td>-0.170</td>
<td>3.953</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-0.205</td>
<td>u_reset/reg_reset_s0/Q</td>
<td>counter_1_s0/CLEAR</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.026</td>
<td>0.862</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>2</td>
<td>-0.205</td>
<td>u_reset/reg_reset_s0/Q</td>
<td>counter_2_s0/CLEAR</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.026</td>
<td>0.862</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>3</td>
<td>-0.205</td>
<td>u_reset/reg_reset_s0/Q</td>
<td>counter_3_s0/CLEAR</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.026</td>
<td>0.862</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>4</td>
<td>-0.205</td>
<td>u_reset/reg_reset_s0/Q</td>
<td>counter_4_s0/CLEAR</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.026</td>
<td>0.862</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>5</td>
<td>-0.205</td>
<td>u_reset/reg_reset_s0/Q</td>
<td>counter_5_s0/CLEAR</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.026</td>
<td>0.862</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>6</td>
<td>-0.202</td>
<td>u_reset/reg_reset_s0/Q</td>
<td>counter_6_s0/CLEAR</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.026</td>
<td>0.865</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>7</td>
<td>-0.202</td>
<td>u_reset/reg_reset_s0/Q</td>
<td>counter_7_s0/CLEAR</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.026</td>
<td>0.865</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>8</td>
<td>-0.202</td>
<td>u_reset/reg_reset_s0/Q</td>
<td>counter_8_s0/CLEAR</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.026</td>
<td>0.865</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>9</td>
<td>-0.202</td>
<td>u_reset/reg_reset_s0/Q</td>
<td>counter_9_s0/CLEAR</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.026</td>
<td>0.865</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>10</td>
<td>-0.202</td>
<td>u_reset/reg_reset_s0/Q</td>
<td>counter_10_s0/CLEAR</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.026</td>
<td>0.865</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>11</td>
<td>-0.202</td>
<td>u_reset/reg_reset_s0/Q</td>
<td>counter_11_s0/CLEAR</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.026</td>
<td>0.865</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>12</td>
<td>-0.001</td>
<td>u_reset/reg_reset_s0/Q</td>
<td>counter_12_s0/CLEAR</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.026</td>
<td>1.066</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>13</td>
<td>-0.001</td>
<td>u_reset/reg_reset_s0/Q</td>
<td>counter_13_s0/CLEAR</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.026</td>
<td>1.066</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>14</td>
<td>-0.001</td>
<td>u_reset/reg_reset_s0/Q</td>
<td>counter_14_s0/CLEAR</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.026</td>
<td>1.066</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>15</td>
<td>-0.001</td>
<td>u_reset/reg_reset_s0/Q</td>
<td>counter_15_s0/CLEAR</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.026</td>
<td>1.066</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>16</td>
<td>-0.001</td>
<td>u_reset/reg_reset_s0/Q</td>
<td>counter_16_s0/CLEAR</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.026</td>
<td>1.066</td>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>17</td>
<td>-0.001</td>
<td>u_reset/reg_reset_s0/Q</td>
<td>counter_17_s0/CLEAR</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.026</td>
<td>1.066</td>
</tr>
<tr>
<td>18</td>
<td>0.171</td>
<td>u_reset/reg_reset_s0/Q</td>
<td>counter_18_s0/CLEAR</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.026</td>
<td>1.238</td>
</tr>
<tr>
<td>19</td>
<td>0.171</td>
<td>u_reset/reg_reset_s0/Q</td>
<td>counter_19_s0/CLEAR</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.026</td>
<td>1.238</td>
</tr>
<tr>
<td>20</td>
<td>0.171</td>
<td>u_reset/reg_reset_s0/Q</td>
<td>counter_20_s0/CLEAR</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.026</td>
<td>1.238</td>
</tr>
<tr>
<td>21</td>
<td>0.171</td>
<td>u_reset/reg_reset_s0/Q</td>
<td>counter_21_s0/CLEAR</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.026</td>
<td>1.238</td>
</tr>
<tr>
<td>22</td>
<td>0.171</td>
<td>u_reset/reg_reset_s0/Q</td>
<td>counter_22_s0/CLEAR</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.026</td>
<td>1.238</td>
</tr>
<tr>
<td>23</td>
<td>0.171</td>
<td>u_reset/reg_reset_s0/Q</td>
<td>counter_23_s0/CLEAR</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.026</td>
<td>1.238</td>
</tr>
<tr>
<td>24</td>
<td>0.209</td>
<td>u_reset/reg_reset_s0/Q</td>
<td>counter_0_s0/CLEAR</td>
<td>in_clk:[R]</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-1.026</td>
<td>1.276</td>
</tr>
<tr>
<td>25</td>
<td>0.215</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3/CLEAR</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
<td>ov2640_pixclk:[R]</td>
<td>0.002</td>
<td>-1.149</td>
<td>1.405</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.161</td>
<td>3.087</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.161</td>
<td>3.087</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>counter_22_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.161</td>
<td>3.087</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>counter_21_s0</td>
</tr>
<tr>
<td>4</td>
<td>2.161</td>
<td>3.087</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>counter_20_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.161</td>
<td>3.087</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>counter_19_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.161</td>
<td>3.087</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>counter_18_s0</td>
</tr>
<tr>
<td>7</td>
<td>2.161</td>
<td>3.087</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>counter_7_s0</td>
</tr>
<tr>
<td>8</td>
<td>2.161</td>
<td>3.087</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>counter_6_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.161</td>
<td>3.087</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td>10</td>
<td>2.161</td>
<td>3.087</td>
<td>0.926</td>
<td>Low Pulse Width</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
<td>counter_3_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-15.885</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3356.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>bin_img[3]_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>bin_view_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>3342.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>3342.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C12[0][A]</td>
<td>bin_img[3]_12_s0/CLK</td>
</tr>
<tr>
<td>3342.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R9C12[0][A]</td>
<td style=" font-weight:bold;">bin_img[3]_12_s0/Q</td>
</tr>
<tr>
<td>3349.334</td>
<td>6.725</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[3][B]</td>
<td>n4737_s67/I0</td>
</tr>
<tr>
<td>3349.943</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C28[3][B]</td>
<td style=" background: #97FFFF;">n4737_s67/F</td>
</tr>
<tr>
<td>3349.943</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[3][A]</td>
<td>n4737_s60/I1</td>
</tr>
<tr>
<td>3350.053</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C28[3][A]</td>
<td style=" background: #97FFFF;">n4737_s60/O</td>
</tr>
<tr>
<td>3350.053</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[2][B]</td>
<td>n4737_s58/I0</td>
</tr>
<tr>
<td>3350.174</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C28[2][B]</td>
<td style=" background: #97FFFF;">n4737_s58/O</td>
</tr>
<tr>
<td>3350.174</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C28[1][B]</td>
<td>n4737_s57/I0</td>
</tr>
<tr>
<td>3350.295</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C28[1][B]</td>
<td style=" background: #97FFFF;">n4737_s57/O</td>
</tr>
<tr>
<td>3351.024</td>
<td>0.729</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[3][A]</td>
<td>n5146_s112/I0</td>
</tr>
<tr>
<td>3351.839</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C24[3][A]</td>
<td style=" background: #97FFFF;">n5146_s112/F</td>
</tr>
<tr>
<td>3351.843</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C24[3][B]</td>
<td>n5146_s75/I2</td>
</tr>
<tr>
<td>3352.452</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R6C24[3][B]</td>
<td style=" background: #97FFFF;">n5146_s75/F</td>
</tr>
<tr>
<td>3353.407</td>
<td>0.955</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C21[3][B]</td>
<td>n5146_s52/I3</td>
</tr>
<tr>
<td>3354.016</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R8C21[3][B]</td>
<td style=" background: #97FFFF;">n5146_s52/F</td>
</tr>
<tr>
<td>3355.338</td>
<td>1.322</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td>n5146_s147/I1</td>
</tr>
<tr>
<td>3355.801</td>
<td>0.463</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C21[3][B]</td>
<td style=" background: #97FFFF;">n5146_s147/F</td>
</tr>
<tr>
<td>3355.801</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[3][A]</td>
<td>n5146_s144/I1</td>
</tr>
<tr>
<td>3355.912</td>
<td>0.111</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C21[3][A]</td>
<td style=" background: #97FFFF;">n5146_s144/O</td>
</tr>
<tr>
<td>3355.912</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>n5146_s41/I0</td>
</tr>
<tr>
<td>3356.043</td>
<td>0.131</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td style=" background: #97FFFF;">n5146_s41/O</td>
</tr>
<tr>
<td>3356.050</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td style=" font-weight:bold;">bin_view_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.064</td>
<td>3340.064</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.064</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.309</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.488</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>bin_view_s0/CLK</td>
</tr>
<tr>
<td>3340.458</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>bin_view_s0</td>
</tr>
<tr>
<td>3340.161</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[2][B]</td>
<td>bin_view_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.064</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.699, 26.841%; route: 9.743, 70.694%; tC2Q: 0.340, 2.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-7.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3347.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3340.165</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub5/i_MnistLutSimple_sub5_base/ff_3.lut_3_ff_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mnist_view_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.000</td>
<td>3340.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>3340.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>3342.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>3342.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C35[0][B]</td>
<td>u_MnistLutSimple/i_MnistLutSimple_sub5/i_MnistLutSimple_sub5_base/ff_3.lut_3_ff_s0/CLK</td>
</tr>
<tr>
<td>3342.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R4C35[0][B]</td>
<td style=" font-weight:bold;">u_MnistLutSimple/i_MnistLutSimple_sub5/i_MnistLutSimple_sub5_base/ff_3.lut_3_ff_s0/Q</td>
</tr>
<tr>
<td>3343.917</td>
<td>1.309</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][B]</td>
<td>n5192_s30/I0</td>
</tr>
<tr>
<td>3344.732</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][B]</td>
<td style=" background: #97FFFF;">n5192_s30/F</td>
</tr>
<tr>
<td>3344.732</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td>n5192_s27/I1</td>
</tr>
<tr>
<td>3344.842</td>
<td>0.110</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[3][A]</td>
<td style=" background: #97FFFF;">n5192_s27/O</td>
</tr>
<tr>
<td>3344.842</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td>n5192_s24/I0</td>
</tr>
<tr>
<td>3344.963</td>
<td>0.121</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C36[2][B]</td>
<td style=" background: #97FFFF;">n5192_s24/O</td>
</tr>
<tr>
<td>3346.761</td>
<td>1.798</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>n5192_s25/I2</td>
</tr>
<tr>
<td>3347.225</td>
<td>0.464</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" background: #97FFFF;">n5192_s25/F</td>
</tr>
<tr>
<td>3347.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td style=" font-weight:bold;">mnist_view_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>3340.064</td>
<td>3340.064</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3340.064</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>3340.309</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>3340.488</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>mnist_view_s0/CLK</td>
</tr>
<tr>
<td>3340.458</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mnist_view_s0</td>
</tr>
<tr>
<td>3340.161</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C21[0][A]</td>
<td>mnist_view_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.064</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.509, 30.456%; route: 3.107, 62.691%; tC2Q: 0.340, 6.853%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.706</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>194.483</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_syn_gen/O_vs_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>188.552</td>
<td>188.552</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>188.552</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.797</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>188.976</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td>u_syn_gen/O_vs_s0/CLK</td>
</tr>
<tr>
<td>189.316</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td style=" font-weight:bold;">u_syn_gen/O_vs_s0/Q</td>
</tr>
<tr>
<td>190.643</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>n4051_s2/I0</td>
</tr>
<tr>
<td>191.252</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">n4051_s2/F</td>
</tr>
<tr>
<td>194.483</td>
<td>3.231</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>188.679</td>
<td>188.679</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>188.679</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.924</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>189.103</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0/CLK</td>
</tr>
<tr>
<td>189.073</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0</td>
</tr>
<tr>
<td>188.777</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R9C23[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.127</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 11.061%; route: 4.558, 82.771%; tC2Q: 0.340, 6.168%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1224.776</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1220.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>1222.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>1222.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C11[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_10_s0/CLK</td>
</tr>
<tr>
<td>1222.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R6C11[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_10_s0/Q</td>
</tr>
<tr>
<td>1224.776</td>
<td>2.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.125</td>
<td>1220.125</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1220.369</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1220.548</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_10_s0/CLK</td>
</tr>
<tr>
<td>1220.518</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_10_s0</td>
</tr>
<tr>
<td>1220.222</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R7C10[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.167, 86.452%; tC2Q: 0.340, 13.548%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.518</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>193.295</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.777</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_syn_gen/O_vs_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>188.552</td>
<td>188.552</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>188.552</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.797</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>188.976</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][B]</td>
<td>u_syn_gen/O_vs_s0/CLK</td>
</tr>
<tr>
<td>189.316</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R3C6[0][B]</td>
<td style=" font-weight:bold;">u_syn_gen/O_vs_s0/Q</td>
</tr>
<tr>
<td>190.643</td>
<td>1.327</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R8C14[3][A]</td>
<td>n4051_s2/I0</td>
</tr>
<tr>
<td>191.252</td>
<td>0.609</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R8C14[3][A]</td>
<td style=" background: #97FFFF;">n4051_s2/F</td>
</tr>
<tr>
<td>193.295</td>
<td>2.043</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>188.679</td>
<td>188.679</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>188.679</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.924</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>189.103</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0_s1/CLK</td>
</tr>
<tr>
<td>189.073</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0_s1</td>
</tr>
<tr>
<td>188.777</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C4[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_frame_ctrl/vout_vs_n_sync0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.127</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.609, 14.103%; route: 3.370, 78.033%; tC2Q: 0.340, 7.864%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.224</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[8]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>6.289</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>9.471</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.556</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.975</td>
<td>0.420</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>12.985</td>
<td>3.009</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/COUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/CIN</td>
</tr>
<tr>
<td>13.737</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/CIN</td>
</tr>
<tr>
<td>13.779</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/COUT</td>
</tr>
<tr>
<td>13.779</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/CIN</td>
</tr>
<tr>
<td>13.821</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/COUT</td>
</tr>
<tr>
<td>13.821</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/CIN</td>
</tr>
<tr>
<td>13.863</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>13.863</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>13.906</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>13.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>13.948</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>14.369</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>15.184</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>15.780</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>16.187</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C2[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>16.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C2[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>16.229</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C2[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>16.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C2[1][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/COUT</td>
</tr>
<tr>
<td>16.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_3_0/CIN</td>
</tr>
<tr>
<td>16.314</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C2[2][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_3_0/COUT</td>
</tr>
<tr>
<td>16.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_4_0/CIN</td>
</tr>
<tr>
<td>16.356</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C2[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_4_0/COUT</td>
</tr>
<tr>
<td>16.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_5_0/CIN</td>
</tr>
<tr>
<td>16.398</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_5_0/COUT</td>
</tr>
<tr>
<td>16.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_6_0/CIN</td>
</tr>
<tr>
<td>16.441</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_6_0/COUT</td>
</tr>
<tr>
<td>16.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_7_0/CIN</td>
</tr>
<tr>
<td>16.483</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_7_0/COUT</td>
</tr>
<tr>
<td>16.483</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_s_8_0/CIN</td>
</tr>
<tr>
<td>16.900</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_s_8_0/SUM</td>
</tr>
<tr>
<td>16.900</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[8]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>12.579</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.823</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.003</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[8]/CLK</td>
</tr>
<tr>
<td>12.973</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[8]</td>
</tr>
<tr>
<td>12.676</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C3[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[8]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.757</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.184, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.318, 44.656%; route: 4.027, 54.198%; tC2Q: 0.085, 1.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1224.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1220.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>1222.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>1222.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_3_s0/CLK</td>
</tr>
<tr>
<td>1222.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C9[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_3_s0/Q</td>
</tr>
<tr>
<td>1224.415</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.125</td>
<td>1220.125</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1220.369</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1220.548</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>1220.518</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_3_s0</td>
</tr>
<tr>
<td>1220.222</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C8[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.806, 84.174%; tC2Q: 0.340, 15.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1224.415</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1220.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>1222.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>1222.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_6_s0/CLK</td>
</tr>
<tr>
<td>1222.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C6[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_6_s0/Q</td>
</tr>
<tr>
<td>1224.415</td>
<td>1.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.125</td>
<td>1220.125</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1220.369</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1220.548</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_6_s0/CLK</td>
</tr>
<tr>
<td>1220.518</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_6_s0</td>
</tr>
<tr>
<td>1220.222</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.806, 84.174%; tC2Q: 0.340, 15.826%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.858</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[7]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>6.289</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>9.471</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.556</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.975</td>
<td>0.420</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>12.985</td>
<td>3.009</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/COUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/CIN</td>
</tr>
<tr>
<td>13.737</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/CIN</td>
</tr>
<tr>
<td>13.779</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/COUT</td>
</tr>
<tr>
<td>13.779</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/CIN</td>
</tr>
<tr>
<td>13.821</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/COUT</td>
</tr>
<tr>
<td>13.821</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/CIN</td>
</tr>
<tr>
<td>13.863</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>13.863</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>13.906</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>13.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>13.948</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>14.369</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>15.184</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>15.780</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>16.187</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C2[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>16.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C2[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>16.229</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C2[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>16.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C2[1][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/COUT</td>
</tr>
<tr>
<td>16.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_3_0/CIN</td>
</tr>
<tr>
<td>16.314</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C2[2][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_3_0/COUT</td>
</tr>
<tr>
<td>16.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_4_0/CIN</td>
</tr>
<tr>
<td>16.356</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C2[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_4_0/COUT</td>
</tr>
<tr>
<td>16.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_5_0/CIN</td>
</tr>
<tr>
<td>16.398</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_5_0/COUT</td>
</tr>
<tr>
<td>16.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_6_0/CIN</td>
</tr>
<tr>
<td>16.441</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_6_0/COUT</td>
</tr>
<tr>
<td>16.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_7_0/CIN</td>
</tr>
<tr>
<td>16.858</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_7_0/SUM</td>
</tr>
<tr>
<td>16.858</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[7]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>12.579</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.823</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.003</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[7]/CLK</td>
</tr>
<tr>
<td>12.973</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[7]</td>
</tr>
<tr>
<td>12.676</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C3[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[7]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.757</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.184, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.275, 44.339%; route: 4.027, 54.508%; tC2Q: 0.085, 1.153%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[6]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>6.289</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>9.471</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.556</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.975</td>
<td>0.420</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>12.985</td>
<td>3.009</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/COUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/CIN</td>
</tr>
<tr>
<td>13.737</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/CIN</td>
</tr>
<tr>
<td>13.779</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/COUT</td>
</tr>
<tr>
<td>13.779</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/CIN</td>
</tr>
<tr>
<td>13.821</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/COUT</td>
</tr>
<tr>
<td>13.821</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/CIN</td>
</tr>
<tr>
<td>13.863</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>13.863</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>13.906</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>13.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>13.948</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>14.369</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>15.184</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>15.780</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>16.187</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C2[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>16.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C2[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>16.229</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C2[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>16.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C2[1][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/COUT</td>
</tr>
<tr>
<td>16.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_3_0/CIN</td>
</tr>
<tr>
<td>16.314</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C2[2][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_3_0/COUT</td>
</tr>
<tr>
<td>16.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_4_0/CIN</td>
</tr>
<tr>
<td>16.356</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C2[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_4_0/COUT</td>
</tr>
<tr>
<td>16.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_5_0/CIN</td>
</tr>
<tr>
<td>16.398</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_5_0/COUT</td>
</tr>
<tr>
<td>16.398</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_6_0/CIN</td>
</tr>
<tr>
<td>16.816</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_6_0/SUM</td>
</tr>
<tr>
<td>16.816</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C3[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[6]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>12.579</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.823</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.003</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[6]/CLK</td>
</tr>
<tr>
<td>12.973</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[6]</td>
</tr>
<tr>
<td>12.676</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C3[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[6]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.757</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.184, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.233, 44.019%; route: 4.027, 54.821%; tC2Q: 0.085, 1.160%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.097</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.773</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[5]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>6.289</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>9.471</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.556</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.975</td>
<td>0.420</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>12.985</td>
<td>3.009</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/COUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/CIN</td>
</tr>
<tr>
<td>13.737</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/CIN</td>
</tr>
<tr>
<td>13.779</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/COUT</td>
</tr>
<tr>
<td>13.779</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/CIN</td>
</tr>
<tr>
<td>13.821</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/COUT</td>
</tr>
<tr>
<td>13.821</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/CIN</td>
</tr>
<tr>
<td>13.863</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>13.863</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>13.906</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>13.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>13.948</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>14.369</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>15.184</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>15.780</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>16.187</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C2[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>16.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C2[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>16.229</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C2[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>16.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C2[1][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/COUT</td>
</tr>
<tr>
<td>16.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_3_0/CIN</td>
</tr>
<tr>
<td>16.314</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C2[2][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_3_0/COUT</td>
</tr>
<tr>
<td>16.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_4_0/CIN</td>
</tr>
<tr>
<td>16.356</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C2[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_4_0/COUT</td>
</tr>
<tr>
<td>16.356</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C3[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_5_0/CIN</td>
</tr>
<tr>
<td>16.773</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_5_0/SUM</td>
</tr>
<tr>
<td>16.773</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[5]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>12.579</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.823</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.003</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[5]/CLK</td>
</tr>
<tr>
<td>12.973</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[5]</td>
</tr>
<tr>
<td>12.676</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C3[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[5]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.757</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.184, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.191, 43.696%; route: 4.027, 55.138%; tC2Q: 0.085, 1.166%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.055</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[4]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>6.289</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>9.471</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.556</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.975</td>
<td>0.420</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>12.985</td>
<td>3.009</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/COUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/CIN</td>
</tr>
<tr>
<td>13.737</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/CIN</td>
</tr>
<tr>
<td>13.779</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/COUT</td>
</tr>
<tr>
<td>13.779</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/CIN</td>
</tr>
<tr>
<td>13.821</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/COUT</td>
</tr>
<tr>
<td>13.821</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/CIN</td>
</tr>
<tr>
<td>13.863</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>13.863</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>13.906</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>13.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>13.948</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>14.369</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>15.184</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>15.780</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>16.187</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C2[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>16.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C2[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>16.229</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C2[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>16.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C2[1][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/COUT</td>
</tr>
<tr>
<td>16.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_3_0/CIN</td>
</tr>
<tr>
<td>16.314</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C2[2][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_3_0/COUT</td>
</tr>
<tr>
<td>16.314</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_4_0/CIN</td>
</tr>
<tr>
<td>16.731</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C2[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_4_0/SUM</td>
</tr>
<tr>
<td>16.731</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[2][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[4]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>12.579</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.823</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.003</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C2[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[4]/CLK</td>
</tr>
<tr>
<td>12.973</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[4]</td>
</tr>
<tr>
<td>12.676</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C2[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[4]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.757</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.184, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.149, 43.368%; route: 4.027, 55.459%; tC2Q: 0.085, 1.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-4.013</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[3]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>6.289</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>9.471</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.556</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.975</td>
<td>0.420</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>12.985</td>
<td>3.009</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/COUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/CIN</td>
</tr>
<tr>
<td>13.737</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/CIN</td>
</tr>
<tr>
<td>13.779</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/COUT</td>
</tr>
<tr>
<td>13.779</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/CIN</td>
</tr>
<tr>
<td>13.821</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/COUT</td>
</tr>
<tr>
<td>13.821</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/CIN</td>
</tr>
<tr>
<td>13.863</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>13.863</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>13.906</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>13.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>13.948</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>14.369</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>15.184</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>15.780</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>16.187</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C2[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>16.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C2[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>16.229</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C2[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>16.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>16.272</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C2[1][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/COUT</td>
</tr>
<tr>
<td>16.272</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_3_0/CIN</td>
</tr>
<tr>
<td>16.689</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C2[2][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_3_0/SUM</td>
</tr>
<tr>
<td>16.689</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[3]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>12.579</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.823</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.003</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C2[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[3]/CLK</td>
</tr>
<tr>
<td>12.973</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[3]</td>
</tr>
<tr>
<td>12.676</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C2[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[3]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.757</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.184, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.106, 43.037%; route: 4.027, 55.783%; tC2Q: 0.085, 1.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.970</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[2]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>6.289</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>9.471</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.556</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.975</td>
<td>0.420</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>12.985</td>
<td>3.009</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/COUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/CIN</td>
</tr>
<tr>
<td>13.737</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/CIN</td>
</tr>
<tr>
<td>13.779</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/COUT</td>
</tr>
<tr>
<td>13.779</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/CIN</td>
</tr>
<tr>
<td>13.821</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/COUT</td>
</tr>
<tr>
<td>13.821</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/CIN</td>
</tr>
<tr>
<td>13.863</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>13.863</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>13.906</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>13.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>13.948</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>14.369</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>15.184</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>15.780</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>16.187</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C2[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>16.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C2[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>16.229</td>
<td>0.042</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C2[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/COUT</td>
</tr>
<tr>
<td>16.229</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/CIN</td>
</tr>
<tr>
<td>16.647</td>
<td>0.417</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C2[1][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_2_0/SUM</td>
</tr>
<tr>
<td>16.647</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[2]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>12.579</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.823</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.003</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C2[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[2]/CLK</td>
</tr>
<tr>
<td>12.973</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[2]</td>
</tr>
<tr>
<td>12.676</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C2[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[2]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.757</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.184, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.064, 42.701%; route: 4.027, 56.112%; tC2Q: 0.085, 1.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.943</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1224.165</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1220.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>1222.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>1222.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>1222.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C9[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_4_s0/Q</td>
</tr>
<tr>
<td>1224.165</td>
<td>1.557</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.125</td>
<td>1220.125</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1220.369</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1220.548</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C8[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>1220.518</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_4_s0</td>
</tr>
<tr>
<td>1220.222</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C8[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.557, 82.093%; tC2Q: 0.340, 17.907%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.928</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>16.604</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[1]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>6.289</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>9.471</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.556</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.975</td>
<td>0.420</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/STEP[1]</td>
</tr>
<tr>
<td>12.985</td>
<td>3.009</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/I0</td>
</tr>
<tr>
<td>13.695</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_2_0/COUT</td>
</tr>
<tr>
<td>13.695</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/CIN</td>
</tr>
<tr>
<td>13.737</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[1][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/CIN</td>
</tr>
<tr>
<td>13.779</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_4_0/COUT</td>
</tr>
<tr>
<td>13.779</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C4[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/CIN</td>
</tr>
<tr>
<td>13.821</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C4[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_5_0/COUT</td>
</tr>
<tr>
<td>13.821</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/CIN</td>
</tr>
<tr>
<td>13.863</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_6_0/COUT</td>
</tr>
<tr>
<td>13.863</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/CIN</td>
</tr>
<tr>
<td>13.906</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_7_0/COUT</td>
</tr>
<tr>
<td>13.906</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C5[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/CIN</td>
</tr>
<tr>
<td>13.948</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_cry_8_0/COUT</td>
</tr>
<tr>
<td>14.369</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/I1</td>
</tr>
<tr>
<td>15.184</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C5[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step8_cZ/F</td>
</tr>
<tr>
<td>15.780</td>
<td>0.596</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C2[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/I1</td>
</tr>
<tr>
<td>16.187</td>
<td>0.408</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C2[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_0_0/COUT</td>
</tr>
<tr>
<td>16.187</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R17C2[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/CIN</td>
</tr>
<tr>
<td>16.604</td>
<td>0.417</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C2[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_3_cry_1_0/SUM</td>
</tr>
<tr>
<td>16.604</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C2[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[1]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>12.579</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.823</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.003</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C2[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[1]/CLK</td>
</tr>
<tr>
<td>12.973</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[1]</td>
</tr>
<tr>
<td>12.676</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C2[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[1]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.757</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.184, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.022, 42.362%; route: 4.027, 56.444%; tC2Q: 0.085, 1.194%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1223.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1220.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>1222.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>1222.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1222.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R7C9[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_2_s0/Q</td>
</tr>
<tr>
<td>1223.808</td>
<td>1.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.125</td>
<td>1220.125</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1220.369</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1220.548</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>1220.518</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_2_s0</td>
</tr>
<tr>
<td>1220.222</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C7[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.199, 77.929%; tC2Q: 0.340, 22.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.585</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1223.808</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1220.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>1222.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>1222.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_5_s0/CLK</td>
</tr>
<tr>
<td>1222.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C10[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_5_s0/Q</td>
</tr>
<tr>
<td>1223.808</td>
<td>1.199</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C11[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.125</td>
<td>1220.125</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1220.369</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1220.548</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>1220.518</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_5_s0</td>
</tr>
<tr>
<td>1220.222</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R3C11[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.199, 77.929%; tC2Q: 0.340, 22.071%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1223.448</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1220.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>1222.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>1222.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1222.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_1_s0/Q</td>
</tr>
<tr>
<td>1223.448</td>
<td>0.840</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.125</td>
<td>1220.125</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1220.369</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1220.548</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>1220.518</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_1_s0</td>
</tr>
<tr>
<td>1220.222</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.840, 71.212%; tC2Q: 0.340, 28.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>191.401</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.314</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>188.282</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync[4]/CLK</td>
</tr>
<tr>
<td>188.621</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R15C6[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync[4]/Q</td>
</tr>
<tr>
<td>191.401</td>
<td>2.779</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>-</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.534</td>
<td>185.534</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.534</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.532</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>188.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>188.502</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p</td>
</tr>
<tr>
<td>188.314</td>
<td>-0.188</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.099</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.779, 89.110%; tC2Q: 0.340, 10.890%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1223.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1220.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>1222.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>1222.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1222.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C10[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_0_s0/Q</td>
</tr>
<tr>
<td>1223.203</td>
<td>0.595</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.125</td>
<td>1220.125</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1220.369</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1220.548</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>1220.518</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_0_s0</td>
</tr>
<tr>
<td>1220.222</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.595, 63.662%; tC2Q: 0.340, 36.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1223.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1220.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>1222.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>1222.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_7_s0/CLK</td>
</tr>
<tr>
<td>1222.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_7_s0/Q</td>
</tr>
<tr>
<td>1223.203</td>
<td>0.595</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.125</td>
<td>1220.125</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1220.369</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1220.548</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_7_s0/CLK</td>
</tr>
<tr>
<td>1220.518</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_7_s0</td>
</tr>
<tr>
<td>1220.222</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C7[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.595, 63.662%; tC2Q: 0.340, 36.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1223.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1220.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>1222.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>1222.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_8_s0/CLK</td>
</tr>
<tr>
<td>1222.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R5C10[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_8_s0/Q</td>
</tr>
<tr>
<td>1223.203</td>
<td>0.595</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.125</td>
<td>1220.125</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1220.369</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1220.548</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_8_s0/CLK</td>
</tr>
<tr>
<td>1220.518</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_8_s0</td>
</tr>
<tr>
<td>1220.222</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R6C9[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.595, 63.662%; tC2Q: 0.340, 36.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.981</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1223.203</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1220.223</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.000</td>
<td>1220.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>1220.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>1222.088</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>1222.269</td>
<td>0.181</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R6C7[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_9_s0/CLK</td>
</tr>
<tr>
<td>1222.608</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R6C7[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wptr_9_s0/Q</td>
</tr>
<tr>
<td>1223.203</td>
<td>0.595</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1220.125</td>
<td>1220.125</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1220.125</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1220.369</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1220.548</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_9_s0/CLK</td>
</tr>
<tr>
<td>1220.518</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_9_s0</td>
</tr>
<tr>
<td>1220.222</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R5C9[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rq1_wptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.845</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.125</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 92.033%; route: 0.181, 7.967%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.595, 63.662%; tC2Q: 0.340, 36.338%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.263</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.939</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.676</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[0]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>6.289</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>9.471</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>9.556</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>8</td>
<td>DLL_BL</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/CLKIN</td>
</tr>
<tr>
<td>9.975</td>
<td>0.420</td>
<td>tINS</td>
<td>RF</td>
<td>2</td>
<td>DLL_BL</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dll/STEP[2]</td>
</tr>
<tr>
<td>12.854</td>
<td>2.879</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C6[1][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_1_cry_3_0/I0</td>
</tr>
<tr>
<td>13.564</td>
<td>0.710</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[1][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_1_cry_3_0/COUT</td>
</tr>
<tr>
<td>13.564</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_1_cry_4_0/CIN</td>
</tr>
<tr>
<td>13.606</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_1_cry_4_0/COUT</td>
</tr>
<tr>
<td>13.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C6[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_1_cry_5_0/CIN</td>
</tr>
<tr>
<td>13.649</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C6[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_1_cry_5_0/COUT</td>
</tr>
<tr>
<td>13.649</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_1_cry_6_0/CIN</td>
</tr>
<tr>
<td>13.691</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_1_cry_6_0/COUT</td>
</tr>
<tr>
<td>13.691</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C7[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_1_cry_7_0/CIN</td>
</tr>
<tr>
<td>13.733</td>
<td>0.042</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R17C7[0][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_1_cry_7_0/COUT</td>
</tr>
<tr>
<td>13.733</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R17C7[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_1_cry_8_0/CIN</td>
</tr>
<tr>
<td>13.773</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R17C7[1][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/un1_step_1_cry_8_0/COUT</td>
</tr>
<tr>
<td>14.475</td>
<td>0.702</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_1_3/I2</td>
</tr>
<tr>
<td>14.939</td>
<td>0.464</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_1_3/F</td>
</tr>
<tr>
<td>14.939</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[0]/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>12.579</td>
<td>12.579</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>12.579</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.823</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.003</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[0]/CLK</td>
</tr>
<tr>
<td>12.973</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[0]</td>
</tr>
<tr>
<td>12.676</td>
<td>-0.296</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R17C8[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/step_Z[0]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.757</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>6.289</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.184, 100.000%; route: 0.000, 0.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.802, 32.961%; route: 3.581, 65.482%; tC2Q: 0.085, 1.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R11C7[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>3.155</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>3.218</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4/FCLK</td>
</tr>
<tr>
<td>3.248</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
<tr>
<td>3.248</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[1].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.838</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 64.090%; tC2Q: 0.247, 35.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-2.180</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R11C7[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.068</td>
<td>0.441</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>3.155</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>3.218</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4/FCLK</td>
</tr>
<tr>
<td>3.248</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
<tr>
<td>3.248</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[0].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.838</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.441, 64.090%; tC2Q: 0.247, 35.910%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R11C7[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.473</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>3.155</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>3.218</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4/FCLK</td>
</tr>
<tr>
<td>3.248</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
<tr>
<td>3.248</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[3].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.838</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 77.390%; tC2Q: 0.247, 22.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.775</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.473</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R11C7[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.473</td>
<td>0.845</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>3.155</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>3.218</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4/FCLK</td>
</tr>
<tr>
<td>3.248</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
<tr>
<td>3.248</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[2].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.838</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.845, 77.390%; tC2Q: 0.247, 22.610%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R11C7[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.655</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>3.155</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>3.218</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4/FCLK</td>
</tr>
<tr>
<td>3.248</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
<tr>
<td>3.248</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[5].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.838</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 80.632%; tC2Q: 0.247, 19.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.592</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.655</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R11C7[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.655</td>
<td>1.028</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>3.155</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>3.218</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4/FCLK</td>
</tr>
<tr>
<td>3.248</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
<tr>
<td>3.248</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[6].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.838</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.028, 80.632%; tC2Q: 0.247, 19.368%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.564</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R11C7[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.684</td>
<td>1.056</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>3.155</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>3.218</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4/FCLK</td>
</tr>
<tr>
<td>3.248</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
<tr>
<td>3.248</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[4].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.838</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.056, 81.050%; tC2Q: 0.247, 18.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.359</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.889</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.248</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C7[1][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>13</td>
<td>R11C7[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/read_calibration[0].calib[0]/Q</td>
</tr>
<tr>
<td>1.889</td>
<td>1.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/CALIB</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>2.997</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>3.155</td>
<td>0.158</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>3.218</td>
<td>0.063</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4/FCLK</td>
</tr>
<tr>
<td>3.248</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
<tr>
<td>3.248</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/iserdes_gen[7].u_ides4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>2.838</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.262, 83.629%; tC2Q: 0.247, 16.371%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.158, 71.550%; route: 0.063, 28.450%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.526</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.031</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_9_s0/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_9_s0/Q</td>
</tr>
<tr>
<td>2001.031</td>
<td>0.406</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_9_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_9_s0</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C6[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.406, 62.168%; tC2Q: 0.247, 37.832%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C10[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_0_s0/Q</td>
</tr>
<tr>
<td>2001.048</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_0_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_0_s0</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C11[2][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.423, 63.116%; tC2Q: 0.247, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C8[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_3_s0/Q</td>
</tr>
<tr>
<td>2001.048</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_3_s0</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C9[2][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.423, 63.116%; tC2Q: 0.247, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_5_s0/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_5_s0/Q</td>
</tr>
<tr>
<td>2001.048</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_5_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_5_s0</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C11[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.423, 63.116%; tC2Q: 0.247, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.510</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.048</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_6_s0/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C11[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_6_s0/Q</td>
</tr>
<tr>
<td>2001.048</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_6_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_6_s0</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C12[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.423, 63.116%; tC2Q: 0.247, 36.884%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.050</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C9[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_10_s0/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R4C9[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_10_s0/Q</td>
</tr>
<tr>
<td>2001.050</td>
<td>0.424</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_10_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_10_s0</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C6[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.424, 63.212%; tC2Q: 0.247, 36.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_1_s0/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_1_s0/Q</td>
</tr>
<tr>
<td>2001.222</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_1_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_1_s0</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C11[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 70.733%; tC2Q: 0.247, 29.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.222</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_4_s0/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C9[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_4_s0/Q</td>
</tr>
<tr>
<td>2001.222</td>
<td>0.597</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_4_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_4_s0</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C11[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.597, 70.733%; tC2Q: 0.247, 29.267%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.331</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_7_s0/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C10[2][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_7_s0/Q</td>
</tr>
<tr>
<td>2001.227</td>
<td>0.601</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C12[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_7_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_7_s0</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C12[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.601, 70.884%; tC2Q: 0.247, 29.116%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.387</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_8_s0/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C7[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_8_s0/Q</td>
</tr>
<tr>
<td>2001.387</td>
<td>0.761</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_8_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C6[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.761, 75.508%; tC2Q: 0.247, 24.492%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.050</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.507</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.558</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_2_s0/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C10[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.rptr_2_s0/Q</td>
</tr>
<tr>
<td>2001.507</td>
<td>0.882</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C9[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_2_s0/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_2_s0</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C9[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Equal.wq1_rptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.882, 78.127%; tC2Q: 0.247, 21.873%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>151.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>151.010</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync[4]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>148.148</td>
<td>148.148</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>148.148</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>149.540</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>150.256</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C6[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync[4]/CLK</td>
</tr>
<tr>
<td>150.503</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R15C6[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync[4]/Q</td>
</tr>
<tr>
<td>151.332</td>
<td>0.829</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>-</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>147.799</td>
<td>147.799</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>147.799</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>150.796</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>150.796</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>150.826</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p</td>
</tr>
<tr>
<td>151.010</td>
<td>0.184</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.889</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.829, 77.034%; tC2Q: 0.247, 22.966%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_3_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R2C4[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_3_s0/Q</td>
</tr>
<tr>
<td>0.802</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>0.410</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_3_s0</td>
</tr>
<tr>
<td>0.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C4[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.175, 41.492%; tC2Q: 0.247, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_7_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_7_s0/Q</td>
</tr>
<tr>
<td>0.802</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s0/CLK</td>
</tr>
<tr>
<td>0.410</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s0</td>
</tr>
<tr>
<td>0.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[0][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.175, 41.492%; tC2Q: 0.247, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.392</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.410</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_8_s0/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R4C3[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rptr_8_s0/Q</td>
</tr>
<tr>
<td>0.802</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s0/CLK</td>
</tr>
<tr>
<td>0.410</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s0</td>
</tr>
<tr>
<td>0.410</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R4C3[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wq1_rptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.175, 41.492%; tC2Q: 0.247, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.411</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.802</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.391</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/c_state[9]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/c_state_Z[10]</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/c_state[9]/CLK</td>
</tr>
<tr>
<td>0.627</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C3[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/c_state[9]/Q</td>
</tr>
<tr>
<td>0.802</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/c_state_Z[10]/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.245</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>0.380</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C3[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/c_state_Z[10]/CLK</td>
</tr>
<tr>
<td>0.391</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C3[2][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/c_state_Z[10]</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.175, 41.492%; tC2Q: 0.247, 58.508%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.413</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1334.156</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1333.742</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1333.332</td>
<td>1333.332</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1333.332</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1333.577</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1333.712</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_8_s0/CLK</td>
</tr>
<tr>
<td>1333.959</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R9C5[2][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.wptr_8_s0/Q</td>
</tr>
<tr>
<td>1334.156</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1333.332</td>
<td>1333.332</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1333.332</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>1333.577</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>230</td>
<td>RIGHTSIDE[1]</td>
<td>u_clkdiv/CLKOUT</td>
</tr>
<tr>
<td>1333.712</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R9C6[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_8_s0/CLK</td>
</tr>
<tr>
<td>1333.742</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_8_s0</td>
</tr>
<tr>
<td>1333.742</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R9C6[1][B]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_read_ctrl/fifo_read_inst/Equal.rq1_wptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.196, 44.283%; tC2Q: 0.247, 55.717%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>41.448</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>42.262</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.087</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB29[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.980</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.160</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/PCLK</td>
</tr>
<tr>
<td>38.130</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
<tr>
<td>38.096</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.673</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 20.600%; route: 2.799, 70.809%; tC2Q: 0.340, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>41.448</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>42.262</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.087</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB15[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.980</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.160</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/PCLK</td>
</tr>
<tr>
<td>38.130</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
<tr>
<td>38.096</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB15[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.673</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 20.600%; route: 2.799, 70.809%; tC2Q: 0.340, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>41.448</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>42.262</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.087</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB7[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.980</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.160</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/PCLK</td>
</tr>
<tr>
<td>38.130</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td>38.096</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB7[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.673</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 20.600%; route: 2.799, 70.809%; tC2Q: 0.340, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>41.448</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>42.262</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.087</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.980</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.160</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/PCLK</td>
</tr>
<tr>
<td>38.130</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td>38.096</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.673</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 20.600%; route: 2.799, 70.809%; tC2Q: 0.340, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>41.448</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>42.262</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.087</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.980</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.160</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/PCLK</td>
</tr>
<tr>
<td>38.130</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td>38.096</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.673</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 20.600%; route: 2.799, 70.809%; tC2Q: 0.340, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>41.448</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>42.262</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.087</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.980</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.160</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/PCLK</td>
</tr>
<tr>
<td>38.130</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td>38.096</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.673</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 20.600%; route: 2.799, 70.809%; tC2Q: 0.340, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>41.448</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>42.262</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.087</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.980</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.160</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/PCLK</td>
</tr>
<tr>
<td>38.130</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td>38.096</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.673</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 20.600%; route: 2.799, 70.809%; tC2Q: 0.340, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>41.448</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>42.262</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.087</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.980</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.160</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4/PCLK</td>
</tr>
<tr>
<td>38.130</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
<tr>
<td>38.096</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.673</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 20.600%; route: 2.799, 70.809%; tC2Q: 0.340, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-5.991</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>38.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>41.448</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>42.262</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.087</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB25[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[6].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>37.980</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>38.160</td>
<td>0.179</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[6].dq_oser4/PCLK</td>
</tr>
<tr>
<td>38.130</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
<tr>
<td>38.096</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[6].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.673</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 20.600%; route: 2.799, 70.809%; tC2Q: 0.340, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.179, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>188.282</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>188.621</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>189.596</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>190.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>192.235</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB29[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.534</td>
<td>185.534</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.534</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.532</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>188.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>188.720</td>
<td>0.188</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>188.810</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB29[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/FCLK</td>
</tr>
<tr>
<td>188.780</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
<tr>
<td>188.746</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 20.600%; route: 2.799, 70.809%; tC2Q: 0.340, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.188, 67.615%; route: 0.090, 32.385%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>188.282</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>188.621</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>189.596</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>190.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>192.235</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB15[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.534</td>
<td>185.534</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.534</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.532</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>188.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>188.720</td>
<td>0.188</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>188.810</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB15[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/FCLK</td>
</tr>
<tr>
<td>188.780</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
<tr>
<td>188.746</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB15[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 20.600%; route: 2.799, 70.809%; tC2Q: 0.340, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.188, 67.615%; route: 0.090, 32.385%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>188.282</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>188.621</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>189.596</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>190.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>192.235</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB7[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.534</td>
<td>185.534</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.534</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.532</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>188.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>188.720</td>
<td>0.188</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>188.810</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB7[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/FCLK</td>
</tr>
<tr>
<td>188.780</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td>188.746</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB7[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 20.600%; route: 2.799, 70.809%; tC2Q: 0.340, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.188, 67.615%; route: 0.090, 32.385%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>188.282</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>188.621</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>189.596</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>190.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>192.235</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.534</td>
<td>185.534</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.534</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.532</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>188.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>188.720</td>
<td>0.188</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>188.810</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/FCLK</td>
</tr>
<tr>
<td>188.780</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td>188.746</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 20.600%; route: 2.799, 70.809%; tC2Q: 0.340, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.188, 67.615%; route: 0.090, 32.385%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>188.282</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>188.621</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>189.596</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>190.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>192.235</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.534</td>
<td>185.534</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.534</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.532</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>188.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>188.720</td>
<td>0.188</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>188.810</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/FCLK</td>
</tr>
<tr>
<td>188.780</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td>188.746</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 20.600%; route: 2.799, 70.809%; tC2Q: 0.340, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.188, 67.615%; route: 0.090, 32.385%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>188.282</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>188.621</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>189.596</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>190.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>192.235</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.534</td>
<td>185.534</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.534</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.532</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>188.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>188.720</td>
<td>0.188</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>188.810</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/FCLK</td>
</tr>
<tr>
<td>188.780</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td>188.746</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 20.600%; route: 2.799, 70.809%; tC2Q: 0.340, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.188, 67.615%; route: 0.090, 32.385%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>188.282</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>188.621</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>189.596</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>190.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>192.235</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.534</td>
<td>185.534</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.534</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.532</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>188.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>188.720</td>
<td>0.188</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>188.810</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/FCLK</td>
</tr>
<tr>
<td>188.780</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td>188.746</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 20.600%; route: 2.799, 70.809%; tC2Q: 0.340, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.188, 67.615%; route: 0.090, 32.385%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>192.235</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>188.746</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.185</td>
<td>185.185</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>185.185</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>187.273</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>188.282</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>188.621</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>189.596</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>190.410</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>192.235</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>185.534</td>
<td>185.534</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>185.534</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>188.532</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>188.532</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>188.720</td>
<td>0.188</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>188.810</td>
<td>0.090</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4/FCLK</td>
</tr>
<tr>
<td>188.780</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
<tr>
<td>188.746</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.179</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.349</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 20.600%; route: 2.799, 70.809%; tC2Q: 0.340, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.188, 67.615%; route: 0.090, 32.385%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>41.448</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>42.262</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.087</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB29[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>40.733</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>40.917</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>41.002</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4/FCLK</td>
</tr>
<tr>
<td>40.972</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
<tr>
<td>40.939</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/mask_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 20.600%; route: 2.799, 70.809%; tC2Q: 0.340, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.184, 68.348%; route: 0.085, 31.652%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>41.448</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>42.262</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.087</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB15[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>40.733</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>40.917</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>41.002</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4/FCLK</td>
</tr>
<tr>
<td>40.972</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
<tr>
<td>40.939</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB15[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/cs_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 20.600%; route: 2.799, 70.809%; tC2Q: 0.340, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.184, 68.348%; route: 0.085, 31.652%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>41.448</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>42.262</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.087</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB7[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>40.733</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>40.917</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>41.002</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4/FCLK</td>
</tr>
<tr>
<td>40.972</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
<tr>
<td>40.939</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB7[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[1].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 20.600%; route: 2.799, 70.809%; tC2Q: 0.340, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.184, 68.348%; route: 0.085, 31.652%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>41.448</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>42.262</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.087</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB7[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>40.733</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>40.917</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>41.002</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4/FCLK</td>
</tr>
<tr>
<td>40.972</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
<tr>
<td>40.939</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB7[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[0].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 20.600%; route: 2.799, 70.809%; tC2Q: 0.340, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.184, 68.348%; route: 0.085, 31.652%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>41.448</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>42.262</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.087</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB29[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>40.733</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>40.917</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>41.002</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4/FCLK</td>
</tr>
<tr>
<td>40.972</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
<tr>
<td>40.939</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB29[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[7].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 20.600%; route: 2.799, 70.809%; tC2Q: 0.340, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.184, 68.348%; route: 0.085, 31.652%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>41.448</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>42.262</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.087</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB25[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>40.733</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>40.917</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>41.002</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4/FCLK</td>
</tr>
<tr>
<td>40.972</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
<tr>
<td>40.939</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB25[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[5].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 20.600%; route: 2.799, 70.809%; tC2Q: 0.340, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.184, 68.348%; route: 0.085, 31.652%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>41.448</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>42.262</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.087</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB14[A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>40.733</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>40.917</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>41.002</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4/FCLK</td>
</tr>
<tr>
<td>40.972</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
<tr>
<td>40.939</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB14[A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[2].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 20.600%; route: 2.799, 70.809%; tC2Q: 0.340, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.184, 68.348%; route: 0.085, 31.652%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.148</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>44.087</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>40.939</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.037</td>
<td>37.037</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>37.037</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>39.125</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>40.134</td>
<td>1.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C7[0][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/CLK</td>
</tr>
<tr>
<td>40.473</td>
<td>0.340</td>
<td>tC2Q</td>
<td>RF</td>
<td>7</td>
<td>R14C7[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/cs_memsync_Z[3]/Q</td>
</tr>
<tr>
<td>41.448</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R17C5[3][A]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/I1</td>
</tr>
<tr>
<td>42.262</td>
<td>0.814</td>
<td>tINS</td>
<td>FF</td>
<td>400</td>
<td>R17C5[3][A]</td>
<td style=" background: #97FFFF;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_sync/ddr_rst/F</td>
</tr>
<tr>
<td>44.087</td>
<td>1.825</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>IOB24[B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>37.736</td>
<td>37.736</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>37.736</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>40.733</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>40.733</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>3</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKIN</td>
</tr>
<tr>
<td>40.917</td>
<td>0.184</td>
<td>tINS</td>
<td>RR</td>
<td>22</td>
<td>-</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_dqce_clk_x2p/CLKOUT</td>
</tr>
<tr>
<td>41.002</td>
<td>0.085</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4/FCLK</td>
</tr>
<tr>
<td>40.972</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
<tr>
<td>40.939</td>
<td>-0.033</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB24[B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_wd/data_lane_gen[0].u_hpram_lane/oserdes_data_gen[4].dq_oser4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.170</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 67.426%; route: 1.009, 32.574%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.814, 20.600%; route: 2.799, 70.809%; tC2Q: 0.340, 8.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.184, 68.348%; route: 0.085, 31.652%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_reset/reg_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_reset/reg_reset_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_reset/reg_reset_s0/Q</td>
</tr>
<tr>
<td>2.970</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][B]</td>
<td style=" font-weight:bold;">counter_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.134</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[0][B]</td>
<td>counter_1_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_1_s0</td>
</tr>
<tr>
<td>3.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C15[0][B]</td>
<td>counter_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.615, 71.349%; tC2Q: 0.247, 28.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_reset/reg_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_reset/reg_reset_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_reset/reg_reset_s0/Q</td>
</tr>
<tr>
<td>2.970</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td style=" font-weight:bold;">counter_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.134</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>counter_2_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_2_s0</td>
</tr>
<tr>
<td>3.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C15[1][A]</td>
<td>counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.615, 71.349%; tC2Q: 0.247, 28.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_reset/reg_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_reset/reg_reset_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_reset/reg_reset_s0/Q</td>
</tr>
<tr>
<td>2.970</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td style=" font-weight:bold;">counter_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.134</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[1][B]</td>
<td>counter_3_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_3_s0</td>
</tr>
<tr>
<td>3.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C15[1][B]</td>
<td>counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.615, 71.349%; tC2Q: 0.247, 28.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_reset/reg_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_reset/reg_reset_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_reset/reg_reset_s0/Q</td>
</tr>
<tr>
<td>2.970</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td style=" font-weight:bold;">counter_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.134</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>counter_4_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_4_s0</td>
</tr>
<tr>
<td>3.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C15[2][A]</td>
<td>counter_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.615, 71.349%; tC2Q: 0.247, 28.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.205</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.970</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_reset/reg_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_reset/reg_reset_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_reset/reg_reset_s0/Q</td>
</tr>
<tr>
<td>2.970</td>
<td>0.615</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td style=" font-weight:bold;">counter_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.134</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C15[2][B]</td>
<td>counter_5_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_5_s0</td>
</tr>
<tr>
<td>3.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C15[2][B]</td>
<td>counter_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.615, 71.349%; tC2Q: 0.247, 28.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_reset/reg_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_reset/reg_reset_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_reset/reg_reset_s0/Q</td>
</tr>
<tr>
<td>2.973</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td style=" font-weight:bold;">counter_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.134</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>counter_6_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_6_s0</td>
</tr>
<tr>
<td>3.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C16[0][A]</td>
<td>counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.618, 71.441%; tC2Q: 0.247, 28.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_reset/reg_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_reset/reg_reset_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_reset/reg_reset_s0/Q</td>
</tr>
<tr>
<td>2.973</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][B]</td>
<td style=" font-weight:bold;">counter_7_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.134</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[0][B]</td>
<td>counter_7_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_7_s0</td>
</tr>
<tr>
<td>3.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C16[0][B]</td>
<td>counter_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.618, 71.441%; tC2Q: 0.247, 28.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_reset/reg_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_reset/reg_reset_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_reset/reg_reset_s0/Q</td>
</tr>
<tr>
<td>2.973</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td style=" font-weight:bold;">counter_8_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.134</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>counter_8_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_8_s0</td>
</tr>
<tr>
<td>3.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C16[1][A]</td>
<td>counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.618, 71.441%; tC2Q: 0.247, 28.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_reset/reg_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_reset/reg_reset_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_reset/reg_reset_s0/Q</td>
</tr>
<tr>
<td>2.973</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[1][B]</td>
<td style=" font-weight:bold;">counter_9_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.134</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[1][B]</td>
<td>counter_9_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_9_s0</td>
</tr>
<tr>
<td>3.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C16[1][B]</td>
<td>counter_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.618, 71.441%; tC2Q: 0.247, 28.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_reset/reg_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_reset/reg_reset_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_reset/reg_reset_s0/Q</td>
</tr>
<tr>
<td>2.973</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[2][A]</td>
<td style=" font-weight:bold;">counter_10_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.134</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[2][A]</td>
<td>counter_10_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_10_s0</td>
</tr>
<tr>
<td>3.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C16[2][A]</td>
<td>counter_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.618, 71.441%; tC2Q: 0.247, 28.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.202</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_reset/reg_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_reset/reg_reset_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_reset/reg_reset_s0/Q</td>
</tr>
<tr>
<td>2.973</td>
<td>0.618</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[2][B]</td>
<td style=" font-weight:bold;">counter_11_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.134</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C16[2][B]</td>
<td>counter_11_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_11_s0</td>
</tr>
<tr>
<td>3.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C16[2][B]</td>
<td>counter_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.618, 71.441%; tC2Q: 0.247, 28.559%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_reset/reg_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_reset/reg_reset_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_reset/reg_reset_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>0.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td style=" font-weight:bold;">counter_12_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.134</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>counter_12_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_12_s0</td>
</tr>
<tr>
<td>3.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C17[0][A]</td>
<td>counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.819, 76.826%; tC2Q: 0.247, 23.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_reset/reg_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_reset/reg_reset_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_reset/reg_reset_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>0.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td style=" font-weight:bold;">counter_13_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.134</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>counter_13_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_13_s0</td>
</tr>
<tr>
<td>3.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C17[0][B]</td>
<td>counter_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.819, 76.826%; tC2Q: 0.247, 23.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_reset/reg_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_reset/reg_reset_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_reset/reg_reset_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>0.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td style=" font-weight:bold;">counter_14_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.134</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>counter_14_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_14_s0</td>
</tr>
<tr>
<td>3.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C17[1][A]</td>
<td>counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.819, 76.826%; tC2Q: 0.247, 23.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_reset/reg_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_reset/reg_reset_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_reset/reg_reset_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>0.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td style=" font-weight:bold;">counter_15_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.134</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>counter_15_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_15_s0</td>
</tr>
<tr>
<td>3.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C17[1][B]</td>
<td>counter_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.819, 76.826%; tC2Q: 0.247, 23.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_reset/reg_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_reset/reg_reset_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_reset/reg_reset_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>0.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td style=" font-weight:bold;">counter_16_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.134</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>counter_16_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_16_s0</td>
</tr>
<tr>
<td>3.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C17[2][A]</td>
<td>counter_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.819, 76.826%; tC2Q: 0.247, 23.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.001</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.174</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_reset/reg_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_reset/reg_reset_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_reset/reg_reset_s0/Q</td>
</tr>
<tr>
<td>3.174</td>
<td>0.819</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td style=" font-weight:bold;">counter_17_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.134</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>counter_17_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_17_s0</td>
</tr>
<tr>
<td>3.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C17[2][B]</td>
<td>counter_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.819, 76.826%; tC2Q: 0.247, 23.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_reset/reg_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_reset/reg_reset_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_reset/reg_reset_s0/Q</td>
</tr>
<tr>
<td>3.346</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td style=" font-weight:bold;">counter_18_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.134</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>counter_18_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_18_s0</td>
</tr>
<tr>
<td>3.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C18[0][A]</td>
<td>counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.991, 80.052%; tC2Q: 0.247, 19.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_reset/reg_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_reset/reg_reset_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_reset/reg_reset_s0/Q</td>
</tr>
<tr>
<td>3.346</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td style=" font-weight:bold;">counter_19_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.134</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>counter_19_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_19_s0</td>
</tr>
<tr>
<td>3.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C18[0][B]</td>
<td>counter_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.991, 80.052%; tC2Q: 0.247, 19.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_reset/reg_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_reset/reg_reset_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_reset/reg_reset_s0/Q</td>
</tr>
<tr>
<td>3.346</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td style=" font-weight:bold;">counter_20_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.134</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>counter_20_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_20_s0</td>
</tr>
<tr>
<td>3.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C18[1][A]</td>
<td>counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.991, 80.052%; tC2Q: 0.247, 19.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_reset/reg_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_reset/reg_reset_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_reset/reg_reset_s0/Q</td>
</tr>
<tr>
<td>3.346</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td style=" font-weight:bold;">counter_21_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.134</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>counter_21_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_21_s0</td>
</tr>
<tr>
<td>3.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C18[1][B]</td>
<td>counter_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.991, 80.052%; tC2Q: 0.247, 19.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_reset/reg_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_22_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_reset/reg_reset_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_reset/reg_reset_s0/Q</td>
</tr>
<tr>
<td>3.346</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td style=" font-weight:bold;">counter_22_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.134</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>counter_22_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_22_s0</td>
</tr>
<tr>
<td>3.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C18[2][A]</td>
<td>counter_22_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.991, 80.052%; tC2Q: 0.247, 19.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.171</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.346</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_reset/reg_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_23_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_reset/reg_reset_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_reset/reg_reset_s0/Q</td>
</tr>
<tr>
<td>3.346</td>
<td>0.991</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td style=" font-weight:bold;">counter_23_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.134</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>counter_23_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_23_s0</td>
</tr>
<tr>
<td>3.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C18[2][B]</td>
<td>counter_23_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.991, 80.052%; tC2Q: 0.247, 19.948%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.209</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>3.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>3.175</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_reset/reg_reset_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>in_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>in_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>38</td>
<td>IOT13[A]</td>
<td>in_clk_ibuf/O</td>
</tr>
<tr>
<td>2.108</td>
<td>0.716</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C12[2][A]</td>
<td>u_reset/reg_reset_s0/CLK</td>
</tr>
<tr>
<td>2.355</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>59</td>
<td>R7C12[2][A]</td>
<td style=" font-weight:bold;">u_reset/reg_reset_s0/Q</td>
</tr>
<tr>
<td>3.384</td>
<td>1.029</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td style=" font-weight:bold;">counter_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2.997</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>25</td>
<td>PLL_R</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>3.134</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>counter_0_s0/CLK</td>
</tr>
<tr>
<td>3.164</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>counter_0_s0</td>
</tr>
<tr>
<td>3.175</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R18C15[1][A]</td>
<td>counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 66.032%; route: 0.716, 33.968%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.029, 80.646%; tC2Q: 0.247, 19.354%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.215</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2001.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>2001.569</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ov2640_pixclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>1999.998</td>
<td>1999.998</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>1999.998</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>2000.243</td>
<td>0.245</td>
<td>tCL</td>
<td>RR</td>
<td>629</td>
<td>BOTTOMSIDE[1]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/clkdiv/CLKOUT</td>
</tr>
<tr>
<td>2000.378</td>
<td>0.136</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R11C3[0][B]</td>
<td>u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/CLK</td>
</tr>
<tr>
<td>2000.625</td>
<td>0.247</td>
<td>tC2Q</td>
<td>RR</td>
<td>274</td>
<td>R11C3[0][B]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_HyperRAM_Memory_Interface_Top/u_hpram_top/u_hpram_init/init_calib/Q</td>
</tr>
<tr>
<td>2001.784</td>
<td>1.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][A]</td>
<td style=" font-weight:bold;">u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>2000.000</td>
<td>2000.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ov2640_pixclk</td>
</tr>
<tr>
<td>2000.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/I</td>
</tr>
<tr>
<td>2001.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>1782</td>
<td>IOT20[A]</td>
<td>ov2640_pixclk_ibuf/O</td>
</tr>
<tr>
<td>2001.529</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C24[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>2001.559</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3</td>
</tr>
<tr>
<td>2001.570</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C24[0][A]</td>
<td>u_frame_buffer/u_Video_Frame_Buffer_Top_inst/vfb_hyperram_wrapper_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_16b_32b/allian_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.149</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.002</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.136, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.158, 82.424%; tC2Q: 0.247, 17.576%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 91.053%; route: 0.137, 8.947%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_23_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.142</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>6.337</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>counter_23_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.424</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>counter_23_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_22_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.142</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>6.337</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>counter_22_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.424</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>counter_22_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_21_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.142</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>6.337</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>counter_21_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.424</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>counter_21_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_20_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.142</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>6.337</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>counter_20_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.424</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>counter_20_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_19_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.142</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>6.337</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>counter_19_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.424</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>counter_19_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.142</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>6.337</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>counter_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.424</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>counter_18_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_7_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.142</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>6.337</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>counter_7_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.424</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>counter_7_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_6_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.142</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>6.337</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>counter_6_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.424</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>counter_6_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.142</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>6.337</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>counter_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.424</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>counter_5_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.161</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.087</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.926</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>counter_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>3.145</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>6.142</td>
<td>2.997</td>
<td>tCL</td>
<td>FF</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>6.337</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>counter_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.289</td>
<td>0.000</td>
<td></td>
<td></td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>9.287</td>
<td>2.997</td>
<td>tCL</td>
<td>RR</td>
<td>u_GW_PLLVR/pllvr_inst/CLKOUT</td>
</tr>
<tr>
<td>9.424</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>counter_3_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1782</td>
<td>ov2640_pixclk_d</td>
<td>-15.885</td>
<td>0.195</td>
</tr>
<tr>
<td>784</td>
<td>n6992_3</td>
<td>13.438</td>
<td>1.356</td>
</tr>
<tr>
<td>629</td>
<td>dma_clk</td>
<td>-2.100</td>
<td>0.190</td>
</tr>
<tr>
<td>401</td>
<td>dvi_y[4]</td>
<td>-2.498</td>
<td>6.425</td>
</tr>
<tr>
<td>400</td>
<td>ddr_rsti</td>
<td>-5.991</td>
<td>1.825</td>
</tr>
<tr>
<td>274</td>
<td>init_calib_Z</td>
<td>1.508</td>
<td>2.438</td>
</tr>
<tr>
<td>230</td>
<td>dvi_pix_clk</td>
<td>-5.706</td>
<td>0.190</td>
</tr>
<tr>
<td>196</td>
<td>n4200_11</td>
<td>-2.498</td>
<td>4.766</td>
</tr>
<tr>
<td>112</td>
<td>dvi_reset</td>
<td>-4.351</td>
<td>1.703</td>
</tr>
<tr>
<td>107</td>
<td>n4199_11</td>
<td>-2.057</td>
<td>6.049</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R7C33</td>
<td>95.83%</td>
</tr>
<tr>
<td>R13C25</td>
<td>95.83%</td>
</tr>
<tr>
<td>R14C32</td>
<td>95.83%</td>
</tr>
<tr>
<td>R6C31</td>
<td>94.44%</td>
</tr>
<tr>
<td>R6C34</td>
<td>94.44%</td>
</tr>
<tr>
<td>R13C29</td>
<td>94.44%</td>
</tr>
<tr>
<td>R9C33</td>
<td>94.44%</td>
</tr>
<tr>
<td>R5C28</td>
<td>94.44%</td>
</tr>
<tr>
<td>R8C31</td>
<td>94.44%</td>
</tr>
<tr>
<td>R8C25</td>
<td>94.44%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name in_clk -period 37.037 -waveform {0 18.518} [get_ports {in_clk}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
