#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Mar  9 22:36:15 2020
# Process ID: 2749
# Current directory: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX
# Command line: vivado
# Log file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/vivado.log
# Journal file: /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/s1820419/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 6650.578 ; gain = 105.902 ; free physical = 496 ; free virtual = 24485
set_property top top [get_filesets sim_2]
set_property top_lib xil_defaultlib [get_filesets sim_2]
export_ip_user_files -no_script -force
export_simulation  -directory "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/xsim_script" -simulator xsim  -ip_user_files_dir "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.ip_user_files" -ipstatic_source_dir "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.ip_user_files/ipstatic" -use_ip_compiled_libs
INFO: [exportsim-Tcl-40] Using compiled simulation libraries for IPs
INFO: [exportsim-Tcl-35] Exporting simulation files for "XSIM" (Xilinx Vivado Simulator)...
INFO: [exportsim-Tcl-29] Script generated: '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/xsim_script/xsim/cnu_ib_lut_ram.sh'
INFO: [SIM-utils-43] Exported '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/xsim_script/xsim/IB_RAM_blk_mem_gen_1_0.mif'
INFO: [SIM-utils-43] Exported '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/xsim_script/xsim/lut_Iter0_Func0_3.coe'
launch_simulation -simset [get_filesets sim_2 ]
Command: launch_simulation -simset sim_2
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_2/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_2'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/s1820419/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_2/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_2'...
INFO: [SIM-utils-43] Exported '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_2/behav/xsim/IB_RAM_blk_mem_gen_1_0.mif'
INFO: [SIM-utils-43] Exported '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_2/behav/xsim/lut_Iter0_Func0_3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_2'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_2/behav/xsim'
xvlog --incr --relax -prj top_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/cnu_6_bram/define.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.ip_user_files/bd/IB_RAM/ip/IB_RAM_blk_mem_gen_1_0/sim/IB_RAM_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IB_RAM_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.ip_user_files/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_domain_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module clock_domain_clk_wiz_0_0_clock_domain_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.ip_user_files/bd/IB_RAM/sim/IB_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IB_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/cnu_6_bram/cnu6_ib_map.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu6_ib_map
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/ib_lut_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ib_lut_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/reconf_ib_lut2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reconf_ib_lut2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/ib_distributed_ram_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ib_distributed_ram_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.ip_user_files/bd/clock_domain/sim/clock_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_domain
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/hdl/IB_RAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IB_RAM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/decomp_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decomp_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/c6ibm_port_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c6ibm_port_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/hdl/clock_domain_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_domain_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/c6ibwr_ram_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c6ibwr_ram_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/ram_sel_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_sel_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sim_2/new/interface_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interface_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_2/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_2/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_2/behav/xsim'
xelab -wto bc7896355b3d4b4caaf88166cc137be7 --incr --debug typical --rangecheck --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/s1820419/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc7896355b3d4b4caaf88166cc137be7 --incr --debug typical --rangecheck --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    CPATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <c6ibAddr_ram_sel> not found while processing module instance <ram_write_addr_gate> [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/top.v:229]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_2/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_2/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 6804.617 ; gain = 0.000 ; free physical = 347 ; free virtual = 24396
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/c6ibAddr_ram_sel.v
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/s1820419/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_ib_lut_ram' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim/IB_RAM_blk_mem_gen_1_0.mif'
INFO: [SIM-utils-43] Exported '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim/lut_Iter0_Func0_3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_ib_lut_ram_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/cnu_6_bram/define.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.ip_user_files/bd/IB_RAM/ip/IB_RAM_blk_mem_gen_1_0/sim/IB_RAM_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IB_RAM_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.ip_user_files/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_domain_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module clock_domain_clk_wiz_0_0_clock_domain_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.ip_user_files/bd/IB_RAM/sim/IB_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IB_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/cnu_6_bram/cnu6_ib_map.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu6_ib_map
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/ib_lut_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ib_lut_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/reconf_ib_lut2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reconf_ib_lut2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/ib_distributed_ram_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ib_distributed_ram_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.ip_user_files/bd/clock_domain/sim/clock_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_domain
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/hdl/IB_RAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IB_RAM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/decomp_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decomp_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/c6ibm_port_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c6ibm_port_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/hdl/clock_domain_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_domain_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/c6ibwr_ram_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c6ibwr_ram_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/ram_sel_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_sel_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/c6ibAddr_ram_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c6ibAddr_ram_sel
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim'
xelab -wto bc7896355b3d4b4caaf88166cc137be7 --incr --debug typical --rangecheck --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cnu_ib_lut_ram_behav xil_defaultlib.cnu_ib_lut_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/s1820419/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc7896355b3d4b4caaf88166cc137be7 --incr --debug typical --rangecheck --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cnu_ib_lut_ram_behav xil_defaultlib.cnu_ib_lut_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    CPATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'bank6_portD' on this module [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v:84]
ERROR: [VRFC 10-3180] cannot find port 'bank5_portD' on this module [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v:79]
ERROR: [VRFC 10-3180] cannot find port 'bank4_portD' on this module [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v:74]
ERROR: [VRFC 10-3180] cannot find port 'bank3_portD' on this module [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v:69]
ERROR: [VRFC 10-3180] cannot find port 'bank2_portD' on this module [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v:64]
ERROR: [VRFC 10-3180] cannot find port 'bank1_portD' on this module [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v:59]
ERROR: [VRFC 10-3180] cannot find port 'bank0_portD' on this module [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v:54]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6903.977 ; gain = 0.000 ; free physical = 500 ; free virtual = 24388
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
delete_fileset [ get_filesets sim_2 ]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/s1820419/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_ib_lut_ram' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim/IB_RAM_blk_mem_gen_1_0.mif'
INFO: [SIM-utils-43] Exported '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim/lut_Iter0_Func0_3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_ib_lut_ram_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/cnu_6_bram/define.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.ip_user_files/bd/IB_RAM/ip/IB_RAM_blk_mem_gen_1_0/sim/IB_RAM_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IB_RAM_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.ip_user_files/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_domain_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module clock_domain_clk_wiz_0_0_clock_domain_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.ip_user_files/bd/IB_RAM/sim/IB_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IB_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/cnu_6_bram/cnu6_ib_map.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu6_ib_map
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/ib_lut_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ib_lut_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/reconf_ib_lut2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reconf_ib_lut2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/ib_distributed_ram_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ib_distributed_ram_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.ip_user_files/bd/clock_domain/sim/clock_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_domain
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/hdl/IB_RAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IB_RAM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/decomp_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decomp_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/c6ibm_port_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c6ibm_port_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/hdl/clock_domain_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_domain_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/c6ibwr_ram_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c6ibwr_ram_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/ram_sel_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_sel_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/c6ibAddr_ram_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c6ibAddr_ram_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim'
xelab -wto bc7896355b3d4b4caaf88166cc137be7 --incr --debug typical --rangecheck --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cnu_ib_lut_ram_behav xil_defaultlib.cnu_ib_lut_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/s1820419/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc7896355b3d4b4caaf88166cc137be7 --incr --debug typical --rangecheck --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cnu_ib_lut_ram_behav xil_defaultlib.cnu_ib_lut_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    CPATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'bank6_portD' on this module [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v:84]
ERROR: [VRFC 10-3180] cannot find port 'bank5_portD' on this module [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v:79]
ERROR: [VRFC 10-3180] cannot find port 'bank4_portD' on this module [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v:74]
ERROR: [VRFC 10-3180] cannot find port 'bank3_portD' on this module [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v:69]
ERROR: [VRFC 10-3180] cannot find port 'bank2_portD' on this module [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v:64]
ERROR: [VRFC 10-3180] cannot find port 'bank1_portD' on this module [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v:59]
ERROR: [VRFC 10-3180] cannot find port 'bank0_portD' on this module [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v:54]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 6903.977 ; gain = 0.000 ; free physical = 493 ; free virtual = 24384
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
export_ip_user_files -of_objects  [get_files /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim/cnu_ib_lut_ram_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 /home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim/cnu_ib_lut_ram_behav.wcfg
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/s1820419/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_ib_lut_ram' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim/IB_RAM_blk_mem_gen_1_0.mif'
INFO: [SIM-utils-43] Exported '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim/lut_Iter0_Func0_3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_ib_lut_ram_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/cnu_6_bram/define.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.ip_user_files/bd/IB_RAM/ip/IB_RAM_blk_mem_gen_1_0/sim/IB_RAM_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IB_RAM_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.ip_user_files/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_domain_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module clock_domain_clk_wiz_0_0_clock_domain_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.ip_user_files/bd/IB_RAM/sim/IB_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IB_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/cnu_6_bram/cnu6_ib_map.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu6_ib_map
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/ib_lut_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ib_lut_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/reconf_ib_lut2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reconf_ib_lut2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/ib_distributed_ram_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ib_distributed_ram_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.ip_user_files/bd/clock_domain/sim/clock_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_domain
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/hdl/IB_RAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IB_RAM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/decomp_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decomp_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/c6ibm_port_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c6ibm_port_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/hdl/clock_domain_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_domain_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/c6ibwr_ram_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c6ibwr_ram_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/ram_sel_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_sel_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/c6ibAddr_ram_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c6ibAddr_ram_sel
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim'
xelab -wto bc7896355b3d4b4caaf88166cc137be7 --incr --debug typical --rangecheck --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cnu_ib_lut_ram_behav xil_defaultlib.cnu_ib_lut_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/s1820419/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc7896355b3d4b4caaf88166cc137be7 --incr --debug typical --rangecheck --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cnu_ib_lut_ram_behav xil_defaultlib.cnu_ib_lut_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    CPATH
    LIBRARY_PATH
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'bank6_portD' on this module [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v:84]
ERROR: [VRFC 10-3180] cannot find port 'bank5_portD' on this module [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v:79]
ERROR: [VRFC 10-3180] cannot find port 'bank4_portD' on this module [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v:74]
ERROR: [VRFC 10-3180] cannot find port 'bank3_portD' on this module [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v:69]
ERROR: [VRFC 10-3180] cannot find port 'bank2_portD' on this module [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v:64]
ERROR: [VRFC 10-3180] cannot find port 'bank1_portD' on this module [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v:59]
ERROR: [VRFC 10-3180] cannot find port 'bank0_portD' on this module [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/cnu_ib_lut_ram.v:54]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 6915.984 ; gain = 0.000 ; free physical = 454 ; free virtual = 24353
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/home/s1820419/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'cnu_ib_lut_ram' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim/IB_RAM_blk_mem_gen_1_0.mif'
INFO: [SIM-utils-43] Exported '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim/lut_Iter0_Func0_3.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj cnu_ib_lut_ram_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/cnu_6_bram/define.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.ip_user_files/bd/IB_RAM/ip/IB_RAM_blk_mem_gen_1_0/sim/IB_RAM_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IB_RAM_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.ip_user_files/bd/clock_domain/ip/clock_domain_clk_wiz_0_0/clock_domain_clk_wiz_0_0_sim_netlist.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_domain_clk_wiz_0_0
INFO: [VRFC 10-311] analyzing module clock_domain_clk_wiz_0_0_clock_domain_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.ip_user_files/bd/IB_RAM/sim/IB_RAM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IB_RAM
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/cnu_6_bram/cnu6_ib_map.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cnu6_ib_map
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/ib_lut_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ib_lut_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/reconf_ib_lut2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reconf_ib_lut2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/ib_distributed_ram_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ib_distributed_ram_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.ip_user_files/bd/clock_domain/sim/clock_domain.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_domain
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/hdl/IB_RAM_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IB_RAM_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/decomp_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decomp_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/c6ibm_port_shifter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c6ibm_port_shifter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/hdl/clock_domain_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_domain_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/c6ibwr_ram_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c6ibwr_ram_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/new/ram_sel_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_sel_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.srcs/sources_1/imports/Reconf_IB_MUX/c6ibAddr_ram_sel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module c6ibAddr_ram_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
WARNING: [VRFC 10-3609] overwriting previous definition of module 'glbl' [/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim/glbl.v:6]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim'
xelab -wto bc7896355b3d4b4caaf88166cc137be7 --incr --debug typical --rangecheck --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cnu_ib_lut_ram_behav xil_defaultlib.cnu_ib_lut_ram xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /home/s1820419/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab -wto bc7896355b3d4b4caaf88166cc137be7 --incr --debug typical --rangecheck --relax --mt 8 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot cnu_ib_lut_ram_behav xil_defaultlib.cnu_ib_lut_ram xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    CPATH
    LIBRARY_PATH
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.cnu_ib_lut_ram in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or '/home/s1820419/LDPC_MinorResearch/GeneratedDecoders/204.33.486/RTL/IB_LUT/IB_LUT.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 6985.211 ; gain = 0.000 ; free physical = 406 ; free virtual = 24338
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
report_ip_status -name ip_status 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
