;redcode
;assert 1
	SPL 0, <-2
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-30
	MOV -17, <-20
	DJN -1, @-20
	CMP -207, <-120
	DJN 100, 10
	DJN 100, 10
	MOV -1, <-30
	SUB <121, 106
	SUB @-127, 100
	SUB 12, @-11
	ADD 271, 60
	SUB 12, @-11
	CMP <121, 106
	DJN -127, #110
	CMP -7, <-128
	SUB @127, @106
	MOV -87, <-24
	CMP #-17, <-104
	JMP -1, @-30
	SUB #-17, <-104
	JMP -1, @-30
	DJN -127, #110
	CMP 100, 0
	SUB #-17, <-104
	ADD 271, 61
	ADD 271, 61
	SUB 1, @-101
	MOV -17, <-20
	SUB @127, @106
	SLT 130, 9
	SUB 1, @-101
	CMP -207, <-120
	SLT 0, @750
	SLT 0, @750
	ADD 271, 60
	SUB @127, @106
	JMP 121, 106
	JMP 121, 106
	JMZ -1, #-30
	CMP -207, <-120
	SLT #172, @40
	SUB <111, 106
	JMZ -1, @-30
	JMP <-127, 100
	ADD #270, <1
	SLT #172, @40
	SLT #172, @40
	SPL 0, <-2
	SPL 0, <-2
	DJN -1, @-20
