<html>
    <head>
        <style>
      body { font-family:arial; font-size:10pt; text-align:left; }
      h1, h2 {
          padding-top: 30px;
      }
      h3 {
          padding-top: 20px;
      }
      h4, h5, h6 {
          padding-top: 10px;
          font-size:12pt;
      }
      table {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          border-collapse:collapse;
      }
      table th, table td {
          font-family:arial; font-size:10pt; text-align:left;
          border-color:#B0B0B0;
          border-style:solid;
          border-width:1px;
          padding: 4px;
      }
     </style>
    </head>
    <body>
        <h1 align="center">Resource Report</h1>
        <p>Microsemi Corporation - Microsemi Libero Software Release v2021.2 (Version 2021.2.0.11)</p>
        <p>Date: Fri Dec 31 00:58:07 2021
</p>
        <h2>Device Selection</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Family</td>
                <td>SmartFusion2</td>
            </tr>
            <tr>
                <td>Device</td>
                <td>M2S010</td>
            </tr>
            <tr>
                <td>Package</td>
                <td>256 VF</td>
            </tr>
            <tr>
                <td>Speed Grade</td>
                <td>-1</td>
            </tr>
            <tr>
                <td>Temp</td>
                <td>-40:25:100</td>
            </tr>
            <tr>
                <td>Voltage</td>
                <td>1.26:1.20:1.14</td>
            </tr>
            <tr>
                <td>Core Voltage</td>
                <td>1.2V</td>
            </tr>
            <tr>
                <td>Ramp Rate</td>
                <td>100ms Minimum</td>
            </tr>
            <tr>
                <td>System Controller Suspend Mode</td>
                <td>No</td>
            </tr>
            <tr>
                <td>PLL Supply Voltage</td>
                <td>2.5V</td>
            </tr>
            <tr>
                <td>Default I/O technology</td>
                <td>LVCMOS 2.5V</td>
            </tr>
            <tr>
                <td>Restrict Probe Pins</td>
                <td>No</td>
            </tr>
            <tr>
                <td>Restrict SPI Pins</td>
                <td>No</td>
            </tr>
        </table>
        <h2>Source Files</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Topcell</td>
                <td>TOP</td>
            </tr>
            <tr>
                <td>Format</td>
                <td>Verilog</td>
            </tr>
            <tr>
                <td>Source</td>
                <td>D:\time_eternity\desktop_download_doc_pic_vid_music\Desktop\industrie_and_space\pro\Image_Processing_with_low_power_demo\HF10_OV7725_LCD_FF\synthesis\TOP.vm</td>
            </tr>
        </table>
        <h2>Options</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Enable Single Event Transient mitigation</td>
                <td>false</td>
            </tr>
            <tr>
                <td>Enable Design Separation Methodology</td>
                <td>false</td>
            </tr>
            <tr>
                <td>Limit the number of high fanout nets to display to</td>
                <td>10</td>
            </tr>
        </table>
        <h2>Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>Used</th>
                <th>Total</th>
                <th>Percentage</th>
            </tr>
            <tr>
                <td>4LUT</td>
                <td>1998</td>
                <td>12084</td>
                <td>16.53</td>
            </tr>
            <tr>
                <td>DFF</td>
                <td>1572</td>
                <td>12084</td>
                <td>13.01</td>
            </tr>
            <tr>
                <td>I/O Register</td>
                <td>0</td>
                <td>414</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>User I/O</td>
                <td>37</td>
                <td>138</td>
                <td>26.81</td>
            </tr>
            <tr>
                <td>-- Single-ended I/O</td>
                <td>37</td>
                <td>138</td>
                <td>26.81</td>
            </tr>
            <tr>
                <td>-- Differential I/O Pairs</td>
                <td>0</td>
                <td>65</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>RAM64x18</td>
                <td>1</td>
                <td>22</td>
                <td>4.55</td>
            </tr>
            <tr>
                <td>RAM1K18</td>
                <td>17</td>
                <td>21</td>
                <td>80.95</td>
            </tr>
            <tr>
                <td>MACC</td>
                <td>4</td>
                <td>22</td>
                <td>18.18</td>
            </tr>
            <tr>
                <td>Chip Globals</td>
                <td>8</td>
                <td>8</td>
                <td>100.00</td>
            </tr>
            <tr>
                <td>CCC</td>
                <td>1</td>
                <td>2</td>
                <td>50.00</td>
            </tr>
            <tr>
                <td>RCOSC_25_50MHZ</td>
                <td>1</td>
                <td>1</td>
                <td>100.00</td>
            </tr>
            <tr>
                <td>RCOSC_1MHZ</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>XTLOSC</td>
                <td>0</td>
                <td>1</td>
                <td>0.00</td>
            </tr>
            <tr>
                <td>MSS</td>
                <td>1</td>
                <td>1</td>
                <td>100.00</td>
            </tr>
        </table>
        <h2>Detailed Logic Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>4LUT</th>
                <th>DFF</th>
            </tr>
            <tr>
                <td>Fabric Logic</td>
                <td>1206</td>
                <td>780</td>
            </tr>
            <tr>
                <td>RAM64x18 Interface Logic</td>
                <td>36</td>
                <td>36</td>
            </tr>
            <tr>
                <td>RAM1K18 Interface Logic</td>
                <td>612</td>
                <td>612</td>
            </tr>
            <tr>
                <td>MACC Interface Logic</td>
                <td>144</td>
                <td>144</td>
            </tr>
            <tr>
                <td>Total Used</td>
                <td>1998</td>
                <td>1572</td>
            </tr>
        </table>
        <h2>MSS Resource Usage</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>Used</th>
                <th>Total</th>
            </tr>
            <tr>
                <td>Cortex-M3*</td>
                <td>1</td>
                <td>1</td>
            </tr>
            <tr>
                <td>eNVM (256KB)*</td>
                <td>1</td>
                <td>1</td>
            </tr>
            <tr>
                <td>eSRAM*</td>
                <td>2</td>
                <td>2</td>
            </tr>
            <tr>
                <td>TIMER*</td>
                <td>2</td>
                <td>2</td>
            </tr>
            <tr>
                <td>CAN</td>
                <td>0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>SPI</td>
                <td>0</td>
                <td>2</td>
            </tr>
            <tr>
                <td>I2C</td>
                <td>1</td>
                <td>2</td>
            </tr>
            <tr>
                <td>UART</td>
                <td>0</td>
                <td>2</td>
            </tr>
            <tr>
                <td>USB</td>
                <td>0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MAC</td>
                <td>0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>MDDR</td>
                <td>0</td>
                <td>1</td>
            </tr>
            <tr>
                <td>HPDMA</td>
                <td>1</td>
                <td>1</td>
            </tr>
            <tr>
                <td>PDMA</td>
                <td>1</td>
                <td>1</td>
            </tr>
        </table>
        <p>* These resources are always marked as used when you are using the MSS</p>
        <p/>
        <h2>Detailed Carry Chains Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>2</td>
                <td>3</td>
            </tr>
            <tr>
                <td>5</td>
                <td>2</td>
            </tr>
            <tr>
                <td>7</td>
                <td>2</td>
            </tr>
            <tr>
                <td>8</td>
                <td>1</td>
            </tr>
            <tr>
                <td>9</td>
                <td>1</td>
            </tr>
            <tr>
                <td>11</td>
                <td>4</td>
            </tr>
            <tr>
                <td>13</td>
                <td>1</td>
            </tr>
            <tr>
                <td>14</td>
                <td>1</td>
            </tr>
            <tr>
                <td>15</td>
                <td>1</td>
            </tr>
            <tr>
                <td>16</td>
                <td>1</td>
            </tr>
            <tr>
                <td>18</td>
                <td>1</td>
            </tr>
            <tr>
                <td>19</td>
                <td>2</td>
            </tr>
            <tr>
                <td>21</td>
                <td>3</td>
            </tr>
            <tr>
                <td>27</td>
                <td>1</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>24</td>
            </tr>
        </table>
        <h2>Detailed MACC Resource Usage</h2>
        <table cellpadding="4">
            <tr/>
            <tr>
                <td>Length</td>
                <td>Used</td>
            </tr>
            <tr>
                <td>1</td>
                <td>4</td>
            </tr>
            <tr>
                <td>Total</td>
                <td>4</td>
            </tr>
        </table>
        <h2>I/O Function</h2>
        <table cellpadding="4">
            <tr>
                <th>Type</th>
                <th>w/o register</th>
                <th>w/ register</th>
                <th>w/ DDR register</th>
            </tr>
            <tr>
                <td>Input I/O</td>
                <td>14</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Output I/O</td>
                <td>21</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Bidirectional I/O</td>
                <td>2</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Input I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
            <tr>
                <td>Differential Output I/O Pairs</td>
                <td>0</td>
                <td>0</td>
                <td>0</td>
            </tr>
        </table>
        <h2>I/O Technology</h2>
        <table cellpadding="4">
            <tr>
                <th>I/O Standard</th>
                <th>Vddi</th>
                <th>Vref</th>
                <th>Input</th>
                <th>Output</th>
                <th>Bidirectional</th>
            </tr>
            <tr>
                <td>LVCMOS25</td>
                <td> 2.50v</td>
                <td> N/A</td>
                <td> 14</td>
                <td> 21</td>
                <td> 2</td>
            </tr>
        </table>
        <h2>Nets assigned to chip global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>835</td>
                <td>INT_NET</td>
                <td>Net   : FlashFreeze_SB_0_GL0</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FlashFreeze_SB_0/CCC_0/GL0_INST/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>455</td>
                <td>INT_NET</td>
                <td>Net   : MX2_0_Y_arst</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: MX2_0_RNI6A05/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>178</td>
                <td>INT_NET</td>
                <td>Net   : INIT_DONE_arst</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FlashFreeze_SB_0/CORERESET_FF_0_0/CORERESET_FF_0_0/INIT_DONE_RNIV1UE/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>20</td>
                <td>INT_NET</td>
                <td>Net   : FlashFreeze_SB_0/CORERESET_FF_0_0/CORERESET_FF_0_0/sm0_areset_n_clk_base_i</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FlashFreeze_SB_0/CORERESET_FF_0_0/CORERESET_FF_0_0/sm0_areset_n_clk_base_RNIPALD/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>15</td>
                <td>INT_NET</td>
                <td>Net   : OSC_C0_0_RCOSC_25_50MHZ_O2F</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: OSC_C0_0/OSC_C0_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>12</td>
                <td>INT_NET</td>
                <td>Net   : FlashFreeze_SB_0/CORERESET_FF_0_0/CORERESET_FF_0_0/sm0_areset_n_arst</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FlashFreeze_SB_0/CORERESET_FF_0_0/CORERESET_FF_0_0/sdif0_areset_n_RNICQO8/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>2</td>
                <td>INT_NET</td>
                <td>Net   : led_blink_0/clkout_Z</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: led_blink_0/clkout_inferred_clock_RNICM14/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
            <tr>
                <td>1</td>
                <td>INT_NET</td>
                <td>Net   : FlashFreeze_SB_0/CCC_0_GL1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: FlashFreeze_SB_0/CCC_0/GL1_INST/U0_RGB1</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Source: NETLIST</td>
            </tr>
        </table>
        <h2>Nets assigned to row global resources</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
        </table>
        <h2>High fanout nets</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>82</td>
                <td>INT_NET</td>
                <td>Net   : line_write_read_0/xy_display_1/WPOINTS_0/s_state_Z[0]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: line_write_read_0/xy_display_1/WPOINTS_0/s_state[0]</td>
            </tr>
            <tr>
                <td>74</td>
                <td>INT_NET</td>
                <td>Net   : line_write_read_0/xy_display_1/WPOINTS_0/s_state_Z[2]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: line_write_read_0/xy_display_1/WPOINTS_0/s_state[2]</td>
            </tr>
            <tr>
                <td>62</td>
                <td>INT_NET</td>
                <td>Net   : line_write_read_0/xy_display_1/WPOINTS_0/s_state_Z[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: line_write_read_0/xy_display_1/WPOINTS_0/s_state[1]</td>
            </tr>
            <tr>
                <td>61</td>
                <td>INT_NET</td>
                <td>Net   : line_write_read_0/xy_display_1/ROW_PTR_0_v_sync_re</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: line_write_read_0/xy_display_1/ROW_PTR_0/v_sync_re</td>
            </tr>
            <tr>
                <td>58</td>
                <td>INT_NET</td>
                <td>Net   : line_write_read_0_xy_display_1_WPOINTS_0_s_state[5]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: line_write_read_0/xy_display_1/WPOINTS_0/s_state[5]</td>
            </tr>
            <tr>
                <td>53</td>
                <td>INT_NET</td>
                <td>Net   : line_write_read_0_xy_display_1_WPOINTS_0_s_state[3]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: line_write_read_0/xy_display_1/WPOINTS_0/s_state[3]</td>
            </tr>
            <tr>
                <td>51</td>
                <td>INT_NET</td>
                <td>Net   : line_write_read_0/xy_display_1/WPOINTS_0/s_state_d_i[61]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: line_write_read_0/xy_display_1/WPOINTS_0/s_state_s2_0_a10</td>
            </tr>
            <tr>
                <td>48</td>
                <td>INT_NET</td>
                <td>Net   : MX2_0_Y</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: MX2_0</td>
            </tr>
            <tr>
                <td>42</td>
                <td>INT_NET</td>
                <td>Net   : line_write_read_0/LCD_FSM_0/s_state_Z[3]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: line_write_read_0/LCD_FSM_0/s_state[3]</td>
            </tr>
            <tr>
                <td>40</td>
                <td>INT_NET</td>
                <td>Net   : CFG0_GND_INST_NET</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CFG0_GND_INST</td>
            </tr>
        </table>
        <h2>High fanout nets (through buffer trees)</h2>
        <table cellpadding="4">
            <tr>
                <th>Fanout</th>
                <th>Type</th>
                <th>Name</th>
            </tr>
            <tr>
                <td>82</td>
                <td>INT_NET</td>
                <td>Net   : line_write_read_0/xy_display_1/WPOINTS_0/s_state_Z[0]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: line_write_read_0/xy_display_1/WPOINTS_0/s_state[0]</td>
            </tr>
            <tr>
                <td>74</td>
                <td>INT_NET</td>
                <td>Net   : line_write_read_0/xy_display_1/WPOINTS_0/s_state_Z[2]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: line_write_read_0/xy_display_1/WPOINTS_0/s_state[2]</td>
            </tr>
            <tr>
                <td>62</td>
                <td>INT_NET</td>
                <td>Net   : line_write_read_0/xy_display_1/WPOINTS_0/s_state_Z[1]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: line_write_read_0/xy_display_1/WPOINTS_0/s_state[1]</td>
            </tr>
            <tr>
                <td>61</td>
                <td>INT_NET</td>
                <td>Net   : line_write_read_0/xy_display_1/ROW_PTR_0_v_sync_re</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: line_write_read_0/xy_display_1/ROW_PTR_0/v_sync_re</td>
            </tr>
            <tr>
                <td>58</td>
                <td>INT_NET</td>
                <td>Net   : line_write_read_0_xy_display_1_WPOINTS_0_s_state[5]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: line_write_read_0/xy_display_1/WPOINTS_0/s_state[5]</td>
            </tr>
            <tr>
                <td>53</td>
                <td>INT_NET</td>
                <td>Net   : line_write_read_0_xy_display_1_WPOINTS_0_s_state[3]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: line_write_read_0/xy_display_1/WPOINTS_0/s_state[3]</td>
            </tr>
            <tr>
                <td>51</td>
                <td>INT_NET</td>
                <td>Net   : line_write_read_0/xy_display_1/WPOINTS_0/s_state_d_i[61]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: line_write_read_0/xy_display_1/WPOINTS_0/s_state_s2_0_a10</td>
            </tr>
            <tr>
                <td>48</td>
                <td>INT_NET</td>
                <td>Net   : MX2_0_Y</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: MX2_0</td>
            </tr>
            <tr>
                <td>42</td>
                <td>INT_NET</td>
                <td>Net   : line_write_read_0/LCD_FSM_0/s_state_Z[3]</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: line_write_read_0/LCD_FSM_0/s_state[3]</td>
            </tr>
            <tr>
                <td>40</td>
                <td>INT_NET</td>
                <td>Net   : CFG0_GND_INST_NET</td>
            </tr>
            <tr>
                <td/>
                <td/>
                <td>Driver: CFG0_GND_INST</td>
            </tr>
        </table>
    </body>
</html>
