# Loading project multiplexador
# reading /home/victor/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project controle
# Compile of controle_tb.vhd failed with 3 errors.
# Compile of controle.vhd was successful.
# 2 compiles, 1 failed with 3 errors.
# Compile of controle_tb.vhd was successful.
# Compile of controle.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim work.controle_tb
# vsim work.controle_tb 
# Start time: 16:22:07 on Aug 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.controle_tb(arch)
# Loading work.controle(behavioral)
add wave -position insertpoint  \
sim:/controle_tb/OPcode \
sim:/controle_tb/ALUOp \
sim:/controle_tb/RegDst \
sim:/controle_tb/ALUSrc \
sim:/controle_tb/MemToReg \
sim:/controle_tb/RegWrite \
sim:/controle_tb/MemRead \
sim:/controle_tb/MemWrite \
sim:/controle_tb/Branch \
sim:/controle_tb/BranchNE \
sim:/controle_tb/Jump
run
run
run
run
run
run
run
run
# Break key hit
# Compile of controle_tb.vhd was successful.
# Compile of controle.vhd was successful.
# 2 compiles, 0 failed with no errors.
vsim work.controle_tb
# End time: 16:23:31 on Aug 16,2024, Elapsed time: 0:01:24
# Errors: 0, Warnings: 10
# vsim work.controle_tb 
# Start time: 16:23:31 on Aug 16,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.controle_tb(arch)
# Loading work.controle(behavioral)
add wave -position insertpoint  \
sim:/controle_tb/OPcode \
sim:/controle_tb/ALUOp \
sim:/controle_tb/RegDst \
sim:/controle_tb/ALUSrc \
sim:/controle_tb/MemToReg \
sim:/controle_tb/RegWrite \
sim:/controle_tb/MemRead \
sim:/controle_tb/MemWrite \
sim:/controle_tb/Branch \
sim:/controle_tb/BranchNE \
sim:/controle_tb/Jump
run
run
run
run
run -all
run -all
