INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Parameterized_Ping_Pong_Counter
WARNING: [VRFC 10-3380] identifier 'out' is used before its declaration [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:14]
WARNING: [VRFC 10-3380] identifier 'out' is used before its declaration [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:15]
WARNING: [VRFC 10-3380] identifier 'out' is used before its declaration [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:16]
WARNING: [VRFC 10-3380] identifier 'out' is used before its declaration [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:17]
WARNING: [VRFC 10-3380] identifier 'out' is used before its declaration [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:19]
WARNING: [VRFC 10-3380] identifier 'out' is used before its declaration [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:21]
WARNING: [VRFC 10-3380] identifier 'out' is used before its declaration [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:22]
WARNING: [VRFC 10-3380] identifier 'out' is used before its declaration [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:23]
WARNING: [VRFC 10-3380] identifier 'out' is used before its declaration [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:25]
WARNING: [VRFC 10-3380] identifier 'out' is used before its declaration [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:26]
WARNING: [VRFC 10-3380] identifier 'out' is used before its declaration [E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/imports/Lab 3/Lab3_Team3_Parameterized_Ping_Pong_Counter.v:27]
INFO: [VRFC 10-311] analyzing module sec_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Code/Vivado/Lab 3/FPGA/FPGA.srcs/sources_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
