*********************************************************************************
Commit: 24619fd030e02ee0dd59f86ab39cc7b724410d3c 
*********************************************************************************

[SiliconPkg]

  [ise][14014514134][ADL-S] Opportunistic refresh  - MRC configuration change request
  
  Change the following setting on all ADL SKU's per PnP recommendation:
  - sc_pbr.pbr_idle_bank_condition_wr_dis = 1
  
  Hsd-es-id: 14014514134
  Change-Id: Id0c0a413071acb3b3aff56652dd5c4a896a415f3
  Original commit hash: 032608af25facb486502551055a797c0d11ad41f
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 033dfb5987503e3d118c09289de4fbb2724ce2ec 
*********************************************************************************

[PlatformPkg]

  [ise][14014503458][ADL][Disable Periodic DCC by default]
  
  Disable periodic DCC by default on all ADL SKU's and all DDR types, per DE recommendation.
  Add Setup options for Periodic DCC and LPMode.
  
  Hsd-es-id: 14014503458
  Change-Id: I5fb93f102f3c7727aab3614bfee7bd0ad444d0c5
  Original commit hash: 3addebdd7663bfaa0437d3689269402ec283dea2
  
  AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
  AlderLakeFspPkg/Upd/FspmUpd.dsc
  AlderLakePlatSamplePkg/Include/SetupVariable.h
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
  AlderLakePlatSamplePkg/Setup/SaSetup.hfr
  AlderLakePlatSamplePkg/Setup/SaSetup.uni
  ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: 2d94a4a6ed41c0c782e8ad35736d6fa4c7dc7b14 
*********************************************************************************

[PlatformPkg]

  [ADLCPU+ADP BiG][Security] BIOS Guard Module Update 0x1388 (2.0.5000)
  
  * Integrate BIOS Guard module 0x1388 (2.0.5000) - PV Signed
  * Increased BIOS Guard SVN to 2271
  * Module 0x1388 supports ADL-S/P/M CP
  
  Hsd-es-id: N/A
  Change-Id: Idf998eda47ff3409ce4c65608f00d644945893a8
  Original commit hash: 1323bc67c6664d35caff599e19edc4947cc00fa6
  
  AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
  AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 02d1e758d46a5b1c216e348cfb329c390577ccf7 
*********************************************************************************

[SiliconPkg]

  [ise][1509407576][ADL-P Q0 | DDR5] 4800G4 + SAGV fail at DQDQS Swizzling(ECT)
  
  Fix:
  1. First call StartJedecContBurstModePerRank to set up DRAM continous burst mode, and then call CpgcSetupPostSdlDcc to set up and start the back to back read command.
  
  Additional Change:
  1. Call the function SetupIOTestMPR to set up CPGC for back to back endless read command.
  2. Check the TestDoneStatus after stopping the CPGC.
  3. No need to enable MPR mode in MC.
  4. SetupMcMprConfig: Remove ReadDqDqsStep argument as it's not used anymore
  
  Hsd-es-id: 1509407576
  Change-Id: I69a5e16e528331a382ae02b2a378d8e5bb3ed5a6
  Original commit hash: 6bba6a40c9c948515df413c2979f1cea32ddc169
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 3e316c308f3b8b891f62593de9d9035f5ab22462 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  Revert "[ADL][EC] Update the GetPcieDockStatus"
  
  This reverts commit 619d335e86170ee3e0150fa69f425980790a1c18.
  
  Hsd-es-id: 1509410972
  Change-Id: I94de07187d5875a0d7281e2115b9f7b866cb63b0
  Original commit hash: 6fc67d61b90af80d1d1bb4bb5d51d672aa1e55ec
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PcieDock.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
  AlderLakePlatSamplePkg/EC/Asl/EC.ASL
  AlderLakePlatSamplePkg/Library/BaseEcHwLib/BaseEcHwLib.c
  AlderLakePlatSamplePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 3f92a5f663ac1b93084a555a1e1b7ceaf803d842 
*********************************************************************************

[SiliconPkg]

  [ise][16013269958][ADL-P | ADL-M]Enabling LPMODE & WeakLock
  
  - Enabled LPMODE SelfRefresh & PowerDown mode.
  - Enable DQ-WeakLock-LP & CCC-WeakLock-LP mode by default in MRC.
  - Based on the MC LP config, PHY will configure LP mode.
  - Setting the lp_weaklocken bits for DDRDATA_CR_WLCTRL & DDRCCC_CR_WLCTRL.
  - Added check to enable DDRCCC_CR_WLCTRL only for K0.
  
  Additional change:
  - Fix MC / CH prints in DDR5 JWL, and reduce some debug prints in Internal WL cycle training
  
  Hsd-es-id: 16013269958
  Change-Id: I7c150aa6b45c8efa66ced56425939013c2300273
  Original commit hash: 8b581114ae5dd7c6049e72299a76ddb74795ca13
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: d7590041a634ebded04e7a59c5d0163f82a768de 
*********************************************************************************

[BoardPkg], [ASL]

  Revert "[ADL][CVF] Add New ACPI HWID For IVSC"
  
  This reverts commit 72d407bde8eb44b5e04c3046bd489dd933fdda20.
  
  Hsd-es-id: 1509401199
  Change-Id: Iaa837bf05d64ad5cf525fa26bc5b683469cbd83f
  Original commit hash: b269135be18efce32cdaa38aef051f453987e454
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 47b79113e56b6bccb48e74df691b3daeaa78d713 
*********************************************************************************

[BoardPkg]

  [ADL-P/M][Audio]: BIOS to have the default settings for BT audio offload feature for mobile SKUs
  
  Change default settings for BT audio offload for ADL-P/M/N
  
  Hsd-es-id: 16013567363
  Change-Id: Id256d81ef5229d4ea2605800373147fe0493f5ad
  Original commit hash: d4fe17d4407dffa5a81aca64bacb6354893a10ba
  
  AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: sku

*********************************************************************************
Commit: c177dbe82809cb3e75451ed4dee51c1838d60e08 
*********************************************************************************

[PlatformPkg]

  [ADL-S C0][Security][TXT] - OC WDT triggered on S08 boards when TXT BIOS ACM running
  
  Hsd-es-id: 14014467487
  Change-Id: Ic80adccb1d32a4d0937f918c9140e01bacfd03fa
  Original commit hash: 43bb9e31e3a8a20c4ae05e0ad1565f3ba90c95b4
  
  AlderLakePlatSamplePkg/Setup/OverClockSetup.c
  AlderLakePlatSamplePkg/Setup/OverClockSetup.h
  AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: security

*********************************************************************************
Commit: 8a57d64c6a81cd8ff2485061cad2e5fc5fa8bad9 
*********************************************************************************

[SiliconPkg]

  [bug][14014472597][ADL | DDR5][JEDEC Write Leveling uses wrong mapping for Lower byte in the second x16 device]
  
  Issue:
  When using DDR5 x16 devices, JWL internal cycle training does not select the right cycle for Lower byte in the second x16 device.
  
  Root cause:
  Wrong mapping used for DRAM bytes 2 and 3 in x16 case
  
  Solution:
  Use correct mapping for x16 case to properly select lower/upper byte
  
  Hsd-es-id: 14014472597
  Change-Id: I2b0f7a957bcad7c2933f649dddbc74362e7bf4e6
  Original commit hash: 8212e6c41dda371b019e4a8d55e96dab46d56fe2
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: internal

*********************************************************************************
Commit: 60b163b0fcf4f974275c9912397978f5ad61898f 
*********************************************************************************

[SiliconPkg]

  [bug][1308808374][ADL-S][C0][DDR5] Micron 2R dimm sporadic MRC failures @ 4800
  
  Change DCC marker values for ADL-S DDR5 only, B0 and later:
  
  // 49.9 - 50.1 %
  DCC_MARKER_LO 0xBF9D
  DCC_MARKER_HI 0xC062
  
  Hsd-es-id: 1308808374
  Change-Id: Ib2a44ef109d3514d1f578dabc7d3fae40deb233a
  Original commit hash: fc5d5a02e4e76012376b19be9f400738c74c2f14
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Memory Vendor: Micron

*********************************************************************************
Commit: f026a81f295687af6692bc831794960259ecc0dc 
*********************************************************************************

[SiliconPkg]

  [ise][1509048423][ADL | DDR4] Cmd Voltage Centering need per-dimm config instead of per-channel
  
  [Title]
  Cmd Voltage Centering need per-dimm config instead of per-channel
  
  [Issue/Feature Description]
  Current CmdVoltageCentering uses per-channel voltage config.
  DDR4 board usually supports per-dimm VrefCa.
  
  [Resolution]
  1) Add IsVrefCAPerDimm into MrcInput, and set it to TRUE by default.
  2) In CmdVoltageCentering, add per-dimm support.
  3) In MrcUpdateVref, check IsVrefCAPerDimm
  4) DQTimeCentering1D: Change Step to 1 for DDR4 STD high freq.
  5) MrcCmdVoltageCentering => CmdVoltageCentering with LoopCount 15 like
  what power trainings do.
  
  [Impacted Platform]
  ADL DDR4. Both non-OC and OC will be affected.
  
  Hsd-es-id: 1509048423
  Change-Id: I82a532cc3fee3a6252d9f9afac408580f6267e81
  Original commit hash: ef9afe4e250846798437cf1a9fa06ffd20ef957d
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: 5cc8d959d629b8d5d9ebb0cbd28d154fe681e4a4 
*********************************************************************************

[SiliconPkg]

  [bug][16013330709]SUT fails to boot and remain stuck at MRC task Early ReadMPR Timing Centering 2D when attempt to boot with SAGV G4 enabled
  
  Clear Powerdown settings APD/PPD for each SAGV point.
  Not clearing PowerDown settings causes RDMPR hang for second SAGV point.
  Revert to LP5 ReadMpr Setting for LP4 also.
  
  Hsd-es-id: 16013330709
  Change-Id: I1a1d1f00109c76e2fe953d109046985d7970baea
  Original commit hash: b71177a1b2317c6b5807b9f08906e27bde17b7c9
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: d6b6911dcf9efc5dfba5d9e07a593100be3accd9 
*********************************************************************************

[CPU]

  Revert "Disable C6 DRAM bios setting for ADL-P K0 stepping"
  
  This reverts commit 39e56641fdfa3645589c9d3dc9533621966281e9.
  
  we are reverting this change as it is creating soft hangs in K0 stepping.
  
  Hsd-es-id: N/A
  Change-Id: Ie3be4c37ccb61fef0de76a4cbf8f452af0081a43
  Original commit hash: 2a0c563e3a06496123ed74cc23b66a4ef1bac55f
  
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: e526990863cd81be1803b299e16e7e7fca311e34 
*********************************************************************************

[SiliconPkg]

  [ise][1509359188][ADL-P ADL-M | LP5 DDR5] Update Forward Clock Offset for LP5 & DDR5
  
  - Set Forward Clock Offset to 25Ps for Q0 & J0 and 15Ps for K0 & new steppping for LP5 & DDR5.
  - Forward Clock Offset will be 0 Ps for LP4 & DDR4.
  
  Hsd-es-id: 1509359188
  Change-Id: If85d8ad1ce6a237cb29844f3ef211355b1298a37
  Original commit hash: 9863c19f780eea85030a040a578d21c0d992d84a
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: f4643e73a66dbb04b8e94089e64cb92b5913d336 
*********************************************************************************

[SiliconPkg]

  [ise][16013760269][ADL-P | ADL-M | LP4 LP5] SAGV Points update for LP4/LP5 & disable LP5 Re-Training
  
  -> Disable Re-training for LP5 G2/G4
  -> SAGV disabled default frequency : 5200 for ADL-P J and K step and beyond
  -> SAGV disabled default frequency : 4400 for ADL-P Q step
  -> Update SAGV Points to (2400G4, 4400G4, 4800G4, 5200G4) on Lpddr-5 ADL-P K step and beyond
  -> Update SAGV Points to (2667G4, 3733G4, 4267G4, 4267G2) on Lpddr-4 ADL-P K step and beyond
  -> ADL-P J Step no change in SAGV points
  
  Hsd-es-id: 16013760269
  Change-Id: Id1a6df2fd2720c426a25d8d54189bfe1767f8d88
  Original commit hash: 502676b33171d739eb4db0169de8d914f50de76f
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step

*********************************************************************************
Commit: bdf1ef4e629350feb13af8be8eb097b7abdce415 
*********************************************************************************

[BoardPkg]

  Revert "[ADL-P][iSCSI] Reducing the NV NVRAM Reclaim Frequency in Cold Boots"
  
  This reverts commit 60550c0595dee6fc49055f546534c265fad8f0aa.
  
  Mon Jul 5 14:17:50 2021 +0530
  Original commit hash: 0a1ff3d5771ac54406467d9198e94fe35b4d4210
  
  AlderLakeBoardPkg/BoardPkgPcdUpdate.dsc
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 2964339e1c74a59b61f69320977550f5a5276bcd 
*********************************************************************************

[CPU]

  Revert "Revert "Disable C6 DRAM bios setting for ADL-P K0 stepping""
  
  This reverts commit c41da2a336f1225f4d1a138f143013cd2890c6bb.
  
  Mon Jul 5 14:17:42 2021 +0530
  Original commit hash: be1cee154bb6e720c1ff25195ccee7a9bb8ef5ba
  
  ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
  ClientOneSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
  ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
  ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: step
  --Commit Message Contains Key Word: stepping
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 9008a512a9ab7a38b52d848a9d234cd4046c3d8b 
*********************************************************************************

[BoardPkg], [PlatformPkg]

  Revert "AlderLakePlatSamplePkg/EC: Disable EC command 0x1B usage."
  
  This reverts commit 04109f5d1796696dc378fc45e20eeb17695d6a5d.
  
  Mon Jul 5 14:17:36 2021 +0530
  Original commit hash: 416c0d0902e9ac9f93bcffc5c87e70c7fc0fc151
  
  AlderLakeOpenBoardPkg/Library/BaseEcHwLib/BaseEcHwLib.c
  AlderLakePlatSamplePkg/Library/BaseEcHwLib/BaseEcHwLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: cc7bab5b2ff83d08f57b5dd013ab05eabdcb756e 
*********************************************************************************

[BoardPkg], [ASL], [PlatformPkg]

  Revert "[ADL][EC] Update the GetPcieDockStatus"
  
  This reverts commit 13e3438e71ca40e2853040ea237eb9b09b9151dd.
  
  Mon Jul 5 14:17:26 2021 +0530
  Original commit hash: 3d3069884b1fa3d9adc94d40e59d89c225543f16
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PcieDock.asl
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
  AlderLakePlatSamplePkg/EC/Asl/EC.ASL
  AlderLakePlatSamplePkg/Library/BaseEcHwLib/BaseEcHwLib.c
  AlderLakePlatSamplePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: a8bbe664728bca64e4745fa46db002e64eab794c 
*********************************************************************************

[SiliconPkg]

  Revert "[ise][16013760269][ADL-P | ADL-M | LP4 LP5] SAGV Points update for LP4/LP5 & disable LP5 Re-Training"
  
  This reverts commit c1e6d40a73c67f430027f1c8467590e7e652622e.
  
  Mon Jul 5 14:17:19 2021 +0530
  Original commit hash: bf7d84dc9fd9b7f2f7817b0d91d1526b9065afdf
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 4dabc71745fbbf8c67792afe0678fe11bcdb9251 
*********************************************************************************

[SiliconPkg]

  Revert "[Bug][1509394894] [ADL-P|LP5]SUT cat error after booted to window OS with Daily BIOS v2266_00_100"
  
  This reverts commit 117f1f9050f3c331b62cb8ca859ad06941e1d742.
  
  Mon Jul 5 14:17:03 2021 +0530
  Original commit hash: fff366eed84c1f48205076600b0f4407c856427e
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 5e2242890ac0a29b98e494536b4b1b3cd1fb07f3 
*********************************************************************************

[SiliconPkg]

  Revert "[bug][16013830013] [ADL-P ADL-M | LP5] MRC 2.69 - Stuck in MRC at 2200 G2 and 4400 G2 in some silicons"
  
  This reverts commit b1b49e9d567a5d306af7fc751fd7698751cc4d89.
  
  Mon Jul 5 14:16:54 2021 +0530
  Original commit hash: c049eb9f807d7c44142d5be0316acc33c040240c
  
  ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: e8bbe06aa9e281e5d3a5b6ea7da90f2bf4ca1ff4 
*********************************************************************************

[BoardPkg], [ASL]

  Revert "Revert "[ADL][CVF] Add New ACPI HWID For IVSC""
  
  This reverts commit 4e0d3bb724e7c6a25b1249dc0ccd148c3f5bdc6e.
  
  Mon Jul 5 14:16:48 2021 +0530
  Original commit hash: fbc6edce319b8597cf345135003a6ac8bef47e19
  
  AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Cvf.asl
  

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: HW
  --Commit Message Contains Key Word: revert

*********************************************************************************
Commit: 13cb7be41552724575a0e4de913f0a1f80717b88 
*********************************************************************************

[BoardPkg]

  Revert "Updating Minor version of bios label"
  
  This reverts commit 09c04343fdde783ca50752d405c68f5f14a3913d.
  
  Mon Jul 5 14:16:45 2021 +0530
  Original commit hash: bf10b03e1978a585012d060b237b3b7f9ee24b06
  
  AlderLakeBoardPkg/BiosId.env

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
Potential Errors Below:

  --Commit Message Contains Key Word: revert
################################################################################

Report Summary: Backstop found 25 suspect commits for review 

Warnings Found:
  Commit: 24619fd    --Commit Message Contains Key Word: sku
  Commit: 033dfb5    --Commit Message Contains Key Word: sku
  Commit: 2d94a4a    --Commit Message Contains Key Word: security
  Commit: 02d1e75    --Commit Message Contains Key Word: step
  Commit: 3e316c3    --Commit Message Contains Key Word: revert
  Commit: 3f92a5f    --Commit Message Contains Key Word: internal
  Commit: d759004    --Commit Message Contains Key Word: HW
  Commit: d759004    --Commit Message Contains Key Word: revert
  Commit: 47b7911    --Commit Message Contains Key Word: sku
  Commit: c177dbe    --Commit Message Contains Key Word: security
  Commit: 8a57d64    --Commit Message Contains Key Word: internal
  Commit: 60b163b    --Commit Message Contains Memory Vendor: Micron
  Commit: f026a81    --Commit Message Contains Key Word: step
  Commit: 5cc8d95    --Commit Message Contains Key Word: revert
  Commit: d6b6911    --Commit Message Contains Key Word: step
  Commit: d6b6911    --Commit Message Contains Key Word: stepping
  Commit: d6b6911    --Commit Message Contains Key Word: revert
  Commit: e526990    --Commit Message Contains Key Word: step
  Commit: f4643e7    --Commit Message Contains Key Word: step
  Commit: bdf1ef4    --Commit Message Contains Key Word: revert
  Commit: 2964339    --Commit Message Contains Key Word: step
  Commit: 2964339    --Commit Message Contains Key Word: stepping
  Commit: 2964339    --Commit Message Contains Key Word: revert
  Commit: 9008a51    --Commit Message Contains Key Word: revert
  Commit: cc7bab5    --Commit Message Contains Key Word: revert
  Commit: a8bbe66    --Commit Message Contains Key Word: revert
  Commit: 4dabc71    --Commit Message Contains Key Word: revert
  Commit: 5e22428    --Commit Message Contains Key Word: revert
  Commit: e8bbe06    --Commit Message Contains Key Word: HW
  Commit: e8bbe06    --Commit Message Contains Key Word: revert
  Commit: 13cb7be    --Commit Message Contains Key Word: revert
