// Seed: 1255528705
module module_0 #(
    parameter id_5 = 32'd70
) (
    input tri0 id_0,
    input tri1 id_1
);
  wor id_3, id_4, _id_5, id_6, id_7;
  assign (weak1, supply0) id_4 = id_5;
  assign module_1.id_7 = 0;
  assign id_6 = -1 ^ id_3;
  logic [-1 : id_5] id_8;
  ;
endmodule
module module_1 #(
    parameter id_4 = 32'd41
) (
    output wire id_0,
    input tri id_1,
    input wand id_2,
    input wand id_3,
    input wand _id_4,
    input wand id_5,
    input tri0 id_6,
    input wor id_7,
    input supply1 id_8
);
  logic id_10;
  logic id_11;
  ;
  assign id_11 = -1;
  wire id_12;
  assign id_10 = -1;
  wire [-1 'b0 : 1] id_13;
  module_0 modCall_1 (
      id_3,
      id_2
  );
  wire id_14, id_15;
  wire [-1  -  1 : id_4] id_16;
endmodule
