# 100 MHz target; Nangate45 typical corner. Functional IO constraints,
# not a board/package model. All outputs constrained, no false path shortcuts.
current_design siege_tile
create_clock -name core_clock -period 10 [get_ports clk]
set non_clock_inputs [lsearch -inline -all -not -exact [all_inputs] [get_ports clk]]
set_input_delay 2 -clock core_clock $non_clock_inputs
set_output_delay 2 -clock core_clock [all_outputs]
set_clock_uncertainty 0.1 [get_clocks core_clock]
