Running: C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o E:/Y_II_SEM_I/DD_Lab/Exp_5/Adder_Circuits/fourbit_adder_test_isim_beh.exe -prj E:/Y_II_SEM_I/DD_Lab/Exp_5/Adder_Circuits/fourbit_adder_test_beh.prj work.fourbit_adder_test work.glbl 
ISim P.15xf (signature 0xc3576ebc)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "E:/Y_II_SEM_I/DD_Lab/Exp_5/Adder_Circuits/half_adder.v" into library work
Analyzing Verilog file "E:/Y_II_SEM_I/DD_Lab/Exp_5/Adder_Circuits/full_adder.v" into library work
Analyzing Verilog file "E:/Y_II_SEM_I/DD_Lab/Exp_5/Adder_Circuits/four-bit_adder.v" into library work
Analyzing Verilog file "E:/Y_II_SEM_I/DD_Lab/Exp_5/Adder_Circuits/fourbit_adder_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.1/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module half_adder
Compiling module full_adder
Compiling module fourbit_adder
Compiling module fourbit_adder_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: The system cannot find the path specified, "isim\fourbit_adder_test_isim_beh.exe.sim\libPortability.dll".
Compiled 5 Verilog Units
Built simulation executable E:/Y_II_SEM_I/DD_Lab/Exp_5/Adder_Circuits/fourbit_adder_test_isim_beh.exe
Fuse Memory Usage: 27492 KB
Fuse CPU Usage: 296 ms
