#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5a28a452cb40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5a28a44b4de0 .scope module, "tb_simple_bus" "tb_simple_bus" 3 8;
 .timescale -9 -12;
P_0x5a28a452be20 .param/l "CLK_PERIOD" 0 3 14, +C4<00000000000000000000000000001010>;
P_0x5a28a452be60 .param/l "XLEN" 0 3 13, +C4<00000000000000000000000000100000>;
v0x5a28a4561f60_0 .net "clint_req_addr", 15 0, v0x5a28a455ef80_0;  1 drivers
v0x5a28a4562070_0 .var "clint_req_rdata", 63 0;
v0x5a28a4562140_0 .var "clint_req_ready", 0 0;
v0x5a28a4562240_0 .net "clint_req_size", 2 0, v0x5a28a455f200_0;  1 drivers
v0x5a28a4562310_0 .net "clint_req_valid", 0 0, v0x5a28a455f2e0_0;  1 drivers
v0x5a28a4562400_0 .net "clint_req_wdata", 63 0, v0x5a28a455f3a0_0;  1 drivers
v0x5a28a45624d0_0 .net "clint_req_we", 0 0, v0x5a28a455f480_0;  1 drivers
v0x5a28a45625a0_0 .var "clk", 0 0;
v0x5a28a4562670_0 .net "dmem_req_addr", 31 0, v0x5a28a455f600_0;  1 drivers
v0x5a28a4562740_0 .var "dmem_req_rdata", 63 0;
v0x5a28a4562810_0 .var "dmem_req_ready", 0 0;
v0x5a28a45628e0_0 .net "dmem_req_size", 2 0, v0x5a28a455f880_0;  1 drivers
v0x5a28a45629b0_0 .net "dmem_req_valid", 0 0, v0x5a28a455f960_0;  1 drivers
v0x5a28a4562a80_0 .net "dmem_req_wdata", 63 0, v0x5a28a455fa20_0;  1 drivers
v0x5a28a4562b50_0 .net "dmem_req_we", 0 0, v0x5a28a455fb00_0;  1 drivers
v0x5a28a4562c20_0 .var/i "fail_count", 31 0;
v0x5a28a4562cc0_0 .var "master_req_addr", 31 0;
v0x5a28a4562d90_0 .net "master_req_rdata", 63 0, v0x5a28a455fca0_0;  1 drivers
v0x5a28a4562e60_0 .net "master_req_ready", 0 0, v0x5a28a455fd80_0;  1 drivers
v0x5a28a4562f30_0 .var "master_req_size", 2 0;
v0x5a28a4563000_0 .var "master_req_valid", 0 0;
v0x5a28a45630d0_0 .var "master_req_wdata", 63 0;
v0x5a28a45631a0_0 .var "master_req_we", 0 0;
v0x5a28a4563270_0 .var/i "pass_count", 31 0;
v0x5a28a4563310_0 .net "plic_req_addr", 31 0, v0x5a28a4560390_0;  1 drivers
v0x5a28a45633e0_0 .var "plic_req_rdata", 31 0;
v0x5a28a45634b0_0 .var "plic_req_ready", 0 0;
v0x5a28a4563580_0 .net "plic_req_valid", 0 0, v0x5a28a4560610_0;  1 drivers
v0x5a28a4563650_0 .net "plic_req_wdata", 31 0, v0x5a28a45606d0_0;  1 drivers
v0x5a28a4563720_0 .net "plic_req_we", 0 0, v0x5a28a45607b0_0;  1 drivers
v0x5a28a45637f0_0 .var "read_data", 63 0;
v0x5a28a4563890_0 .var "reset_n", 0 0;
v0x5a28a4563960_0 .var/i "test_count", 31 0;
v0x5a28a4563c10_0 .net "uart_req_addr", 2 0, v0x5a28a4560cf0_0;  1 drivers
v0x5a28a4563ce0_0 .var "uart_req_rdata", 7 0;
v0x5a28a4563db0_0 .var "uart_req_ready", 0 0;
v0x5a28a4563e80_0 .net "uart_req_valid", 0 0, v0x5a28a4560f70_0;  1 drivers
v0x5a28a4563f50_0 .net "uart_req_wdata", 7 0, v0x5a28a4561030_0;  1 drivers
v0x5a28a4564020_0 .net "uart_req_we", 0 0, v0x5a28a4561110_0;  1 drivers
E_0x5a28a45145b0/0 .event negedge, v0x5a28a4560870_0;
E_0x5a28a45145b0/1 .event posedge, v0x5a28a455f540_0;
E_0x5a28a45145b0 .event/or E_0x5a28a45145b0/0, E_0x5a28a45145b0/1;
S_0x5a28a44b4fc0 .scope task, "check_result" "check_result" 3 224, 3 224 0, S_0x5a28a44b4de0;
 .timescale -9 -12;
v0x5a28a4530140_0 .var "actual", 63 0;
v0x5a28a453d790_0 .var "expected", 63 0;
TD_tb_simple_bus.check_result ;
    %load/vec4 v0x5a28a4563960_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a28a4563960_0, 0, 32;
    %load/vec4 v0x5a28a453d790_0;
    %load/vec4 v0x5a28a4530140_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call/w 3 230 "$display", "  [PASS] Test %0d", v0x5a28a4563960_0 {0 0 0};
    %load/vec4 v0x5a28a4563270_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a28a4563270_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 233 "$display", "  [FAIL] Test %0d - Expected: 0x%016h, Got: 0x%016h", v0x5a28a4563960_0, v0x5a28a453d790_0, v0x5a28a4530140_0 {0 0 0};
    %load/vec4 v0x5a28a4562c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5a28a4562c20_0, 0, 32;
T_0.1 ;
    %end;
S_0x5a28a455dc50 .scope module, "dut" "simple_bus" 3 77, 4 22 0, S_0x5a28a44b4de0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset_n";
    .port_info 2 /INPUT 1 "master_req_valid";
    .port_info 3 /INPUT 32 "master_req_addr";
    .port_info 4 /INPUT 64 "master_req_wdata";
    .port_info 5 /INPUT 1 "master_req_we";
    .port_info 6 /INPUT 3 "master_req_size";
    .port_info 7 /OUTPUT 1 "master_req_ready";
    .port_info 8 /OUTPUT 64 "master_req_rdata";
    .port_info 9 /OUTPUT 1 "clint_req_valid";
    .port_info 10 /OUTPUT 16 "clint_req_addr";
    .port_info 11 /OUTPUT 64 "clint_req_wdata";
    .port_info 12 /OUTPUT 1 "clint_req_we";
    .port_info 13 /OUTPUT 3 "clint_req_size";
    .port_info 14 /INPUT 1 "clint_req_ready";
    .port_info 15 /INPUT 64 "clint_req_rdata";
    .port_info 16 /OUTPUT 1 "uart_req_valid";
    .port_info 17 /OUTPUT 3 "uart_req_addr";
    .port_info 18 /OUTPUT 8 "uart_req_wdata";
    .port_info 19 /OUTPUT 1 "uart_req_we";
    .port_info 20 /INPUT 1 "uart_req_ready";
    .port_info 21 /INPUT 8 "uart_req_rdata";
    .port_info 22 /OUTPUT 1 "dmem_req_valid";
    .port_info 23 /OUTPUT 32 "dmem_req_addr";
    .port_info 24 /OUTPUT 64 "dmem_req_wdata";
    .port_info 25 /OUTPUT 1 "dmem_req_we";
    .port_info 26 /OUTPUT 3 "dmem_req_size";
    .port_info 27 /INPUT 1 "dmem_req_ready";
    .port_info 28 /INPUT 64 "dmem_req_rdata";
    .port_info 29 /OUTPUT 1 "plic_req_valid";
    .port_info 30 /OUTPUT 32 "plic_req_addr";
    .port_info 31 /OUTPUT 32 "plic_req_wdata";
    .port_info 32 /OUTPUT 1 "plic_req_we";
    .port_info 33 /INPUT 1 "plic_req_ready";
    .port_info 34 /INPUT 32 "plic_req_rdata";
P_0x5a28a455de50 .param/l "CLINT_BASE" 1 4 87, C4<00000010000000000000000000000000>;
P_0x5a28a455de90 .param/l "CLINT_MASK" 1 4 88, C4<11111111111111110000000000000000>;
P_0x5a28a455ded0 .param/l "DMEM_BASE" 1 4 91, C4<10000000000000000000000000000000>;
P_0x5a28a455df10 .param/l "DMEM_MASK" 1 4 92, C4<11111111111111110000000000000000>;
P_0x5a28a455df50 .param/l "PLIC_BASE" 1 4 93, C4<00001100000000000000000000000000>;
P_0x5a28a455df90 .param/l "PLIC_MASK" 1 4 94, C4<11111100000000000000000000000000>;
P_0x5a28a455dfd0 .param/l "UART_BASE" 1 4 89, C4<00010000000000000000000000000000>;
P_0x5a28a455e010 .param/l "UART_MASK" 1 4 90, C4<11111111111111111111000000000000>;
P_0x5a28a455e050 .param/l "XLEN" 0 4 23, +C4<00000000000000000000000000100000>;
L_0x7a6fbc986018 .functor BUFT 1, C4<11111111111111110000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x5a28a452ffa0 .functor AND 32, v0x5a28a4562cc0_0, L_0x7a6fbc986018, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7a6fbc9860a8 .functor BUFT 1, C4<11111111111111111111000000000000>, C4<0>, C4<0>, C4<0>;
L_0x5a28a45308b0 .functor AND 32, v0x5a28a4562cc0_0, L_0x7a6fbc9860a8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7a6fbc986138 .functor BUFT 1, C4<11111100000000000000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x5a28a44e8530 .functor AND 32, v0x5a28a4562cc0_0, L_0x7a6fbc986138, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7a6fbc9861c8 .functor BUFT 1, C4<11111111111111110000000000000000>, C4<0>, C4<0>, C4<0>;
L_0x5a28a44e9120 .functor AND 32, v0x5a28a4562cc0_0, L_0x7a6fbc9861c8, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x5a28a44e9350 .functor OR 1, L_0x5a28a45741e0, L_0x5a28a45743a0, C4<0>, C4<0>;
L_0x5a28a44e6c00 .functor OR 1, L_0x5a28a44e9350, L_0x5a28a4574560, C4<0>, C4<0>;
L_0x5a28a44e6c70 .functor OR 1, L_0x5a28a44e6c00, L_0x5a28a4574720, C4<0>, C4<0>;
v0x5a28a44e85f0_0 .net/2u *"_ivl_0", 31 0, L_0x7a6fbc986018;  1 drivers
v0x5a28a44e9240_0 .net *"_ivl_10", 31 0, L_0x5a28a45308b0;  1 drivers
L_0x7a6fbc9860f0 .functor BUFT 1, C4<00010000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a28a44e94b0_0 .net/2u *"_ivl_12", 31 0, L_0x7a6fbc9860f0;  1 drivers
v0x5a28a44e7020_0 .net/2u *"_ivl_16", 31 0, L_0x7a6fbc986138;  1 drivers
v0x5a28a44e7c80_0 .net *"_ivl_18", 31 0, L_0x5a28a44e8530;  1 drivers
v0x5a28a455e720_0 .net *"_ivl_2", 31 0, L_0x5a28a452ffa0;  1 drivers
L_0x7a6fbc986180 .functor BUFT 1, C4<00001100000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a28a455e800_0 .net/2u *"_ivl_20", 31 0, L_0x7a6fbc986180;  1 drivers
v0x5a28a455e8e0_0 .net/2u *"_ivl_24", 31 0, L_0x7a6fbc9861c8;  1 drivers
v0x5a28a455e9c0_0 .net *"_ivl_26", 31 0, L_0x5a28a44e9120;  1 drivers
L_0x7a6fbc986210 .functor BUFT 1, C4<10000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a28a455eaa0_0 .net/2u *"_ivl_28", 31 0, L_0x7a6fbc986210;  1 drivers
v0x5a28a455eb80_0 .net *"_ivl_33", 0 0, L_0x5a28a44e9350;  1 drivers
v0x5a28a455ec40_0 .net *"_ivl_35", 0 0, L_0x5a28a44e6c00;  1 drivers
v0x5a28a455ed00_0 .net *"_ivl_37", 0 0, L_0x5a28a44e6c70;  1 drivers
L_0x7a6fbc986060 .functor BUFT 1, C4<00000010000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5a28a455edc0_0 .net/2u *"_ivl_4", 31 0, L_0x7a6fbc986060;  1 drivers
v0x5a28a455eea0_0 .net/2u *"_ivl_8", 31 0, L_0x7a6fbc9860a8;  1 drivers
v0x5a28a455ef80_0 .var "clint_req_addr", 15 0;
v0x5a28a455f060_0 .net "clint_req_rdata", 63 0, v0x5a28a4562070_0;  1 drivers
v0x5a28a455f140_0 .net "clint_req_ready", 0 0, v0x5a28a4562140_0;  1 drivers
v0x5a28a455f200_0 .var "clint_req_size", 2 0;
v0x5a28a455f2e0_0 .var "clint_req_valid", 0 0;
v0x5a28a455f3a0_0 .var "clint_req_wdata", 63 0;
v0x5a28a455f480_0 .var "clint_req_we", 0 0;
v0x5a28a455f540_0 .net "clk", 0 0, v0x5a28a45625a0_0;  1 drivers
v0x5a28a455f600_0 .var "dmem_req_addr", 31 0;
v0x5a28a455f6e0_0 .net "dmem_req_rdata", 63 0, v0x5a28a4562740_0;  1 drivers
v0x5a28a455f7c0_0 .net "dmem_req_ready", 0 0, v0x5a28a4562810_0;  1 drivers
v0x5a28a455f880_0 .var "dmem_req_size", 2 0;
v0x5a28a455f960_0 .var "dmem_req_valid", 0 0;
v0x5a28a455fa20_0 .var "dmem_req_wdata", 63 0;
v0x5a28a455fb00_0 .var "dmem_req_we", 0 0;
v0x5a28a455fbc0_0 .net "master_req_addr", 31 0, v0x5a28a4562cc0_0;  1 drivers
v0x5a28a455fca0_0 .var "master_req_rdata", 63 0;
v0x5a28a455fd80_0 .var "master_req_ready", 0 0;
v0x5a28a4560050_0 .net "master_req_size", 2 0, v0x5a28a4562f30_0;  1 drivers
v0x5a28a4560130_0 .net "master_req_valid", 0 0, v0x5a28a4563000_0;  1 drivers
v0x5a28a45601f0_0 .net "master_req_wdata", 63 0, v0x5a28a45630d0_0;  1 drivers
v0x5a28a45602d0_0 .net "master_req_we", 0 0, v0x5a28a45631a0_0;  1 drivers
v0x5a28a4560390_0 .var "plic_req_addr", 31 0;
v0x5a28a4560470_0 .net "plic_req_rdata", 31 0, v0x5a28a45633e0_0;  1 drivers
v0x5a28a4560550_0 .net "plic_req_ready", 0 0, v0x5a28a45634b0_0;  1 drivers
v0x5a28a4560610_0 .var "plic_req_valid", 0 0;
v0x5a28a45606d0_0 .var "plic_req_wdata", 31 0;
v0x5a28a45607b0_0 .var "plic_req_we", 0 0;
v0x5a28a4560870_0 .net "reset_n", 0 0, v0x5a28a4563890_0;  1 drivers
v0x5a28a4560930_0 .net "sel_clint", 0 0, L_0x5a28a45741e0;  1 drivers
v0x5a28a45609f0_0 .net "sel_dmem", 0 0, L_0x5a28a4574720;  1 drivers
v0x5a28a4560ab0_0 .net "sel_none", 0 0, L_0x5a28a4574ae0;  1 drivers
v0x5a28a4560b70_0 .net "sel_plic", 0 0, L_0x5a28a4574560;  1 drivers
v0x5a28a4560c30_0 .net "sel_uart", 0 0, L_0x5a28a45743a0;  1 drivers
v0x5a28a4560cf0_0 .var "uart_req_addr", 2 0;
v0x5a28a4560dd0_0 .net "uart_req_rdata", 7 0, v0x5a28a4563ce0_0;  1 drivers
v0x5a28a4560eb0_0 .net "uart_req_ready", 0 0, v0x5a28a4563db0_0;  1 drivers
v0x5a28a4560f70_0 .var "uart_req_valid", 0 0;
v0x5a28a4561030_0 .var "uart_req_wdata", 7 0;
v0x5a28a4561110_0 .var "uart_req_we", 0 0;
E_0x5a28a4514140/0 .event edge, v0x5a28a4560930_0, v0x5a28a455f140_0, v0x5a28a455f060_0, v0x5a28a4560c30_0;
E_0x5a28a4514140/1 .event edge, v0x5a28a4560eb0_0, v0x5a28a4560dd0_0, v0x5a28a4560b70_0, v0x5a28a4560550_0;
E_0x5a28a4514140/2 .event edge, v0x5a28a4560470_0, v0x5a28a45609f0_0, v0x5a28a455f7c0_0, v0x5a28a455f6e0_0;
E_0x5a28a4514140/3 .event edge, v0x5a28a4560ab0_0, v0x5a28a4560130_0;
E_0x5a28a4514140 .event/or E_0x5a28a4514140/0, E_0x5a28a4514140/1, E_0x5a28a4514140/2, E_0x5a28a4514140/3;
E_0x5a28a4513240/0 .event edge, v0x5a28a4560130_0, v0x5a28a4560930_0, v0x5a28a455fbc0_0, v0x5a28a45601f0_0;
E_0x5a28a4513240/1 .event edge, v0x5a28a45602d0_0, v0x5a28a4560050_0, v0x5a28a4560c30_0, v0x5a28a4560b70_0;
E_0x5a28a4513240/2 .event edge, v0x5a28a45609f0_0;
E_0x5a28a4513240 .event/or E_0x5a28a4513240/0, E_0x5a28a4513240/1, E_0x5a28a4513240/2;
L_0x5a28a45741e0 .cmp/eq 32, L_0x5a28a452ffa0, L_0x7a6fbc986060;
L_0x5a28a45743a0 .cmp/eq 32, L_0x5a28a45308b0, L_0x7a6fbc9860f0;
L_0x5a28a4574560 .cmp/eq 32, L_0x5a28a44e8530, L_0x7a6fbc986180;
L_0x5a28a4574720 .cmp/eq 32, L_0x5a28a44e9120, L_0x7a6fbc986210;
L_0x5a28a4574ae0 .reduce/nor L_0x5a28a44e6c70;
S_0x5a28a4561630 .scope task, "master_read" "master_read" 3 206, 3 206 0, S_0x5a28a44b4de0;
 .timescale -9 -12;
v0x5a28a45617e0_0 .var "addr", 31 0;
v0x5a28a45618e0_0 .var "data", 63 0;
v0x5a28a45619c0_0 .var "size", 2 0;
E_0x5a28a4513c30 .event posedge, v0x5a28a455f540_0;
TD_tb_simple_bus.master_read ;
    %wait E_0x5a28a4513c30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a28a4563000_0, 0;
    %load/vec4 v0x5a28a45617e0_0;
    %assign/vec4 v0x5a28a4562cc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a28a45631a0_0, 0;
    %load/vec4 v0x5a28a45619c0_0;
    %assign/vec4 v0x5a28a4562f30_0, 0;
    %wait E_0x5a28a4513c30;
T_1.2 ;
    %load/vec4 v0x5a28a4562e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.3, 8;
    %wait E_0x5a28a4513c30;
    %jmp T_1.2;
T_1.3 ;
    %load/vec4 v0x5a28a4562d90_0;
    %store/vec4 v0x5a28a45618e0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a28a4563000_0, 0;
    %vpi_call/w 3 220 "$display", "[READ]  addr=0x%08h data=0x%016h size=%0d", v0x5a28a45617e0_0, v0x5a28a45618e0_0, v0x5a28a45619c0_0 {0 0 0};
    %end;
S_0x5a28a4561ab0 .scope task, "master_write" "master_write" 3 188, 3 188 0, S_0x5a28a44b4de0;
 .timescale -9 -12;
v0x5a28a4561c90_0 .var "addr", 31 0;
v0x5a28a4561d90_0 .var "data", 63 0;
v0x5a28a4561e70_0 .var "size", 2 0;
TD_tb_simple_bus.master_write ;
    %wait E_0x5a28a4513c30;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a28a4563000_0, 0;
    %load/vec4 v0x5a28a4561c90_0;
    %assign/vec4 v0x5a28a4562cc0_0, 0;
    %load/vec4 v0x5a28a4561d90_0;
    %assign/vec4 v0x5a28a45630d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5a28a45631a0_0, 0;
    %load/vec4 v0x5a28a4561e70_0;
    %assign/vec4 v0x5a28a4562f30_0, 0;
    %wait E_0x5a28a4513c30;
T_2.4 ;
    %load/vec4 v0x5a28a4562e60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.5, 8;
    %wait E_0x5a28a4513c30;
    %jmp T_2.4;
T_2.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a28a4563000_0, 0;
    %vpi_call/w 3 202 "$display", "[WRITE] addr=0x%08h data=0x%016h size=%0d", v0x5a28a4561c90_0, v0x5a28a4561d90_0, v0x5a28a4561e70_0 {0 0 0};
    %end;
    .scope S_0x5a28a455dc50;
T_3 ;
    %wait E_0x5a28a4513240;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a28a455f2e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a28a4560f70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a28a455f960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a28a4560610_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5a28a455ef80_0, 0, 16;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a28a4560cf0_0, 0, 3;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a28a455f600_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a28a4560390_0, 0, 32;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5a28a455f3a0_0, 0, 64;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5a28a4561030_0, 0, 8;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5a28a455fa20_0, 0, 64;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a28a45606d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a28a455f480_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a28a4561110_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a28a455fb00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a28a45607b0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a28a455f200_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a28a455f880_0, 0, 3;
    %load/vec4 v0x5a28a4560130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5a28a4560930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a28a455f2e0_0, 0, 1;
    %load/vec4 v0x5a28a455fbc0_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x5a28a455ef80_0, 0, 16;
    %load/vec4 v0x5a28a45601f0_0;
    %store/vec4 v0x5a28a455f3a0_0, 0, 64;
    %load/vec4 v0x5a28a45602d0_0;
    %store/vec4 v0x5a28a455f480_0, 0, 1;
    %load/vec4 v0x5a28a4560050_0;
    %store/vec4 v0x5a28a455f200_0, 0, 3;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v0x5a28a4560c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a28a4560f70_0, 0, 1;
    %load/vec4 v0x5a28a455fbc0_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0x5a28a4560cf0_0, 0, 3;
    %load/vec4 v0x5a28a45601f0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x5a28a4561030_0, 0, 8;
    %load/vec4 v0x5a28a45602d0_0;
    %store/vec4 v0x5a28a4561110_0, 0, 1;
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x5a28a4560b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a28a4560610_0, 0, 1;
    %load/vec4 v0x5a28a455fbc0_0;
    %store/vec4 v0x5a28a4560390_0, 0, 32;
    %load/vec4 v0x5a28a45601f0_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x5a28a45606d0_0, 0, 32;
    %load/vec4 v0x5a28a45602d0_0;
    %store/vec4 v0x5a28a45607b0_0, 0, 1;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x5a28a45609f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a28a455f960_0, 0, 1;
    %load/vec4 v0x5a28a455fbc0_0;
    %store/vec4 v0x5a28a455f600_0, 0, 32;
    %load/vec4 v0x5a28a45601f0_0;
    %store/vec4 v0x5a28a455fa20_0, 0, 64;
    %load/vec4 v0x5a28a45602d0_0;
    %store/vec4 v0x5a28a455fb00_0, 0, 1;
    %load/vec4 v0x5a28a4560050_0;
    %store/vec4 v0x5a28a455f880_0, 0, 3;
T_3.8 ;
T_3.7 ;
T_3.5 ;
T_3.3 ;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5a28a455dc50;
T_4 ;
    %wait E_0x5a28a4514140;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a28a455fd80_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5a28a455fca0_0, 0, 64;
    %load/vec4 v0x5a28a4560930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x5a28a455f140_0;
    %store/vec4 v0x5a28a455fd80_0, 0, 1;
    %load/vec4 v0x5a28a455f060_0;
    %store/vec4 v0x5a28a455fca0_0, 0, 64;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x5a28a4560c30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x5a28a4560eb0_0;
    %store/vec4 v0x5a28a455fd80_0, 0, 1;
    %pushi/vec4 0, 0, 56;
    %load/vec4 v0x5a28a4560dd0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a28a455fca0_0, 0, 64;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0x5a28a4560b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0x5a28a4560550_0;
    %store/vec4 v0x5a28a455fd80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5a28a4560470_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a28a455fca0_0, 0, 64;
    %jmp T_4.5;
T_4.4 ;
    %load/vec4 v0x5a28a45609f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0x5a28a455f7c0_0;
    %store/vec4 v0x5a28a455fd80_0, 0, 1;
    %load/vec4 v0x5a28a455f6e0_0;
    %store/vec4 v0x5a28a455fca0_0, 0, 64;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0x5a28a4560ab0_0;
    %load/vec4 v0x5a28a4560130_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a28a455fd80_0, 0, 1;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5a28a455fca0_0, 0, 64;
T_4.8 ;
T_4.7 ;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5a28a44b4de0;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a28a45625a0_0, 0, 1;
T_5.0 ;
    %delay 5000, 0;
    %load/vec4 v0x5a28a45625a0_0;
    %inv;
    %store/vec4 v0x5a28a45625a0_0, 0, 1;
    %jmp T_5.0;
    %end;
    .thread T_5;
    .scope S_0x5a28a44b4de0;
T_6 ;
    %wait E_0x5a28a45145b0;
    %load/vec4 v0x5a28a4563890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a28a4562140_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5a28a4562070_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x5a28a4562310_0;
    %assign/vec4 v0x5a28a4562140_0, 0;
    %load/vec4 v0x5a28a4562310_0;
    %load/vec4 v0x5a28a45624d0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5a28a4561f60_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 49431, 0, 16;
    %assign/vec4 v0x5a28a4562070_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5a28a44b4de0;
T_7 ;
    %wait E_0x5a28a45145b0;
    %load/vec4 v0x5a28a4563890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a28a4563db0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5a28a4563ce0_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x5a28a4563e80_0;
    %assign/vec4 v0x5a28a4563db0_0, 0;
    %load/vec4 v0x5a28a4563e80_0;
    %load/vec4 v0x5a28a4564020_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %pushi/vec4 0, 0, 5;
    %load/vec4 v0x5a28a4563c10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5a28a4563ce0_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x5a28a44b4de0;
T_8 ;
    %wait E_0x5a28a45145b0;
    %load/vec4 v0x5a28a4563890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a28a4562810_0, 0;
    %pushi/vec4 0, 0, 64;
    %assign/vec4 v0x5a28a4562740_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x5a28a45629b0_0;
    %assign/vec4 v0x5a28a4562810_0, 0;
    %load/vec4 v0x5a28a45629b0_0;
    %load/vec4 v0x5a28a4562b50_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %pushi/vec4 3735928559, 0, 32;
    %load/vec4 v0x5a28a4562670_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5a28a4562740_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5a28a44b4de0;
T_9 ;
    %wait E_0x5a28a45145b0;
    %load/vec4 v0x5a28a4563890_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5a28a45634b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5a28a45633e0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x5a28a4563580_0;
    %assign/vec4 v0x5a28a45634b0_0, 0;
    %load/vec4 v0x5a28a4563580_0;
    %load/vec4 v0x5a28a4563720_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 165, 0, 8;
    %load/vec4 v0x5a28a4563310_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5a28a45633e0_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x5a28a44b4de0;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a28a4563960_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a28a4563270_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a28a4562c20_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a28a4563000_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5a28a4562cc0_0, 0, 32;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5a28a45630d0_0, 0, 64;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a28a45631a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a28a4562f30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5a28a4563890_0, 0, 1;
    %pushi/vec4 5, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a28a4513c30;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5a28a4563890_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_10.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.3, 5;
    %jmp/1 T_10.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a28a4513c30;
    %jmp T_10.2;
T_10.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 261 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 3 262 "$display", "  Simple Bus Interconnect Test" {0 0 0};
    %vpi_call/w 3 263 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 3 268 "$display", "Test 1: CLINT Address Decode" {0 0 0};
    %pushi/vec4 33554432, 0, 32;
    %store/vec4 v0x5a28a45617e0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5a28a45619c0_0, 0, 3;
    %fork TD_tb_simple_bus.master_read, S_0x5a28a4561630;
    %join;
    %load/vec4 v0x5a28a45618e0_0;
    %store/vec4 v0x5a28a45637f0_0, 0, 64;
    %pushi/vec4 33570816, 0, 32;
    %store/vec4 v0x5a28a45617e0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5a28a45619c0_0, 0, 3;
    %fork TD_tb_simple_bus.master_read, S_0x5a28a4561630;
    %join;
    %load/vec4 v0x5a28a45618e0_0;
    %store/vec4 v0x5a28a45637f0_0, 0, 64;
    %pushi/vec4 33603576, 0, 32;
    %store/vec4 v0x5a28a45617e0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5a28a45619c0_0, 0, 3;
    %fork TD_tb_simple_bus.master_read, S_0x5a28a4561630;
    %join;
    %load/vec4 v0x5a28a45618e0_0;
    %store/vec4 v0x5a28a45637f0_0, 0, 64;
    %vpi_call/w 3 272 "$display", "  Checking CLINT selected" {0 0 0};
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x5a28a453d790_0, 0, 64;
    %load/vec4 v0x5a28a4562310_0;
    %pad/u 64;
    %store/vec4 v0x5a28a4530140_0, 0, 64;
    %fork TD_tb_simple_bus.check_result, S_0x5a28a44b4fc0;
    %join;
    %vpi_call/w 3 278 "$display", "\012Test 2: UART Address Decode" {0 0 0};
    %pushi/vec4 268435456, 0, 32;
    %store/vec4 v0x5a28a45617e0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a28a45619c0_0, 0, 3;
    %fork TD_tb_simple_bus.master_read, S_0x5a28a4561630;
    %join;
    %load/vec4 v0x5a28a45618e0_0;
    %store/vec4 v0x5a28a45637f0_0, 0, 64;
    %pushi/vec4 268435461, 0, 32;
    %store/vec4 v0x5a28a45617e0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a28a45619c0_0, 0, 3;
    %fork TD_tb_simple_bus.master_read, S_0x5a28a4561630;
    %join;
    %load/vec4 v0x5a28a45618e0_0;
    %store/vec4 v0x5a28a45637f0_0, 0, 64;
    %pushi/vec4 268435463, 0, 32;
    %store/vec4 v0x5a28a45617e0_0, 0, 32;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a28a45619c0_0, 0, 3;
    %fork TD_tb_simple_bus.master_read, S_0x5a28a4561630;
    %join;
    %load/vec4 v0x5a28a45618e0_0;
    %store/vec4 v0x5a28a45637f0_0, 0, 64;
    %vpi_call/w 3 282 "$display", "  Checking UART address echo" {0 0 0};
    %pushi/vec4 7, 0, 64;
    %store/vec4 v0x5a28a453d790_0, 0, 64;
    %load/vec4 v0x5a28a45637f0_0;
    %pushi/vec4 255, 0, 64;
    %and;
    %store/vec4 v0x5a28a4530140_0, 0, 64;
    %fork TD_tb_simple_bus.check_result, S_0x5a28a44b4fc0;
    %join;
    %vpi_call/w 3 288 "$display", "\012Test 3: PLIC Address Decode" {0 0 0};
    %pushi/vec4 201326596, 0, 32;
    %store/vec4 v0x5a28a45617e0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5a28a45619c0_0, 0, 3;
    %fork TD_tb_simple_bus.master_read, S_0x5a28a4561630;
    %join;
    %load/vec4 v0x5a28a45618e0_0;
    %store/vec4 v0x5a28a45637f0_0, 0, 64;
    %pushi/vec4 201334784, 0, 32;
    %store/vec4 v0x5a28a45617e0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5a28a45619c0_0, 0, 3;
    %fork TD_tb_simple_bus.master_read, S_0x5a28a4561630;
    %join;
    %load/vec4 v0x5a28a45618e0_0;
    %store/vec4 v0x5a28a45637f0_0, 0, 64;
    %pushi/vec4 203423744, 0, 32;
    %store/vec4 v0x5a28a45617e0_0, 0, 32;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5a28a45619c0_0, 0, 3;
    %fork TD_tb_simple_bus.master_read, S_0x5a28a4561630;
    %join;
    %load/vec4 v0x5a28a45618e0_0;
    %store/vec4 v0x5a28a45637f0_0, 0, 64;
    %vpi_call/w 3 292 "$display", "  Checking PLIC selected" {0 0 0};
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x5a28a453d790_0, 0, 64;
    %load/vec4 v0x5a28a4563580_0;
    %pad/u 64;
    %store/vec4 v0x5a28a4530140_0, 0, 64;
    %fork TD_tb_simple_bus.check_result, S_0x5a28a44b4fc0;
    %join;
    %vpi_call/w 3 298 "$display", "\012Test 4: DMEM Address Decode" {0 0 0};
    %pushi/vec4 2147483648, 0, 32;
    %store/vec4 v0x5a28a45617e0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5a28a45619c0_0, 0, 3;
    %fork TD_tb_simple_bus.master_read, S_0x5a28a4561630;
    %join;
    %load/vec4 v0x5a28a45618e0_0;
    %store/vec4 v0x5a28a45637f0_0, 0, 64;
    %pushi/vec4 2147488308, 0, 32;
    %store/vec4 v0x5a28a45617e0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5a28a45619c0_0, 0, 3;
    %fork TD_tb_simple_bus.master_read, S_0x5a28a4561630;
    %join;
    %load/vec4 v0x5a28a45618e0_0;
    %store/vec4 v0x5a28a45637f0_0, 0, 64;
    %vpi_call/w 3 301 "$display", "  Checking DMEM response pattern" {0 0 0};
    %pushi/vec4 3735928559, 0, 32;
    %concati/vec4 2147488308, 0, 32;
    %store/vec4 v0x5a28a453d790_0, 0, 64;
    %load/vec4 v0x5a28a45637f0_0;
    %store/vec4 v0x5a28a4530140_0, 0, 64;
    %fork TD_tb_simple_bus.check_result, S_0x5a28a44b4fc0;
    %join;
    %vpi_call/w 3 307 "$display", "\012Test 5: Unmapped Address Handling" {0 0 0};
    %pushi/vec4 1342177280, 0, 32;
    %store/vec4 v0x5a28a45617e0_0, 0, 32;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5a28a45619c0_0, 0, 3;
    %fork TD_tb_simple_bus.master_read, S_0x5a28a4561630;
    %join;
    %load/vec4 v0x5a28a45618e0_0;
    %store/vec4 v0x5a28a45637f0_0, 0, 64;
    %vpi_call/w 3 309 "$display", "  Checking unmapped returns 0" {0 0 0};
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0x5a28a453d790_0, 0, 64;
    %load/vec4 v0x5a28a45637f0_0;
    %store/vec4 v0x5a28a4530140_0, 0, 64;
    %fork TD_tb_simple_bus.check_result, S_0x5a28a44b4fc0;
    %join;
    %vpi_call/w 3 311 "$display", "  Checking unmapped returns ready" {0 0 0};
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x5a28a453d790_0, 0, 64;
    %load/vec4 v0x5a28a4562e60_0;
    %pad/u 64;
    %store/vec4 v0x5a28a4530140_0, 0, 64;
    %fork TD_tb_simple_bus.check_result, S_0x5a28a44b4fc0;
    %join;
    %vpi_call/w 3 317 "$display", "\012Test 6: Write Operations" {0 0 0};
    %pushi/vec4 33554432, 0, 32;
    %store/vec4 v0x5a28a4561c90_0, 0, 32;
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x5a28a4561d90_0, 0, 64;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5a28a4561e70_0, 0, 3;
    %fork TD_tb_simple_bus.master_write, S_0x5a28a4561ab0;
    %join;
    %vpi_call/w 3 319 "$display", "  Checking CLINT write valid" {0 0 0};
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x5a28a453d790_0, 0, 64;
    %load/vec4 v0x5a28a4562310_0;
    %pad/u 64;
    %store/vec4 v0x5a28a4530140_0, 0, 64;
    %fork TD_tb_simple_bus.check_result, S_0x5a28a44b4fc0;
    %join;
    %vpi_call/w 3 321 "$display", "  Checking CLINT write enable" {0 0 0};
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x5a28a453d790_0, 0, 64;
    %load/vec4 v0x5a28a45624d0_0;
    %pad/u 64;
    %store/vec4 v0x5a28a4530140_0, 0, 64;
    %fork TD_tb_simple_bus.check_result, S_0x5a28a44b4fc0;
    %join;
    %pushi/vec4 268435456, 0, 32;
    %store/vec4 v0x5a28a4561c90_0, 0, 32;
    %pushi/vec4 65, 0, 64;
    %store/vec4 v0x5a28a4561d90_0, 0, 64;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5a28a4561e70_0, 0, 3;
    %fork TD_tb_simple_bus.master_write, S_0x5a28a4561ab0;
    %join;
    %vpi_call/w 3 325 "$display", "  Checking UART write valid" {0 0 0};
    %pushi/vec4 1, 0, 64;
    %store/vec4 v0x5a28a453d790_0, 0, 64;
    %load/vec4 v0x5a28a4563e80_0;
    %pad/u 64;
    %store/vec4 v0x5a28a4530140_0, 0, 64;
    %fork TD_tb_simple_bus.check_result, S_0x5a28a44b4fc0;
    %join;
    %vpi_call/w 3 327 "$display", "  Checking UART write data" {0 0 0};
    %pushi/vec4 65, 0, 64;
    %store/vec4 v0x5a28a453d790_0, 0, 64;
    %pushi/vec4 0, 0, 56;
    %load/vec4 v0x5a28a4563f50_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5a28a4530140_0, 0, 64;
    %fork TD_tb_simple_bus.check_result, S_0x5a28a44b4fc0;
    %join;
    %pushi/vec4 5, 0, 32;
T_10.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.5, 5;
    %jmp/1 T_10.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x5a28a4513c30;
    %jmp T_10.4;
T_10.5 ;
    %pop/vec4 1;
    %vpi_call/w 3 335 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 3 336 "$display", "  Test Summary" {0 0 0};
    %vpi_call/w 3 337 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 338 "$display", "  Total:  %0d", v0x5a28a4563960_0 {0 0 0};
    %vpi_call/w 3 339 "$display", "  Passed: %0d", v0x5a28a4563270_0 {0 0 0};
    %vpi_call/w 3 340 "$display", "  Failed: %0d", v0x5a28a4562c20_0 {0 0 0};
    %vpi_call/w 3 341 "$display", "========================================\012" {0 0 0};
    %load/vec4 v0x5a28a4562c20_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_call/w 3 344 "$display", "\342\234\223 All tests PASSED!" {0 0 0};
    %vpi_call/w 3 345 "$finish", 32'sb00000000000000000000000000000000 {0 0 0};
    %jmp T_10.7;
T_10.6 ;
    %vpi_call/w 3 347 "$display", "\342\234\227 Some tests FAILED!" {0 0 0};
    %vpi_call/w 3 348 "$finish", 32'sb00000000000000000000000000000001 {0 0 0};
T_10.7 ;
    %end;
    .thread T_10;
    .scope S_0x5a28a44b4de0;
T_11 ;
    %delay 10000000, 0;
    %vpi_call/w 3 357 "$display", "\012[ERROR] Testbench timeout!" {0 0 0};
    %vpi_call/w 3 358 "$finish", 32'sb00000000000000000000000000000001 {0 0 0};
    %end;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/interconnect/tb_simple_bus.v";
    "rtl/interconnect/simple_bus.v";
