Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sun May 28 18:13:53 2023
| Host         : DESKTOP-9VRBO84 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file cpu_top_timing_summary_routed.rpt -rpx cpu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : cpu_top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 78 register/latch pins with no clock driven by root clock pin: clk_1k1/clk_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clk_3_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[0][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[10][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[11][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[12][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[13][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[14][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[15][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[16][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[17][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[18][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[19][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[1][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[20][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[21][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[22][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[23][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[24][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[25][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[26][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[27][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[28][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[29][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[2][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[30][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[31][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[3][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[4][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[5][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[6][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[7][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[8][9]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][10]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][11]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][12]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][13]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][14]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][15]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][16]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][17]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][18]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][19]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][20]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][21]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][22]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][23]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][24]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][25]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][26]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][27]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][28]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][29]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][2]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][30]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][31]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][4]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][5]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][6]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][8]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: decoder/register_reg[9][9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: keypad1/clk_10_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: keypad1/clk_10_reg[7]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0] (HIGH)

 There are 208 register/latch pins with no clock driven by root clock pin: uart/inst/upg_inst/rdStat_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 855 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 24 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     22.010        0.000                      0                 3180        0.089        0.000                      0                 3180        3.000        0.000                       0                  1386  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
ori_clk                        {0.000 5.000}        10.000          100.000         
  clkfbout_cpuclk              {0.000 5.000}        10.000          100.000         
  single_cycle_cpu_clk_cpuclk  {0.000 50.000}       100.000         10.000          
  uart_clk_cpuclk              {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ori_clk                                                                                                                                                                          3.000        0.000                       0                     1  
  clkfbout_cpuclk                                                                                                                                                                7.845        0.000                       0                     3  
  single_cycle_cpu_clk_cpuclk       22.010        0.000                      0                 2733        0.263        0.000                      0                 2733       49.500        0.000                       0                  1192  
  uart_clk_cpuclk                   94.719        0.000                      0                  319        0.089        0.000                      0                  319       49.020        0.000                       0                   190  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
uart_clk_cpuclk              single_cycle_cpu_clk_cpuclk       38.266        0.000                      0                  656        0.434        0.000                      0                  656  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ori_clk
  To Clock:  ori_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ori_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ori_clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpuclk
  To Clock:  clkfbout_cpuclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpuclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { cpuclk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y4    cpuclk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  single_cycle_cpu_clk_cpuclk
  To Clock:  single_cycle_cpu_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       22.010ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             22.010ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_t/led_light_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.565ns  (logic 4.766ns (19.402%)  route 19.799ns (80.598%))
  Logic Levels:           15  (LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 48.548 - 50.000 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.312    -0.172    prgrom/single_cycle_cpu_clk
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.150    -0.022 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.164     2.142    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.656     4.798 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.221     6.019    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.143 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         5.943    12.086    decoder/douta[8]
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.210 r  decoder/PC[8]_i_16/O
                         net (fo=1, routed)           0.000    12.210    decoder/PC[8]_i_16_n_0
    SLICE_X25Y42         MUXF7 (Prop_muxf7_I0_O)      0.212    12.422 r  decoder/PC_reg[8]_i_9/O
                         net (fo=1, routed)           0.000    12.422    decoder/PC_reg[8]_i_9_n_0
    SLICE_X25Y42         MUXF8 (Prop_muxf8_I1_O)      0.094    12.516 r  decoder/PC_reg[8]_i_5/O
                         net (fo=1, routed)           0.586    13.102    decoder/PC_reg[8]_i_5_n_0
    SLICE_X27Y43         LUT5 (Prop_lut5_I3_O)        0.316    13.418 r  decoder/PC[8]_i_3/O
                         net (fo=8, routed)           1.552    14.971    decoder/read_data_1[8]
    SLICE_X47Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.095 r  decoder/register[0][30]_i_32/O
                         net (fo=61, routed)          1.808    16.903    decoder/register[0][30]_i_32_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    17.027 r  decoder/register[0][1]_i_46/O
                         net (fo=2, routed)           0.812    17.839    decoder/register[0][1]_i_46_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.963 f  decoder/register[0][13]_i_23/O
                         net (fo=1, routed)           0.604    18.567    decoder/register[0][13]_i_23_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.124    18.691 f  decoder/register[0][13]_i_18/O
                         net (fo=3, routed)           0.476    19.167    decoder/register[0][13]_i_18_n_0
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.124    19.291 f  decoder/register[0][12]_i_12/O
                         net (fo=1, routed)           0.457    19.748    prgrom/register_reg[31][0]_39
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124    19.872 r  prgrom/register[0][12]_i_5/O
                         net (fo=2, routed)           1.462    21.334    prgrom/register[0][12]_i_5_n_0
    SLICE_X55Y40         LUT6 (Prop_lut6_I1_O)        0.124    21.458 r  prgrom/register[0][12]_i_3/O
                         net (fo=3, routed)           0.966    22.424    prgrom/alu_result[12]
    SLICE_X56Y41         LUT6 (Prop_lut6_I2_O)        0.124    22.548 f  prgrom/value[6]_i_5/O
                         net (fo=2, routed)           1.021    23.569    prgrom/value[6]_i_5_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124    23.693 f  prgrom/value[6]_i_4/O
                         net (fo=3, routed)           1.289    24.982    prgrom/value[6]_i_4_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I3_O)        0.124    25.106 r  prgrom/led_light[2]_i_1__0/O
                         net (fo=3, routed)           1.601    26.707    led_t/E[0]
    SLICE_X31Y62         FDCE                                         r  led_t/led_light_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.513    48.548    led_t/single_cycle_cpu_clk
    SLICE_X31Y62         FDCE                                         r  led_t/led_light_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.481    49.029    
                         clock uncertainty           -0.111    48.918    
    SLICE_X31Y62         FDCE (Setup_fdce_C_CE)      -0.202    48.716    led_t/led_light_reg[0]
  -------------------------------------------------------------------
                         required time                         48.716    
                         arrival time                         -26.707    
  -------------------------------------------------------------------
                         slack                                 22.010    

Slack (MET) :             22.010ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_t/led_light_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.565ns  (logic 4.766ns (19.402%)  route 19.799ns (80.598%))
  Logic Levels:           15  (LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 48.548 - 50.000 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.312    -0.172    prgrom/single_cycle_cpu_clk
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.150    -0.022 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.164     2.142    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.656     4.798 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.221     6.019    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.143 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         5.943    12.086    decoder/douta[8]
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.210 r  decoder/PC[8]_i_16/O
                         net (fo=1, routed)           0.000    12.210    decoder/PC[8]_i_16_n_0
    SLICE_X25Y42         MUXF7 (Prop_muxf7_I0_O)      0.212    12.422 r  decoder/PC_reg[8]_i_9/O
                         net (fo=1, routed)           0.000    12.422    decoder/PC_reg[8]_i_9_n_0
    SLICE_X25Y42         MUXF8 (Prop_muxf8_I1_O)      0.094    12.516 r  decoder/PC_reg[8]_i_5/O
                         net (fo=1, routed)           0.586    13.102    decoder/PC_reg[8]_i_5_n_0
    SLICE_X27Y43         LUT5 (Prop_lut5_I3_O)        0.316    13.418 r  decoder/PC[8]_i_3/O
                         net (fo=8, routed)           1.552    14.971    decoder/read_data_1[8]
    SLICE_X47Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.095 r  decoder/register[0][30]_i_32/O
                         net (fo=61, routed)          1.808    16.903    decoder/register[0][30]_i_32_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    17.027 r  decoder/register[0][1]_i_46/O
                         net (fo=2, routed)           0.812    17.839    decoder/register[0][1]_i_46_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.963 f  decoder/register[0][13]_i_23/O
                         net (fo=1, routed)           0.604    18.567    decoder/register[0][13]_i_23_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.124    18.691 f  decoder/register[0][13]_i_18/O
                         net (fo=3, routed)           0.476    19.167    decoder/register[0][13]_i_18_n_0
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.124    19.291 f  decoder/register[0][12]_i_12/O
                         net (fo=1, routed)           0.457    19.748    prgrom/register_reg[31][0]_39
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124    19.872 r  prgrom/register[0][12]_i_5/O
                         net (fo=2, routed)           1.462    21.334    prgrom/register[0][12]_i_5_n_0
    SLICE_X55Y40         LUT6 (Prop_lut6_I1_O)        0.124    21.458 r  prgrom/register[0][12]_i_3/O
                         net (fo=3, routed)           0.966    22.424    prgrom/alu_result[12]
    SLICE_X56Y41         LUT6 (Prop_lut6_I2_O)        0.124    22.548 f  prgrom/value[6]_i_5/O
                         net (fo=2, routed)           1.021    23.569    prgrom/value[6]_i_5_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124    23.693 f  prgrom/value[6]_i_4/O
                         net (fo=3, routed)           1.289    24.982    prgrom/value[6]_i_4_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I3_O)        0.124    25.106 r  prgrom/led_light[2]_i_1__0/O
                         net (fo=3, routed)           1.601    26.707    led_t/E[0]
    SLICE_X31Y62         FDCE                                         r  led_t/led_light_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.513    48.548    led_t/single_cycle_cpu_clk
    SLICE_X31Y62         FDCE                                         r  led_t/led_light_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.481    49.029    
                         clock uncertainty           -0.111    48.918    
    SLICE_X31Y62         FDCE (Setup_fdce_C_CE)      -0.202    48.716    led_t/led_light_reg[1]
  -------------------------------------------------------------------
                         required time                         48.716    
                         arrival time                         -26.707    
  -------------------------------------------------------------------
                         slack                                 22.010    

Slack (MET) :             22.010ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_t/led_light_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.565ns  (logic 4.766ns (19.402%)  route 19.799ns (80.598%))
  Logic Levels:           15  (LUT5=2 LUT6=11 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 48.548 - 50.000 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.312    -0.172    prgrom/single_cycle_cpu_clk
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.150    -0.022 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.164     2.142    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.656     4.798 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.221     6.019    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.143 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         5.943    12.086    decoder/douta[8]
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.210 r  decoder/PC[8]_i_16/O
                         net (fo=1, routed)           0.000    12.210    decoder/PC[8]_i_16_n_0
    SLICE_X25Y42         MUXF7 (Prop_muxf7_I0_O)      0.212    12.422 r  decoder/PC_reg[8]_i_9/O
                         net (fo=1, routed)           0.000    12.422    decoder/PC_reg[8]_i_9_n_0
    SLICE_X25Y42         MUXF8 (Prop_muxf8_I1_O)      0.094    12.516 r  decoder/PC_reg[8]_i_5/O
                         net (fo=1, routed)           0.586    13.102    decoder/PC_reg[8]_i_5_n_0
    SLICE_X27Y43         LUT5 (Prop_lut5_I3_O)        0.316    13.418 r  decoder/PC[8]_i_3/O
                         net (fo=8, routed)           1.552    14.971    decoder/read_data_1[8]
    SLICE_X47Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.095 r  decoder/register[0][30]_i_32/O
                         net (fo=61, routed)          1.808    16.903    decoder/register[0][30]_i_32_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    17.027 r  decoder/register[0][1]_i_46/O
                         net (fo=2, routed)           0.812    17.839    decoder/register[0][1]_i_46_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.963 f  decoder/register[0][13]_i_23/O
                         net (fo=1, routed)           0.604    18.567    decoder/register[0][13]_i_23_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.124    18.691 f  decoder/register[0][13]_i_18/O
                         net (fo=3, routed)           0.476    19.167    decoder/register[0][13]_i_18_n_0
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.124    19.291 f  decoder/register[0][12]_i_12/O
                         net (fo=1, routed)           0.457    19.748    prgrom/register_reg[31][0]_39
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124    19.872 r  prgrom/register[0][12]_i_5/O
                         net (fo=2, routed)           1.462    21.334    prgrom/register[0][12]_i_5_n_0
    SLICE_X55Y40         LUT6 (Prop_lut6_I1_O)        0.124    21.458 r  prgrom/register[0][12]_i_3/O
                         net (fo=3, routed)           0.966    22.424    prgrom/alu_result[12]
    SLICE_X56Y41         LUT6 (Prop_lut6_I2_O)        0.124    22.548 f  prgrom/value[6]_i_5/O
                         net (fo=2, routed)           1.021    23.569    prgrom/value[6]_i_5_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124    23.693 f  prgrom/value[6]_i_4/O
                         net (fo=3, routed)           1.289    24.982    prgrom/value[6]_i_4_n_0
    SLICE_X58Y46         LUT6 (Prop_lut6_I3_O)        0.124    25.106 r  prgrom/led_light[2]_i_1__0/O
                         net (fo=3, routed)           1.601    26.707    led_t/E[0]
    SLICE_X31Y62         FDCE                                         r  led_t/led_light_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.513    48.548    led_t/single_cycle_cpu_clk
    SLICE_X31Y62         FDCE                                         r  led_t/led_light_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.481    49.029    
                         clock uncertainty           -0.111    48.918    
    SLICE_X31Y62         FDCE (Setup_fdce_C_CE)      -0.202    48.716    led_t/led_light_reg[2]
  -------------------------------------------------------------------
                         required time                         48.716    
                         arrival time                         -26.707    
  -------------------------------------------------------------------
                         slack                                 22.010    

Slack (MET) :             22.085ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        26.125ns  (logic 4.766ns (18.243%)  route 21.359ns (81.757%))
  Logic Levels:           15  (LUT5=3 LUT6=10 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.513ns = ( 50.513 - 50.000 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.312    -0.172    prgrom/single_cycle_cpu_clk
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.150    -0.022 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.164     2.142    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.656     4.798 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.221     6.019    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.143 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         5.943    12.086    decoder/douta[8]
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.210 r  decoder/PC[8]_i_16/O
                         net (fo=1, routed)           0.000    12.210    decoder/PC[8]_i_16_n_0
    SLICE_X25Y42         MUXF7 (Prop_muxf7_I0_O)      0.212    12.422 r  decoder/PC_reg[8]_i_9/O
                         net (fo=1, routed)           0.000    12.422    decoder/PC_reg[8]_i_9_n_0
    SLICE_X25Y42         MUXF8 (Prop_muxf8_I1_O)      0.094    12.516 r  decoder/PC_reg[8]_i_5/O
                         net (fo=1, routed)           0.586    13.102    decoder/PC_reg[8]_i_5_n_0
    SLICE_X27Y43         LUT5 (Prop_lut5_I3_O)        0.316    13.418 r  decoder/PC[8]_i_3/O
                         net (fo=8, routed)           1.552    14.971    decoder/read_data_1[8]
    SLICE_X47Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.095 r  decoder/register[0][30]_i_32/O
                         net (fo=61, routed)          1.808    16.903    decoder/register[0][30]_i_32_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I4_O)        0.124    17.027 f  decoder/register[0][1]_i_46/O
                         net (fo=2, routed)           0.812    17.839    decoder/register[0][1]_i_46_n_0
    SLICE_X39Y41         LUT6 (Prop_lut6_I5_O)        0.124    17.963 r  decoder/register[0][13]_i_23/O
                         net (fo=1, routed)           0.604    18.567    decoder/register[0][13]_i_23_n_0
    SLICE_X36Y40         LUT6 (Prop_lut6_I5_O)        0.124    18.691 r  decoder/register[0][13]_i_18/O
                         net (fo=3, routed)           0.476    19.167    decoder/register[0][13]_i_18_n_0
    SLICE_X38Y38         LUT5 (Prop_lut5_I0_O)        0.124    19.291 r  decoder/register[0][12]_i_12/O
                         net (fo=1, routed)           0.457    19.748    prgrom/register_reg[31][0]_39
    SLICE_X37Y36         LUT6 (Prop_lut6_I5_O)        0.124    19.872 f  prgrom/register[0][12]_i_5/O
                         net (fo=2, routed)           1.462    21.334    prgrom/register[0][12]_i_5_n_0
    SLICE_X55Y40         LUT6 (Prop_lut6_I1_O)        0.124    21.458 f  prgrom/register[0][12]_i_3/O
                         net (fo=3, routed)           0.966    22.424    prgrom/alu_result[12]
    SLICE_X56Y41         LUT6 (Prop_lut6_I2_O)        0.124    22.548 r  prgrom/value[6]_i_5/O
                         net (fo=2, routed)           0.793    23.341    prgrom/value[6]_i_5_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I1_O)        0.124    23.465 r  prgrom/ram_i_49/O
                         net (fo=1, routed)           1.327    24.792    prgrom/ram_i_49_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I4_O)        0.124    24.916 r  prgrom/ram_i_2/O
                         net (fo=15, routed)          3.351    28.267    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y9          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.908    48.942    mem/single_cycle_cpu_clk
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.100    49.042 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.471    50.513    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.481    50.995    
                         clock uncertainty           -0.111    50.884    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    50.352    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         50.352    
                         arrival time                         -28.267    
  -------------------------------------------------------------------
                         slack                                 22.085    

Slack (MET) :             22.124ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.451ns  (logic 4.910ns (20.081%)  route 19.541ns (79.919%))
  Logic Levels:           14  (LUT3=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 48.549 - 50.000 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.312    -0.172    prgrom/single_cycle_cpu_clk
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.150    -0.022 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.164     2.142    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.656     4.798 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.221     6.019    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.143 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         5.943    12.086    decoder/douta[8]
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.210 r  decoder/PC[8]_i_16/O
                         net (fo=1, routed)           0.000    12.210    decoder/PC[8]_i_16_n_0
    SLICE_X25Y42         MUXF7 (Prop_muxf7_I0_O)      0.212    12.422 r  decoder/PC_reg[8]_i_9/O
                         net (fo=1, routed)           0.000    12.422    decoder/PC_reg[8]_i_9_n_0
    SLICE_X25Y42         MUXF8 (Prop_muxf8_I1_O)      0.094    12.516 r  decoder/PC_reg[8]_i_5/O
                         net (fo=1, routed)           0.586    13.102    decoder/PC_reg[8]_i_5_n_0
    SLICE_X27Y43         LUT5 (Prop_lut5_I3_O)        0.316    13.418 r  decoder/PC[8]_i_3/O
                         net (fo=8, routed)           1.552    14.971    decoder/read_data_1[8]
    SLICE_X47Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.095 r  decoder/register[0][30]_i_32/O
                         net (fo=61, routed)          1.823    16.918    decoder/register[0][30]_i_32_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    17.042 f  decoder/register[0][18]_i_36/O
                         net (fo=3, routed)           0.788    17.830    decoder/register[0][18]_i_36_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.124    17.954 f  decoder/register[0][5]_i_16/O
                         net (fo=4, routed)           0.958    18.912    decoder/register[0][5]_i_16_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I3_O)        0.124    19.036 f  decoder/register[0][6]_i_15/O
                         net (fo=1, routed)           0.000    19.036    prgrom/register_reg[31][0]_12
    SLICE_X41Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    19.253 f  prgrom/register_reg[0][6]_i_10/O
                         net (fo=1, routed)           0.577    19.830    prgrom/register_reg[0][6]_i_10_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I1_O)        0.299    20.129 r  prgrom/register[0][6]_i_5/O
                         net (fo=2, routed)           1.557    21.686    prgrom/register[0][6]_i_5_n_0
    SLICE_X57Y41         LUT5 (Prop_lut5_I1_O)        0.124    21.810 r  prgrom/register[0][6]_i_3/O
                         net (fo=6, routed)           1.706    23.515    prgrom/alu_result[6]
    SLICE_X63Y49         LUT3 (Prop_lut3_I0_O)        0.124    23.639 f  prgrom/ioread_data_reg[15]_i_4/O
                         net (fo=20, routed)          0.830    24.469    prgrom/ioread_data_reg[15]_i_4_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    24.593 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.000    26.593    led_light/E[0]
    SLICE_X29Y62         FDCE                                         r  led_light/led_light_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.514    48.549    led_light/single_cycle_cpu_clk
    SLICE_X29Y62         FDCE                                         r  led_light/led_light_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.481    49.030    
                         clock uncertainty           -0.111    48.919    
    SLICE_X29Y62         FDCE (Setup_fdce_C_CE)      -0.202    48.717    led_light/led_light_reg[0]
  -------------------------------------------------------------------
                         required time                         48.717    
                         arrival time                         -26.593    
  -------------------------------------------------------------------
                         slack                                 22.124    

Slack (MET) :             22.124ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[10]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.451ns  (logic 4.910ns (20.081%)  route 19.541ns (79.919%))
  Logic Levels:           14  (LUT3=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 48.549 - 50.000 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.312    -0.172    prgrom/single_cycle_cpu_clk
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.150    -0.022 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.164     2.142    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.656     4.798 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.221     6.019    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.143 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         5.943    12.086    decoder/douta[8]
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.210 r  decoder/PC[8]_i_16/O
                         net (fo=1, routed)           0.000    12.210    decoder/PC[8]_i_16_n_0
    SLICE_X25Y42         MUXF7 (Prop_muxf7_I0_O)      0.212    12.422 r  decoder/PC_reg[8]_i_9/O
                         net (fo=1, routed)           0.000    12.422    decoder/PC_reg[8]_i_9_n_0
    SLICE_X25Y42         MUXF8 (Prop_muxf8_I1_O)      0.094    12.516 r  decoder/PC_reg[8]_i_5/O
                         net (fo=1, routed)           0.586    13.102    decoder/PC_reg[8]_i_5_n_0
    SLICE_X27Y43         LUT5 (Prop_lut5_I3_O)        0.316    13.418 r  decoder/PC[8]_i_3/O
                         net (fo=8, routed)           1.552    14.971    decoder/read_data_1[8]
    SLICE_X47Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.095 r  decoder/register[0][30]_i_32/O
                         net (fo=61, routed)          1.823    16.918    decoder/register[0][30]_i_32_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    17.042 f  decoder/register[0][18]_i_36/O
                         net (fo=3, routed)           0.788    17.830    decoder/register[0][18]_i_36_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.124    17.954 f  decoder/register[0][5]_i_16/O
                         net (fo=4, routed)           0.958    18.912    decoder/register[0][5]_i_16_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I3_O)        0.124    19.036 f  decoder/register[0][6]_i_15/O
                         net (fo=1, routed)           0.000    19.036    prgrom/register_reg[31][0]_12
    SLICE_X41Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    19.253 f  prgrom/register_reg[0][6]_i_10/O
                         net (fo=1, routed)           0.577    19.830    prgrom/register_reg[0][6]_i_10_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I1_O)        0.299    20.129 r  prgrom/register[0][6]_i_5/O
                         net (fo=2, routed)           1.557    21.686    prgrom/register[0][6]_i_5_n_0
    SLICE_X57Y41         LUT5 (Prop_lut5_I1_O)        0.124    21.810 r  prgrom/register[0][6]_i_3/O
                         net (fo=6, routed)           1.706    23.515    prgrom/alu_result[6]
    SLICE_X63Y49         LUT3 (Prop_lut3_I0_O)        0.124    23.639 f  prgrom/ioread_data_reg[15]_i_4/O
                         net (fo=20, routed)          0.830    24.469    prgrom/ioread_data_reg[15]_i_4_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    24.593 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.000    26.593    led_light/E[0]
    SLICE_X29Y62         FDCE                                         r  led_light/led_light_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.514    48.549    led_light/single_cycle_cpu_clk
    SLICE_X29Y62         FDCE                                         r  led_light/led_light_reg[10]/C  (IS_INVERTED)
                         clock pessimism              0.481    49.030    
                         clock uncertainty           -0.111    48.919    
    SLICE_X29Y62         FDCE (Setup_fdce_C_CE)      -0.202    48.717    led_light/led_light_reg[10]
  -------------------------------------------------------------------
                         required time                         48.717    
                         arrival time                         -26.593    
  -------------------------------------------------------------------
                         slack                                 22.124    

Slack (MET) :             22.124ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[11]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.451ns  (logic 4.910ns (20.081%)  route 19.541ns (79.919%))
  Logic Levels:           14  (LUT3=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 48.549 - 50.000 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.312    -0.172    prgrom/single_cycle_cpu_clk
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.150    -0.022 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.164     2.142    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.656     4.798 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.221     6.019    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.143 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         5.943    12.086    decoder/douta[8]
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.210 r  decoder/PC[8]_i_16/O
                         net (fo=1, routed)           0.000    12.210    decoder/PC[8]_i_16_n_0
    SLICE_X25Y42         MUXF7 (Prop_muxf7_I0_O)      0.212    12.422 r  decoder/PC_reg[8]_i_9/O
                         net (fo=1, routed)           0.000    12.422    decoder/PC_reg[8]_i_9_n_0
    SLICE_X25Y42         MUXF8 (Prop_muxf8_I1_O)      0.094    12.516 r  decoder/PC_reg[8]_i_5/O
                         net (fo=1, routed)           0.586    13.102    decoder/PC_reg[8]_i_5_n_0
    SLICE_X27Y43         LUT5 (Prop_lut5_I3_O)        0.316    13.418 r  decoder/PC[8]_i_3/O
                         net (fo=8, routed)           1.552    14.971    decoder/read_data_1[8]
    SLICE_X47Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.095 r  decoder/register[0][30]_i_32/O
                         net (fo=61, routed)          1.823    16.918    decoder/register[0][30]_i_32_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    17.042 f  decoder/register[0][18]_i_36/O
                         net (fo=3, routed)           0.788    17.830    decoder/register[0][18]_i_36_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.124    17.954 f  decoder/register[0][5]_i_16/O
                         net (fo=4, routed)           0.958    18.912    decoder/register[0][5]_i_16_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I3_O)        0.124    19.036 f  decoder/register[0][6]_i_15/O
                         net (fo=1, routed)           0.000    19.036    prgrom/register_reg[31][0]_12
    SLICE_X41Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    19.253 f  prgrom/register_reg[0][6]_i_10/O
                         net (fo=1, routed)           0.577    19.830    prgrom/register_reg[0][6]_i_10_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I1_O)        0.299    20.129 r  prgrom/register[0][6]_i_5/O
                         net (fo=2, routed)           1.557    21.686    prgrom/register[0][6]_i_5_n_0
    SLICE_X57Y41         LUT5 (Prop_lut5_I1_O)        0.124    21.810 r  prgrom/register[0][6]_i_3/O
                         net (fo=6, routed)           1.706    23.515    prgrom/alu_result[6]
    SLICE_X63Y49         LUT3 (Prop_lut3_I0_O)        0.124    23.639 f  prgrom/ioread_data_reg[15]_i_4/O
                         net (fo=20, routed)          0.830    24.469    prgrom/ioread_data_reg[15]_i_4_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    24.593 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.000    26.593    led_light/E[0]
    SLICE_X29Y62         FDCE                                         r  led_light/led_light_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.514    48.549    led_light/single_cycle_cpu_clk
    SLICE_X29Y62         FDCE                                         r  led_light/led_light_reg[11]/C  (IS_INVERTED)
                         clock pessimism              0.481    49.030    
                         clock uncertainty           -0.111    48.919    
    SLICE_X29Y62         FDCE (Setup_fdce_C_CE)      -0.202    48.717    led_light/led_light_reg[11]
  -------------------------------------------------------------------
                         required time                         48.717    
                         arrival time                         -26.593    
  -------------------------------------------------------------------
                         slack                                 22.124    

Slack (MET) :             22.124ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[12]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.451ns  (logic 4.910ns (20.081%)  route 19.541ns (79.919%))
  Logic Levels:           14  (LUT3=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.451ns = ( 48.549 - 50.000 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.312    -0.172    prgrom/single_cycle_cpu_clk
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.150    -0.022 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.164     2.142    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.656     4.798 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.221     6.019    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.143 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         5.943    12.086    decoder/douta[8]
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.210 r  decoder/PC[8]_i_16/O
                         net (fo=1, routed)           0.000    12.210    decoder/PC[8]_i_16_n_0
    SLICE_X25Y42         MUXF7 (Prop_muxf7_I0_O)      0.212    12.422 r  decoder/PC_reg[8]_i_9/O
                         net (fo=1, routed)           0.000    12.422    decoder/PC_reg[8]_i_9_n_0
    SLICE_X25Y42         MUXF8 (Prop_muxf8_I1_O)      0.094    12.516 r  decoder/PC_reg[8]_i_5/O
                         net (fo=1, routed)           0.586    13.102    decoder/PC_reg[8]_i_5_n_0
    SLICE_X27Y43         LUT5 (Prop_lut5_I3_O)        0.316    13.418 r  decoder/PC[8]_i_3/O
                         net (fo=8, routed)           1.552    14.971    decoder/read_data_1[8]
    SLICE_X47Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.095 r  decoder/register[0][30]_i_32/O
                         net (fo=61, routed)          1.823    16.918    decoder/register[0][30]_i_32_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    17.042 f  decoder/register[0][18]_i_36/O
                         net (fo=3, routed)           0.788    17.830    decoder/register[0][18]_i_36_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.124    17.954 f  decoder/register[0][5]_i_16/O
                         net (fo=4, routed)           0.958    18.912    decoder/register[0][5]_i_16_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I3_O)        0.124    19.036 f  decoder/register[0][6]_i_15/O
                         net (fo=1, routed)           0.000    19.036    prgrom/register_reg[31][0]_12
    SLICE_X41Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    19.253 f  prgrom/register_reg[0][6]_i_10/O
                         net (fo=1, routed)           0.577    19.830    prgrom/register_reg[0][6]_i_10_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I1_O)        0.299    20.129 r  prgrom/register[0][6]_i_5/O
                         net (fo=2, routed)           1.557    21.686    prgrom/register[0][6]_i_5_n_0
    SLICE_X57Y41         LUT5 (Prop_lut5_I1_O)        0.124    21.810 r  prgrom/register[0][6]_i_3/O
                         net (fo=6, routed)           1.706    23.515    prgrom/alu_result[6]
    SLICE_X63Y49         LUT3 (Prop_lut3_I0_O)        0.124    23.639 f  prgrom/ioread_data_reg[15]_i_4/O
                         net (fo=20, routed)          0.830    24.469    prgrom/ioread_data_reg[15]_i_4_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    24.593 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          2.000    26.593    led_light/E[0]
    SLICE_X29Y62         FDCE                                         r  led_light/led_light_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.514    48.549    led_light/single_cycle_cpu_clk
    SLICE_X29Y62         FDCE                                         r  led_light/led_light_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.481    49.030    
                         clock uncertainty           -0.111    48.919    
    SLICE_X29Y62         FDCE (Setup_fdce_C_CE)      -0.202    48.717    led_light/led_light_reg[12]
  -------------------------------------------------------------------
                         required time                         48.717    
                         arrival time                         -26.593    
  -------------------------------------------------------------------
                         slack                                 22.124    

Slack (MET) :             22.172ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.403ns  (logic 4.910ns (20.121%)  route 19.493ns (79.879%))
  Logic Levels:           14  (LUT3=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 48.548 - 50.000 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.312    -0.172    prgrom/single_cycle_cpu_clk
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.150    -0.022 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.164     2.142    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.656     4.798 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.221     6.019    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.143 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         5.943    12.086    decoder/douta[8]
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.210 r  decoder/PC[8]_i_16/O
                         net (fo=1, routed)           0.000    12.210    decoder/PC[8]_i_16_n_0
    SLICE_X25Y42         MUXF7 (Prop_muxf7_I0_O)      0.212    12.422 r  decoder/PC_reg[8]_i_9/O
                         net (fo=1, routed)           0.000    12.422    decoder/PC_reg[8]_i_9_n_0
    SLICE_X25Y42         MUXF8 (Prop_muxf8_I1_O)      0.094    12.516 r  decoder/PC_reg[8]_i_5/O
                         net (fo=1, routed)           0.586    13.102    decoder/PC_reg[8]_i_5_n_0
    SLICE_X27Y43         LUT5 (Prop_lut5_I3_O)        0.316    13.418 r  decoder/PC[8]_i_3/O
                         net (fo=8, routed)           1.552    14.971    decoder/read_data_1[8]
    SLICE_X47Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.095 r  decoder/register[0][30]_i_32/O
                         net (fo=61, routed)          1.823    16.918    decoder/register[0][30]_i_32_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    17.042 f  decoder/register[0][18]_i_36/O
                         net (fo=3, routed)           0.788    17.830    decoder/register[0][18]_i_36_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.124    17.954 f  decoder/register[0][5]_i_16/O
                         net (fo=4, routed)           0.958    18.912    decoder/register[0][5]_i_16_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I3_O)        0.124    19.036 f  decoder/register[0][6]_i_15/O
                         net (fo=1, routed)           0.000    19.036    prgrom/register_reg[31][0]_12
    SLICE_X41Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    19.253 f  prgrom/register_reg[0][6]_i_10/O
                         net (fo=1, routed)           0.577    19.830    prgrom/register_reg[0][6]_i_10_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I1_O)        0.299    20.129 r  prgrom/register[0][6]_i_5/O
                         net (fo=2, routed)           1.557    21.686    prgrom/register[0][6]_i_5_n_0
    SLICE_X57Y41         LUT5 (Prop_lut5_I1_O)        0.124    21.810 r  prgrom/register[0][6]_i_3/O
                         net (fo=6, routed)           1.706    23.515    prgrom/alu_result[6]
    SLICE_X63Y49         LUT3 (Prop_lut3_I0_O)        0.124    23.639 f  prgrom/ioread_data_reg[15]_i_4/O
                         net (fo=20, routed)          0.830    24.469    prgrom/ioread_data_reg[15]_i_4_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    24.593 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          1.951    26.545    led_light/E[0]
    SLICE_X28Y63         FDCE                                         r  led_light/led_light_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.513    48.548    led_light/single_cycle_cpu_clk
    SLICE_X28Y63         FDCE                                         r  led_light/led_light_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.481    49.029    
                         clock uncertainty           -0.111    48.918    
    SLICE_X28Y63         FDCE (Setup_fdce_C_CE)      -0.202    48.716    led_light/led_light_reg[1]
  -------------------------------------------------------------------
                         required time                         48.716    
                         arrival time                         -26.545    
  -------------------------------------------------------------------
                         slack                                 22.172    

Slack (MET) :             22.172ns  (required time - arrival time)
  Source:                 prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            led_light/led_light_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        24.403ns  (logic 4.910ns (20.121%)  route 19.493ns (79.879%))
  Logic Levels:           14  (LUT3=1 LUT5=3 LUT6=7 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -3.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.452ns = ( 48.548 - 50.000 ) 
    Source Clock Delay      (SCD):    2.142ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        2.312    -0.172    prgrom/single_cycle_cpu_clk
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.150    -0.022 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          2.164     2.142    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOPADOP[0])
                                                      2.656     4.798 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOPADOP[0]
                         net (fo=1, routed)           1.221     6.019    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_7[0]
    SLICE_X62Y21         LUT6 (Prop_lut6_I2_O)        0.124     6.143 r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[22]_INST_0/O
                         net (fo=257, routed)         5.943    12.086    decoder/douta[8]
    SLICE_X25Y42         LUT6 (Prop_lut6_I2_O)        0.124    12.210 r  decoder/PC[8]_i_16/O
                         net (fo=1, routed)           0.000    12.210    decoder/PC[8]_i_16_n_0
    SLICE_X25Y42         MUXF7 (Prop_muxf7_I0_O)      0.212    12.422 r  decoder/PC_reg[8]_i_9/O
                         net (fo=1, routed)           0.000    12.422    decoder/PC_reg[8]_i_9_n_0
    SLICE_X25Y42         MUXF8 (Prop_muxf8_I1_O)      0.094    12.516 r  decoder/PC_reg[8]_i_5/O
                         net (fo=1, routed)           0.586    13.102    decoder/PC_reg[8]_i_5_n_0
    SLICE_X27Y43         LUT5 (Prop_lut5_I3_O)        0.316    13.418 r  decoder/PC[8]_i_3/O
                         net (fo=8, routed)           1.552    14.971    decoder/read_data_1[8]
    SLICE_X47Y47         LUT6 (Prop_lut6_I2_O)        0.124    15.095 r  decoder/register[0][30]_i_32/O
                         net (fo=61, routed)          1.823    16.918    decoder/register[0][30]_i_32_n_0
    SLICE_X34Y38         LUT6 (Prop_lut6_I3_O)        0.124    17.042 f  decoder/register[0][18]_i_36/O
                         net (fo=3, routed)           0.788    17.830    decoder/register[0][18]_i_36_n_0
    SLICE_X39Y38         LUT6 (Prop_lut6_I0_O)        0.124    17.954 f  decoder/register[0][5]_i_16/O
                         net (fo=4, routed)           0.958    18.912    decoder/register[0][5]_i_16_n_0
    SLICE_X41Y36         LUT6 (Prop_lut6_I3_O)        0.124    19.036 f  decoder/register[0][6]_i_15/O
                         net (fo=1, routed)           0.000    19.036    prgrom/register_reg[31][0]_12
    SLICE_X41Y36         MUXF7 (Prop_muxf7_I1_O)      0.217    19.253 f  prgrom/register_reg[0][6]_i_10/O
                         net (fo=1, routed)           0.577    19.830    prgrom/register_reg[0][6]_i_10_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I1_O)        0.299    20.129 r  prgrom/register[0][6]_i_5/O
                         net (fo=2, routed)           1.557    21.686    prgrom/register[0][6]_i_5_n_0
    SLICE_X57Y41         LUT5 (Prop_lut5_I1_O)        0.124    21.810 r  prgrom/register[0][6]_i_3/O
                         net (fo=6, routed)           1.706    23.515    prgrom/alu_result[6]
    SLICE_X63Y49         LUT3 (Prop_lut3_I0_O)        0.124    23.639 f  prgrom/ioread_data_reg[15]_i_4/O
                         net (fo=20, routed)          0.830    24.469    prgrom/ioread_data_reg[15]_i_4_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.124    24.593 r  prgrom/led_light[15]_i_1/O
                         net (fo=16, routed)          1.951    26.545    led_light/E[0]
    SLICE_X28Y63         FDCE                                         r  led_light/led_light_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.513    48.548    led_light/single_cycle_cpu_clk
    SLICE_X28Y63         FDCE                                         r  led_light/led_light_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.481    49.029    
                         clock uncertainty           -0.111    48.918    
    SLICE_X28Y63         FDCE (Setup_fdce_C_CE)      -0.202    48.716    led_light/led_light_reg[2]
  -------------------------------------------------------------------
                         required time                         48.716    
                         arrival time                         -26.545    
  -------------------------------------------------------------------
                         slack                                 22.172    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ifetch/link_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/register_reg[19][11]/D
                            (rising edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.600ns  (logic 0.209ns (34.853%)  route 0.391ns (65.147%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.628    -0.474    ifetch/single_cycle_cpu_clk
    SLICE_X54Y46         FDRE                                         r  ifetch/link_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.310 r  ifetch/link_addr_reg[11]/Q
                         net (fo=1, routed)           0.115    -0.195    prgrom/link_addr_reg[31]_0[11]
    SLICE_X56Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.150 r  prgrom/register[0][11]_i_1/O
                         net (fo=32, routed)          0.275     0.126    decoder/link_addr_reg[31][11]
    SLICE_X51Y48         FDRE                                         r  decoder/register_reg[19][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.904    -0.708    decoder/CLK
    SLICE_X51Y48         FDRE                                         r  decoder/register_reg[19][11]/C
                         clock pessimism              0.501    -0.207    
    SLICE_X51Y48         FDRE (Hold_fdre_C_D)         0.070    -0.137    decoder/register_reg[19][11]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 ifetch/PC_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            ifetch/PC_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - single_cycle_cpu_clk_cpuclk fall@50.000ns)
  Data Path Delay:        0.387ns  (logic 0.212ns (54.738%)  route 0.175ns (45.263%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.709ns = ( 49.291 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.473ns = ( 49.527 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312    50.312 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440    50.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    48.377 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    48.872    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    48.898 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.629    49.527    ifetch/single_cycle_cpu_clk
    SLICE_X56Y46         FDRE                                         r  ifetch/PC_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y46         FDRE (Prop_fdre_C_Q)         0.167    49.694 r  ifetch/PC_reg[0]/Q
                         net (fo=2, routed)           0.175    49.869    prgrom/PC_reg[0][0]
    SLICE_X56Y46         LUT4 (Prop_lut4_I0_O)        0.045    49.914 r  prgrom/PC[0]_i_1/O
                         net (fo=1, routed)           0.000    49.914    ifetch/D[0]
    SLICE_X56Y46         FDRE                                         r  ifetch/PC_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501    50.501 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    50.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    47.820 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    48.359    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    48.388 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.903    49.291    ifetch/single_cycle_cpu_clk
    SLICE_X56Y46         FDRE                                         r  ifetch/PC_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.236    49.527    
    SLICE_X56Y46         FDRE (Hold_fdre_C_D)         0.124    49.651    ifetch/PC_reg[0]
  -------------------------------------------------------------------
                         required time                        -49.651    
                         arrival time                          49.914    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.249ns (62.332%)  route 0.150ns (37.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.561    -0.542    cpu_clk
    SLICE_X58Y62         FDRE                                         r  clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.394 r  clk_reg[1]/Q
                         net (fo=2, routed)           0.150    -0.243    clk_reg_n_0_[1]
    SLICE_X58Y62         LUT3 (Prop_lut3_I2_O)        0.101    -0.142 r  clk[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.142    clk[1]_i_1__0_n_0
    SLICE_X58Y62         FDRE                                         r  clk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.831    -0.781    cpu_clk
    SLICE_X58Y62         FDRE                                         r  clk_reg[1]/C
                         clock pessimism              0.240    -0.542    
    SLICE_X58Y62         FDRE (Hold_fdre_C_D)         0.131    -0.411    clk_reg[1]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 clk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clk_3_reg/D
                            (rising edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.246ns (62.047%)  route 0.150ns (37.953%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.781ns
    Source Clock Delay      (SCD):    -0.542ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.561    -0.542    cpu_clk
    SLICE_X58Y62         FDRE                                         r  clk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y62         FDRE (Prop_fdre_C_Q)         0.148    -0.394 r  clk_reg[1]/Q
                         net (fo=2, routed)           0.150    -0.243    clk_reg_n_0_[1]
    SLICE_X58Y62         LUT4 (Prop_lut4_I1_O)        0.098    -0.145 r  clk_3_i_1/O
                         net (fo=1, routed)           0.000    -0.145    clk_3_i_1_n_0
    SLICE_X58Y62         FDRE                                         r  clk_3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.831    -0.781    cpu_clk
    SLICE_X58Y62         FDRE                                         r  clk_3_reg/C
                         clock pessimism              0.240    -0.542    
    SLICE_X58Y62         FDRE (Hold_fdre_C_D)         0.120    -0.422    clk_3_reg
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 ifetch/link_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/register_reg[31][11]/D
                            (rising edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.622ns  (logic 0.209ns (33.603%)  route 0.413ns (66.397%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.474ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.628    -0.474    ifetch/single_cycle_cpu_clk
    SLICE_X54Y46         FDRE                                         r  ifetch/link_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.310 r  ifetch/link_addr_reg[11]/Q
                         net (fo=1, routed)           0.115    -0.195    prgrom/link_addr_reg[31]_0[11]
    SLICE_X56Y47         LUT5 (Prop_lut5_I0_O)        0.045    -0.150 r  prgrom/register[0][11]_i_1/O
                         net (fo=32, routed)          0.297     0.148    decoder/link_addr_reg[31][11]
    SLICE_X49Y47         FDRE                                         r  decoder/register_reg[31][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.906    -0.706    decoder/CLK
    SLICE_X49Y47         FDRE                                         r  decoder/register_reg[31][11]/C
                         clock pessimism              0.501    -0.205    
    SLICE_X49Y47         FDRE (Hold_fdre_C_D)         0.066    -0.139    decoder/register_reg[31][11]
  -------------------------------------------------------------------
                         required time                          0.139    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 ifetch/link_addr_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/register_reg[24][28]/D
                            (rising edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.209ns (30.033%)  route 0.487ns (69.967%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.338ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.563    -0.540    ifetch/single_cycle_cpu_clk
    SLICE_X54Y50         FDRE                                         r  ifetch/link_addr_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  ifetch/link_addr_reg[28]/Q
                         net (fo=1, routed)           0.082    -0.294    prgrom/link_addr_reg[31]_0[28]
    SLICE_X55Y50         LUT6 (Prop_lut6_I0_O)        0.045    -0.249 r  prgrom/register[0][28]_i_1/O
                         net (fo=32, routed)          0.405     0.156    decoder/link_addr_reg[31][28]
    SLICE_X60Y48         FDRE                                         r  decoder/register_reg[24][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.906    -0.706    decoder/CLK
    SLICE_X60Y48         FDRE                                         r  decoder/register_reg[24][28]/C
                         clock pessimism              0.505    -0.202    
    SLICE_X60Y48         FDRE (Hold_fdre_C_D)         0.064    -0.138    decoder/register_reg[24][28]
  -------------------------------------------------------------------
                         required time                          0.138    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.294    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 ifetch/link_addr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/register_reg[6][21]/D
                            (rising edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.613ns  (logic 0.209ns (34.115%)  route 0.404ns (65.885%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.629    -0.473    ifetch/single_cycle_cpu_clk
    SLICE_X54Y49         FDRE                                         r  ifetch/link_addr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  ifetch/link_addr_reg[21]/Q
                         net (fo=1, routed)           0.167    -0.143    prgrom/link_addr_reg[31]_0[21]
    SLICE_X55Y50         LUT6 (Prop_lut6_I0_O)        0.045    -0.098 r  prgrom/register[0][21]_i_1/O
                         net (fo=32, routed)          0.237     0.140    decoder/link_addr_reg[31][21]
    SLICE_X50Y49         FDRE                                         r  decoder/register_reg[6][21]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.904    -0.708    decoder/CLK
    SLICE_X50Y49         FDRE                                         r  decoder/register_reg[6][21]/C
                         clock pessimism              0.501    -0.207    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.052    -0.155    decoder/register_reg[6][21]
  -------------------------------------------------------------------
                         required time                          0.155    
                         arrival time                           0.140    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 ifetch/link_addr_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/register_reg[19][23]/D
                            (rising edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.209ns (32.126%)  route 0.442ns (67.874%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.629    -0.473    ifetch/single_cycle_cpu_clk
    SLICE_X54Y49         FDRE                                         r  ifetch/link_addr_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y49         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  ifetch/link_addr_reg[23]/Q
                         net (fo=1, routed)           0.305    -0.004    prgrom/link_addr_reg[31]_0[23]
    SLICE_X51Y49         LUT6 (Prop_lut6_I0_O)        0.045     0.041 r  prgrom/register[0][23]_i_1/O
                         net (fo=32, routed)          0.137     0.178    decoder/link_addr_reg[31][23]
    SLICE_X51Y48         FDRE                                         r  decoder/register_reg[19][23]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.904    -0.708    decoder/CLK
    SLICE_X51Y48         FDRE                                         r  decoder/register_reg[19][23]/C
                         clock pessimism              0.501    -0.207    
    SLICE_X51Y48         FDRE (Hold_fdre_C_D)         0.072    -0.135    decoder/register_reg[19][23]
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 ifetch/link_addr_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/register_reg[4][14]/D
                            (rising edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.209ns (32.098%)  route 0.442ns (67.902%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.708ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.629    -0.473    ifetch/single_cycle_cpu_clk
    SLICE_X54Y47         FDRE                                         r  ifetch/link_addr_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y47         FDRE (Prop_fdre_C_Q)         0.164    -0.309 r  ifetch/link_addr_reg[14]/Q
                         net (fo=1, routed)           0.163    -0.146    prgrom/link_addr_reg[31]_0[14]
    SLICE_X57Y49         LUT5 (Prop_lut5_I0_O)        0.045    -0.101 r  prgrom/register[0][14]_i_1/O
                         net (fo=32, routed)          0.279     0.178    decoder/link_addr_reg[31][14]
    SLICE_X51Y49         FDRE                                         r  decoder/register_reg[4][14]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.904    -0.708    decoder/CLK
    SLICE_X51Y49         FDRE                                         r  decoder/register_reg[4][14]/C
                         clock pessimism              0.501    -0.207    
    SLICE_X51Y49         FDRE (Hold_fdre_C_D)         0.070    -0.137    decoder/register_reg[4][14]
  -------------------------------------------------------------------
                         required time                          0.137    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 ifetch/link_addr_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            decoder/register_reg[17][30]/D
                            (rising edge-triggered cell FDRE clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - single_cycle_cpu_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.732ns  (logic 0.209ns (28.537%)  route 0.523ns (71.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.343ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.563    -0.540    ifetch/single_cycle_cpu_clk
    SLICE_X54Y51         FDRE                                         r  ifetch/link_addr_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y51         FDRE (Prop_fdre_C_Q)         0.164    -0.376 r  ifetch/link_addr_reg[30]/Q
                         net (fo=1, routed)           0.190    -0.186    prgrom/link_addr_reg[31]_0[30]
    SLICE_X51Y52         LUT6 (Prop_lut6_I0_O)        0.045    -0.141 r  prgrom/register[0][30]_i_1/O
                         net (fo=32, routed)          0.334     0.193    decoder/link_addr_reg[31][30]
    SLICE_X33Y49         FDRE                                         r  decoder/register_reg[17][30]/D
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        0.911    -0.701    decoder/CLK
    SLICE_X33Y49         FDRE                                         r  decoder/register_reg[17][30]/C
                         clock pessimism              0.505    -0.197    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.070    -0.127    decoder/register_reg[17][30]
  -------------------------------------------------------------------
                         required time                          0.127    
                         arrival time                           0.193    
  -------------------------------------------------------------------
                         slack                                  0.319    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         single_cycle_cpu_clk_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpuclk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y11     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y11     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y10     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X0Y10     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y12     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X2Y12     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y11     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X1Y11     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y10     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y10     mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X69Y52     decoder/register_reg[10][27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X70Y51     decoder/register_reg[10][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X27Y41     decoder/register_reg[10][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X24Y41     decoder/register_reg[10][8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X49Y53     decoder/register_reg[11][11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y52     decoder/register_reg[11][17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X66Y52     decoder/register_reg[11][27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X70Y52     decoder/register_reg[11][28]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y62     clk_3_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X58Y62     clk_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X66Y61     switch/switch_data_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X66Y61     switch/switch_data_reg[14]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X66Y61     switch/switch_data_reg[15]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X66Y61     switch/switch_data_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y51     ifetch/PC_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y51     ifetch/PC_reg[29]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y51     ifetch/PC_reg[30]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X55Y51     ifetch/PC_reg[31]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X29Y62     led_light/led_light_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X29Y62     led_light/led_light_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_cpuclk
  To Clock:  uart_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       94.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             94.719ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.952ns (19.171%)  route 4.014ns (80.829%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 98.545 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.632    -0.852    uart/inst/upg_inst/upg_clk_i
    SLICE_X47Y56         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.350     0.954    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X51Y57         LUT2 (Prop_lut2_I0_O)        0.124     1.078 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.413     1.491    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.615 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.664     2.279    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X50Y57         LUT3 (Prop_lut3_I0_O)        0.124     2.403 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.691     3.094    uart/inst/upg_inst/uart_wen5_out
    SLICE_X50Y57         LUT4 (Prop_lut4_I0_O)        0.124     3.218 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.896     4.114    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X47Y56         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.510    98.545    uart/inst/upg_inst/upg_clk_i
    SLICE_X47Y56         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
                         clock pessimism              0.603    99.148    
                         clock uncertainty           -0.111    99.037    
    SLICE_X47Y56         FDCE (Setup_fdce_C_CE)      -0.205    98.832    uart/inst/upg_inst/msg_indx_reg[3]
  -------------------------------------------------------------------
                         required time                         98.832    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                 94.719    

Slack (MET) :             94.719ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 0.952ns (19.171%)  route 4.014ns (80.829%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.455ns = ( 98.545 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.632    -0.852    uart/inst/upg_inst/upg_clk_i
    SLICE_X47Y56         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.350     0.954    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X51Y57         LUT2 (Prop_lut2_I0_O)        0.124     1.078 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.413     1.491    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.615 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.664     2.279    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X50Y57         LUT3 (Prop_lut3_I0_O)        0.124     2.403 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.691     3.094    uart/inst/upg_inst/uart_wen5_out
    SLICE_X50Y57         LUT4 (Prop_lut4_I0_O)        0.124     3.218 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.896     4.114    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X47Y56         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.510    98.545    uart/inst/upg_inst/upg_clk_i
    SLICE_X47Y56         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[4]/C
                         clock pessimism              0.603    99.148    
                         clock uncertainty           -0.111    99.037    
    SLICE_X47Y56         FDCE (Setup_fdce_C_CE)      -0.205    98.832    uart/inst/upg_inst/msg_indx_reg[4]
  -------------------------------------------------------------------
                         required time                         98.832    
                         arrival time                          -4.114    
  -------------------------------------------------------------------
                         slack                                 94.719    

Slack (MET) :             94.834ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 0.952ns (19.731%)  route 3.873ns (80.269%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 98.544 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.632    -0.852    uart/inst/upg_inst/upg_clk_i
    SLICE_X47Y56         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.350     0.954    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X51Y57         LUT2 (Prop_lut2_I0_O)        0.124     1.078 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.413     1.491    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.615 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.664     2.279    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X50Y57         LUT3 (Prop_lut3_I0_O)        0.124     2.403 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.691     3.094    uart/inst/upg_inst/uart_wen5_out
    SLICE_X50Y57         LUT4 (Prop_lut4_I0_O)        0.124     3.218 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.755     3.973    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X49Y57         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.509    98.544    uart/inst/upg_inst/upg_clk_i
    SLICE_X49Y57         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[6]/C
                         clock pessimism              0.578    99.122    
                         clock uncertainty           -0.111    99.011    
    SLICE_X49Y57         FDCE (Setup_fdce_C_CE)      -0.205    98.806    uart/inst/upg_inst/msg_indx_reg[6]
  -------------------------------------------------------------------
                         required time                         98.806    
                         arrival time                          -3.973    
  -------------------------------------------------------------------
                         slack                                 94.834    

Slack (MET) :             94.834ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.825ns  (logic 0.952ns (19.731%)  route 3.873ns (80.269%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 98.544 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.632    -0.852    uart/inst/upg_inst/upg_clk_i
    SLICE_X47Y56         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.350     0.954    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X51Y57         LUT2 (Prop_lut2_I0_O)        0.124     1.078 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.413     1.491    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.615 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.664     2.279    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X50Y57         LUT3 (Prop_lut3_I0_O)        0.124     2.403 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.691     3.094    uart/inst/upg_inst/uart_wen5_out
    SLICE_X50Y57         LUT4 (Prop_lut4_I0_O)        0.124     3.218 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.755     3.973    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X49Y57         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.509    98.544    uart/inst/upg_inst/upg_clk_i
    SLICE_X49Y57         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[7]/C
                         clock pessimism              0.578    99.122    
                         clock uncertainty           -0.111    99.011    
    SLICE_X49Y57         FDCE (Setup_fdce_C_CE)      -0.205    98.806    uart/inst/upg_inst/msg_indx_reg[7]
  -------------------------------------------------------------------
                         required time                         98.806    
                         arrival time                          -3.973    
  -------------------------------------------------------------------
                         slack                                 94.834    

Slack (MET) :             94.903ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.952ns (20.097%)  route 3.785ns (79.903%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 98.543 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.632    -0.852    uart/inst/upg_inst/upg_clk_i
    SLICE_X47Y56         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.350     0.954    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X51Y57         LUT2 (Prop_lut2_I0_O)        0.124     1.078 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.413     1.491    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.615 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.664     2.279    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X50Y57         LUT3 (Prop_lut3_I0_O)        0.124     2.403 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.674     3.077    uart/inst/upg_inst/uart_wen5_out
    SLICE_X50Y57         LUT6 (Prop_lut6_I3_O)        0.124     3.201 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.684     3.885    uart/inst/upg_inst/s_axi_wdata
    SLICE_X51Y56         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.508    98.543    uart/inst/upg_inst/upg_clk_i
    SLICE_X51Y56         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/C
                         clock pessimism              0.561    99.104    
                         clock uncertainty           -0.111    98.993    
    SLICE_X51Y56         FDRE (Setup_fdre_C_CE)      -0.205    98.788    uart/inst/upg_inst/s_axi_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         98.788    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                 94.903    

Slack (MET) :             94.903ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.952ns (20.097%)  route 3.785ns (79.903%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 98.543 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.632    -0.852    uart/inst/upg_inst/upg_clk_i
    SLICE_X47Y56         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.350     0.954    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X51Y57         LUT2 (Prop_lut2_I0_O)        0.124     1.078 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.413     1.491    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.615 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.664     2.279    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X50Y57         LUT3 (Prop_lut3_I0_O)        0.124     2.403 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.674     3.077    uart/inst/upg_inst/uart_wen5_out
    SLICE_X50Y57         LUT6 (Prop_lut6_I3_O)        0.124     3.201 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.684     3.885    uart/inst/upg_inst/s_axi_wdata
    SLICE_X51Y56         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.508    98.543    uart/inst/upg_inst/upg_clk_i
    SLICE_X51Y56         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[5]/C
                         clock pessimism              0.561    99.104    
                         clock uncertainty           -0.111    98.993    
    SLICE_X51Y56         FDRE (Setup_fdre_C_CE)      -0.205    98.788    uart/inst/upg_inst/s_axi_wdata_reg[5]
  -------------------------------------------------------------------
                         required time                         98.788    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                 94.903    

Slack (MET) :             94.903ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.737ns  (logic 0.952ns (20.097%)  route 3.785ns (79.903%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 98.543 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.632    -0.852    uart/inst/upg_inst/upg_clk_i
    SLICE_X47Y56         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.350     0.954    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X51Y57         LUT2 (Prop_lut2_I0_O)        0.124     1.078 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.413     1.491    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.615 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.664     2.279    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X50Y57         LUT3 (Prop_lut3_I0_O)        0.124     2.403 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.674     3.077    uart/inst/upg_inst/uart_wen5_out
    SLICE_X50Y57         LUT6 (Prop_lut6_I3_O)        0.124     3.201 r  uart/inst/upg_inst/s_axi_wdata[4]_i_1/O
                         net (fo=7, routed)           0.684     3.885    uart/inst/upg_inst/s_axi_wdata
    SLICE_X51Y56         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.508    98.543    uart/inst/upg_inst/upg_clk_i
    SLICE_X51Y56         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[6]/C
                         clock pessimism              0.561    99.104    
                         clock uncertainty           -0.111    98.993    
    SLICE_X51Y56         FDRE (Setup_fdre_C_CE)      -0.205    98.788    uart/inst/upg_inst/s_axi_wdata_reg[6]
  -------------------------------------------------------------------
                         required time                         98.788    
                         arrival time                          -3.885    
  -------------------------------------------------------------------
                         slack                                 94.903    

Slack (MET) :             95.024ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 0.952ns (20.465%)  route 3.700ns (79.535%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 98.543 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.632    -0.852    uart/inst/upg_inst/upg_clk_i
    SLICE_X47Y56         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.350     0.954    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X51Y57         LUT2 (Prop_lut2_I0_O)        0.124     1.078 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.413     1.491    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.615 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.664     2.279    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X50Y57         LUT3 (Prop_lut3_I0_O)        0.124     2.403 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.691     3.094    uart/inst/upg_inst/uart_wen5_out
    SLICE_X50Y57         LUT4 (Prop_lut4_I0_O)        0.124     3.218 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.582     3.800    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X50Y55         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.508    98.543    uart/inst/upg_inst/upg_clk_i
    SLICE_X50Y55         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[0]/C
                         clock pessimism              0.561    99.104    
                         clock uncertainty           -0.111    98.993    
    SLICE_X50Y55         FDCE (Setup_fdce_C_CE)      -0.169    98.824    uart/inst/upg_inst/msg_indx_reg[0]
  -------------------------------------------------------------------
                         required time                         98.824    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                 95.024    

Slack (MET) :             95.024ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/msg_indx_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.652ns  (logic 0.952ns (20.465%)  route 3.700ns (79.535%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 98.543 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.632    -0.852    uart/inst/upg_inst/upg_clk_i
    SLICE_X47Y56         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDCE (Prop_fdce_C_Q)         0.456    -0.396 f  uart/inst/upg_inst/msg_indx_reg[3]/Q
                         net (fo=24, routed)          1.350     0.954    uart/inst/upg_inst/msg_indx_reg__0[3]
    SLICE_X51Y57         LUT2 (Prop_lut2_I0_O)        0.124     1.078 f  uart/inst/upg_inst/upg_done_o_i_3/O
                         net (fo=1, routed)           0.413     1.491    uart/inst/upg_inst/upg_done_o_i_3_n_0
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.615 f  uart/inst/upg_inst/upg_done_o_i_2/O
                         net (fo=4, routed)           0.664     2.279    uart/inst/upg_inst/upg_done_o_i_2_n_0
    SLICE_X50Y57         LUT3 (Prop_lut3_I0_O)        0.124     2.403 r  uart/inst/upg_inst/s_axi_wdata[4]_i_3/O
                         net (fo=4, routed)           0.691     3.094    uart/inst/upg_inst/uart_wen5_out
    SLICE_X50Y57         LUT4 (Prop_lut4_I0_O)        0.124     3.218 r  uart/inst/upg_inst/msg_indx[7]_i_1/O
                         net (fo=8, routed)           0.582     3.800    uart/inst/upg_inst/msg_indx[7]_i_1_n_0
    SLICE_X50Y55         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.508    98.543    uart/inst/upg_inst/upg_clk_i
    SLICE_X50Y55         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[2]/C
                         clock pessimism              0.561    99.104    
                         clock uncertainty           -0.111    98.993    
    SLICE_X50Y55         FDCE (Setup_fdce_C_CE)      -0.169    98.824    uart/inst/upg_inst/msg_indx_reg[2]
  -------------------------------------------------------------------
                         required time                         98.824    
                         arrival time                          -3.800    
  -------------------------------------------------------------------
                         slack                                 95.024    

Slack (MET) :             95.055ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/msg_indx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_wdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (uart_clk_cpuclk rise@100.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        4.823ns  (logic 0.952ns (19.737%)  route 3.871ns (80.263%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.456ns = ( 98.544 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.111ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.629    -0.855    uart/inst/upg_inst/upg_clk_i
    SLICE_X51Y57         FDCE                                         r  uart/inst/upg_inst/msg_indx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y57         FDCE (Prop_fdce_C_Q)         0.456    -0.399 r  uart/inst/upg_inst/msg_indx_reg[1]/Q
                         net (fo=34, routed)          1.464     1.065    uart/inst/upg_inst/msg_indx_reg__0[1]
    SLICE_X51Y53         LUT6 (Prop_lut6_I2_O)        0.124     1.189 r  uart/inst/upg_inst/s_axi_wdata[0]_i_5/O
                         net (fo=1, routed)           0.835     2.025    uart/inst/upg_inst/s_axi_wdata[0]_i_5_n_0
    SLICE_X49Y54         LUT6 (Prop_lut6_I5_O)        0.124     2.149 f  uart/inst/upg_inst/s_axi_wdata[0]_i_4/O
                         net (fo=1, routed)           0.573     2.722    uart/inst/upg_inst/s_axi_wdata[0]_i_4_n_0
    SLICE_X49Y56         LUT6 (Prop_lut6_I4_O)        0.124     2.846 f  uart/inst/upg_inst/s_axi_wdata[0]_i_3/O
                         net (fo=1, routed)           0.999     3.844    uart/inst/upg_inst/s_axi_wdata[0]_i_3_n_0
    SLICE_X48Y57         LUT6 (Prop_lut6_I3_O)        0.124     3.968 r  uart/inst/upg_inst/s_axi_wdata[0]_i_1/O
                         net (fo=1, routed)           0.000     3.968    uart/inst/upg_inst/s_axi_wdata[0]_i_1_n_0
    SLICE_X48Y57         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                    100.000   100.000 r  
    Y18                                               0.000   100.000 r  ori_clk (IN)
                         net (fo=0)                   0.000   100.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474   101.474 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.322    95.313 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.630    96.943    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    97.034 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.509    98.544    uart/inst/upg_inst/upg_clk_i
    SLICE_X48Y57         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[0]/C
                         clock pessimism              0.561    99.105    
                         clock uncertainty           -0.111    98.994    
    SLICE_X48Y57         FDRE (Setup_fdre_C_D)        0.029    99.023    uart/inst/upg_inst/s_axi_wdata_reg[0]
  -------------------------------------------------------------------
                         required time                         99.023    
                         arrival time                          -3.968    
  -------------------------------------------------------------------
                         slack                                 95.055    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.141ns (64.352%)  route 0.078ns (35.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.564    -0.539    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y56         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[5].fifo_din_reg[5]/Q
                         net (fo=3, routed)           0.078    -0.320    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[4]
    SLICE_X60Y56         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.835    -0.777    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X60Y56         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism              0.252    -0.526    
    SLICE_X60Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117    -0.409    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                          -0.320    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/clr_Status_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.564    -0.539    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X59Y55         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/clr_Status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/clr_Status_reg/Q
                         net (fo=2, routed)           0.098    -0.299    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/clr_Status
    SLICE_X58Y55         LUT5 (Prop_lut5_I4_O)        0.045    -0.254 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/status_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg0
    SLICE_X58Y55         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.835    -0.777    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X58Y55         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]/C
                         clock pessimism              0.252    -0.526    
    SLICE_X58Y55         FDRE (Hold_fdre_C_D)         0.120    -0.406    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.334%)  route 0.139ns (49.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.564    -0.539    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X61Y56         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[6].fifo_din_reg[6]/Q
                         net (fo=3, routed)           0.139    -0.259    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[5]
    SLICE_X60Y56         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.835    -0.777    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X60Y56         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
                         clock pessimism              0.252    -0.526    
    SLICE_X60Y56         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.411    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.259    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/clr_Status_reg/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.777ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.564    -0.539    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X59Y55         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/clr_Status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y55         FDRE (Prop_fdre_C_Q)         0.141    -0.398 f  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/clr_Status_reg/Q
                         net (fo=2, routed)           0.102    -0.295    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/clr_Status
    SLICE_X58Y55         LUT5 (Prop_lut5_I3_O)        0.045    -0.250 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/status_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.250    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I_n_4
    SLICE_X58Y55         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.835    -0.777    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X58Y55         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]/C
                         clock pessimism              0.252    -0.526    
    SLICE_X58Y55         FDRE (Hold_fdre_C_D)         0.121    -0.405    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/status_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.405    
                         arrival time                          -0.250    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.541ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.562    -0.541    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X56Y59         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         FDRE (Prop_fdre_C_Q)         0.164    -0.377 r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.321    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_level_out_d1_cdc_to
    SLICE_X56Y59         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.832    -0.780    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/s_axi_aclk
    SLICE_X56Y59         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.240    -0.541    
    SLICE_X56Y59         FDRE (Hold_fdre_C_D)         0.060    -0.481    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/INPUT_DOUBLE_REGS3/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 keypad1/clk_10_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            keypad1/clk_10_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.209ns (77.635%)  route 0.060ns (22.365%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    -0.550ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.553    -0.550    keypad1/uart_clk
    SLICE_X70Y74         FDRE                                         r  keypad1/clk_10_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y74         FDRE (Prop_fdre_C_Q)         0.164    -0.386 r  keypad1/clk_10_reg[4]/Q
                         net (fo=3, routed)           0.060    -0.325    keypad1/clk_10_reg_n_0_[4]
    SLICE_X71Y74         LUT6 (Prop_lut6_I5_O)        0.045    -0.280 r  keypad1/clk_10[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.280    keypad1/p_0_in__1[5]
    SLICE_X71Y74         FDRE                                         r  keypad1/clk_10_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.822    -0.790    keypad1/uart_clk
    SLICE_X71Y74         FDRE                                         r  keypad1/clk_10_reg[5]/C
                         clock pessimism              0.254    -0.537    
    SLICE_X71Y74         FDRE (Hold_fdre_C_D)         0.092    -0.445    keypad1/clk_10_reg[5]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.280    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.141ns (26.107%)  route 0.399ns (73.893%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.563    -0.540    uart/inst/upg_inst/upg_clk_i
    SLICE_X51Y56         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  uart/inst/upg_inst/s_axi_wdata_reg[3]/Q
                         net (fo=1, routed)           0.399     0.000    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[3]
    SLICE_X56Y57         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.832    -0.780    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y57         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
                         clock pessimism              0.505    -0.276    
    SLICE_X56Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108    -0.168    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16
  -------------------------------------------------------------------
                         required time                          0.168    
                         arrival time                           0.000    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/rdStat_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/s_axi_araddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.648%)  route 0.116ns (38.352%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.560    -0.543    uart/inst/upg_inst/upg_clk_i
    SLICE_X55Y60         FDCE                                         r  uart/inst/upg_inst/rdStat_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y60         FDCE (Prop_fdce_C_Q)         0.141    -0.402 r  uart/inst/upg_inst/rdStat_reg/Q
                         net (fo=7, routed)           0.116    -0.286    uart/inst/upg_inst/rdStat
    SLICE_X54Y60         LUT6 (Prop_lut6_I0_O)        0.045    -0.241 r  uart/inst/upg_inst/s_axi_araddr[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    uart/inst/upg_inst/s_axi_araddr[3]_i_1_n_0
    SLICE_X54Y60         FDRE                                         r  uart/inst/upg_inst/s_axi_araddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.830    -0.782    uart/inst/upg_inst/upg_clk_i
    SLICE_X54Y60         FDRE                                         r  uart/inst/upg_inst/s_axi_araddr_reg[3]/C
                         clock pessimism              0.253    -0.530    
    SLICE_X54Y60         FDRE (Hold_fdre_C_D)         0.120    -0.410    uart/inst/upg_inst/s_axi_araddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/D
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.186ns (35.510%)  route 0.338ns (64.490%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.563    -0.540    uart/inst/upg_inst/upg_clk_i
    SLICE_X48Y57         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  uart/inst/upg_inst/s_axi_wdata_reg[4]/Q
                         net (fo=2, routed)           0.338    -0.061    uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[2]
    SLICE_X57Y58         LUT4 (Prop_lut4_I0_O)        0.045    -0.016 r  uart/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/enable_interrupts_i_1/O
                         net (fo=1, routed)           0.000    -0.016    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/GEN_BKEND_CE_REGISTERS[3].ce_out_i_reg[3]
    SLICE_X57Y58         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.832    -0.780    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/s_axi_aclk
    SLICE_X57Y58         FDRE                                         r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg/C
                         clock pessimism              0.505    -0.276    
    SLICE_X57Y58         FDRE (Hold_fdre_C_D)         0.091    -0.185    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/enable_interrupts_reg
  -------------------------------------------------------------------
                         required time                          0.185    
                         arrival time                          -0.016    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/s_axi_wdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             uart_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (uart_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.141ns (25.983%)  route 0.402ns (74.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.780ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.563    -0.540    uart/inst/upg_inst/upg_clk_i
    SLICE_X48Y57         FDRE                                         r  uart/inst/upg_inst/s_axi_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  uart/inst/upg_inst/s_axi_wdata_reg[0]/Q
                         net (fo=2, routed)           0.402     0.003    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_wdata[0]
    SLICE_X56Y57         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.832    -0.780    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X56Y57         SRL16E                                       r  uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
                         clock pessimism              0.505    -0.276    
    SLICE_X56Y57         SRL16E (Hold_srl16e_CLK_D)
                                                      0.109    -0.167    uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16
  -------------------------------------------------------------------
                         required time                          0.167    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.170    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         uart_clk_cpuclk
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { cpuclk/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y2    cpuclk/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDPE/C              n/a            1.000         100.000     99.000     SLICE_X48Y59     uart/inst/upg_inst/wwait_cnt_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X49Y61     uart/inst/upg_inst/wwait_cnt_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X49Y60     uart/inst/upg_inst/wwait_cnt_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X49Y59     uart/inst/upg_inst/wwait_cnt_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y96     clk_1k1/clk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y96     clk_1k1/clk_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y96     clk_1k1/clk_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X53Y96     clk_1k1/clk_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  cpuclk/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y55     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y56     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y56     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y56     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y56     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y56     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y56     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y56     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y56     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y56     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y55     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/DELAY_16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y56     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y56     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y56     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y56     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y56     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y56     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y56     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X60Y56     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         50.000      49.020     SLICE_X56Y56     uart/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/MID_START_BIT_SRL16_I/INFERRED_GEN.data_reg[14][0]_srl15/CLK



---------------------------------------------------------------------------------------------------
From Clock:  uart_clk_cpuclk
  To Clock:  single_cycle_cpu_clk_cpuclk

Setup :            0  Failing Endpoints,  Worst Slack       38.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.434ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             38.266ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        12.733ns  (logic 0.828ns (6.503%)  route 11.905ns (93.497%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        1.762ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.513ns = ( 50.513 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.631    -0.853    uart/inst/upg_inst/upg_clk_i
    SLICE_X49Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.397 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          6.430     6.033    prgrom/upg_done_o
    SLICE_X59Y45         LUT5 (Prop_lut5_I3_O)        0.124     6.157 r  prgrom/ram_i_66/O
                         net (fo=1, routed)           0.797     6.954    prgrom/ram_i_66_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.078 r  prgrom/ram_i_49/O
                         net (fo=1, routed)           1.327     8.405    prgrom/ram_i_49_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I4_O)        0.124     8.529 r  prgrom/ram_i_2/O
                         net (fo=15, routed)          3.351    11.880    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y9          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.908    48.942    mem/single_cycle_cpu_clk
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.100    49.042 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.471    50.513    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396    50.909    
                         clock uncertainty           -0.231    50.679    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    50.147    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         50.147    
                         arrival time                         -11.880    
  -------------------------------------------------------------------
                         slack                                 38.266    

Slack (MET) :             38.602ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        12.583ns  (logic 0.828ns (6.580%)  route 11.755ns (93.420%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        1.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.699ns = ( 50.699 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.631    -0.853    uart/inst/upg_inst/upg_clk_i
    SLICE_X49Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.397 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          6.430     6.033    prgrom/upg_done_o
    SLICE_X59Y45         LUT5 (Prop_lut5_I3_O)        0.124     6.157 r  prgrom/ram_i_66/O
                         net (fo=1, routed)           0.797     6.954    prgrom/ram_i_66_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.078 r  prgrom/ram_i_49/O
                         net (fo=1, routed)           1.327     8.405    prgrom/ram_i_49_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I4_O)        0.124     8.529 r  prgrom/ram_i_2/O
                         net (fo=15, routed)          3.201    11.730    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/wea[0]
    RAMB36_X3Y10         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.908    48.942    mem/single_cycle_cpu_clk
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.100    49.042 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.657    50.699    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396    51.095    
                         clock uncertainty           -0.231    50.865    
    RAMB36_X3Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    50.333    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         50.333    
                         arrival time                         -11.730    
  -------------------------------------------------------------------
                         slack                                 38.602    

Slack (MET) :             38.668ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        12.211ns  (logic 0.828ns (6.781%)  route 11.383ns (93.219%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        1.641ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.392ns = ( 50.392 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.631    -0.853    uart/inst/upg_inst/upg_clk_i
    SLICE_X49Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.397 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          6.430     6.033    prgrom/upg_done_o
    SLICE_X59Y45         LUT5 (Prop_lut5_I3_O)        0.124     6.157 r  prgrom/ram_i_66/O
                         net (fo=1, routed)           0.797     6.954    prgrom/ram_i_66_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.078 r  prgrom/ram_i_49/O
                         net (fo=1, routed)           1.327     8.405    prgrom/ram_i_49_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I4_O)        0.124     8.529 r  prgrom/ram_i_2/O
                         net (fo=15, routed)          2.829    11.358    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y11         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.908    48.942    mem/single_cycle_cpu_clk
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.100    49.042 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.350    50.392    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396    50.789    
                         clock uncertainty           -0.231    50.558    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    50.026    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         50.026    
                         arrival time                         -11.358    
  -------------------------------------------------------------------
                         slack                                 38.668    

Slack (MET) :             38.687ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        12.241ns  (logic 0.828ns (6.764%)  route 11.413ns (93.236%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        1.690ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.441ns = ( 50.441 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.631    -0.853    uart/inst/upg_inst/upg_clk_i
    SLICE_X49Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.397 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          6.430     6.033    prgrom/upg_done_o
    SLICE_X59Y45         LUT5 (Prop_lut5_I3_O)        0.124     6.157 r  prgrom/ram_i_66/O
                         net (fo=1, routed)           0.797     6.954    prgrom/ram_i_66_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.078 r  prgrom/ram_i_49/O
                         net (fo=1, routed)           1.327     8.405    prgrom/ram_i_49_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I4_O)        0.124     8.529 r  prgrom/ram_i_2/O
                         net (fo=15, routed)          2.858    11.388    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y10         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.908    48.942    mem/single_cycle_cpu_clk
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.100    49.042 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.398    50.441    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396    50.837    
                         clock uncertainty           -0.231    50.606    
    RAMB36_X2Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    50.074    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         50.074    
                         arrival time                         -11.388    
  -------------------------------------------------------------------
                         slack                                 38.687    

Slack (MET) :             39.184ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        11.860ns  (logic 0.828ns (6.982%)  route 11.032ns (93.018%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        1.806ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.557ns = ( 50.557 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.631    -0.853    uart/inst/upg_inst/upg_clk_i
    SLICE_X49Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.397 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          6.430     6.033    prgrom/upg_done_o
    SLICE_X59Y45         LUT5 (Prop_lut5_I3_O)        0.124     6.157 r  prgrom/ram_i_66/O
                         net (fo=1, routed)           0.797     6.954    prgrom/ram_i_66_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.078 r  prgrom/ram_i_49/O
                         net (fo=1, routed)           1.327     8.405    prgrom/ram_i_49_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I4_O)        0.124     8.529 r  prgrom/ram_i_2/O
                         net (fo=15, routed)          2.478    11.007    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/wea[0]
    RAMB36_X2Y12         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.908    48.942    mem/single_cycle_cpu_clk
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.100    49.042 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.515    50.557    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396    50.953    
                         clock uncertainty           -0.231    50.723    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    50.191    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         50.191    
                         arrival time                         -11.007    
  -------------------------------------------------------------------
                         slack                                 39.184    

Slack (MET) :             39.398ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        11.582ns  (logic 0.828ns (7.149%)  route 10.754ns (92.851%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        1.743ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.494ns = ( 50.494 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.631    -0.853    uart/inst/upg_inst/upg_clk_i
    SLICE_X49Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.397 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          6.430     6.033    prgrom/upg_done_o
    SLICE_X59Y45         LUT5 (Prop_lut5_I3_O)        0.124     6.157 r  prgrom/ram_i_66/O
                         net (fo=1, routed)           0.797     6.954    prgrom/ram_i_66_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.078 r  prgrom/ram_i_49/O
                         net (fo=1, routed)           1.327     8.405    prgrom/ram_i_49_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I4_O)        0.124     8.529 r  prgrom/ram_i_2/O
                         net (fo=15, routed)          2.200    10.729    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y14         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.908    48.942    mem/single_cycle_cpu_clk
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.100    49.042 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.451    50.494    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396    50.890    
                         clock uncertainty           -0.231    50.659    
    RAMB36_X1Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    50.127    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         50.127    
                         arrival time                         -10.729    
  -------------------------------------------------------------------
                         slack                                 39.398    

Slack (MET) :             39.531ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        11.361ns  (logic 0.828ns (7.288%)  route 10.533ns (92.712%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        1.655ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.406ns = ( 50.406 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.631    -0.853    uart/inst/upg_inst/upg_clk_i
    SLICE_X49Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.397 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          6.430     6.033    prgrom/upg_done_o
    SLICE_X59Y45         LUT5 (Prop_lut5_I3_O)        0.124     6.157 r  prgrom/ram_i_66/O
                         net (fo=1, routed)           0.797     6.954    prgrom/ram_i_66_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.078 r  prgrom/ram_i_49/O
                         net (fo=1, routed)           1.327     8.405    prgrom/ram_i_49_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I4_O)        0.124     8.529 r  prgrom/ram_i_2/O
                         net (fo=15, routed)          1.979    10.508    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y9          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.908    48.942    mem/single_cycle_cpu_clk
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.100    49.042 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.363    50.406    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396    50.802    
                         clock uncertainty           -0.231    50.571    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    50.039    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         50.039    
                         arrival time                         -10.508    
  -------------------------------------------------------------------
                         slack                                 39.531    

Slack (MET) :             39.556ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        11.439ns  (logic 0.828ns (7.238%)  route 10.611ns (92.762%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        1.758ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.509ns = ( 50.509 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.631    -0.853    uart/inst/upg_inst/upg_clk_i
    SLICE_X49Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.397 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          6.430     6.033    prgrom/upg_done_o
    SLICE_X59Y45         LUT5 (Prop_lut5_I3_O)        0.124     6.157 r  prgrom/ram_i_66/O
                         net (fo=1, routed)           0.797     6.954    prgrom/ram_i_66_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.078 r  prgrom/ram_i_49/O
                         net (fo=1, routed)           1.327     8.405    prgrom/ram_i_49_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I4_O)        0.124     8.529 r  prgrom/ram_i_2/O
                         net (fo=15, routed)          2.057    10.586    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/wea[0]
    RAMB18_X2Y26         RAMB18E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.908    48.942    mem/single_cycle_cpu_clk
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.100    49.042 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.466    50.509    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X2Y26         RAMB18E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.396    50.905    
                         clock uncertainty           -0.231    50.674    
    RAMB18_X2Y26         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    50.142    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         50.142    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                 39.556    

Slack (MET) :             39.558ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        11.305ns  (logic 0.828ns (7.324%)  route 10.477ns (92.676%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        1.626ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.377ns = ( 50.377 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.631    -0.853    uart/inst/upg_inst/upg_clk_i
    SLICE_X49Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.397 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          6.430     6.033    prgrom/upg_done_o
    SLICE_X59Y45         LUT5 (Prop_lut5_I3_O)        0.124     6.157 r  prgrom/ram_i_66/O
                         net (fo=1, routed)           0.797     6.954    prgrom/ram_i_66_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.078 r  prgrom/ram_i_49/O
                         net (fo=1, routed)           1.327     8.405    prgrom/ram_i_49_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I4_O)        0.124     8.529 r  prgrom/ram_i_2/O
                         net (fo=15, routed)          1.923    10.452    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/wea[0]
    RAMB36_X0Y12         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.908    48.942    mem/single_cycle_cpu_clk
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.100    49.042 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.334    50.377    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y12         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396    50.773    
                         clock uncertainty           -0.231    50.542    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    50.010    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         50.010    
                         arrival time                         -10.452    
  -------------------------------------------------------------------
                         slack                                 39.558    

Slack (MET) :             39.709ns  (required time - arrival time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk'  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (single_cycle_cpu_clk_cpuclk fall@50.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        11.026ns  (logic 0.828ns (7.510%)  route 10.198ns (92.490%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        1.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.249ns = ( 50.249 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.853ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.778    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.069    -4.291 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.710    -2.580    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.484 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         1.631    -0.853    uart/inst/upg_inst/upg_clk_i
    SLICE_X49Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.456    -0.397 r  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          6.430     6.033    prgrom/upg_done_o
    SLICE_X59Y45         LUT5 (Prop_lut5_I3_O)        0.124     6.157 r  prgrom/ram_i_66/O
                         net (fo=1, routed)           0.797     6.954    prgrom/ram_i_66_n_0
    SLICE_X59Y44         LUT6 (Prop_lut6_I0_O)        0.124     7.078 r  prgrom/ram_i_49/O
                         net (fo=1, routed)           1.327     8.405    prgrom/ram_i_49_n_0
    SLICE_X47Y55         LUT5 (Prop_lut5_I4_O)        0.124     8.529 r  prgrom/ram_i_2/O
                         net (fo=15, routed)          1.643    10.173    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/wea[0]
    RAMB36_X1Y12         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk fall edge)
                                                     50.000    50.000 f  
    Y18                                               0.000    50.000 f  ori_clk (IN)
                         net (fo=0)                   0.000    50.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    51.474 f  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    52.636    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.322    45.313 f  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.630    46.943    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    47.034 f  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.908    48.942    mem/single_cycle_cpu_clk
    SLICE_X47Y55         LUT4 (Prop_lut4_I0_O)        0.100    49.042 r  mem/ram_i_1/O
                         net (fo=32, routed)          1.206    50.249    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y12         RAMB36E1                                     r  mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.396    50.645    
                         clock uncertainty           -0.231    50.414    
    RAMB36_X1Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_WEA[0])
                                                     -0.532    49.882    mem/ram/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         49.882    
                         arrival time                         -10.173    
  -------------------------------------------------------------------
                         slack                                 39.709    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.474ns  (logic 0.188ns (7.600%)  route 2.286ns (92.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.508ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.411ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.563    -0.540    uart/inst/upg_inst/upg_clk_i
    SLICE_X49Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.399 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.320     0.921    prgrom/upg_done_o
    SLICE_X60Y47         LUT3 (Prop_lut3_I1_O)        0.047     0.968 r  prgrom/instmem_i_23/O
                         net (fo=4, routed)           0.966     1.934    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y8          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.100    -0.512    prgrom/single_cycle_cpu_clk
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.052    -0.460 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.871     0.411    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     0.969    
                         clock uncertainty            0.231     1.199    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.301     1.500    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.500    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.310ns  (logic 0.188ns (8.139%)  route 2.122ns (91.861%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.243ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.563    -0.540    uart/inst/upg_inst/upg_clk_i
    SLICE_X49Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.399 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.320     0.921    prgrom/upg_done_o
    SLICE_X60Y47         LUT3 (Prop_lut3_I1_O)        0.047     0.968 r  prgrom/instmem_i_23/O
                         net (fo=4, routed)           0.802     1.770    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y9          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.100    -0.512    prgrom/single_cycle_cpu_clk
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.052    -0.460 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.703     0.243    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     0.800    
                         clock uncertainty            0.231     1.031    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.301     1.332    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.332    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.754ns  (logic 0.186ns (6.754%)  route 2.568ns (93.246%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.504ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.563    -0.540    uart/inst/upg_inst/upg_clk_i
    SLICE_X49Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.399 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.316     0.917    prgrom/upg_done_o
    SLICE_X61Y47         LUT3 (Prop_lut3_I1_O)        0.045     0.962 r  prgrom/instmem_i_31/O
                         net (fo=4, routed)           1.252     2.214    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y5          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.100    -0.512    prgrom/single_cycle_cpu_clk
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.052    -0.460 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.964     0.504    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.061    
                         clock uncertainty            0.231     1.292    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.374     1.666    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           2.214    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.940ns  (logic 0.186ns (6.327%)  route 2.754ns (93.673%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.650ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.563    -0.540    uart/inst/upg_inst/upg_clk_i
    SLICE_X49Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.399 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.316     0.917    prgrom/upg_done_o
    SLICE_X61Y47         LUT3 (Prop_lut3_I1_O)        0.045     0.962 r  prgrom/instmem_i_31/O
                         net (fo=4, routed)           1.438     2.400    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y4          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.100    -0.512    prgrom/single_cycle_cpu_clk
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.052    -0.460 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          1.111     0.650    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.208    
                         clock uncertainty            0.231     1.438    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.374     1.812    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           2.400    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.647ns  (logic 0.188ns (7.102%)  route 2.459ns (92.898%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.490ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.393ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.563    -0.540    uart/inst/upg_inst/upg_clk_i
    SLICE_X49Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.399 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.320     0.921    prgrom/upg_done_o
    SLICE_X60Y47         LUT3 (Prop_lut3_I1_O)        0.047     0.968 r  prgrom/instmem_i_23/O
                         net (fo=4, routed)           1.140     2.107    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y7          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.100    -0.512    prgrom/single_cycle_cpu_clk
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.052    -0.460 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.854     0.393    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     0.951    
                         clock uncertainty            0.231     1.181    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.301     1.482    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.482    
                         arrival time                           2.107    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.641ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.188ns (6.872%)  route 2.548ns (93.128%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.563ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.466ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.563    -0.540    uart/inst/upg_inst/upg_clk_i
    SLICE_X49Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.399 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.320     0.921    prgrom/upg_done_o
    SLICE_X60Y47         LUT3 (Prop_lut3_I1_O)        0.047     0.968 r  prgrom/instmem_i_23/O
                         net (fo=4, routed)           1.228     2.196    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y8          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.100    -0.512    prgrom/single_cycle_cpu_clk
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.052    -0.460 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.926     0.466    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X2Y8          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.023    
                         clock uncertainty            0.231     1.254    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.301     1.555    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.641    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.941ns  (logic 0.186ns (6.324%)  route 2.755ns (93.676%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.504ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.563    -0.540    uart/inst/upg_inst/upg_clk_i
    SLICE_X49Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.399 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.320     0.921    prgrom/upg_done_o
    SLICE_X60Y47         LUT3 (Prop_lut3_I1_O)        0.045     0.966 r  prgrom/instmem_i_28/O
                         net (fo=4, routed)           1.436     2.401    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[6]
    RAMB36_X1Y5          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.100    -0.512    prgrom/single_cycle_cpu_clk
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.052    -0.460 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.964     0.504    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.061    
                         clock uncertainty            0.231     1.292    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[6])
                                                      0.374     1.666    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           2.401    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.756ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.634ns  (logic 0.185ns (7.024%)  route 2.449ns (92.976%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.340ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.243ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.563    -0.540    uart/inst/upg_inst/upg_clk_i
    SLICE_X49Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.399 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.789     1.390    prgrom/upg_done_o
    SLICE_X60Y47         LUT3 (Prop_lut3_I1_O)        0.044     1.434 r  prgrom/instmem_i_17/O
                         net (fo=4, routed)           0.660     2.094    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/dina[8]
    RAMB36_X1Y9          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.100    -0.512    prgrom/single_cycle_cpu_clk
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.052    -0.460 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.703     0.243    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clka
    RAMB36_X1Y9          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     0.800    
                         clock uncertainty            0.231     1.031    
    RAMB36_X1Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                      0.308     1.339    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.339    
                         arrival time                           2.094    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.901ns  (logic 0.185ns (6.377%)  route 2.716ns (93.623%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.504ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.563    -0.540    uart/inst/upg_inst/upg_clk_i
    SLICE_X49Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.399 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.607     1.208    prgrom/upg_done_o
    SLICE_X62Y46         LUT3 (Prop_lut3_I1_O)        0.044     1.252 r  prgrom/instmem_i_32/O
                         net (fo=4, routed)           1.109     2.361    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y5          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.100    -0.512    prgrom/single_cycle_cpu_clk
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.052    -0.460 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.964     0.504    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.061    
                         clock uncertainty            0.231     1.292    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[2])
                                                      0.301     1.593    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.593    
                         arrival time                           2.361    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.771ns  (arrival time - required time)
  Source:                 uart/inst/upg_inst/upg_done_o_reg/C
                            (rising edge-triggered cell FDCE clocked by uart_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by single_cycle_cpu_clk_cpuclk  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             single_cycle_cpu_clk_cpuclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (single_cycle_cpu_clk_cpuclk rise@0.000ns - uart_clk_cpuclk rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 0.186ns (6.392%)  route 2.724ns (93.608%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.601ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.504ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.231ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.210ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock uart_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.375    -1.623 r  cpuclk/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.495    -1.128    cpuclk/inst/uart_clk_cpuclk
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.102 r  cpuclk/inst/clkout2_buf/O
                         net (fo=188, routed)         0.563    -0.540    uart/inst/upg_inst/upg_clk_i
    SLICE_X49Y58         FDCE                                         r  uart/inst/upg_inst/upg_done_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.399 f  uart/inst/upg_inst/upg_done_o_reg/Q
                         net (fo=97, routed)          1.316     0.917    prgrom/upg_done_o
    SLICE_X61Y47         LUT3 (Prop_lut3_I1_O)        0.045     0.962 r  prgrom/instmem_i_30/O
                         net (fo=4, routed)           1.408     2.370    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/dina[4]
    RAMB36_X1Y5          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock single_cycle_cpu_clk_cpuclk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  ori_clk (IN)
                         net (fo=0)                   0.000     0.000    cpuclk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  cpuclk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.981    cpuclk/inst/clk_in1_cpuclk
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.161    -2.180 r  cpuclk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.540    -1.641    cpuclk/inst/single_cycle_cpu_clk_cpuclk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.612 r  cpuclk/inst/clkout1_buf/O
                         net (fo=1128, routed)        1.100    -0.512    prgrom/single_cycle_cpu_clk
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.052    -0.460 r  prgrom/instmem_i_1/O
                         net (fo=32, routed)          0.964     0.504    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.557     1.061    
                         clock uncertainty            0.231     1.292    
    RAMB36_X1Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.307     1.599    prgrom/instmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           2.370    
  -------------------------------------------------------------------
                         slack                                  0.771    





