// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module correlator (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        phaseClass_V,
        cor_phaseClass15i_V_15,
        cor_phaseClass15q_V_15,
        cor_phaseClass15i_V_14,
        cor_phaseClass15q_V_14,
        cor_phaseClass15i_V_13,
        cor_phaseClass15q_V_13,
        cor_phaseClass15i_V_12,
        cor_phaseClass15q_V_12,
        cor_phaseClass15i_V_11,
        cor_phaseClass15q_V_11,
        cor_phaseClass15i_V_10,
        cor_phaseClass15q_V_10,
        cor_phaseClass15i_V_9,
        cor_phaseClass15q_V_9,
        cor_phaseClass15i_V_8,
        cor_phaseClass15q_V_8,
        cor_phaseClass15i_V_7,
        cor_phaseClass15q_V_7,
        cor_phaseClass15i_V_6,
        cor_phaseClass15q_V_6,
        cor_phaseClass15i_V_5,
        cor_phaseClass15q_V_5,
        cor_phaseClass15i_V_4,
        cor_phaseClass15q_V_4,
        cor_phaseClass15i_V_3,
        cor_phaseClass15q_V_3,
        cor_phaseClass15i_V_2,
        cor_phaseClass15q_V_2,
        cor_phaseClass15i_V_1,
        cor_phaseClass15q_V_1,
        cor_phaseClass15i_V_s,
        cor_phaseClass15q_V_s,
        cor_phaseClass14i_V_15,
        cor_phaseClass14q_V_15,
        cor_phaseClass14i_V_14,
        cor_phaseClass14q_V_14,
        cor_phaseClass14i_V_13,
        cor_phaseClass14q_V_13,
        cor_phaseClass14i_V_12,
        cor_phaseClass14q_V_12,
        cor_phaseClass14i_V_11,
        cor_phaseClass14q_V_11,
        cor_phaseClass14i_V_10,
        cor_phaseClass14q_V_10,
        cor_phaseClass14i_V_9,
        cor_phaseClass14q_V_9,
        cor_phaseClass14i_V_8,
        cor_phaseClass14q_V_8,
        cor_phaseClass14i_V_7,
        cor_phaseClass14q_V_7,
        cor_phaseClass14i_V_6,
        cor_phaseClass14q_V_6,
        cor_phaseClass14i_V_5,
        cor_phaseClass14q_V_5,
        cor_phaseClass14i_V_4,
        cor_phaseClass14q_V_4,
        cor_phaseClass14i_V_3,
        cor_phaseClass14q_V_3,
        cor_phaseClass14i_V_2,
        cor_phaseClass14q_V_2,
        cor_phaseClass14i_V_1,
        cor_phaseClass14q_V_1,
        cor_phaseClass14i_V_s,
        cor_phaseClass14q_V_s,
        cor_phaseClass13i_V_15,
        cor_phaseClass13q_V_15,
        cor_phaseClass13i_V_14,
        cor_phaseClass13q_V_14,
        cor_phaseClass13i_V_13,
        cor_phaseClass13q_V_13,
        cor_phaseClass13i_V_12,
        cor_phaseClass13q_V_12,
        cor_phaseClass13i_V_11,
        cor_phaseClass13q_V_11,
        cor_phaseClass13i_V_10,
        cor_phaseClass13q_V_10,
        cor_phaseClass13i_V_9,
        cor_phaseClass13q_V_9,
        cor_phaseClass13i_V_8,
        cor_phaseClass13q_V_8,
        cor_phaseClass13i_V_7,
        cor_phaseClass13q_V_7,
        cor_phaseClass13i_V_6,
        cor_phaseClass13q_V_6,
        cor_phaseClass13i_V_5,
        cor_phaseClass13q_V_5,
        cor_phaseClass13i_V_4,
        cor_phaseClass13q_V_4,
        cor_phaseClass13i_V_3,
        cor_phaseClass13q_V_3,
        cor_phaseClass13i_V_2,
        cor_phaseClass13q_V_2,
        cor_phaseClass13i_V_1,
        cor_phaseClass13q_V_1,
        cor_phaseClass13i_V_s,
        cor_phaseClass13q_V_s,
        cor_phaseClass12i_V_15,
        cor_phaseClass12q_V_15,
        cor_phaseClass12i_V_14,
        cor_phaseClass12q_V_14,
        cor_phaseClass12i_V_13,
        cor_phaseClass12q_V_13,
        cor_phaseClass12i_V_12,
        cor_phaseClass12q_V_12,
        cor_phaseClass12i_V_11,
        cor_phaseClass12q_V_11,
        cor_phaseClass12i_V_10,
        cor_phaseClass12q_V_10,
        cor_phaseClass12i_V_9,
        cor_phaseClass12q_V_9,
        cor_phaseClass12i_V_8,
        cor_phaseClass12q_V_8,
        cor_phaseClass12i_V_7,
        cor_phaseClass12q_V_7,
        cor_phaseClass12i_V_6,
        cor_phaseClass12q_V_6,
        cor_phaseClass12i_V_5,
        cor_phaseClass12q_V_5,
        cor_phaseClass12i_V_4,
        cor_phaseClass12q_V_4,
        cor_phaseClass12i_V_3,
        cor_phaseClass12q_V_3,
        cor_phaseClass12i_V_2,
        cor_phaseClass12q_V_2,
        cor_phaseClass12i_V_1,
        cor_phaseClass12q_V_1,
        cor_phaseClass12i_V_s,
        cor_phaseClass12q_V_s,
        cor_phaseClass11i_V_15,
        cor_phaseClass11q_V_15,
        cor_phaseClass11i_V_14,
        cor_phaseClass11q_V_14,
        cor_phaseClass11i_V_13,
        cor_phaseClass11q_V_13,
        cor_phaseClass11i_V_12,
        cor_phaseClass11q_V_12,
        cor_phaseClass11i_V_11,
        cor_phaseClass11q_V_11,
        cor_phaseClass11i_V_10,
        cor_phaseClass11q_V_10,
        cor_phaseClass11i_V_9,
        cor_phaseClass11q_V_9,
        cor_phaseClass11i_V_8,
        cor_phaseClass11q_V_8,
        cor_phaseClass11i_V_7,
        cor_phaseClass11q_V_7,
        cor_phaseClass11i_V_6,
        cor_phaseClass11q_V_6,
        cor_phaseClass11i_V_5,
        cor_phaseClass11q_V_5,
        cor_phaseClass11i_V_4,
        cor_phaseClass11q_V_4,
        cor_phaseClass11i_V_3,
        cor_phaseClass11q_V_3,
        cor_phaseClass11i_V_2,
        cor_phaseClass11q_V_2,
        cor_phaseClass11i_V_1,
        cor_phaseClass11q_V_1,
        cor_phaseClass11i_V_s,
        cor_phaseClass11q_V_s,
        cor_phaseClass10i_V_15,
        cor_phaseClass10q_V_15,
        cor_phaseClass10i_V_14,
        cor_phaseClass10q_V_14,
        cor_phaseClass10i_V_13,
        cor_phaseClass10q_V_13,
        cor_phaseClass10i_V_12,
        cor_phaseClass10q_V_12,
        cor_phaseClass10i_V_11,
        cor_phaseClass10q_V_11,
        cor_phaseClass10i_V_10,
        cor_phaseClass10q_V_10,
        cor_phaseClass10i_V_9,
        cor_phaseClass10q_V_9,
        cor_phaseClass10i_V_8,
        cor_phaseClass10q_V_8,
        cor_phaseClass10i_V_7,
        cor_phaseClass10q_V_7,
        cor_phaseClass10i_V_6,
        cor_phaseClass10q_V_6,
        cor_phaseClass10i_V_5,
        cor_phaseClass10q_V_5,
        cor_phaseClass10i_V_4,
        cor_phaseClass10q_V_4,
        cor_phaseClass10i_V_3,
        cor_phaseClass10q_V_3,
        cor_phaseClass10i_V_2,
        cor_phaseClass10q_V_2,
        cor_phaseClass10i_V_1,
        cor_phaseClass10q_V_1,
        cor_phaseClass10i_V_s,
        cor_phaseClass10q_V_s,
        cor_phaseClass9i_V_15,
        cor_phaseClass9q_V_15,
        cor_phaseClass9i_V_14,
        cor_phaseClass9q_V_14,
        cor_phaseClass9i_V_13,
        cor_phaseClass9q_V_13,
        cor_phaseClass9i_V_12,
        cor_phaseClass9q_V_12,
        cor_phaseClass9i_V_11,
        cor_phaseClass9q_V_11,
        cor_phaseClass9i_V_10,
        cor_phaseClass9q_V_10,
        cor_phaseClass9i_V_9,
        cor_phaseClass9q_V_9,
        cor_phaseClass9i_V_8,
        cor_phaseClass9q_V_8,
        cor_phaseClass9i_V_7,
        cor_phaseClass9q_V_7,
        cor_phaseClass9i_V_6,
        cor_phaseClass9q_V_6,
        cor_phaseClass9i_V_5,
        cor_phaseClass9q_V_5,
        cor_phaseClass9i_V_4,
        cor_phaseClass9q_V_4,
        cor_phaseClass9i_V_3,
        cor_phaseClass9q_V_3,
        cor_phaseClass9i_V_2,
        cor_phaseClass9q_V_2,
        cor_phaseClass9i_V_1,
        cor_phaseClass9q_V_1,
        cor_phaseClass9i_V_0,
        cor_phaseClass9q_V_0,
        cor_phaseClass8i_V_15,
        cor_phaseClass8q_V_15,
        cor_phaseClass8i_V_14,
        cor_phaseClass8q_V_14,
        cor_phaseClass8i_V_13,
        cor_phaseClass8q_V_13,
        cor_phaseClass8i_V_12,
        cor_phaseClass8q_V_12,
        cor_phaseClass8i_V_11,
        cor_phaseClass8q_V_11,
        cor_phaseClass8i_V_10,
        cor_phaseClass8q_V_10,
        cor_phaseClass8i_V_9,
        cor_phaseClass8q_V_9,
        cor_phaseClass8i_V_8,
        cor_phaseClass8q_V_8,
        cor_phaseClass8i_V_7,
        cor_phaseClass8q_V_7,
        cor_phaseClass8i_V_6,
        cor_phaseClass8q_V_6,
        cor_phaseClass8i_V_5,
        cor_phaseClass8q_V_5,
        cor_phaseClass8i_V_4,
        cor_phaseClass8q_V_4,
        cor_phaseClass8i_V_3,
        cor_phaseClass8q_V_3,
        cor_phaseClass8i_V_2,
        cor_phaseClass8q_V_2,
        cor_phaseClass8i_V_1,
        cor_phaseClass8q_V_1,
        cor_phaseClass8i_V_0,
        cor_phaseClass8q_V_0,
        cor_phaseClass7i_V_15,
        cor_phaseClass7q_V_15,
        cor_phaseClass7i_V_14,
        cor_phaseClass7q_V_14,
        cor_phaseClass7i_V_13,
        cor_phaseClass7q_V_13,
        cor_phaseClass7i_V_12,
        cor_phaseClass7q_V_12,
        cor_phaseClass7i_V_11,
        cor_phaseClass7q_V_11,
        cor_phaseClass7i_V_10,
        cor_phaseClass7q_V_10,
        cor_phaseClass7i_V_9,
        cor_phaseClass7q_V_9,
        cor_phaseClass7i_V_8,
        cor_phaseClass7q_V_8,
        cor_phaseClass7i_V_7,
        cor_phaseClass7q_V_7,
        cor_phaseClass7i_V_6,
        cor_phaseClass7q_V_6,
        cor_phaseClass7i_V_5,
        cor_phaseClass7q_V_5,
        cor_phaseClass7i_V_4,
        cor_phaseClass7q_V_4,
        cor_phaseClass7i_V_3,
        cor_phaseClass7q_V_3,
        cor_phaseClass7i_V_2,
        cor_phaseClass7q_V_2,
        cor_phaseClass7i_V_1,
        cor_phaseClass7q_V_1,
        cor_phaseClass7i_V_0,
        cor_phaseClass7q_V_0,
        cor_phaseClass6i_V_15,
        cor_phaseClass6q_V_15,
        cor_phaseClass6i_V_14,
        cor_phaseClass6q_V_14,
        cor_phaseClass6i_V_13,
        cor_phaseClass6q_V_13,
        cor_phaseClass6i_V_12,
        cor_phaseClass6q_V_12,
        cor_phaseClass6i_V_11,
        cor_phaseClass6q_V_11,
        cor_phaseClass6i_V_10,
        cor_phaseClass6q_V_10,
        cor_phaseClass6i_V_9,
        cor_phaseClass6q_V_9,
        cor_phaseClass6i_V_8,
        cor_phaseClass6q_V_8,
        cor_phaseClass6i_V_7,
        cor_phaseClass6q_V_7,
        cor_phaseClass6i_V_6,
        cor_phaseClass6q_V_6,
        cor_phaseClass6i_V_5,
        cor_phaseClass6q_V_5,
        cor_phaseClass6i_V_4,
        cor_phaseClass6q_V_4,
        cor_phaseClass6i_V_3,
        cor_phaseClass6q_V_3,
        cor_phaseClass6i_V_2,
        cor_phaseClass6q_V_2,
        cor_phaseClass6i_V_1,
        cor_phaseClass6q_V_1,
        cor_phaseClass6i_V_0,
        cor_phaseClass6q_V_0,
        cor_phaseClass5i_V_15,
        cor_phaseClass5q_V_15,
        cor_phaseClass5i_V_14,
        cor_phaseClass5q_V_14,
        cor_phaseClass5i_V_13,
        cor_phaseClass5q_V_13,
        cor_phaseClass5i_V_12,
        cor_phaseClass5q_V_12,
        cor_phaseClass5i_V_11,
        cor_phaseClass5q_V_11,
        cor_phaseClass5i_V_10,
        cor_phaseClass5q_V_10,
        cor_phaseClass5i_V_9,
        cor_phaseClass5q_V_9,
        cor_phaseClass5i_V_8,
        cor_phaseClass5q_V_8,
        cor_phaseClass5i_V_7,
        cor_phaseClass5q_V_7,
        cor_phaseClass5i_V_6,
        cor_phaseClass5q_V_6,
        cor_phaseClass5i_V_5,
        cor_phaseClass5q_V_5,
        cor_phaseClass5i_V_4,
        cor_phaseClass5q_V_4,
        cor_phaseClass5i_V_3,
        cor_phaseClass5q_V_3,
        cor_phaseClass5i_V_2,
        cor_phaseClass5q_V_2,
        cor_phaseClass5i_V_1,
        cor_phaseClass5q_V_1,
        cor_phaseClass5i_V_0,
        cor_phaseClass5q_V_0,
        cor_phaseClass4i_V_15,
        cor_phaseClass4q_V_15,
        cor_phaseClass4i_V_14,
        cor_phaseClass4q_V_14,
        cor_phaseClass4i_V_13,
        cor_phaseClass4q_V_13,
        cor_phaseClass4i_V_12,
        cor_phaseClass4q_V_12,
        cor_phaseClass4i_V_11,
        cor_phaseClass4q_V_11,
        cor_phaseClass4i_V_10,
        cor_phaseClass4q_V_10,
        cor_phaseClass4i_V_9,
        cor_phaseClass4q_V_9,
        cor_phaseClass4i_V_8,
        cor_phaseClass4q_V_8,
        cor_phaseClass4i_V_7,
        cor_phaseClass4q_V_7,
        cor_phaseClass4i_V_6,
        cor_phaseClass4q_V_6,
        cor_phaseClass4i_V_5,
        cor_phaseClass4q_V_5,
        cor_phaseClass4i_V_4,
        cor_phaseClass4q_V_4,
        cor_phaseClass4i_V_3,
        cor_phaseClass4q_V_3,
        cor_phaseClass4i_V_2,
        cor_phaseClass4q_V_2,
        cor_phaseClass4i_V_1,
        cor_phaseClass4q_V_1,
        cor_phaseClass4i_V_0,
        cor_phaseClass4q_V_0,
        cor_phaseClass3i_V_15,
        cor_phaseClass3q_V_15,
        cor_phaseClass3i_V_14,
        cor_phaseClass3q_V_14,
        cor_phaseClass3i_V_13,
        cor_phaseClass3q_V_13,
        cor_phaseClass3i_V_12,
        cor_phaseClass3q_V_12,
        cor_phaseClass3i_V_11,
        cor_phaseClass3q_V_11,
        cor_phaseClass3i_V_10,
        cor_phaseClass3q_V_10,
        cor_phaseClass3i_V_9,
        cor_phaseClass3q_V_9,
        cor_phaseClass3i_V_8,
        cor_phaseClass3q_V_8,
        cor_phaseClass3i_V_7,
        cor_phaseClass3q_V_7,
        cor_phaseClass3i_V_6,
        cor_phaseClass3q_V_6,
        cor_phaseClass3i_V_5,
        cor_phaseClass3q_V_5,
        cor_phaseClass3i_V_4,
        cor_phaseClass3q_V_4,
        cor_phaseClass3i_V_3,
        cor_phaseClass3q_V_3,
        cor_phaseClass3i_V_2,
        cor_phaseClass3q_V_2,
        cor_phaseClass3i_V_1,
        cor_phaseClass3q_V_1,
        cor_phaseClass3i_V_0,
        cor_phaseClass3q_V_0,
        cor_phaseClass2i_V_15,
        cor_phaseClass2q_V_15,
        cor_phaseClass2i_V_14,
        cor_phaseClass2q_V_14,
        cor_phaseClass2i_V_13,
        cor_phaseClass2q_V_13,
        cor_phaseClass2i_V_12,
        cor_phaseClass2q_V_12,
        cor_phaseClass2i_V_11,
        cor_phaseClass2q_V_11,
        cor_phaseClass2i_V_10,
        cor_phaseClass2q_V_10,
        cor_phaseClass2i_V_9,
        cor_phaseClass2q_V_9,
        cor_phaseClass2i_V_8,
        cor_phaseClass2q_V_8,
        cor_phaseClass2i_V_7,
        cor_phaseClass2q_V_7,
        cor_phaseClass2i_V_6,
        cor_phaseClass2q_V_6,
        cor_phaseClass2i_V_5,
        cor_phaseClass2q_V_5,
        cor_phaseClass2i_V_4,
        cor_phaseClass2q_V_4,
        cor_phaseClass2i_V_3,
        cor_phaseClass2q_V_3,
        cor_phaseClass2i_V_2,
        cor_phaseClass2q_V_2,
        cor_phaseClass2i_V_1,
        cor_phaseClass2q_V_1,
        cor_phaseClass2i_V_0,
        cor_phaseClass2q_V_0,
        cor_phaseClass1i_V_15,
        cor_phaseClass1q_V_15,
        cor_phaseClass1i_V_14,
        cor_phaseClass1q_V_14,
        cor_phaseClass1i_V_13,
        cor_phaseClass1q_V_13,
        cor_phaseClass1i_V_12,
        cor_phaseClass1q_V_12,
        cor_phaseClass1i_V_11,
        cor_phaseClass1q_V_11,
        cor_phaseClass1i_V_10,
        cor_phaseClass1q_V_10,
        cor_phaseClass1i_V_9,
        cor_phaseClass1q_V_9,
        cor_phaseClass1i_V_8,
        cor_phaseClass1q_V_8,
        cor_phaseClass1i_V_7,
        cor_phaseClass1q_V_7,
        cor_phaseClass1i_V_6,
        cor_phaseClass1q_V_6,
        cor_phaseClass1i_V_5,
        cor_phaseClass1q_V_5,
        cor_phaseClass1i_V_4,
        cor_phaseClass1q_V_4,
        cor_phaseClass1i_V_3,
        cor_phaseClass1q_V_3,
        cor_phaseClass1i_V_2,
        cor_phaseClass1q_V_2,
        cor_phaseClass1i_V_1,
        cor_phaseClass1q_V_1,
        cor_phaseClass1i_V_0,
        cor_phaseClass1q_V_0,
        cor_phaseClass0i_V_15,
        cor_phaseClass0q_V_15,
        cor_phaseClass0i_V_14,
        cor_phaseClass0q_V_14,
        cor_phaseClass0i_V_13,
        cor_phaseClass0q_V_13,
        cor_phaseClass0i_V_12,
        cor_phaseClass0q_V_12,
        cor_phaseClass0i_V_11,
        cor_phaseClass0q_V_11,
        cor_phaseClass0i_V_10,
        cor_phaseClass0q_V_10,
        cor_phaseClass0i_V_9,
        cor_phaseClass0q_V_9,
        cor_phaseClass0i_V_8,
        cor_phaseClass0q_V_8,
        cor_phaseClass0i_V_7,
        cor_phaseClass0q_V_7,
        cor_phaseClass0i_V_6,
        cor_phaseClass0q_V_6,
        cor_phaseClass0i_V_5,
        cor_phaseClass0q_V_5,
        cor_phaseClass0i_V_4,
        cor_phaseClass0q_V_4,
        cor_phaseClass0i_V_3,
        cor_phaseClass0q_V_3,
        cor_phaseClass0i_V_2,
        cor_phaseClass0q_V_2,
        cor_phaseClass0i_V_1,
        cor_phaseClass0q_V_1,
        cor_phaseClass0i_V_0,
        cor_phaseClass0q_V_0,
        ap_return
);

parameter    ap_ST_fsm_state1 = 7'd1;
parameter    ap_ST_fsm_state2 = 7'd2;
parameter    ap_ST_fsm_state3 = 7'd4;
parameter    ap_ST_fsm_state4 = 7'd8;
parameter    ap_ST_fsm_state5 = 7'd16;
parameter    ap_ST_fsm_state6 = 7'd32;
parameter    ap_ST_fsm_state7 = 7'd64;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [3:0] phaseClass_V;
input  [15:0] cor_phaseClass15i_V_15;
input  [15:0] cor_phaseClass15q_V_15;
input  [15:0] cor_phaseClass15i_V_14;
input  [15:0] cor_phaseClass15q_V_14;
input  [15:0] cor_phaseClass15i_V_13;
input  [15:0] cor_phaseClass15q_V_13;
input  [15:0] cor_phaseClass15i_V_12;
input  [15:0] cor_phaseClass15q_V_12;
input  [15:0] cor_phaseClass15i_V_11;
input  [15:0] cor_phaseClass15q_V_11;
input  [15:0] cor_phaseClass15i_V_10;
input  [15:0] cor_phaseClass15q_V_10;
input  [15:0] cor_phaseClass15i_V_9;
input  [15:0] cor_phaseClass15q_V_9;
input  [15:0] cor_phaseClass15i_V_8;
input  [15:0] cor_phaseClass15q_V_8;
input  [15:0] cor_phaseClass15i_V_7;
input  [15:0] cor_phaseClass15q_V_7;
input  [15:0] cor_phaseClass15i_V_6;
input  [15:0] cor_phaseClass15q_V_6;
input  [15:0] cor_phaseClass15i_V_5;
input  [15:0] cor_phaseClass15q_V_5;
input  [15:0] cor_phaseClass15i_V_4;
input  [15:0] cor_phaseClass15q_V_4;
input  [15:0] cor_phaseClass15i_V_3;
input  [15:0] cor_phaseClass15q_V_3;
input  [15:0] cor_phaseClass15i_V_2;
input  [15:0] cor_phaseClass15q_V_2;
input  [15:0] cor_phaseClass15i_V_1;
input  [15:0] cor_phaseClass15q_V_1;
input  [15:0] cor_phaseClass15i_V_s;
input  [15:0] cor_phaseClass15q_V_s;
input  [15:0] cor_phaseClass14i_V_15;
input  [15:0] cor_phaseClass14q_V_15;
input  [15:0] cor_phaseClass14i_V_14;
input  [15:0] cor_phaseClass14q_V_14;
input  [15:0] cor_phaseClass14i_V_13;
input  [15:0] cor_phaseClass14q_V_13;
input  [15:0] cor_phaseClass14i_V_12;
input  [15:0] cor_phaseClass14q_V_12;
input  [15:0] cor_phaseClass14i_V_11;
input  [15:0] cor_phaseClass14q_V_11;
input  [15:0] cor_phaseClass14i_V_10;
input  [15:0] cor_phaseClass14q_V_10;
input  [15:0] cor_phaseClass14i_V_9;
input  [15:0] cor_phaseClass14q_V_9;
input  [15:0] cor_phaseClass14i_V_8;
input  [15:0] cor_phaseClass14q_V_8;
input  [15:0] cor_phaseClass14i_V_7;
input  [15:0] cor_phaseClass14q_V_7;
input  [15:0] cor_phaseClass14i_V_6;
input  [15:0] cor_phaseClass14q_V_6;
input  [15:0] cor_phaseClass14i_V_5;
input  [15:0] cor_phaseClass14q_V_5;
input  [15:0] cor_phaseClass14i_V_4;
input  [15:0] cor_phaseClass14q_V_4;
input  [15:0] cor_phaseClass14i_V_3;
input  [15:0] cor_phaseClass14q_V_3;
input  [15:0] cor_phaseClass14i_V_2;
input  [15:0] cor_phaseClass14q_V_2;
input  [15:0] cor_phaseClass14i_V_1;
input  [15:0] cor_phaseClass14q_V_1;
input  [15:0] cor_phaseClass14i_V_s;
input  [15:0] cor_phaseClass14q_V_s;
input  [15:0] cor_phaseClass13i_V_15;
input  [15:0] cor_phaseClass13q_V_15;
input  [15:0] cor_phaseClass13i_V_14;
input  [15:0] cor_phaseClass13q_V_14;
input  [15:0] cor_phaseClass13i_V_13;
input  [15:0] cor_phaseClass13q_V_13;
input  [15:0] cor_phaseClass13i_V_12;
input  [15:0] cor_phaseClass13q_V_12;
input  [15:0] cor_phaseClass13i_V_11;
input  [15:0] cor_phaseClass13q_V_11;
input  [15:0] cor_phaseClass13i_V_10;
input  [15:0] cor_phaseClass13q_V_10;
input  [15:0] cor_phaseClass13i_V_9;
input  [15:0] cor_phaseClass13q_V_9;
input  [15:0] cor_phaseClass13i_V_8;
input  [15:0] cor_phaseClass13q_V_8;
input  [15:0] cor_phaseClass13i_V_7;
input  [15:0] cor_phaseClass13q_V_7;
input  [15:0] cor_phaseClass13i_V_6;
input  [15:0] cor_phaseClass13q_V_6;
input  [15:0] cor_phaseClass13i_V_5;
input  [15:0] cor_phaseClass13q_V_5;
input  [15:0] cor_phaseClass13i_V_4;
input  [15:0] cor_phaseClass13q_V_4;
input  [15:0] cor_phaseClass13i_V_3;
input  [15:0] cor_phaseClass13q_V_3;
input  [15:0] cor_phaseClass13i_V_2;
input  [15:0] cor_phaseClass13q_V_2;
input  [15:0] cor_phaseClass13i_V_1;
input  [15:0] cor_phaseClass13q_V_1;
input  [15:0] cor_phaseClass13i_V_s;
input  [15:0] cor_phaseClass13q_V_s;
input  [15:0] cor_phaseClass12i_V_15;
input  [15:0] cor_phaseClass12q_V_15;
input  [15:0] cor_phaseClass12i_V_14;
input  [15:0] cor_phaseClass12q_V_14;
input  [15:0] cor_phaseClass12i_V_13;
input  [15:0] cor_phaseClass12q_V_13;
input  [15:0] cor_phaseClass12i_V_12;
input  [15:0] cor_phaseClass12q_V_12;
input  [15:0] cor_phaseClass12i_V_11;
input  [15:0] cor_phaseClass12q_V_11;
input  [15:0] cor_phaseClass12i_V_10;
input  [15:0] cor_phaseClass12q_V_10;
input  [15:0] cor_phaseClass12i_V_9;
input  [15:0] cor_phaseClass12q_V_9;
input  [15:0] cor_phaseClass12i_V_8;
input  [15:0] cor_phaseClass12q_V_8;
input  [15:0] cor_phaseClass12i_V_7;
input  [15:0] cor_phaseClass12q_V_7;
input  [15:0] cor_phaseClass12i_V_6;
input  [15:0] cor_phaseClass12q_V_6;
input  [15:0] cor_phaseClass12i_V_5;
input  [15:0] cor_phaseClass12q_V_5;
input  [15:0] cor_phaseClass12i_V_4;
input  [15:0] cor_phaseClass12q_V_4;
input  [15:0] cor_phaseClass12i_V_3;
input  [15:0] cor_phaseClass12q_V_3;
input  [15:0] cor_phaseClass12i_V_2;
input  [15:0] cor_phaseClass12q_V_2;
input  [15:0] cor_phaseClass12i_V_1;
input  [15:0] cor_phaseClass12q_V_1;
input  [15:0] cor_phaseClass12i_V_s;
input  [15:0] cor_phaseClass12q_V_s;
input  [15:0] cor_phaseClass11i_V_15;
input  [15:0] cor_phaseClass11q_V_15;
input  [15:0] cor_phaseClass11i_V_14;
input  [15:0] cor_phaseClass11q_V_14;
input  [15:0] cor_phaseClass11i_V_13;
input  [15:0] cor_phaseClass11q_V_13;
input  [15:0] cor_phaseClass11i_V_12;
input  [15:0] cor_phaseClass11q_V_12;
input  [15:0] cor_phaseClass11i_V_11;
input  [15:0] cor_phaseClass11q_V_11;
input  [15:0] cor_phaseClass11i_V_10;
input  [15:0] cor_phaseClass11q_V_10;
input  [15:0] cor_phaseClass11i_V_9;
input  [15:0] cor_phaseClass11q_V_9;
input  [15:0] cor_phaseClass11i_V_8;
input  [15:0] cor_phaseClass11q_V_8;
input  [15:0] cor_phaseClass11i_V_7;
input  [15:0] cor_phaseClass11q_V_7;
input  [15:0] cor_phaseClass11i_V_6;
input  [15:0] cor_phaseClass11q_V_6;
input  [15:0] cor_phaseClass11i_V_5;
input  [15:0] cor_phaseClass11q_V_5;
input  [15:0] cor_phaseClass11i_V_4;
input  [15:0] cor_phaseClass11q_V_4;
input  [15:0] cor_phaseClass11i_V_3;
input  [15:0] cor_phaseClass11q_V_3;
input  [15:0] cor_phaseClass11i_V_2;
input  [15:0] cor_phaseClass11q_V_2;
input  [15:0] cor_phaseClass11i_V_1;
input  [15:0] cor_phaseClass11q_V_1;
input  [15:0] cor_phaseClass11i_V_s;
input  [15:0] cor_phaseClass11q_V_s;
input  [15:0] cor_phaseClass10i_V_15;
input  [15:0] cor_phaseClass10q_V_15;
input  [15:0] cor_phaseClass10i_V_14;
input  [15:0] cor_phaseClass10q_V_14;
input  [15:0] cor_phaseClass10i_V_13;
input  [15:0] cor_phaseClass10q_V_13;
input  [15:0] cor_phaseClass10i_V_12;
input  [15:0] cor_phaseClass10q_V_12;
input  [15:0] cor_phaseClass10i_V_11;
input  [15:0] cor_phaseClass10q_V_11;
input  [15:0] cor_phaseClass10i_V_10;
input  [15:0] cor_phaseClass10q_V_10;
input  [15:0] cor_phaseClass10i_V_9;
input  [15:0] cor_phaseClass10q_V_9;
input  [15:0] cor_phaseClass10i_V_8;
input  [15:0] cor_phaseClass10q_V_8;
input  [15:0] cor_phaseClass10i_V_7;
input  [15:0] cor_phaseClass10q_V_7;
input  [15:0] cor_phaseClass10i_V_6;
input  [15:0] cor_phaseClass10q_V_6;
input  [15:0] cor_phaseClass10i_V_5;
input  [15:0] cor_phaseClass10q_V_5;
input  [15:0] cor_phaseClass10i_V_4;
input  [15:0] cor_phaseClass10q_V_4;
input  [15:0] cor_phaseClass10i_V_3;
input  [15:0] cor_phaseClass10q_V_3;
input  [15:0] cor_phaseClass10i_V_2;
input  [15:0] cor_phaseClass10q_V_2;
input  [15:0] cor_phaseClass10i_V_1;
input  [15:0] cor_phaseClass10q_V_1;
input  [15:0] cor_phaseClass10i_V_s;
input  [15:0] cor_phaseClass10q_V_s;
input  [15:0] cor_phaseClass9i_V_15;
input  [15:0] cor_phaseClass9q_V_15;
input  [15:0] cor_phaseClass9i_V_14;
input  [15:0] cor_phaseClass9q_V_14;
input  [15:0] cor_phaseClass9i_V_13;
input  [15:0] cor_phaseClass9q_V_13;
input  [15:0] cor_phaseClass9i_V_12;
input  [15:0] cor_phaseClass9q_V_12;
input  [15:0] cor_phaseClass9i_V_11;
input  [15:0] cor_phaseClass9q_V_11;
input  [15:0] cor_phaseClass9i_V_10;
input  [15:0] cor_phaseClass9q_V_10;
input  [15:0] cor_phaseClass9i_V_9;
input  [15:0] cor_phaseClass9q_V_9;
input  [15:0] cor_phaseClass9i_V_8;
input  [15:0] cor_phaseClass9q_V_8;
input  [15:0] cor_phaseClass9i_V_7;
input  [15:0] cor_phaseClass9q_V_7;
input  [15:0] cor_phaseClass9i_V_6;
input  [15:0] cor_phaseClass9q_V_6;
input  [15:0] cor_phaseClass9i_V_5;
input  [15:0] cor_phaseClass9q_V_5;
input  [15:0] cor_phaseClass9i_V_4;
input  [15:0] cor_phaseClass9q_V_4;
input  [15:0] cor_phaseClass9i_V_3;
input  [15:0] cor_phaseClass9q_V_3;
input  [15:0] cor_phaseClass9i_V_2;
input  [15:0] cor_phaseClass9q_V_2;
input  [15:0] cor_phaseClass9i_V_1;
input  [15:0] cor_phaseClass9q_V_1;
input  [15:0] cor_phaseClass9i_V_0;
input  [15:0] cor_phaseClass9q_V_0;
input  [15:0] cor_phaseClass8i_V_15;
input  [15:0] cor_phaseClass8q_V_15;
input  [15:0] cor_phaseClass8i_V_14;
input  [15:0] cor_phaseClass8q_V_14;
input  [15:0] cor_phaseClass8i_V_13;
input  [15:0] cor_phaseClass8q_V_13;
input  [15:0] cor_phaseClass8i_V_12;
input  [15:0] cor_phaseClass8q_V_12;
input  [15:0] cor_phaseClass8i_V_11;
input  [15:0] cor_phaseClass8q_V_11;
input  [15:0] cor_phaseClass8i_V_10;
input  [15:0] cor_phaseClass8q_V_10;
input  [15:0] cor_phaseClass8i_V_9;
input  [15:0] cor_phaseClass8q_V_9;
input  [15:0] cor_phaseClass8i_V_8;
input  [15:0] cor_phaseClass8q_V_8;
input  [15:0] cor_phaseClass8i_V_7;
input  [15:0] cor_phaseClass8q_V_7;
input  [15:0] cor_phaseClass8i_V_6;
input  [15:0] cor_phaseClass8q_V_6;
input  [15:0] cor_phaseClass8i_V_5;
input  [15:0] cor_phaseClass8q_V_5;
input  [15:0] cor_phaseClass8i_V_4;
input  [15:0] cor_phaseClass8q_V_4;
input  [15:0] cor_phaseClass8i_V_3;
input  [15:0] cor_phaseClass8q_V_3;
input  [15:0] cor_phaseClass8i_V_2;
input  [15:0] cor_phaseClass8q_V_2;
input  [15:0] cor_phaseClass8i_V_1;
input  [15:0] cor_phaseClass8q_V_1;
input  [15:0] cor_phaseClass8i_V_0;
input  [15:0] cor_phaseClass8q_V_0;
input  [15:0] cor_phaseClass7i_V_15;
input  [15:0] cor_phaseClass7q_V_15;
input  [15:0] cor_phaseClass7i_V_14;
input  [15:0] cor_phaseClass7q_V_14;
input  [15:0] cor_phaseClass7i_V_13;
input  [15:0] cor_phaseClass7q_V_13;
input  [15:0] cor_phaseClass7i_V_12;
input  [15:0] cor_phaseClass7q_V_12;
input  [15:0] cor_phaseClass7i_V_11;
input  [15:0] cor_phaseClass7q_V_11;
input  [15:0] cor_phaseClass7i_V_10;
input  [15:0] cor_phaseClass7q_V_10;
input  [15:0] cor_phaseClass7i_V_9;
input  [15:0] cor_phaseClass7q_V_9;
input  [15:0] cor_phaseClass7i_V_8;
input  [15:0] cor_phaseClass7q_V_8;
input  [15:0] cor_phaseClass7i_V_7;
input  [15:0] cor_phaseClass7q_V_7;
input  [15:0] cor_phaseClass7i_V_6;
input  [15:0] cor_phaseClass7q_V_6;
input  [15:0] cor_phaseClass7i_V_5;
input  [15:0] cor_phaseClass7q_V_5;
input  [15:0] cor_phaseClass7i_V_4;
input  [15:0] cor_phaseClass7q_V_4;
input  [15:0] cor_phaseClass7i_V_3;
input  [15:0] cor_phaseClass7q_V_3;
input  [15:0] cor_phaseClass7i_V_2;
input  [15:0] cor_phaseClass7q_V_2;
input  [15:0] cor_phaseClass7i_V_1;
input  [15:0] cor_phaseClass7q_V_1;
input  [15:0] cor_phaseClass7i_V_0;
input  [15:0] cor_phaseClass7q_V_0;
input  [15:0] cor_phaseClass6i_V_15;
input  [15:0] cor_phaseClass6q_V_15;
input  [15:0] cor_phaseClass6i_V_14;
input  [15:0] cor_phaseClass6q_V_14;
input  [15:0] cor_phaseClass6i_V_13;
input  [15:0] cor_phaseClass6q_V_13;
input  [15:0] cor_phaseClass6i_V_12;
input  [15:0] cor_phaseClass6q_V_12;
input  [15:0] cor_phaseClass6i_V_11;
input  [15:0] cor_phaseClass6q_V_11;
input  [15:0] cor_phaseClass6i_V_10;
input  [15:0] cor_phaseClass6q_V_10;
input  [15:0] cor_phaseClass6i_V_9;
input  [15:0] cor_phaseClass6q_V_9;
input  [15:0] cor_phaseClass6i_V_8;
input  [15:0] cor_phaseClass6q_V_8;
input  [15:0] cor_phaseClass6i_V_7;
input  [15:0] cor_phaseClass6q_V_7;
input  [15:0] cor_phaseClass6i_V_6;
input  [15:0] cor_phaseClass6q_V_6;
input  [15:0] cor_phaseClass6i_V_5;
input  [15:0] cor_phaseClass6q_V_5;
input  [15:0] cor_phaseClass6i_V_4;
input  [15:0] cor_phaseClass6q_V_4;
input  [15:0] cor_phaseClass6i_V_3;
input  [15:0] cor_phaseClass6q_V_3;
input  [15:0] cor_phaseClass6i_V_2;
input  [15:0] cor_phaseClass6q_V_2;
input  [15:0] cor_phaseClass6i_V_1;
input  [15:0] cor_phaseClass6q_V_1;
input  [15:0] cor_phaseClass6i_V_0;
input  [15:0] cor_phaseClass6q_V_0;
input  [15:0] cor_phaseClass5i_V_15;
input  [15:0] cor_phaseClass5q_V_15;
input  [15:0] cor_phaseClass5i_V_14;
input  [15:0] cor_phaseClass5q_V_14;
input  [15:0] cor_phaseClass5i_V_13;
input  [15:0] cor_phaseClass5q_V_13;
input  [15:0] cor_phaseClass5i_V_12;
input  [15:0] cor_phaseClass5q_V_12;
input  [15:0] cor_phaseClass5i_V_11;
input  [15:0] cor_phaseClass5q_V_11;
input  [15:0] cor_phaseClass5i_V_10;
input  [15:0] cor_phaseClass5q_V_10;
input  [15:0] cor_phaseClass5i_V_9;
input  [15:0] cor_phaseClass5q_V_9;
input  [15:0] cor_phaseClass5i_V_8;
input  [15:0] cor_phaseClass5q_V_8;
input  [15:0] cor_phaseClass5i_V_7;
input  [15:0] cor_phaseClass5q_V_7;
input  [15:0] cor_phaseClass5i_V_6;
input  [15:0] cor_phaseClass5q_V_6;
input  [15:0] cor_phaseClass5i_V_5;
input  [15:0] cor_phaseClass5q_V_5;
input  [15:0] cor_phaseClass5i_V_4;
input  [15:0] cor_phaseClass5q_V_4;
input  [15:0] cor_phaseClass5i_V_3;
input  [15:0] cor_phaseClass5q_V_3;
input  [15:0] cor_phaseClass5i_V_2;
input  [15:0] cor_phaseClass5q_V_2;
input  [15:0] cor_phaseClass5i_V_1;
input  [15:0] cor_phaseClass5q_V_1;
input  [15:0] cor_phaseClass5i_V_0;
input  [15:0] cor_phaseClass5q_V_0;
input  [15:0] cor_phaseClass4i_V_15;
input  [15:0] cor_phaseClass4q_V_15;
input  [15:0] cor_phaseClass4i_V_14;
input  [15:0] cor_phaseClass4q_V_14;
input  [15:0] cor_phaseClass4i_V_13;
input  [15:0] cor_phaseClass4q_V_13;
input  [15:0] cor_phaseClass4i_V_12;
input  [15:0] cor_phaseClass4q_V_12;
input  [15:0] cor_phaseClass4i_V_11;
input  [15:0] cor_phaseClass4q_V_11;
input  [15:0] cor_phaseClass4i_V_10;
input  [15:0] cor_phaseClass4q_V_10;
input  [15:0] cor_phaseClass4i_V_9;
input  [15:0] cor_phaseClass4q_V_9;
input  [15:0] cor_phaseClass4i_V_8;
input  [15:0] cor_phaseClass4q_V_8;
input  [15:0] cor_phaseClass4i_V_7;
input  [15:0] cor_phaseClass4q_V_7;
input  [15:0] cor_phaseClass4i_V_6;
input  [15:0] cor_phaseClass4q_V_6;
input  [15:0] cor_phaseClass4i_V_5;
input  [15:0] cor_phaseClass4q_V_5;
input  [15:0] cor_phaseClass4i_V_4;
input  [15:0] cor_phaseClass4q_V_4;
input  [15:0] cor_phaseClass4i_V_3;
input  [15:0] cor_phaseClass4q_V_3;
input  [15:0] cor_phaseClass4i_V_2;
input  [15:0] cor_phaseClass4q_V_2;
input  [15:0] cor_phaseClass4i_V_1;
input  [15:0] cor_phaseClass4q_V_1;
input  [15:0] cor_phaseClass4i_V_0;
input  [15:0] cor_phaseClass4q_V_0;
input  [15:0] cor_phaseClass3i_V_15;
input  [15:0] cor_phaseClass3q_V_15;
input  [15:0] cor_phaseClass3i_V_14;
input  [15:0] cor_phaseClass3q_V_14;
input  [15:0] cor_phaseClass3i_V_13;
input  [15:0] cor_phaseClass3q_V_13;
input  [15:0] cor_phaseClass3i_V_12;
input  [15:0] cor_phaseClass3q_V_12;
input  [15:0] cor_phaseClass3i_V_11;
input  [15:0] cor_phaseClass3q_V_11;
input  [15:0] cor_phaseClass3i_V_10;
input  [15:0] cor_phaseClass3q_V_10;
input  [15:0] cor_phaseClass3i_V_9;
input  [15:0] cor_phaseClass3q_V_9;
input  [15:0] cor_phaseClass3i_V_8;
input  [15:0] cor_phaseClass3q_V_8;
input  [15:0] cor_phaseClass3i_V_7;
input  [15:0] cor_phaseClass3q_V_7;
input  [15:0] cor_phaseClass3i_V_6;
input  [15:0] cor_phaseClass3q_V_6;
input  [15:0] cor_phaseClass3i_V_5;
input  [15:0] cor_phaseClass3q_V_5;
input  [15:0] cor_phaseClass3i_V_4;
input  [15:0] cor_phaseClass3q_V_4;
input  [15:0] cor_phaseClass3i_V_3;
input  [15:0] cor_phaseClass3q_V_3;
input  [15:0] cor_phaseClass3i_V_2;
input  [15:0] cor_phaseClass3q_V_2;
input  [15:0] cor_phaseClass3i_V_1;
input  [15:0] cor_phaseClass3q_V_1;
input  [15:0] cor_phaseClass3i_V_0;
input  [15:0] cor_phaseClass3q_V_0;
input  [15:0] cor_phaseClass2i_V_15;
input  [15:0] cor_phaseClass2q_V_15;
input  [15:0] cor_phaseClass2i_V_14;
input  [15:0] cor_phaseClass2q_V_14;
input  [15:0] cor_phaseClass2i_V_13;
input  [15:0] cor_phaseClass2q_V_13;
input  [15:0] cor_phaseClass2i_V_12;
input  [15:0] cor_phaseClass2q_V_12;
input  [15:0] cor_phaseClass2i_V_11;
input  [15:0] cor_phaseClass2q_V_11;
input  [15:0] cor_phaseClass2i_V_10;
input  [15:0] cor_phaseClass2q_V_10;
input  [15:0] cor_phaseClass2i_V_9;
input  [15:0] cor_phaseClass2q_V_9;
input  [15:0] cor_phaseClass2i_V_8;
input  [15:0] cor_phaseClass2q_V_8;
input  [15:0] cor_phaseClass2i_V_7;
input  [15:0] cor_phaseClass2q_V_7;
input  [15:0] cor_phaseClass2i_V_6;
input  [15:0] cor_phaseClass2q_V_6;
input  [15:0] cor_phaseClass2i_V_5;
input  [15:0] cor_phaseClass2q_V_5;
input  [15:0] cor_phaseClass2i_V_4;
input  [15:0] cor_phaseClass2q_V_4;
input  [15:0] cor_phaseClass2i_V_3;
input  [15:0] cor_phaseClass2q_V_3;
input  [15:0] cor_phaseClass2i_V_2;
input  [15:0] cor_phaseClass2q_V_2;
input  [15:0] cor_phaseClass2i_V_1;
input  [15:0] cor_phaseClass2q_V_1;
input  [15:0] cor_phaseClass2i_V_0;
input  [15:0] cor_phaseClass2q_V_0;
input  [15:0] cor_phaseClass1i_V_15;
input  [15:0] cor_phaseClass1q_V_15;
input  [15:0] cor_phaseClass1i_V_14;
input  [15:0] cor_phaseClass1q_V_14;
input  [15:0] cor_phaseClass1i_V_13;
input  [15:0] cor_phaseClass1q_V_13;
input  [15:0] cor_phaseClass1i_V_12;
input  [15:0] cor_phaseClass1q_V_12;
input  [15:0] cor_phaseClass1i_V_11;
input  [15:0] cor_phaseClass1q_V_11;
input  [15:0] cor_phaseClass1i_V_10;
input  [15:0] cor_phaseClass1q_V_10;
input  [15:0] cor_phaseClass1i_V_9;
input  [15:0] cor_phaseClass1q_V_9;
input  [15:0] cor_phaseClass1i_V_8;
input  [15:0] cor_phaseClass1q_V_8;
input  [15:0] cor_phaseClass1i_V_7;
input  [15:0] cor_phaseClass1q_V_7;
input  [15:0] cor_phaseClass1i_V_6;
input  [15:0] cor_phaseClass1q_V_6;
input  [15:0] cor_phaseClass1i_V_5;
input  [15:0] cor_phaseClass1q_V_5;
input  [15:0] cor_phaseClass1i_V_4;
input  [15:0] cor_phaseClass1q_V_4;
input  [15:0] cor_phaseClass1i_V_3;
input  [15:0] cor_phaseClass1q_V_3;
input  [15:0] cor_phaseClass1i_V_2;
input  [15:0] cor_phaseClass1q_V_2;
input  [15:0] cor_phaseClass1i_V_1;
input  [15:0] cor_phaseClass1q_V_1;
input  [15:0] cor_phaseClass1i_V_0;
input  [15:0] cor_phaseClass1q_V_0;
input  [15:0] cor_phaseClass0i_V_15;
input  [15:0] cor_phaseClass0q_V_15;
input  [15:0] cor_phaseClass0i_V_14;
input  [15:0] cor_phaseClass0q_V_14;
input  [15:0] cor_phaseClass0i_V_13;
input  [15:0] cor_phaseClass0q_V_13;
input  [15:0] cor_phaseClass0i_V_12;
input  [15:0] cor_phaseClass0q_V_12;
input  [15:0] cor_phaseClass0i_V_11;
input  [15:0] cor_phaseClass0q_V_11;
input  [15:0] cor_phaseClass0i_V_10;
input  [15:0] cor_phaseClass0q_V_10;
input  [15:0] cor_phaseClass0i_V_9;
input  [15:0] cor_phaseClass0q_V_9;
input  [15:0] cor_phaseClass0i_V_8;
input  [15:0] cor_phaseClass0q_V_8;
input  [15:0] cor_phaseClass0i_V_7;
input  [15:0] cor_phaseClass0q_V_7;
input  [15:0] cor_phaseClass0i_V_6;
input  [15:0] cor_phaseClass0q_V_6;
input  [15:0] cor_phaseClass0i_V_5;
input  [15:0] cor_phaseClass0q_V_5;
input  [15:0] cor_phaseClass0i_V_4;
input  [15:0] cor_phaseClass0q_V_4;
input  [15:0] cor_phaseClass0i_V_3;
input  [15:0] cor_phaseClass0q_V_3;
input  [15:0] cor_phaseClass0i_V_2;
input  [15:0] cor_phaseClass0q_V_2;
input  [15:0] cor_phaseClass0i_V_1;
input  [15:0] cor_phaseClass0q_V_1;
input  [15:0] cor_phaseClass0i_V_0;
input  [15:0] cor_phaseClass0q_V_0;
output  [31:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] ap_return;

(* fsm_encoding = "none" *) reg   [6:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [3:0] phaseClass_V_read_read_fu_1070_p2;
wire   [15:0] tmp15_fu_1266_p2;
reg   [15:0] tmp15_reg_5850;
wire   [15:0] tmp22_fu_1282_p2;
reg   [15:0] tmp22_reg_5855;
wire   [15:0] tmp39_fu_1314_p2;
reg   [15:0] tmp39_reg_5860;
wire   [15:0] tmp46_fu_1330_p2;
reg   [15:0] tmp46_reg_5865;
wire   [15:0] tmp63_fu_1362_p2;
reg   [15:0] tmp63_reg_5870;
wire   [15:0] tmp70_fu_1378_p2;
reg   [15:0] tmp70_reg_5875;
wire   [15:0] tmp87_fu_1410_p2;
reg   [15:0] tmp87_reg_5880;
wire   [15:0] tmp94_fu_1426_p2;
reg   [15:0] tmp94_reg_5885;
wire   [15:0] tmp111_fu_1458_p2;
reg   [15:0] tmp111_reg_5890;
wire   [15:0] tmp118_fu_1474_p2;
reg   [15:0] tmp118_reg_5895;
wire   [15:0] tmp135_fu_1506_p2;
reg   [15:0] tmp135_reg_5900;
wire   [15:0] tmp142_fu_1522_p2;
reg   [15:0] tmp142_reg_5905;
wire   [15:0] tmp159_fu_1554_p2;
reg   [15:0] tmp159_reg_5910;
wire   [15:0] tmp166_fu_1570_p2;
reg   [15:0] tmp166_reg_5915;
wire   [15:0] tmp183_fu_1602_p2;
reg   [15:0] tmp183_reg_5920;
wire   [15:0] tmp190_fu_1618_p2;
reg   [15:0] tmp190_reg_5925;
wire   [15:0] tmp207_fu_1650_p2;
reg   [15:0] tmp207_reg_5930;
wire   [15:0] tmp214_fu_1666_p2;
reg   [15:0] tmp214_reg_5935;
wire   [15:0] tmp231_fu_1698_p2;
reg   [15:0] tmp231_reg_5940;
wire   [15:0] tmp238_fu_1714_p2;
reg   [15:0] tmp238_reg_5945;
wire   [15:0] tmp255_fu_1746_p2;
reg   [15:0] tmp255_reg_5950;
wire   [15:0] tmp262_fu_1762_p2;
reg   [15:0] tmp262_reg_5955;
wire   [15:0] tmp279_fu_1794_p2;
reg   [15:0] tmp279_reg_5960;
wire   [15:0] tmp286_fu_1810_p2;
reg   [15:0] tmp286_reg_5965;
wire   [15:0] tmp303_fu_1842_p2;
reg   [15:0] tmp303_reg_5970;
wire   [15:0] tmp310_fu_1858_p2;
reg   [15:0] tmp310_reg_5975;
wire   [15:0] tmp327_fu_1890_p2;
reg   [15:0] tmp327_reg_5980;
wire   [15:0] tmp334_fu_1906_p2;
reg   [15:0] tmp334_reg_5985;
wire   [15:0] tmp351_fu_1938_p2;
reg   [15:0] tmp351_reg_5990;
wire   [15:0] tmp358_fu_1954_p2;
reg   [15:0] tmp358_reg_5995;
wire   [15:0] tmp375_fu_1986_p2;
reg   [15:0] tmp375_reg_6000;
wire   [15:0] tmp382_fu_2002_p2;
reg   [15:0] tmp382_reg_6005;
wire   [15:0] tmp1_fu_2100_p2;
reg   [15:0] tmp1_reg_6010;
wire    ap_CS_fsm_state2;
wire   [15:0] tmp2_fu_2118_p2;
reg   [15:0] tmp2_reg_6015;
wire   [15:0] tmp6_fu_2128_p2;
reg   [15:0] tmp6_reg_6020;
wire   [15:0] tmp7_fu_2146_p2;
reg   [15:0] tmp7_reg_6025;
wire   [15:0] tmp11_fu_2152_p2;
reg   [15:0] tmp11_reg_6030;
wire   [15:0] tmp12_fu_2158_p2;
reg   [15:0] tmp12_reg_6035;
wire   [15:0] tmp13_fu_2170_p2;
reg   [15:0] tmp13_reg_6040;
wire   [15:0] tmp18_fu_2175_p2;
reg   [15:0] tmp18_reg_6045;
wire   [15:0] tmp19_fu_2181_p2;
reg   [15:0] tmp19_reg_6050;
wire   [15:0] tmp20_fu_2193_p2;
reg   [15:0] tmp20_reg_6055;
wire   [15:0] tmp25_fu_2290_p2;
reg   [15:0] tmp25_reg_6060;
wire   [15:0] tmp26_fu_2308_p2;
reg   [15:0] tmp26_reg_6065;
wire   [15:0] tmp30_fu_2318_p2;
reg   [15:0] tmp30_reg_6070;
wire   [15:0] tmp31_fu_2336_p2;
reg   [15:0] tmp31_reg_6075;
wire   [15:0] tmp35_fu_2342_p2;
reg   [15:0] tmp35_reg_6080;
wire   [15:0] tmp36_fu_2348_p2;
reg   [15:0] tmp36_reg_6085;
wire   [15:0] tmp37_fu_2360_p2;
reg   [15:0] tmp37_reg_6090;
wire   [15:0] tmp42_fu_2365_p2;
reg   [15:0] tmp42_reg_6095;
wire   [15:0] tmp43_fu_2371_p2;
reg   [15:0] tmp43_reg_6100;
wire   [15:0] tmp44_fu_2383_p2;
reg   [15:0] tmp44_reg_6105;
wire   [15:0] tmp49_fu_2480_p2;
reg   [15:0] tmp49_reg_6110;
wire   [15:0] tmp50_fu_2498_p2;
reg   [15:0] tmp50_reg_6115;
wire   [15:0] tmp54_fu_2508_p2;
reg   [15:0] tmp54_reg_6120;
wire   [15:0] tmp55_fu_2526_p2;
reg   [15:0] tmp55_reg_6125;
wire   [15:0] tmp59_fu_2532_p2;
reg   [15:0] tmp59_reg_6130;
wire   [15:0] tmp60_fu_2538_p2;
reg   [15:0] tmp60_reg_6135;
wire   [15:0] tmp61_fu_2550_p2;
reg   [15:0] tmp61_reg_6140;
wire   [15:0] tmp66_fu_2555_p2;
reg   [15:0] tmp66_reg_6145;
wire   [15:0] tmp67_fu_2561_p2;
reg   [15:0] tmp67_reg_6150;
wire   [15:0] tmp68_fu_2573_p2;
reg   [15:0] tmp68_reg_6155;
wire   [15:0] tmp73_fu_2670_p2;
reg   [15:0] tmp73_reg_6160;
wire   [15:0] tmp74_fu_2688_p2;
reg   [15:0] tmp74_reg_6165;
wire   [15:0] tmp78_fu_2698_p2;
reg   [15:0] tmp78_reg_6170;
wire   [15:0] tmp79_fu_2716_p2;
reg   [15:0] tmp79_reg_6175;
wire   [15:0] tmp83_fu_2722_p2;
reg   [15:0] tmp83_reg_6180;
wire   [15:0] tmp84_fu_2728_p2;
reg   [15:0] tmp84_reg_6185;
wire   [15:0] tmp85_fu_2740_p2;
reg   [15:0] tmp85_reg_6190;
wire   [15:0] tmp90_fu_2745_p2;
reg   [15:0] tmp90_reg_6195;
wire   [15:0] tmp91_fu_2751_p2;
reg   [15:0] tmp91_reg_6200;
wire   [15:0] tmp92_fu_2763_p2;
reg   [15:0] tmp92_reg_6205;
wire   [15:0] tmp97_fu_2860_p2;
reg   [15:0] tmp97_reg_6210;
wire   [15:0] tmp98_fu_2878_p2;
reg   [15:0] tmp98_reg_6215;
wire   [15:0] tmp102_fu_2888_p2;
reg   [15:0] tmp102_reg_6220;
wire   [15:0] tmp103_fu_2906_p2;
reg   [15:0] tmp103_reg_6225;
wire   [15:0] tmp107_fu_2912_p2;
reg   [15:0] tmp107_reg_6230;
wire   [15:0] tmp108_fu_2918_p2;
reg   [15:0] tmp108_reg_6235;
wire   [15:0] tmp109_fu_2930_p2;
reg   [15:0] tmp109_reg_6240;
wire   [15:0] tmp114_fu_2935_p2;
reg   [15:0] tmp114_reg_6245;
wire   [15:0] tmp115_fu_2941_p2;
reg   [15:0] tmp115_reg_6250;
wire   [15:0] tmp116_fu_2953_p2;
reg   [15:0] tmp116_reg_6255;
wire   [15:0] tmp121_fu_3050_p2;
reg   [15:0] tmp121_reg_6260;
wire   [15:0] tmp122_fu_3068_p2;
reg   [15:0] tmp122_reg_6265;
wire   [15:0] tmp126_fu_3078_p2;
reg   [15:0] tmp126_reg_6270;
wire   [15:0] tmp127_fu_3096_p2;
reg   [15:0] tmp127_reg_6275;
wire   [15:0] tmp131_fu_3102_p2;
reg   [15:0] tmp131_reg_6280;
wire   [15:0] tmp132_fu_3108_p2;
reg   [15:0] tmp132_reg_6285;
wire   [15:0] tmp133_fu_3120_p2;
reg   [15:0] tmp133_reg_6290;
wire   [15:0] tmp138_fu_3125_p2;
reg   [15:0] tmp138_reg_6295;
wire   [15:0] tmp139_fu_3131_p2;
reg   [15:0] tmp139_reg_6300;
wire   [15:0] tmp140_fu_3143_p2;
reg   [15:0] tmp140_reg_6305;
wire   [15:0] tmp145_fu_3240_p2;
reg   [15:0] tmp145_reg_6310;
wire   [15:0] tmp146_fu_3258_p2;
reg   [15:0] tmp146_reg_6315;
wire   [15:0] tmp150_fu_3268_p2;
reg   [15:0] tmp150_reg_6320;
wire   [15:0] tmp151_fu_3286_p2;
reg   [15:0] tmp151_reg_6325;
wire   [15:0] tmp155_fu_3292_p2;
reg   [15:0] tmp155_reg_6330;
wire   [15:0] tmp156_fu_3298_p2;
reg   [15:0] tmp156_reg_6335;
wire   [15:0] tmp157_fu_3310_p2;
reg   [15:0] tmp157_reg_6340;
wire   [15:0] tmp162_fu_3315_p2;
reg   [15:0] tmp162_reg_6345;
wire   [15:0] tmp163_fu_3321_p2;
reg   [15:0] tmp163_reg_6350;
wire   [15:0] tmp164_fu_3333_p2;
reg   [15:0] tmp164_reg_6355;
wire   [15:0] tmp169_fu_3430_p2;
reg   [15:0] tmp169_reg_6360;
wire   [15:0] tmp170_fu_3448_p2;
reg   [15:0] tmp170_reg_6365;
wire   [15:0] tmp174_fu_3458_p2;
reg   [15:0] tmp174_reg_6370;
wire   [15:0] tmp175_fu_3476_p2;
reg   [15:0] tmp175_reg_6375;
wire   [15:0] tmp179_fu_3482_p2;
reg   [15:0] tmp179_reg_6380;
wire   [15:0] tmp180_fu_3488_p2;
reg   [15:0] tmp180_reg_6385;
wire   [15:0] tmp181_fu_3500_p2;
reg   [15:0] tmp181_reg_6390;
wire   [15:0] tmp186_fu_3505_p2;
reg   [15:0] tmp186_reg_6395;
wire   [15:0] tmp187_fu_3511_p2;
reg   [15:0] tmp187_reg_6400;
wire   [15:0] tmp188_fu_3523_p2;
reg   [15:0] tmp188_reg_6405;
wire   [15:0] tmp193_fu_3620_p2;
reg   [15:0] tmp193_reg_6410;
wire   [15:0] tmp194_fu_3638_p2;
reg   [15:0] tmp194_reg_6415;
wire   [15:0] tmp198_fu_3648_p2;
reg   [15:0] tmp198_reg_6420;
wire   [15:0] tmp199_fu_3666_p2;
reg   [15:0] tmp199_reg_6425;
wire   [15:0] tmp203_fu_3672_p2;
reg   [15:0] tmp203_reg_6430;
wire   [15:0] tmp204_fu_3678_p2;
reg   [15:0] tmp204_reg_6435;
wire   [15:0] tmp205_fu_3690_p2;
reg   [15:0] tmp205_reg_6440;
wire   [15:0] tmp210_fu_3695_p2;
reg   [15:0] tmp210_reg_6445;
wire   [15:0] tmp211_fu_3701_p2;
reg   [15:0] tmp211_reg_6450;
wire   [15:0] tmp212_fu_3713_p2;
reg   [15:0] tmp212_reg_6455;
wire   [15:0] tmp217_fu_3810_p2;
reg   [15:0] tmp217_reg_6460;
wire   [15:0] tmp218_fu_3828_p2;
reg   [15:0] tmp218_reg_6465;
wire   [15:0] tmp222_fu_3838_p2;
reg   [15:0] tmp222_reg_6470;
wire   [15:0] tmp223_fu_3856_p2;
reg   [15:0] tmp223_reg_6475;
wire   [15:0] tmp227_fu_3862_p2;
reg   [15:0] tmp227_reg_6480;
wire   [15:0] tmp228_fu_3868_p2;
reg   [15:0] tmp228_reg_6485;
wire   [15:0] tmp229_fu_3880_p2;
reg   [15:0] tmp229_reg_6490;
wire   [15:0] tmp234_fu_3885_p2;
reg   [15:0] tmp234_reg_6495;
wire   [15:0] tmp235_fu_3891_p2;
reg   [15:0] tmp235_reg_6500;
wire   [15:0] tmp236_fu_3903_p2;
reg   [15:0] tmp236_reg_6505;
wire   [15:0] tmp241_fu_4000_p2;
reg   [15:0] tmp241_reg_6510;
wire   [15:0] tmp242_fu_4018_p2;
reg   [15:0] tmp242_reg_6515;
wire   [15:0] tmp246_fu_4028_p2;
reg   [15:0] tmp246_reg_6520;
wire   [15:0] tmp247_fu_4046_p2;
reg   [15:0] tmp247_reg_6525;
wire   [15:0] tmp251_fu_4052_p2;
reg   [15:0] tmp251_reg_6530;
wire   [15:0] tmp252_fu_4058_p2;
reg   [15:0] tmp252_reg_6535;
wire   [15:0] tmp253_fu_4070_p2;
reg   [15:0] tmp253_reg_6540;
wire   [15:0] tmp258_fu_4075_p2;
reg   [15:0] tmp258_reg_6545;
wire   [15:0] tmp259_fu_4081_p2;
reg   [15:0] tmp259_reg_6550;
wire   [15:0] tmp260_fu_4093_p2;
reg   [15:0] tmp260_reg_6555;
wire   [15:0] tmp265_fu_4190_p2;
reg   [15:0] tmp265_reg_6560;
wire   [15:0] tmp266_fu_4208_p2;
reg   [15:0] tmp266_reg_6565;
wire   [15:0] tmp270_fu_4218_p2;
reg   [15:0] tmp270_reg_6570;
wire   [15:0] tmp271_fu_4236_p2;
reg   [15:0] tmp271_reg_6575;
wire   [15:0] tmp275_fu_4242_p2;
reg   [15:0] tmp275_reg_6580;
wire   [15:0] tmp276_fu_4248_p2;
reg   [15:0] tmp276_reg_6585;
wire   [15:0] tmp277_fu_4260_p2;
reg   [15:0] tmp277_reg_6590;
wire   [15:0] tmp282_fu_4265_p2;
reg   [15:0] tmp282_reg_6595;
wire   [15:0] tmp283_fu_4271_p2;
reg   [15:0] tmp283_reg_6600;
wire   [15:0] tmp284_fu_4283_p2;
reg   [15:0] tmp284_reg_6605;
wire   [15:0] tmp289_fu_4380_p2;
reg   [15:0] tmp289_reg_6610;
wire   [15:0] tmp290_fu_4398_p2;
reg   [15:0] tmp290_reg_6615;
wire   [15:0] tmp294_fu_4408_p2;
reg   [15:0] tmp294_reg_6620;
wire   [15:0] tmp295_fu_4426_p2;
reg   [15:0] tmp295_reg_6625;
wire   [15:0] tmp299_fu_4432_p2;
reg   [15:0] tmp299_reg_6630;
wire   [15:0] tmp300_fu_4438_p2;
reg   [15:0] tmp300_reg_6635;
wire   [15:0] tmp301_fu_4450_p2;
reg   [15:0] tmp301_reg_6640;
wire   [15:0] tmp306_fu_4455_p2;
reg   [15:0] tmp306_reg_6645;
wire   [15:0] tmp307_fu_4461_p2;
reg   [15:0] tmp307_reg_6650;
wire   [15:0] tmp308_fu_4473_p2;
reg   [15:0] tmp308_reg_6655;
wire   [15:0] tmp313_fu_4570_p2;
reg   [15:0] tmp313_reg_6660;
wire   [15:0] tmp314_fu_4588_p2;
reg   [15:0] tmp314_reg_6665;
wire   [15:0] tmp318_fu_4598_p2;
reg   [15:0] tmp318_reg_6670;
wire   [15:0] tmp319_fu_4616_p2;
reg   [15:0] tmp319_reg_6675;
wire   [15:0] tmp323_fu_4622_p2;
reg   [15:0] tmp323_reg_6680;
wire   [15:0] tmp324_fu_4628_p2;
reg   [15:0] tmp324_reg_6685;
wire   [15:0] tmp325_fu_4640_p2;
reg   [15:0] tmp325_reg_6690;
wire   [15:0] tmp330_fu_4645_p2;
reg   [15:0] tmp330_reg_6695;
wire   [15:0] tmp331_fu_4651_p2;
reg   [15:0] tmp331_reg_6700;
wire   [15:0] tmp332_fu_4663_p2;
reg   [15:0] tmp332_reg_6705;
wire   [15:0] tmp337_fu_4760_p2;
reg   [15:0] tmp337_reg_6710;
wire   [15:0] tmp338_fu_4778_p2;
reg   [15:0] tmp338_reg_6715;
wire   [15:0] tmp342_fu_4788_p2;
reg   [15:0] tmp342_reg_6720;
wire   [15:0] tmp343_fu_4806_p2;
reg   [15:0] tmp343_reg_6725;
wire   [15:0] tmp347_fu_4812_p2;
reg   [15:0] tmp347_reg_6730;
wire   [15:0] tmp348_fu_4818_p2;
reg   [15:0] tmp348_reg_6735;
wire   [15:0] tmp349_fu_4830_p2;
reg   [15:0] tmp349_reg_6740;
wire   [15:0] tmp354_fu_4835_p2;
reg   [15:0] tmp354_reg_6745;
wire   [15:0] tmp355_fu_4841_p2;
reg   [15:0] tmp355_reg_6750;
wire   [15:0] tmp356_fu_4853_p2;
reg   [15:0] tmp356_reg_6755;
wire   [15:0] tmp361_fu_4950_p2;
reg   [15:0] tmp361_reg_6760;
wire   [15:0] tmp362_fu_4968_p2;
reg   [15:0] tmp362_reg_6765;
wire   [15:0] tmp366_fu_4978_p2;
reg   [15:0] tmp366_reg_6770;
wire   [15:0] tmp367_fu_4996_p2;
reg   [15:0] tmp367_reg_6775;
wire   [15:0] tmp371_fu_5002_p2;
reg   [15:0] tmp371_reg_6780;
wire   [15:0] tmp372_fu_5008_p2;
reg   [15:0] tmp372_reg_6785;
wire   [15:0] tmp373_fu_5020_p2;
reg   [15:0] tmp373_reg_6790;
wire   [15:0] tmp378_fu_5025_p2;
reg   [15:0] tmp378_reg_6795;
wire   [15:0] tmp379_fu_5031_p2;
reg   [15:0] tmp379_reg_6800;
wire   [15:0] tmp380_fu_5043_p2;
reg   [15:0] tmp380_reg_6805;
wire   [15:0] corHelperIPos_V_15_s_fu_5061_p2;
wire    ap_CS_fsm_state3;
wire   [15:0] corHelperQPos_V_15_s_fu_5071_p2;
wire   [15:0] corHelperINeg_V_15_7_fu_5080_p2;
wire   [15:0] corHelperQNeg_V_15_7_fu_5089_p2;
wire   [15:0] corHelperIPos_V_14_s_fu_5107_p2;
wire   [15:0] corHelperQPos_V_14_s_fu_5117_p2;
wire   [15:0] corHelperINeg_V_14_7_fu_5126_p2;
wire   [15:0] corHelperQNeg_V_14_7_fu_5135_p2;
wire   [15:0] corHelperIPos_V_13_s_fu_5153_p2;
wire   [15:0] corHelperQPos_V_13_s_fu_5163_p2;
wire   [15:0] corHelperINeg_V_13_7_fu_5172_p2;
wire   [15:0] corHelperQNeg_V_13_7_fu_5181_p2;
wire   [15:0] corHelperIPos_V_12_s_fu_5199_p2;
wire   [15:0] corHelperQPos_V_12_s_fu_5209_p2;
wire   [15:0] corHelperINeg_V_12_7_fu_5218_p2;
wire   [15:0] corHelperQNeg_V_12_7_fu_5227_p2;
wire   [15:0] corHelperIPos_V_11_s_fu_5245_p2;
wire   [15:0] corHelperQPos_V_11_s_fu_5255_p2;
wire   [15:0] corHelperINeg_V_11_7_fu_5264_p2;
wire   [15:0] corHelperQNeg_V_11_7_fu_5273_p2;
wire   [15:0] corHelperIPos_V_10_s_fu_5291_p2;
wire   [15:0] corHelperQPos_V_10_s_fu_5301_p2;
wire   [15:0] corHelperINeg_V_10_7_fu_5310_p2;
wire   [15:0] corHelperQNeg_V_10_7_fu_5319_p2;
wire   [15:0] corHelperIPos_V_9_s_fu_5337_p2;
wire   [15:0] corHelperQPos_V_9_s_fu_5347_p2;
wire   [15:0] corHelperINeg_V_9_7_fu_5356_p2;
wire   [15:0] corHelperQNeg_V_9_7_fu_5365_p2;
wire   [15:0] corHelperIPos_V_8_s_fu_5383_p2;
wire   [15:0] corHelperQPos_V_8_s_fu_5393_p2;
wire   [15:0] corHelperINeg_V_8_7_fu_5402_p2;
wire   [15:0] corHelperQNeg_V_8_7_fu_5411_p2;
wire   [15:0] corHelperIPos_V_7_s_fu_5429_p2;
wire   [15:0] corHelperQPos_V_7_s_fu_5439_p2;
wire   [15:0] corHelperINeg_V_7_7_fu_5448_p2;
wire   [15:0] corHelperQNeg_V_7_7_fu_5457_p2;
wire   [15:0] corHelperIPos_V_6_s_fu_5475_p2;
wire   [15:0] corHelperQPos_V_6_s_fu_5485_p2;
wire   [15:0] corHelperINeg_V_6_7_fu_5494_p2;
wire   [15:0] corHelperQNeg_V_6_7_fu_5503_p2;
wire   [15:0] corHelperIPos_V_5_s_fu_5521_p2;
wire   [15:0] corHelperQPos_V_5_s_fu_5531_p2;
wire   [15:0] corHelperINeg_V_5_7_fu_5540_p2;
wire   [15:0] corHelperQNeg_V_5_7_fu_5549_p2;
wire   [15:0] corHelperIPos_V_4_s_fu_5567_p2;
wire   [15:0] corHelperQPos_V_4_s_fu_5577_p2;
wire   [15:0] corHelperINeg_V_4_7_fu_5586_p2;
wire   [15:0] corHelperQNeg_V_4_7_fu_5595_p2;
wire   [15:0] corHelperIPos_V_3_s_fu_5613_p2;
wire   [15:0] corHelperQPos_V_3_s_fu_5623_p2;
wire   [15:0] corHelperINeg_V_3_7_fu_5632_p2;
wire   [15:0] corHelperQNeg_V_3_7_fu_5641_p2;
wire   [15:0] corHelperIPos_V_2_s_fu_5659_p2;
wire   [15:0] corHelperQPos_V_2_s_fu_5669_p2;
wire   [15:0] corHelperINeg_V_2_7_fu_5678_p2;
wire   [15:0] corHelperQNeg_V_2_7_fu_5687_p2;
wire   [15:0] corHelperIPos_V_1_s_fu_5705_p2;
wire   [15:0] corHelperQPos_V_1_s_fu_5715_p2;
wire   [15:0] corHelperINeg_V_1_7_fu_5724_p2;
wire   [15:0] corHelperQNeg_V_1_7_fu_5733_p2;
wire   [15:0] corHelperIPos_V_5_fu_5751_p2;
wire   [15:0] corHelperQPos_V_5_fu_5761_p2;
wire   [15:0] corHelperINeg_V_7_fu_5770_p2;
wire   [15:0] corHelperQNeg_V_7_fu_5779_p2;
wire  signed [15:0] resi_V_2_fu_5802_p3;
reg  signed [15:0] resi_V_2_reg_7130;
wire    ap_CS_fsm_state4;
wire  signed [15:0] resq_V_2_fu_5822_p3;
reg  signed [15:0] resq_V_2_reg_7136;
reg   [15:0] p_01915_s_reg_1076;
reg   [15:0] p_01909_s_reg_1117;
reg   [15:0] p_01903_s_reg_1158;
reg   [15:0] p_01925_s_reg_1199;
wire   [15:0] tmp16_fu_1260_p2;
wire   [15:0] tmp23_fu_1276_p2;
wire   [15:0] tmp40_fu_1308_p2;
wire   [15:0] tmp47_fu_1324_p2;
wire   [15:0] tmp64_fu_1356_p2;
wire   [15:0] tmp71_fu_1372_p2;
wire   [15:0] tmp88_fu_1404_p2;
wire   [15:0] tmp95_fu_1420_p2;
wire   [15:0] tmp112_fu_1452_p2;
wire   [15:0] tmp119_fu_1468_p2;
wire   [15:0] tmp136_fu_1500_p2;
wire   [15:0] tmp143_fu_1516_p2;
wire   [15:0] tmp160_fu_1548_p2;
wire   [15:0] tmp167_fu_1564_p2;
wire   [15:0] tmp184_fu_1596_p2;
wire   [15:0] tmp191_fu_1612_p2;
wire   [15:0] tmp208_fu_1644_p2;
wire   [15:0] tmp215_fu_1660_p2;
wire   [15:0] tmp232_fu_1692_p2;
wire   [15:0] tmp239_fu_1708_p2;
wire   [15:0] tmp256_fu_1740_p2;
wire   [15:0] tmp263_fu_1756_p2;
wire   [15:0] tmp280_fu_1788_p2;
wire   [15:0] tmp287_fu_1804_p2;
wire   [15:0] tmp304_fu_1836_p2;
wire   [15:0] tmp311_fu_1852_p2;
wire   [15:0] tmp328_fu_1884_p2;
wire   [15:0] tmp335_fu_1900_p2;
wire   [15:0] tmp352_fu_1932_p2;
wire   [15:0] tmp359_fu_1948_p2;
wire   [15:0] tmp376_fu_1980_p2;
wire   [15:0] tmp383_fu_1996_p2;
wire   [15:0] tmp4_fu_2112_p2;
wire   [15:0] tmp3_fu_2106_p2;
wire   [15:0] tmp9_fu_2140_p2;
wire   [15:0] tmp8_fu_2134_p2;
wire   [15:0] tmp14_fu_2164_p2;
wire   [15:0] tmp21_fu_2187_p2;
wire   [15:0] tmp28_fu_2302_p2;
wire   [15:0] tmp27_fu_2296_p2;
wire   [15:0] tmp33_fu_2330_p2;
wire   [15:0] tmp32_fu_2324_p2;
wire   [15:0] tmp38_fu_2354_p2;
wire   [15:0] tmp45_fu_2377_p2;
wire   [15:0] tmp52_fu_2492_p2;
wire   [15:0] tmp51_fu_2486_p2;
wire   [15:0] tmp57_fu_2520_p2;
wire   [15:0] tmp56_fu_2514_p2;
wire   [15:0] tmp62_fu_2544_p2;
wire   [15:0] tmp69_fu_2567_p2;
wire   [15:0] tmp76_fu_2682_p2;
wire   [15:0] tmp75_fu_2676_p2;
wire   [15:0] tmp81_fu_2710_p2;
wire   [15:0] tmp80_fu_2704_p2;
wire   [15:0] tmp86_fu_2734_p2;
wire   [15:0] tmp93_fu_2757_p2;
wire   [15:0] tmp100_fu_2872_p2;
wire   [15:0] tmp99_fu_2866_p2;
wire   [15:0] tmp105_fu_2900_p2;
wire   [15:0] tmp104_fu_2894_p2;
wire   [15:0] tmp110_fu_2924_p2;
wire   [15:0] tmp117_fu_2947_p2;
wire   [15:0] tmp124_fu_3062_p2;
wire   [15:0] tmp123_fu_3056_p2;
wire   [15:0] tmp129_fu_3090_p2;
wire   [15:0] tmp128_fu_3084_p2;
wire   [15:0] tmp134_fu_3114_p2;
wire   [15:0] tmp141_fu_3137_p2;
wire   [15:0] tmp148_fu_3252_p2;
wire   [15:0] tmp147_fu_3246_p2;
wire   [15:0] tmp153_fu_3280_p2;
wire   [15:0] tmp152_fu_3274_p2;
wire   [15:0] tmp158_fu_3304_p2;
wire   [15:0] tmp165_fu_3327_p2;
wire   [15:0] tmp172_fu_3442_p2;
wire   [15:0] tmp171_fu_3436_p2;
wire   [15:0] tmp177_fu_3470_p2;
wire   [15:0] tmp176_fu_3464_p2;
wire   [15:0] tmp182_fu_3494_p2;
wire   [15:0] tmp189_fu_3517_p2;
wire   [15:0] tmp196_fu_3632_p2;
wire   [15:0] tmp195_fu_3626_p2;
wire   [15:0] tmp201_fu_3660_p2;
wire   [15:0] tmp200_fu_3654_p2;
wire   [15:0] tmp206_fu_3684_p2;
wire   [15:0] tmp213_fu_3707_p2;
wire   [15:0] tmp220_fu_3822_p2;
wire   [15:0] tmp219_fu_3816_p2;
wire   [15:0] tmp225_fu_3850_p2;
wire   [15:0] tmp224_fu_3844_p2;
wire   [15:0] tmp230_fu_3874_p2;
wire   [15:0] tmp237_fu_3897_p2;
wire   [15:0] tmp244_fu_4012_p2;
wire   [15:0] tmp243_fu_4006_p2;
wire   [15:0] tmp249_fu_4040_p2;
wire   [15:0] tmp248_fu_4034_p2;
wire   [15:0] tmp254_fu_4064_p2;
wire   [15:0] tmp261_fu_4087_p2;
wire   [15:0] tmp268_fu_4202_p2;
wire   [15:0] tmp267_fu_4196_p2;
wire   [15:0] tmp273_fu_4230_p2;
wire   [15:0] tmp272_fu_4224_p2;
wire   [15:0] tmp278_fu_4254_p2;
wire   [15:0] tmp285_fu_4277_p2;
wire   [15:0] tmp292_fu_4392_p2;
wire   [15:0] tmp291_fu_4386_p2;
wire   [15:0] tmp297_fu_4420_p2;
wire   [15:0] tmp296_fu_4414_p2;
wire   [15:0] tmp302_fu_4444_p2;
wire   [15:0] tmp309_fu_4467_p2;
wire   [15:0] tmp316_fu_4582_p2;
wire   [15:0] tmp315_fu_4576_p2;
wire   [15:0] tmp321_fu_4610_p2;
wire   [15:0] tmp320_fu_4604_p2;
wire   [15:0] tmp326_fu_4634_p2;
wire   [15:0] tmp333_fu_4657_p2;
wire   [15:0] tmp340_fu_4772_p2;
wire   [15:0] tmp339_fu_4766_p2;
wire   [15:0] tmp345_fu_4800_p2;
wire   [15:0] tmp344_fu_4794_p2;
wire   [15:0] tmp350_fu_4824_p2;
wire   [15:0] tmp357_fu_4847_p2;
wire   [15:0] tmp364_fu_4962_p2;
wire   [15:0] tmp363_fu_4956_p2;
wire   [15:0] tmp369_fu_4990_p2;
wire   [15:0] tmp368_fu_4984_p2;
wire   [15:0] tmp374_fu_5014_p2;
wire   [15:0] tmp381_fu_5037_p2;
wire   [15:0] tmp_fu_5056_p2;
wire   [15:0] tmp5_fu_5066_p2;
wire   [15:0] tmp10_fu_5076_p2;
wire   [15:0] tmp17_fu_5085_p2;
wire   [15:0] tmp24_fu_5102_p2;
wire   [15:0] tmp29_fu_5112_p2;
wire   [15:0] tmp34_fu_5122_p2;
wire   [15:0] tmp41_fu_5131_p2;
wire   [15:0] tmp48_fu_5148_p2;
wire   [15:0] tmp53_fu_5158_p2;
wire   [15:0] tmp58_fu_5168_p2;
wire   [15:0] tmp65_fu_5177_p2;
wire   [15:0] tmp72_fu_5194_p2;
wire   [15:0] tmp77_fu_5204_p2;
wire   [15:0] tmp82_fu_5214_p2;
wire   [15:0] tmp89_fu_5223_p2;
wire   [15:0] tmp96_fu_5240_p2;
wire   [15:0] tmp101_fu_5250_p2;
wire   [15:0] tmp106_fu_5260_p2;
wire   [15:0] tmp113_fu_5269_p2;
wire   [15:0] tmp120_fu_5286_p2;
wire   [15:0] tmp125_fu_5296_p2;
wire   [15:0] tmp130_fu_5306_p2;
wire   [15:0] tmp137_fu_5315_p2;
wire   [15:0] tmp144_fu_5332_p2;
wire   [15:0] tmp149_fu_5342_p2;
wire   [15:0] tmp154_fu_5352_p2;
wire   [15:0] tmp161_fu_5361_p2;
wire   [15:0] tmp168_fu_5378_p2;
wire   [15:0] tmp173_fu_5388_p2;
wire   [15:0] tmp178_fu_5398_p2;
wire   [15:0] tmp185_fu_5407_p2;
wire   [15:0] tmp192_fu_5424_p2;
wire   [15:0] tmp197_fu_5434_p2;
wire   [15:0] tmp202_fu_5444_p2;
wire   [15:0] tmp209_fu_5453_p2;
wire   [15:0] tmp216_fu_5470_p2;
wire   [15:0] tmp221_fu_5480_p2;
wire   [15:0] tmp226_fu_5490_p2;
wire   [15:0] tmp233_fu_5499_p2;
wire   [15:0] tmp240_fu_5516_p2;
wire   [15:0] tmp245_fu_5526_p2;
wire   [15:0] tmp250_fu_5536_p2;
wire   [15:0] tmp257_fu_5545_p2;
wire   [15:0] tmp264_fu_5562_p2;
wire   [15:0] tmp269_fu_5572_p2;
wire   [15:0] tmp274_fu_5582_p2;
wire   [15:0] tmp281_fu_5591_p2;
wire   [15:0] tmp288_fu_5608_p2;
wire   [15:0] tmp293_fu_5618_p2;
wire   [15:0] tmp298_fu_5628_p2;
wire   [15:0] tmp305_fu_5637_p2;
wire   [15:0] tmp312_fu_5654_p2;
wire   [15:0] tmp317_fu_5664_p2;
wire   [15:0] tmp322_fu_5674_p2;
wire   [15:0] tmp329_fu_5683_p2;
wire   [15:0] tmp336_fu_5700_p2;
wire   [15:0] tmp341_fu_5710_p2;
wire   [15:0] tmp346_fu_5720_p2;
wire   [15:0] tmp353_fu_5729_p2;
wire   [15:0] tmp360_fu_5746_p2;
wire   [15:0] tmp365_fu_5756_p2;
wire   [15:0] tmp370_fu_5766_p2;
wire   [15:0] tmp377_fu_5775_p2;
wire   [0:0] tmp_s_fu_5784_p2;
wire   [15:0] resi_V_fu_5790_p2;
wire   [15:0] resi_V_1_fu_5796_p2;
wire   [15:0] resq_V_fu_5810_p2;
wire   [15:0] resq_V_1_fu_5816_p2;
wire  signed [15:0] grp_fu_5841_p2;
wire  signed [15:0] grp_fu_5836_p2;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state5;
wire   [31:0] p_Result_s_fu_5830_p3;
reg   [31:0] ap_return_preg;
reg   [6:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 7'd1;
#0 ap_return_preg = 32'd0;
end

correlateTop_mul_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
correlateTop_mul_bkb_U516(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(resi_V_2_reg_7130),
    .din1(resi_V_2_reg_7130),
    .ce(1'b1),
    .dout(grp_fu_5836_p2)
);

correlateTop_mul_bkb #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 16 ))
correlateTop_mul_bkb_U517(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(resq_V_2_reg_7136),
    .din1(resq_V_2_reg_7136),
    .ce(1'b1),
    .dout(grp_fu_5841_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            ap_return_preg <= p_Result_s_fu_5830_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_7_fu_5779_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_1_7_fu_5733_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_2_7_fu_5687_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_3_7_fu_5641_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_4_7_fu_5595_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_5_7_fu_5549_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_6_7_fu_5503_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_7_7_fu_5457_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_8_7_fu_5411_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_9_7_fu_5365_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_10_7_fu_5319_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_11_7_fu_5273_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd12) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_12_7_fu_5227_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd13) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_13_7_fu_5181_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd14) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_14_7_fu_5135_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd15) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01903_s_reg_1158 <= corHelperQNeg_V_15_7_fu_5089_p2;
    end else if (~(1'b1 == 1'b1)) begin
        p_01903_s_reg_1158 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_5_fu_5751_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_1_s_fu_5705_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_2_s_fu_5659_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_3_s_fu_5613_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_4_s_fu_5567_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_5_s_fu_5521_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_6_s_fu_5475_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_7_s_fu_5429_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_8_s_fu_5383_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_9_s_fu_5337_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_10_s_fu_5291_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_11_s_fu_5245_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd12) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_12_s_fu_5199_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd13) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_13_s_fu_5153_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd14) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_14_s_fu_5107_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd15) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01909_s_reg_1117 <= corHelperIPos_V_15_s_fu_5061_p2;
    end else if (~(1'b1 == 1'b1)) begin
        p_01909_s_reg_1117 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_7_fu_5770_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_1_7_fu_5724_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_2_7_fu_5678_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_3_7_fu_5632_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_4_7_fu_5586_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_5_7_fu_5540_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_6_7_fu_5494_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_7_7_fu_5448_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_8_7_fu_5402_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_9_7_fu_5356_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_10_7_fu_5310_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_11_7_fu_5264_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd12) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_12_7_fu_5218_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd13) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_13_7_fu_5172_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd14) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_14_7_fu_5126_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd15) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01915_s_reg_1076 <= corHelperINeg_V_15_7_fu_5080_p2;
    end else if (~(1'b1 == 1'b1)) begin
        p_01915_s_reg_1076 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_5_fu_5761_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_1_s_fu_5715_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_2_s_fu_5669_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_3_s_fu_5623_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_4_s_fu_5577_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_5_s_fu_5531_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_6_s_fu_5485_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_7_s_fu_5439_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_8_s_fu_5393_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_9_s_fu_5347_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_10_s_fu_5301_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_11_s_fu_5255_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd12) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_12_s_fu_5209_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd13) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_13_s_fu_5163_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd14) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_14_s_fu_5117_p2;
    end else if (((phaseClass_V_read_read_fu_1070_p2 == 4'd15) & (1'b1 == ap_CS_fsm_state3))) begin
        p_01925_s_reg_1199 <= corHelperQPos_V_15_s_fu_5071_p2;
    end else if (~(1'b1 == 1'b1)) begin
        p_01925_s_reg_1199 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        resi_V_2_reg_7130 <= resi_V_2_fu_5802_p3;
        resq_V_2_reg_7136 <= resq_V_2_fu_5822_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp102_reg_6220 <= tmp102_fu_2888_p2;
        tmp103_reg_6225 <= tmp103_fu_2906_p2;
        tmp107_reg_6230 <= tmp107_fu_2912_p2;
        tmp108_reg_6235 <= tmp108_fu_2918_p2;
        tmp109_reg_6240 <= tmp109_fu_2930_p2;
        tmp114_reg_6245 <= tmp114_fu_2935_p2;
        tmp115_reg_6250 <= tmp115_fu_2941_p2;
        tmp116_reg_6255 <= tmp116_fu_2953_p2;
        tmp97_reg_6210 <= tmp97_fu_2860_p2;
        tmp98_reg_6215 <= tmp98_fu_2878_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd11) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp111_reg_5890 <= tmp111_fu_1458_p2;
        tmp118_reg_5895 <= tmp118_fu_1474_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd15) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp11_reg_6030 <= tmp11_fu_2152_p2;
        tmp12_reg_6035 <= tmp12_fu_2158_p2;
        tmp13_reg_6040 <= tmp13_fu_2170_p2;
        tmp18_reg_6045 <= tmp18_fu_2175_p2;
        tmp19_reg_6050 <= tmp19_fu_2181_p2;
        tmp1_reg_6010 <= tmp1_fu_2100_p2;
        tmp20_reg_6055 <= tmp20_fu_2193_p2;
        tmp2_reg_6015 <= tmp2_fu_2118_p2;
        tmp6_reg_6020 <= tmp6_fu_2128_p2;
        tmp7_reg_6025 <= tmp7_fu_2146_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp121_reg_6260 <= tmp121_fu_3050_p2;
        tmp122_reg_6265 <= tmp122_fu_3068_p2;
        tmp126_reg_6270 <= tmp126_fu_3078_p2;
        tmp127_reg_6275 <= tmp127_fu_3096_p2;
        tmp131_reg_6280 <= tmp131_fu_3102_p2;
        tmp132_reg_6285 <= tmp132_fu_3108_p2;
        tmp133_reg_6290 <= tmp133_fu_3120_p2;
        tmp138_reg_6295 <= tmp138_fu_3125_p2;
        tmp139_reg_6300 <= tmp139_fu_3131_p2;
        tmp140_reg_6305 <= tmp140_fu_3143_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd10) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp135_reg_5900 <= tmp135_fu_1506_p2;
        tmp142_reg_5905 <= tmp142_fu_1522_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp145_reg_6310 <= tmp145_fu_3240_p2;
        tmp146_reg_6315 <= tmp146_fu_3258_p2;
        tmp150_reg_6320 <= tmp150_fu_3268_p2;
        tmp151_reg_6325 <= tmp151_fu_3286_p2;
        tmp155_reg_6330 <= tmp155_fu_3292_p2;
        tmp156_reg_6335 <= tmp156_fu_3298_p2;
        tmp157_reg_6340 <= tmp157_fu_3310_p2;
        tmp162_reg_6345 <= tmp162_fu_3315_p2;
        tmp163_reg_6350 <= tmp163_fu_3321_p2;
        tmp164_reg_6355 <= tmp164_fu_3333_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd9) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp159_reg_5910 <= tmp159_fu_1554_p2;
        tmp166_reg_5915 <= tmp166_fu_1570_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd15) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp15_reg_5850 <= tmp15_fu_1266_p2;
        tmp22_reg_5855 <= tmp22_fu_1282_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp169_reg_6360 <= tmp169_fu_3430_p2;
        tmp170_reg_6365 <= tmp170_fu_3448_p2;
        tmp174_reg_6370 <= tmp174_fu_3458_p2;
        tmp175_reg_6375 <= tmp175_fu_3476_p2;
        tmp179_reg_6380 <= tmp179_fu_3482_p2;
        tmp180_reg_6385 <= tmp180_fu_3488_p2;
        tmp181_reg_6390 <= tmp181_fu_3500_p2;
        tmp186_reg_6395 <= tmp186_fu_3505_p2;
        tmp187_reg_6400 <= tmp187_fu_3511_p2;
        tmp188_reg_6405 <= tmp188_fu_3523_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd8) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp183_reg_5920 <= tmp183_fu_1602_p2;
        tmp190_reg_5925 <= tmp190_fu_1618_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp193_reg_6410 <= tmp193_fu_3620_p2;
        tmp194_reg_6415 <= tmp194_fu_3638_p2;
        tmp198_reg_6420 <= tmp198_fu_3648_p2;
        tmp199_reg_6425 <= tmp199_fu_3666_p2;
        tmp203_reg_6430 <= tmp203_fu_3672_p2;
        tmp204_reg_6435 <= tmp204_fu_3678_p2;
        tmp205_reg_6440 <= tmp205_fu_3690_p2;
        tmp210_reg_6445 <= tmp210_fu_3695_p2;
        tmp211_reg_6450 <= tmp211_fu_3701_p2;
        tmp212_reg_6455 <= tmp212_fu_3713_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd7) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp207_reg_5930 <= tmp207_fu_1650_p2;
        tmp214_reg_5935 <= tmp214_fu_1666_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp217_reg_6460 <= tmp217_fu_3810_p2;
        tmp218_reg_6465 <= tmp218_fu_3828_p2;
        tmp222_reg_6470 <= tmp222_fu_3838_p2;
        tmp223_reg_6475 <= tmp223_fu_3856_p2;
        tmp227_reg_6480 <= tmp227_fu_3862_p2;
        tmp228_reg_6485 <= tmp228_fu_3868_p2;
        tmp229_reg_6490 <= tmp229_fu_3880_p2;
        tmp234_reg_6495 <= tmp234_fu_3885_p2;
        tmp235_reg_6500 <= tmp235_fu_3891_p2;
        tmp236_reg_6505 <= tmp236_fu_3903_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd6) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp231_reg_5940 <= tmp231_fu_1698_p2;
        tmp238_reg_5945 <= tmp238_fu_1714_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp241_reg_6510 <= tmp241_fu_4000_p2;
        tmp242_reg_6515 <= tmp242_fu_4018_p2;
        tmp246_reg_6520 <= tmp246_fu_4028_p2;
        tmp247_reg_6525 <= tmp247_fu_4046_p2;
        tmp251_reg_6530 <= tmp251_fu_4052_p2;
        tmp252_reg_6535 <= tmp252_fu_4058_p2;
        tmp253_reg_6540 <= tmp253_fu_4070_p2;
        tmp258_reg_6545 <= tmp258_fu_4075_p2;
        tmp259_reg_6550 <= tmp259_fu_4081_p2;
        tmp260_reg_6555 <= tmp260_fu_4093_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd5) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp255_reg_5950 <= tmp255_fu_1746_p2;
        tmp262_reg_5955 <= tmp262_fu_1762_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd14) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp25_reg_6060 <= tmp25_fu_2290_p2;
        tmp26_reg_6065 <= tmp26_fu_2308_p2;
        tmp30_reg_6070 <= tmp30_fu_2318_p2;
        tmp31_reg_6075 <= tmp31_fu_2336_p2;
        tmp35_reg_6080 <= tmp35_fu_2342_p2;
        tmp36_reg_6085 <= tmp36_fu_2348_p2;
        tmp37_reg_6090 <= tmp37_fu_2360_p2;
        tmp42_reg_6095 <= tmp42_fu_2365_p2;
        tmp43_reg_6100 <= tmp43_fu_2371_p2;
        tmp44_reg_6105 <= tmp44_fu_2383_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp265_reg_6560 <= tmp265_fu_4190_p2;
        tmp266_reg_6565 <= tmp266_fu_4208_p2;
        tmp270_reg_6570 <= tmp270_fu_4218_p2;
        tmp271_reg_6575 <= tmp271_fu_4236_p2;
        tmp275_reg_6580 <= tmp275_fu_4242_p2;
        tmp276_reg_6585 <= tmp276_fu_4248_p2;
        tmp277_reg_6590 <= tmp277_fu_4260_p2;
        tmp282_reg_6595 <= tmp282_fu_4265_p2;
        tmp283_reg_6600 <= tmp283_fu_4271_p2;
        tmp284_reg_6605 <= tmp284_fu_4283_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd4) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp279_reg_5960 <= tmp279_fu_1794_p2;
        tmp286_reg_5965 <= tmp286_fu_1810_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp289_reg_6610 <= tmp289_fu_4380_p2;
        tmp290_reg_6615 <= tmp290_fu_4398_p2;
        tmp294_reg_6620 <= tmp294_fu_4408_p2;
        tmp295_reg_6625 <= tmp295_fu_4426_p2;
        tmp299_reg_6630 <= tmp299_fu_4432_p2;
        tmp300_reg_6635 <= tmp300_fu_4438_p2;
        tmp301_reg_6640 <= tmp301_fu_4450_p2;
        tmp306_reg_6645 <= tmp306_fu_4455_p2;
        tmp307_reg_6650 <= tmp307_fu_4461_p2;
        tmp308_reg_6655 <= tmp308_fu_4473_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd3) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp303_reg_5970 <= tmp303_fu_1842_p2;
        tmp310_reg_5975 <= tmp310_fu_1858_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp313_reg_6660 <= tmp313_fu_4570_p2;
        tmp314_reg_6665 <= tmp314_fu_4588_p2;
        tmp318_reg_6670 <= tmp318_fu_4598_p2;
        tmp319_reg_6675 <= tmp319_fu_4616_p2;
        tmp323_reg_6680 <= tmp323_fu_4622_p2;
        tmp324_reg_6685 <= tmp324_fu_4628_p2;
        tmp325_reg_6690 <= tmp325_fu_4640_p2;
        tmp330_reg_6695 <= tmp330_fu_4645_p2;
        tmp331_reg_6700 <= tmp331_fu_4651_p2;
        tmp332_reg_6705 <= tmp332_fu_4663_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd2) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp327_reg_5980 <= tmp327_fu_1890_p2;
        tmp334_reg_5985 <= tmp334_fu_1906_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp337_reg_6710 <= tmp337_fu_4760_p2;
        tmp338_reg_6715 <= tmp338_fu_4778_p2;
        tmp342_reg_6720 <= tmp342_fu_4788_p2;
        tmp343_reg_6725 <= tmp343_fu_4806_p2;
        tmp347_reg_6730 <= tmp347_fu_4812_p2;
        tmp348_reg_6735 <= tmp348_fu_4818_p2;
        tmp349_reg_6740 <= tmp349_fu_4830_p2;
        tmp354_reg_6745 <= tmp354_fu_4835_p2;
        tmp355_reg_6750 <= tmp355_fu_4841_p2;
        tmp356_reg_6755 <= tmp356_fu_4853_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd1) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp351_reg_5990 <= tmp351_fu_1938_p2;
        tmp358_reg_5995 <= tmp358_fu_1954_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp361_reg_6760 <= tmp361_fu_4950_p2;
        tmp362_reg_6765 <= tmp362_fu_4968_p2;
        tmp366_reg_6770 <= tmp366_fu_4978_p2;
        tmp367_reg_6775 <= tmp367_fu_4996_p2;
        tmp371_reg_6780 <= tmp371_fu_5002_p2;
        tmp372_reg_6785 <= tmp372_fu_5008_p2;
        tmp373_reg_6790 <= tmp373_fu_5020_p2;
        tmp378_reg_6795 <= tmp378_fu_5025_p2;
        tmp379_reg_6800 <= tmp379_fu_5031_p2;
        tmp380_reg_6805 <= tmp380_fu_5043_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd0) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp375_reg_6000 <= tmp375_fu_1986_p2;
        tmp382_reg_6005 <= tmp382_fu_2002_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd14) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp39_reg_5860 <= tmp39_fu_1314_p2;
        tmp46_reg_5865 <= tmp46_fu_1330_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd13) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp49_reg_6110 <= tmp49_fu_2480_p2;
        tmp50_reg_6115 <= tmp50_fu_2498_p2;
        tmp54_reg_6120 <= tmp54_fu_2508_p2;
        tmp55_reg_6125 <= tmp55_fu_2526_p2;
        tmp59_reg_6130 <= tmp59_fu_2532_p2;
        tmp60_reg_6135 <= tmp60_fu_2538_p2;
        tmp61_reg_6140 <= tmp61_fu_2550_p2;
        tmp66_reg_6145 <= tmp66_fu_2555_p2;
        tmp67_reg_6150 <= tmp67_fu_2561_p2;
        tmp68_reg_6155 <= tmp68_fu_2573_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd13) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp63_reg_5870 <= tmp63_fu_1362_p2;
        tmp70_reg_5875 <= tmp70_fu_1378_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd12) & (1'b1 == ap_CS_fsm_state2))) begin
        tmp73_reg_6160 <= tmp73_fu_2670_p2;
        tmp74_reg_6165 <= tmp74_fu_2688_p2;
        tmp78_reg_6170 <= tmp78_fu_2698_p2;
        tmp79_reg_6175 <= tmp79_fu_2716_p2;
        tmp83_reg_6180 <= tmp83_fu_2722_p2;
        tmp84_reg_6185 <= tmp84_fu_2728_p2;
        tmp85_reg_6190 <= tmp85_fu_2740_p2;
        tmp90_reg_6195 <= tmp90_fu_2745_p2;
        tmp91_reg_6200 <= tmp91_fu_2751_p2;
        tmp92_reg_6205 <= tmp92_fu_2763_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((phaseClass_V_read_read_fu_1070_p2 == 4'd12) & (1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        tmp87_reg_5880 <= tmp87_fu_1410_p2;
        tmp94_reg_5885 <= tmp94_fu_1426_p2;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state7) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        ap_return = p_Result_s_fu_5830_p3;
    end else begin
        ap_return = ap_return_preg;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (~(1'b1 == 1'b1)) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign corHelperINeg_V_10_7_fu_5310_p2 = (tmp133_reg_6290 + tmp130_fu_5306_p2);

assign corHelperINeg_V_11_7_fu_5264_p2 = (tmp109_reg_6240 + tmp106_fu_5260_p2);

assign corHelperINeg_V_12_7_fu_5218_p2 = (tmp85_reg_6190 + tmp82_fu_5214_p2);

assign corHelperINeg_V_13_7_fu_5172_p2 = (tmp61_reg_6140 + tmp58_fu_5168_p2);

assign corHelperINeg_V_14_7_fu_5126_p2 = (tmp37_reg_6090 + tmp34_fu_5122_p2);

assign corHelperINeg_V_15_7_fu_5080_p2 = (tmp13_reg_6040 + tmp10_fu_5076_p2);

assign corHelperINeg_V_1_7_fu_5724_p2 = (tmp349_reg_6740 + tmp346_fu_5720_p2);

assign corHelperINeg_V_2_7_fu_5678_p2 = (tmp325_reg_6690 + tmp322_fu_5674_p2);

assign corHelperINeg_V_3_7_fu_5632_p2 = (tmp301_reg_6640 + tmp298_fu_5628_p2);

assign corHelperINeg_V_4_7_fu_5586_p2 = (tmp277_reg_6590 + tmp274_fu_5582_p2);

assign corHelperINeg_V_5_7_fu_5540_p2 = (tmp253_reg_6540 + tmp250_fu_5536_p2);

assign corHelperINeg_V_6_7_fu_5494_p2 = (tmp229_reg_6490 + tmp226_fu_5490_p2);

assign corHelperINeg_V_7_7_fu_5448_p2 = (tmp205_reg_6440 + tmp202_fu_5444_p2);

assign corHelperINeg_V_7_fu_5770_p2 = (tmp373_reg_6790 + tmp370_fu_5766_p2);

assign corHelperINeg_V_8_7_fu_5402_p2 = (tmp181_reg_6390 + tmp178_fu_5398_p2);

assign corHelperINeg_V_9_7_fu_5356_p2 = (tmp157_reg_6340 + tmp154_fu_5352_p2);

assign corHelperIPos_V_10_s_fu_5291_p2 = (tmp122_reg_6265 + tmp120_fu_5286_p2);

assign corHelperIPos_V_11_s_fu_5245_p2 = (tmp98_reg_6215 + tmp96_fu_5240_p2);

assign corHelperIPos_V_12_s_fu_5199_p2 = (tmp74_reg_6165 + tmp72_fu_5194_p2);

assign corHelperIPos_V_13_s_fu_5153_p2 = (tmp50_reg_6115 + tmp48_fu_5148_p2);

assign corHelperIPos_V_14_s_fu_5107_p2 = (tmp26_reg_6065 + tmp24_fu_5102_p2);

assign corHelperIPos_V_15_s_fu_5061_p2 = (tmp2_reg_6015 + tmp_fu_5056_p2);

assign corHelperIPos_V_1_s_fu_5705_p2 = (tmp338_reg_6715 + tmp336_fu_5700_p2);

assign corHelperIPos_V_2_s_fu_5659_p2 = (tmp314_reg_6665 + tmp312_fu_5654_p2);

assign corHelperIPos_V_3_s_fu_5613_p2 = (tmp290_reg_6615 + tmp288_fu_5608_p2);

assign corHelperIPos_V_4_s_fu_5567_p2 = (tmp266_reg_6565 + tmp264_fu_5562_p2);

assign corHelperIPos_V_5_fu_5751_p2 = (tmp362_reg_6765 + tmp360_fu_5746_p2);

assign corHelperIPos_V_5_s_fu_5521_p2 = (tmp242_reg_6515 + tmp240_fu_5516_p2);

assign corHelperIPos_V_6_s_fu_5475_p2 = (tmp218_reg_6465 + tmp216_fu_5470_p2);

assign corHelperIPos_V_7_s_fu_5429_p2 = (tmp194_reg_6415 + tmp192_fu_5424_p2);

assign corHelperIPos_V_8_s_fu_5383_p2 = (tmp170_reg_6365 + tmp168_fu_5378_p2);

assign corHelperIPos_V_9_s_fu_5337_p2 = (tmp146_reg_6315 + tmp144_fu_5332_p2);

assign corHelperQNeg_V_10_7_fu_5319_p2 = (tmp140_reg_6305 + tmp137_fu_5315_p2);

assign corHelperQNeg_V_11_7_fu_5273_p2 = (tmp116_reg_6255 + tmp113_fu_5269_p2);

assign corHelperQNeg_V_12_7_fu_5227_p2 = (tmp92_reg_6205 + tmp89_fu_5223_p2);

assign corHelperQNeg_V_13_7_fu_5181_p2 = (tmp68_reg_6155 + tmp65_fu_5177_p2);

assign corHelperQNeg_V_14_7_fu_5135_p2 = (tmp44_reg_6105 + tmp41_fu_5131_p2);

assign corHelperQNeg_V_15_7_fu_5089_p2 = (tmp20_reg_6055 + tmp17_fu_5085_p2);

assign corHelperQNeg_V_1_7_fu_5733_p2 = (tmp356_reg_6755 + tmp353_fu_5729_p2);

assign corHelperQNeg_V_2_7_fu_5687_p2 = (tmp332_reg_6705 + tmp329_fu_5683_p2);

assign corHelperQNeg_V_3_7_fu_5641_p2 = (tmp308_reg_6655 + tmp305_fu_5637_p2);

assign corHelperQNeg_V_4_7_fu_5595_p2 = (tmp284_reg_6605 + tmp281_fu_5591_p2);

assign corHelperQNeg_V_5_7_fu_5549_p2 = (tmp260_reg_6555 + tmp257_fu_5545_p2);

assign corHelperQNeg_V_6_7_fu_5503_p2 = (tmp236_reg_6505 + tmp233_fu_5499_p2);

assign corHelperQNeg_V_7_7_fu_5457_p2 = (tmp212_reg_6455 + tmp209_fu_5453_p2);

assign corHelperQNeg_V_7_fu_5779_p2 = (tmp380_reg_6805 + tmp377_fu_5775_p2);

assign corHelperQNeg_V_8_7_fu_5411_p2 = (tmp188_reg_6405 + tmp185_fu_5407_p2);

assign corHelperQNeg_V_9_7_fu_5365_p2 = (tmp164_reg_6355 + tmp161_fu_5361_p2);

assign corHelperQPos_V_10_s_fu_5301_p2 = (tmp127_reg_6275 + tmp125_fu_5296_p2);

assign corHelperQPos_V_11_s_fu_5255_p2 = (tmp103_reg_6225 + tmp101_fu_5250_p2);

assign corHelperQPos_V_12_s_fu_5209_p2 = (tmp79_reg_6175 + tmp77_fu_5204_p2);

assign corHelperQPos_V_13_s_fu_5163_p2 = (tmp55_reg_6125 + tmp53_fu_5158_p2);

assign corHelperQPos_V_14_s_fu_5117_p2 = (tmp31_reg_6075 + tmp29_fu_5112_p2);

assign corHelperQPos_V_15_s_fu_5071_p2 = (tmp7_reg_6025 + tmp5_fu_5066_p2);

assign corHelperQPos_V_1_s_fu_5715_p2 = (tmp343_reg_6725 + tmp341_fu_5710_p2);

assign corHelperQPos_V_2_s_fu_5669_p2 = (tmp319_reg_6675 + tmp317_fu_5664_p2);

assign corHelperQPos_V_3_s_fu_5623_p2 = (tmp295_reg_6625 + tmp293_fu_5618_p2);

assign corHelperQPos_V_4_s_fu_5577_p2 = (tmp271_reg_6575 + tmp269_fu_5572_p2);

assign corHelperQPos_V_5_fu_5761_p2 = (tmp367_reg_6775 + tmp365_fu_5756_p2);

assign corHelperQPos_V_5_s_fu_5531_p2 = (tmp247_reg_6525 + tmp245_fu_5526_p2);

assign corHelperQPos_V_6_s_fu_5485_p2 = (tmp223_reg_6475 + tmp221_fu_5480_p2);

assign corHelperQPos_V_7_s_fu_5439_p2 = (tmp199_reg_6425 + tmp197_fu_5434_p2);

assign corHelperQPos_V_8_s_fu_5393_p2 = (tmp175_reg_6375 + tmp173_fu_5388_p2);

assign corHelperQPos_V_9_s_fu_5347_p2 = (tmp151_reg_6325 + tmp149_fu_5342_p2);

assign p_Result_s_fu_5830_p3 = {{grp_fu_5841_p2}, {grp_fu_5836_p2}};

assign phaseClass_V_read_read_fu_1070_p2 = phaseClass_V;

assign resi_V_1_fu_5796_p2 = (p_01915_s_reg_1076 - p_01909_s_reg_1117);

assign resi_V_2_fu_5802_p3 = ((tmp_s_fu_5784_p2[0:0] === 1'b1) ? resi_V_fu_5790_p2 : resi_V_1_fu_5796_p2);

assign resi_V_fu_5790_p2 = (p_01909_s_reg_1117 - p_01915_s_reg_1076);

assign resq_V_1_fu_5816_p2 = (p_01903_s_reg_1158 - p_01925_s_reg_1199);

assign resq_V_2_fu_5822_p3 = ((tmp_s_fu_5784_p2[0:0] === 1'b1) ? resq_V_fu_5810_p2 : resq_V_1_fu_5816_p2);

assign resq_V_fu_5810_p2 = (p_01925_s_reg_1199 - p_01903_s_reg_1158);

assign tmp100_fu_2872_p2 = (cor_phaseClass11i_V_6 + cor_phaseClass11i_V_3);

assign tmp101_fu_5250_p2 = (tmp102_reg_6220 + cor_phaseClass11q_V_13);

assign tmp102_fu_2888_p2 = (cor_phaseClass11q_V_14 + cor_phaseClass11q_V_9);

assign tmp103_fu_2906_p2 = (tmp105_fu_2900_p2 + tmp104_fu_2894_p2);

assign tmp104_fu_2894_p2 = (cor_phaseClass11q_V_8 + cor_phaseClass11q_V_7);

assign tmp105_fu_2900_p2 = (cor_phaseClass11q_V_6 + cor_phaseClass11q_V_3);

assign tmp106_fu_5260_p2 = (tmp108_reg_6235 + tmp107_reg_6230);

assign tmp107_fu_2912_p2 = (cor_phaseClass11i_V_12 + cor_phaseClass11i_V_15);

assign tmp108_fu_2918_p2 = (cor_phaseClass11i_V_11 + cor_phaseClass11i_V_10);

assign tmp109_fu_2930_p2 = (tmp111_reg_5890 + tmp110_fu_2924_p2);

assign tmp10_fu_5076_p2 = (tmp12_reg_6035 + tmp11_reg_6030);

assign tmp110_fu_2924_p2 = (cor_phaseClass11i_V_5 + cor_phaseClass11i_V_4);

assign tmp111_fu_1458_p2 = (tmp112_fu_1452_p2 + cor_phaseClass11i_V_2);

assign tmp112_fu_1452_p2 = (cor_phaseClass11i_V_1 + cor_phaseClass11i_V_s);

assign tmp113_fu_5269_p2 = (tmp115_reg_6250 + tmp114_reg_6245);

assign tmp114_fu_2935_p2 = (cor_phaseClass11q_V_12 + cor_phaseClass11q_V_15);

assign tmp115_fu_2941_p2 = (cor_phaseClass11q_V_11 + cor_phaseClass11q_V_10);

assign tmp116_fu_2953_p2 = (tmp118_reg_5895 + tmp117_fu_2947_p2);

assign tmp117_fu_2947_p2 = (cor_phaseClass11q_V_5 + cor_phaseClass11q_V_4);

assign tmp118_fu_1474_p2 = (tmp119_fu_1468_p2 + cor_phaseClass11q_V_2);

assign tmp119_fu_1468_p2 = (cor_phaseClass11q_V_1 + cor_phaseClass11q_V_s);

assign tmp11_fu_2152_p2 = (cor_phaseClass15i_V_12 + cor_phaseClass15i_V_15);

assign tmp120_fu_5286_p2 = (tmp121_reg_6260 + cor_phaseClass10i_V_13);

assign tmp121_fu_3050_p2 = (cor_phaseClass10i_V_14 + cor_phaseClass10i_V_9);

assign tmp122_fu_3068_p2 = (tmp124_fu_3062_p2 + tmp123_fu_3056_p2);

assign tmp123_fu_3056_p2 = (cor_phaseClass10i_V_8 + cor_phaseClass10i_V_7);

assign tmp124_fu_3062_p2 = (cor_phaseClass10i_V_6 + cor_phaseClass10i_V_3);

assign tmp125_fu_5296_p2 = (tmp126_reg_6270 + cor_phaseClass10q_V_13);

assign tmp126_fu_3078_p2 = (cor_phaseClass10q_V_14 + cor_phaseClass10q_V_9);

assign tmp127_fu_3096_p2 = (tmp129_fu_3090_p2 + tmp128_fu_3084_p2);

assign tmp128_fu_3084_p2 = (cor_phaseClass10q_V_8 + cor_phaseClass10q_V_7);

assign tmp129_fu_3090_p2 = (cor_phaseClass10q_V_6 + cor_phaseClass10q_V_3);

assign tmp12_fu_2158_p2 = (cor_phaseClass15i_V_11 + cor_phaseClass15i_V_10);

assign tmp130_fu_5306_p2 = (tmp132_reg_6285 + tmp131_reg_6280);

assign tmp131_fu_3102_p2 = (cor_phaseClass10i_V_12 + cor_phaseClass10i_V_15);

assign tmp132_fu_3108_p2 = (cor_phaseClass10i_V_11 + cor_phaseClass10i_V_10);

assign tmp133_fu_3120_p2 = (tmp135_reg_5900 + tmp134_fu_3114_p2);

assign tmp134_fu_3114_p2 = (cor_phaseClass10i_V_5 + cor_phaseClass10i_V_4);

assign tmp135_fu_1506_p2 = (tmp136_fu_1500_p2 + cor_phaseClass10i_V_2);

assign tmp136_fu_1500_p2 = (cor_phaseClass10i_V_1 + cor_phaseClass10i_V_s);

assign tmp137_fu_5315_p2 = (tmp139_reg_6300 + tmp138_reg_6295);

assign tmp138_fu_3125_p2 = (cor_phaseClass10q_V_12 + cor_phaseClass10q_V_15);

assign tmp139_fu_3131_p2 = (cor_phaseClass10q_V_11 + cor_phaseClass10q_V_10);

assign tmp13_fu_2170_p2 = (tmp15_reg_5850 + tmp14_fu_2164_p2);

assign tmp140_fu_3143_p2 = (tmp142_reg_5905 + tmp141_fu_3137_p2);

assign tmp141_fu_3137_p2 = (cor_phaseClass10q_V_5 + cor_phaseClass10q_V_4);

assign tmp142_fu_1522_p2 = (tmp143_fu_1516_p2 + cor_phaseClass10q_V_2);

assign tmp143_fu_1516_p2 = (cor_phaseClass10q_V_1 + cor_phaseClass10q_V_s);

assign tmp144_fu_5332_p2 = (tmp145_reg_6310 + cor_phaseClass9i_V_13);

assign tmp145_fu_3240_p2 = (cor_phaseClass9i_V_14 + cor_phaseClass9i_V_9);

assign tmp146_fu_3258_p2 = (tmp148_fu_3252_p2 + tmp147_fu_3246_p2);

assign tmp147_fu_3246_p2 = (cor_phaseClass9i_V_8 + cor_phaseClass9i_V_7);

assign tmp148_fu_3252_p2 = (cor_phaseClass9i_V_6 + cor_phaseClass9i_V_3);

assign tmp149_fu_5342_p2 = (tmp150_reg_6320 + cor_phaseClass9q_V_13);

assign tmp14_fu_2164_p2 = (cor_phaseClass15i_V_5 + cor_phaseClass15i_V_4);

assign tmp150_fu_3268_p2 = (cor_phaseClass9q_V_14 + cor_phaseClass9q_V_9);

assign tmp151_fu_3286_p2 = (tmp153_fu_3280_p2 + tmp152_fu_3274_p2);

assign tmp152_fu_3274_p2 = (cor_phaseClass9q_V_8 + cor_phaseClass9q_V_7);

assign tmp153_fu_3280_p2 = (cor_phaseClass9q_V_6 + cor_phaseClass9q_V_3);

assign tmp154_fu_5352_p2 = (tmp156_reg_6335 + tmp155_reg_6330);

assign tmp155_fu_3292_p2 = (cor_phaseClass9i_V_12 + cor_phaseClass9i_V_15);

assign tmp156_fu_3298_p2 = (cor_phaseClass9i_V_11 + cor_phaseClass9i_V_10);

assign tmp157_fu_3310_p2 = (tmp159_reg_5910 + tmp158_fu_3304_p2);

assign tmp158_fu_3304_p2 = (cor_phaseClass9i_V_5 + cor_phaseClass9i_V_4);

assign tmp159_fu_1554_p2 = (tmp160_fu_1548_p2 + cor_phaseClass9i_V_2);

assign tmp15_fu_1266_p2 = (tmp16_fu_1260_p2 + cor_phaseClass15i_V_2);

assign tmp160_fu_1548_p2 = (cor_phaseClass9i_V_1 + cor_phaseClass9i_V_0);

assign tmp161_fu_5361_p2 = (tmp163_reg_6350 + tmp162_reg_6345);

assign tmp162_fu_3315_p2 = (cor_phaseClass9q_V_12 + cor_phaseClass9q_V_15);

assign tmp163_fu_3321_p2 = (cor_phaseClass9q_V_11 + cor_phaseClass9q_V_10);

assign tmp164_fu_3333_p2 = (tmp166_reg_5915 + tmp165_fu_3327_p2);

assign tmp165_fu_3327_p2 = (cor_phaseClass9q_V_5 + cor_phaseClass9q_V_4);

assign tmp166_fu_1570_p2 = (tmp167_fu_1564_p2 + cor_phaseClass9q_V_2);

assign tmp167_fu_1564_p2 = (cor_phaseClass9q_V_1 + cor_phaseClass9q_V_0);

assign tmp168_fu_5378_p2 = (tmp169_reg_6360 + cor_phaseClass8i_V_13);

assign tmp169_fu_3430_p2 = (cor_phaseClass8i_V_14 + cor_phaseClass8i_V_9);

assign tmp16_fu_1260_p2 = (cor_phaseClass15i_V_1 + cor_phaseClass15i_V_s);

assign tmp170_fu_3448_p2 = (tmp172_fu_3442_p2 + tmp171_fu_3436_p2);

assign tmp171_fu_3436_p2 = (cor_phaseClass8i_V_8 + cor_phaseClass8i_V_7);

assign tmp172_fu_3442_p2 = (cor_phaseClass8i_V_6 + cor_phaseClass8i_V_3);

assign tmp173_fu_5388_p2 = (tmp174_reg_6370 + cor_phaseClass8q_V_13);

assign tmp174_fu_3458_p2 = (cor_phaseClass8q_V_14 + cor_phaseClass8q_V_9);

assign tmp175_fu_3476_p2 = (tmp177_fu_3470_p2 + tmp176_fu_3464_p2);

assign tmp176_fu_3464_p2 = (cor_phaseClass8q_V_8 + cor_phaseClass8q_V_7);

assign tmp177_fu_3470_p2 = (cor_phaseClass8q_V_6 + cor_phaseClass8q_V_3);

assign tmp178_fu_5398_p2 = (tmp180_reg_6385 + tmp179_reg_6380);

assign tmp179_fu_3482_p2 = (cor_phaseClass8i_V_12 + cor_phaseClass8i_V_15);

assign tmp17_fu_5085_p2 = (tmp19_reg_6050 + tmp18_reg_6045);

assign tmp180_fu_3488_p2 = (cor_phaseClass8i_V_11 + cor_phaseClass8i_V_10);

assign tmp181_fu_3500_p2 = (tmp183_reg_5920 + tmp182_fu_3494_p2);

assign tmp182_fu_3494_p2 = (cor_phaseClass8i_V_5 + cor_phaseClass8i_V_4);

assign tmp183_fu_1602_p2 = (tmp184_fu_1596_p2 + cor_phaseClass8i_V_2);

assign tmp184_fu_1596_p2 = (cor_phaseClass8i_V_1 + cor_phaseClass8i_V_0);

assign tmp185_fu_5407_p2 = (tmp187_reg_6400 + tmp186_reg_6395);

assign tmp186_fu_3505_p2 = (cor_phaseClass8q_V_12 + cor_phaseClass8q_V_15);

assign tmp187_fu_3511_p2 = (cor_phaseClass8q_V_11 + cor_phaseClass8q_V_10);

assign tmp188_fu_3523_p2 = (tmp190_reg_5925 + tmp189_fu_3517_p2);

assign tmp189_fu_3517_p2 = (cor_phaseClass8q_V_5 + cor_phaseClass8q_V_4);

assign tmp18_fu_2175_p2 = (cor_phaseClass15q_V_12 + cor_phaseClass15q_V_15);

assign tmp190_fu_1618_p2 = (tmp191_fu_1612_p2 + cor_phaseClass8q_V_2);

assign tmp191_fu_1612_p2 = (cor_phaseClass8q_V_1 + cor_phaseClass8q_V_0);

assign tmp192_fu_5424_p2 = (tmp193_reg_6410 + cor_phaseClass7i_V_13);

assign tmp193_fu_3620_p2 = (cor_phaseClass7i_V_14 + cor_phaseClass7i_V_9);

assign tmp194_fu_3638_p2 = (tmp196_fu_3632_p2 + tmp195_fu_3626_p2);

assign tmp195_fu_3626_p2 = (cor_phaseClass7i_V_8 + cor_phaseClass7i_V_7);

assign tmp196_fu_3632_p2 = (cor_phaseClass7i_V_6 + cor_phaseClass7i_V_3);

assign tmp197_fu_5434_p2 = (tmp198_reg_6420 + cor_phaseClass7q_V_13);

assign tmp198_fu_3648_p2 = (cor_phaseClass7q_V_14 + cor_phaseClass7q_V_9);

assign tmp199_fu_3666_p2 = (tmp201_fu_3660_p2 + tmp200_fu_3654_p2);

assign tmp19_fu_2181_p2 = (cor_phaseClass15q_V_11 + cor_phaseClass15q_V_10);

assign tmp1_fu_2100_p2 = (cor_phaseClass15i_V_14 + cor_phaseClass15i_V_9);

assign tmp200_fu_3654_p2 = (cor_phaseClass7q_V_8 + cor_phaseClass7q_V_7);

assign tmp201_fu_3660_p2 = (cor_phaseClass7q_V_6 + cor_phaseClass7q_V_3);

assign tmp202_fu_5444_p2 = (tmp204_reg_6435 + tmp203_reg_6430);

assign tmp203_fu_3672_p2 = (cor_phaseClass7i_V_12 + cor_phaseClass7i_V_15);

assign tmp204_fu_3678_p2 = (cor_phaseClass7i_V_11 + cor_phaseClass7i_V_10);

assign tmp205_fu_3690_p2 = (tmp207_reg_5930 + tmp206_fu_3684_p2);

assign tmp206_fu_3684_p2 = (cor_phaseClass7i_V_5 + cor_phaseClass7i_V_4);

assign tmp207_fu_1650_p2 = (tmp208_fu_1644_p2 + cor_phaseClass7i_V_2);

assign tmp208_fu_1644_p2 = (cor_phaseClass7i_V_1 + cor_phaseClass7i_V_0);

assign tmp209_fu_5453_p2 = (tmp211_reg_6450 + tmp210_reg_6445);

assign tmp20_fu_2193_p2 = (tmp22_reg_5855 + tmp21_fu_2187_p2);

assign tmp210_fu_3695_p2 = (cor_phaseClass7q_V_12 + cor_phaseClass7q_V_15);

assign tmp211_fu_3701_p2 = (cor_phaseClass7q_V_11 + cor_phaseClass7q_V_10);

assign tmp212_fu_3713_p2 = (tmp214_reg_5935 + tmp213_fu_3707_p2);

assign tmp213_fu_3707_p2 = (cor_phaseClass7q_V_5 + cor_phaseClass7q_V_4);

assign tmp214_fu_1666_p2 = (tmp215_fu_1660_p2 + cor_phaseClass7q_V_2);

assign tmp215_fu_1660_p2 = (cor_phaseClass7q_V_1 + cor_phaseClass7q_V_0);

assign tmp216_fu_5470_p2 = (tmp217_reg_6460 + cor_phaseClass6i_V_13);

assign tmp217_fu_3810_p2 = (cor_phaseClass6i_V_14 + cor_phaseClass6i_V_9);

assign tmp218_fu_3828_p2 = (tmp220_fu_3822_p2 + tmp219_fu_3816_p2);

assign tmp219_fu_3816_p2 = (cor_phaseClass6i_V_8 + cor_phaseClass6i_V_7);

assign tmp21_fu_2187_p2 = (cor_phaseClass15q_V_5 + cor_phaseClass15q_V_4);

assign tmp220_fu_3822_p2 = (cor_phaseClass6i_V_6 + cor_phaseClass6i_V_3);

assign tmp221_fu_5480_p2 = (tmp222_reg_6470 + cor_phaseClass6q_V_13);

assign tmp222_fu_3838_p2 = (cor_phaseClass6q_V_14 + cor_phaseClass6q_V_9);

assign tmp223_fu_3856_p2 = (tmp225_fu_3850_p2 + tmp224_fu_3844_p2);

assign tmp224_fu_3844_p2 = (cor_phaseClass6q_V_8 + cor_phaseClass6q_V_7);

assign tmp225_fu_3850_p2 = (cor_phaseClass6q_V_6 + cor_phaseClass6q_V_3);

assign tmp226_fu_5490_p2 = (tmp228_reg_6485 + tmp227_reg_6480);

assign tmp227_fu_3862_p2 = (cor_phaseClass6i_V_12 + cor_phaseClass6i_V_15);

assign tmp228_fu_3868_p2 = (cor_phaseClass6i_V_11 + cor_phaseClass6i_V_10);

assign tmp229_fu_3880_p2 = (tmp231_reg_5940 + tmp230_fu_3874_p2);

assign tmp22_fu_1282_p2 = (tmp23_fu_1276_p2 + cor_phaseClass15q_V_2);

assign tmp230_fu_3874_p2 = (cor_phaseClass6i_V_5 + cor_phaseClass6i_V_4);

assign tmp231_fu_1698_p2 = (tmp232_fu_1692_p2 + cor_phaseClass6i_V_2);

assign tmp232_fu_1692_p2 = (cor_phaseClass6i_V_1 + cor_phaseClass6i_V_0);

assign tmp233_fu_5499_p2 = (tmp235_reg_6500 + tmp234_reg_6495);

assign tmp234_fu_3885_p2 = (cor_phaseClass6q_V_12 + cor_phaseClass6q_V_15);

assign tmp235_fu_3891_p2 = (cor_phaseClass6q_V_11 + cor_phaseClass6q_V_10);

assign tmp236_fu_3903_p2 = (tmp238_reg_5945 + tmp237_fu_3897_p2);

assign tmp237_fu_3897_p2 = (cor_phaseClass6q_V_5 + cor_phaseClass6q_V_4);

assign tmp238_fu_1714_p2 = (tmp239_fu_1708_p2 + cor_phaseClass6q_V_2);

assign tmp239_fu_1708_p2 = (cor_phaseClass6q_V_1 + cor_phaseClass6q_V_0);

assign tmp23_fu_1276_p2 = (cor_phaseClass15q_V_1 + cor_phaseClass15q_V_s);

assign tmp240_fu_5516_p2 = (tmp241_reg_6510 + cor_phaseClass5i_V_13);

assign tmp241_fu_4000_p2 = (cor_phaseClass5i_V_14 + cor_phaseClass5i_V_9);

assign tmp242_fu_4018_p2 = (tmp244_fu_4012_p2 + tmp243_fu_4006_p2);

assign tmp243_fu_4006_p2 = (cor_phaseClass5i_V_8 + cor_phaseClass5i_V_7);

assign tmp244_fu_4012_p2 = (cor_phaseClass5i_V_6 + cor_phaseClass5i_V_3);

assign tmp245_fu_5526_p2 = (tmp246_reg_6520 + cor_phaseClass5q_V_13);

assign tmp246_fu_4028_p2 = (cor_phaseClass5q_V_14 + cor_phaseClass5q_V_9);

assign tmp247_fu_4046_p2 = (tmp249_fu_4040_p2 + tmp248_fu_4034_p2);

assign tmp248_fu_4034_p2 = (cor_phaseClass5q_V_8 + cor_phaseClass5q_V_7);

assign tmp249_fu_4040_p2 = (cor_phaseClass5q_V_6 + cor_phaseClass5q_V_3);

assign tmp24_fu_5102_p2 = (tmp25_reg_6060 + cor_phaseClass14i_V_13);

assign tmp250_fu_5536_p2 = (tmp252_reg_6535 + tmp251_reg_6530);

assign tmp251_fu_4052_p2 = (cor_phaseClass5i_V_12 + cor_phaseClass5i_V_15);

assign tmp252_fu_4058_p2 = (cor_phaseClass5i_V_11 + cor_phaseClass5i_V_10);

assign tmp253_fu_4070_p2 = (tmp255_reg_5950 + tmp254_fu_4064_p2);

assign tmp254_fu_4064_p2 = (cor_phaseClass5i_V_5 + cor_phaseClass5i_V_4);

assign tmp255_fu_1746_p2 = (tmp256_fu_1740_p2 + cor_phaseClass5i_V_2);

assign tmp256_fu_1740_p2 = (cor_phaseClass5i_V_1 + cor_phaseClass5i_V_0);

assign tmp257_fu_5545_p2 = (tmp259_reg_6550 + tmp258_reg_6545);

assign tmp258_fu_4075_p2 = (cor_phaseClass5q_V_12 + cor_phaseClass5q_V_15);

assign tmp259_fu_4081_p2 = (cor_phaseClass5q_V_11 + cor_phaseClass5q_V_10);

assign tmp25_fu_2290_p2 = (cor_phaseClass14i_V_14 + cor_phaseClass14i_V_9);

assign tmp260_fu_4093_p2 = (tmp262_reg_5955 + tmp261_fu_4087_p2);

assign tmp261_fu_4087_p2 = (cor_phaseClass5q_V_5 + cor_phaseClass5q_V_4);

assign tmp262_fu_1762_p2 = (tmp263_fu_1756_p2 + cor_phaseClass5q_V_2);

assign tmp263_fu_1756_p2 = (cor_phaseClass5q_V_1 + cor_phaseClass5q_V_0);

assign tmp264_fu_5562_p2 = (tmp265_reg_6560 + cor_phaseClass4i_V_13);

assign tmp265_fu_4190_p2 = (cor_phaseClass4i_V_14 + cor_phaseClass4i_V_9);

assign tmp266_fu_4208_p2 = (tmp268_fu_4202_p2 + tmp267_fu_4196_p2);

assign tmp267_fu_4196_p2 = (cor_phaseClass4i_V_8 + cor_phaseClass4i_V_7);

assign tmp268_fu_4202_p2 = (cor_phaseClass4i_V_6 + cor_phaseClass4i_V_3);

assign tmp269_fu_5572_p2 = (tmp270_reg_6570 + cor_phaseClass4q_V_13);

assign tmp26_fu_2308_p2 = (tmp28_fu_2302_p2 + tmp27_fu_2296_p2);

assign tmp270_fu_4218_p2 = (cor_phaseClass4q_V_14 + cor_phaseClass4q_V_9);

assign tmp271_fu_4236_p2 = (tmp273_fu_4230_p2 + tmp272_fu_4224_p2);

assign tmp272_fu_4224_p2 = (cor_phaseClass4q_V_8 + cor_phaseClass4q_V_7);

assign tmp273_fu_4230_p2 = (cor_phaseClass4q_V_6 + cor_phaseClass4q_V_3);

assign tmp274_fu_5582_p2 = (tmp276_reg_6585 + tmp275_reg_6580);

assign tmp275_fu_4242_p2 = (cor_phaseClass4i_V_12 + cor_phaseClass4i_V_15);

assign tmp276_fu_4248_p2 = (cor_phaseClass4i_V_11 + cor_phaseClass4i_V_10);

assign tmp277_fu_4260_p2 = (tmp279_reg_5960 + tmp278_fu_4254_p2);

assign tmp278_fu_4254_p2 = (cor_phaseClass4i_V_5 + cor_phaseClass4i_V_4);

assign tmp279_fu_1794_p2 = (tmp280_fu_1788_p2 + cor_phaseClass4i_V_2);

assign tmp27_fu_2296_p2 = (cor_phaseClass14i_V_8 + cor_phaseClass14i_V_7);

assign tmp280_fu_1788_p2 = (cor_phaseClass4i_V_1 + cor_phaseClass4i_V_0);

assign tmp281_fu_5591_p2 = (tmp283_reg_6600 + tmp282_reg_6595);

assign tmp282_fu_4265_p2 = (cor_phaseClass4q_V_12 + cor_phaseClass4q_V_15);

assign tmp283_fu_4271_p2 = (cor_phaseClass4q_V_11 + cor_phaseClass4q_V_10);

assign tmp284_fu_4283_p2 = (tmp286_reg_5965 + tmp285_fu_4277_p2);

assign tmp285_fu_4277_p2 = (cor_phaseClass4q_V_5 + cor_phaseClass4q_V_4);

assign tmp286_fu_1810_p2 = (tmp287_fu_1804_p2 + cor_phaseClass4q_V_2);

assign tmp287_fu_1804_p2 = (cor_phaseClass4q_V_1 + cor_phaseClass4q_V_0);

assign tmp288_fu_5608_p2 = (tmp289_reg_6610 + cor_phaseClass3i_V_13);

assign tmp289_fu_4380_p2 = (cor_phaseClass3i_V_14 + cor_phaseClass3i_V_9);

assign tmp28_fu_2302_p2 = (cor_phaseClass14i_V_6 + cor_phaseClass14i_V_3);

assign tmp290_fu_4398_p2 = (tmp292_fu_4392_p2 + tmp291_fu_4386_p2);

assign tmp291_fu_4386_p2 = (cor_phaseClass3i_V_8 + cor_phaseClass3i_V_7);

assign tmp292_fu_4392_p2 = (cor_phaseClass3i_V_6 + cor_phaseClass3i_V_3);

assign tmp293_fu_5618_p2 = (tmp294_reg_6620 + cor_phaseClass3q_V_13);

assign tmp294_fu_4408_p2 = (cor_phaseClass3q_V_14 + cor_phaseClass3q_V_9);

assign tmp295_fu_4426_p2 = (tmp297_fu_4420_p2 + tmp296_fu_4414_p2);

assign tmp296_fu_4414_p2 = (cor_phaseClass3q_V_8 + cor_phaseClass3q_V_7);

assign tmp297_fu_4420_p2 = (cor_phaseClass3q_V_6 + cor_phaseClass3q_V_3);

assign tmp298_fu_5628_p2 = (tmp300_reg_6635 + tmp299_reg_6630);

assign tmp299_fu_4432_p2 = (cor_phaseClass3i_V_12 + cor_phaseClass3i_V_15);

assign tmp29_fu_5112_p2 = (tmp30_reg_6070 + cor_phaseClass14q_V_13);

assign tmp2_fu_2118_p2 = (tmp4_fu_2112_p2 + tmp3_fu_2106_p2);

assign tmp300_fu_4438_p2 = (cor_phaseClass3i_V_11 + cor_phaseClass3i_V_10);

assign tmp301_fu_4450_p2 = (tmp303_reg_5970 + tmp302_fu_4444_p2);

assign tmp302_fu_4444_p2 = (cor_phaseClass3i_V_5 + cor_phaseClass3i_V_4);

assign tmp303_fu_1842_p2 = (tmp304_fu_1836_p2 + cor_phaseClass3i_V_2);

assign tmp304_fu_1836_p2 = (cor_phaseClass3i_V_1 + cor_phaseClass3i_V_0);

assign tmp305_fu_5637_p2 = (tmp307_reg_6650 + tmp306_reg_6645);

assign tmp306_fu_4455_p2 = (cor_phaseClass3q_V_12 + cor_phaseClass3q_V_15);

assign tmp307_fu_4461_p2 = (cor_phaseClass3q_V_11 + cor_phaseClass3q_V_10);

assign tmp308_fu_4473_p2 = (tmp310_reg_5975 + tmp309_fu_4467_p2);

assign tmp309_fu_4467_p2 = (cor_phaseClass3q_V_5 + cor_phaseClass3q_V_4);

assign tmp30_fu_2318_p2 = (cor_phaseClass14q_V_14 + cor_phaseClass14q_V_9);

assign tmp310_fu_1858_p2 = (tmp311_fu_1852_p2 + cor_phaseClass3q_V_2);

assign tmp311_fu_1852_p2 = (cor_phaseClass3q_V_1 + cor_phaseClass3q_V_0);

assign tmp312_fu_5654_p2 = (tmp313_reg_6660 + cor_phaseClass2i_V_13);

assign tmp313_fu_4570_p2 = (cor_phaseClass2i_V_14 + cor_phaseClass2i_V_9);

assign tmp314_fu_4588_p2 = (tmp316_fu_4582_p2 + tmp315_fu_4576_p2);

assign tmp315_fu_4576_p2 = (cor_phaseClass2i_V_8 + cor_phaseClass2i_V_7);

assign tmp316_fu_4582_p2 = (cor_phaseClass2i_V_6 + cor_phaseClass2i_V_3);

assign tmp317_fu_5664_p2 = (tmp318_reg_6670 + cor_phaseClass2q_V_13);

assign tmp318_fu_4598_p2 = (cor_phaseClass2q_V_14 + cor_phaseClass2q_V_9);

assign tmp319_fu_4616_p2 = (tmp321_fu_4610_p2 + tmp320_fu_4604_p2);

assign tmp31_fu_2336_p2 = (tmp33_fu_2330_p2 + tmp32_fu_2324_p2);

assign tmp320_fu_4604_p2 = (cor_phaseClass2q_V_8 + cor_phaseClass2q_V_7);

assign tmp321_fu_4610_p2 = (cor_phaseClass2q_V_6 + cor_phaseClass2q_V_3);

assign tmp322_fu_5674_p2 = (tmp324_reg_6685 + tmp323_reg_6680);

assign tmp323_fu_4622_p2 = (cor_phaseClass2i_V_12 + cor_phaseClass2i_V_15);

assign tmp324_fu_4628_p2 = (cor_phaseClass2i_V_11 + cor_phaseClass2i_V_10);

assign tmp325_fu_4640_p2 = (tmp327_reg_5980 + tmp326_fu_4634_p2);

assign tmp326_fu_4634_p2 = (cor_phaseClass2i_V_5 + cor_phaseClass2i_V_4);

assign tmp327_fu_1890_p2 = (tmp328_fu_1884_p2 + cor_phaseClass2i_V_2);

assign tmp328_fu_1884_p2 = (cor_phaseClass2i_V_1 + cor_phaseClass2i_V_0);

assign tmp329_fu_5683_p2 = (tmp331_reg_6700 + tmp330_reg_6695);

assign tmp32_fu_2324_p2 = (cor_phaseClass14q_V_8 + cor_phaseClass14q_V_7);

assign tmp330_fu_4645_p2 = (cor_phaseClass2q_V_12 + cor_phaseClass2q_V_15);

assign tmp331_fu_4651_p2 = (cor_phaseClass2q_V_11 + cor_phaseClass2q_V_10);

assign tmp332_fu_4663_p2 = (tmp334_reg_5985 + tmp333_fu_4657_p2);

assign tmp333_fu_4657_p2 = (cor_phaseClass2q_V_5 + cor_phaseClass2q_V_4);

assign tmp334_fu_1906_p2 = (tmp335_fu_1900_p2 + cor_phaseClass2q_V_2);

assign tmp335_fu_1900_p2 = (cor_phaseClass2q_V_1 + cor_phaseClass2q_V_0);

assign tmp336_fu_5700_p2 = (tmp337_reg_6710 + cor_phaseClass1i_V_13);

assign tmp337_fu_4760_p2 = (cor_phaseClass1i_V_14 + cor_phaseClass1i_V_9);

assign tmp338_fu_4778_p2 = (tmp340_fu_4772_p2 + tmp339_fu_4766_p2);

assign tmp339_fu_4766_p2 = (cor_phaseClass1i_V_8 + cor_phaseClass1i_V_7);

assign tmp33_fu_2330_p2 = (cor_phaseClass14q_V_6 + cor_phaseClass14q_V_3);

assign tmp340_fu_4772_p2 = (cor_phaseClass1i_V_6 + cor_phaseClass1i_V_3);

assign tmp341_fu_5710_p2 = (tmp342_reg_6720 + cor_phaseClass1q_V_13);

assign tmp342_fu_4788_p2 = (cor_phaseClass1q_V_14 + cor_phaseClass1q_V_9);

assign tmp343_fu_4806_p2 = (tmp345_fu_4800_p2 + tmp344_fu_4794_p2);

assign tmp344_fu_4794_p2 = (cor_phaseClass1q_V_8 + cor_phaseClass1q_V_7);

assign tmp345_fu_4800_p2 = (cor_phaseClass1q_V_6 + cor_phaseClass1q_V_3);

assign tmp346_fu_5720_p2 = (tmp348_reg_6735 + tmp347_reg_6730);

assign tmp347_fu_4812_p2 = (cor_phaseClass1i_V_12 + cor_phaseClass1i_V_15);

assign tmp348_fu_4818_p2 = (cor_phaseClass1i_V_11 + cor_phaseClass1i_V_10);

assign tmp349_fu_4830_p2 = (tmp351_reg_5990 + tmp350_fu_4824_p2);

assign tmp34_fu_5122_p2 = (tmp36_reg_6085 + tmp35_reg_6080);

assign tmp350_fu_4824_p2 = (cor_phaseClass1i_V_5 + cor_phaseClass1i_V_4);

assign tmp351_fu_1938_p2 = (tmp352_fu_1932_p2 + cor_phaseClass1i_V_2);

assign tmp352_fu_1932_p2 = (cor_phaseClass1i_V_1 + cor_phaseClass1i_V_0);

assign tmp353_fu_5729_p2 = (tmp355_reg_6750 + tmp354_reg_6745);

assign tmp354_fu_4835_p2 = (cor_phaseClass1q_V_12 + cor_phaseClass1q_V_15);

assign tmp355_fu_4841_p2 = (cor_phaseClass1q_V_11 + cor_phaseClass1q_V_10);

assign tmp356_fu_4853_p2 = (tmp358_reg_5995 + tmp357_fu_4847_p2);

assign tmp357_fu_4847_p2 = (cor_phaseClass1q_V_5 + cor_phaseClass1q_V_4);

assign tmp358_fu_1954_p2 = (tmp359_fu_1948_p2 + cor_phaseClass1q_V_2);

assign tmp359_fu_1948_p2 = (cor_phaseClass1q_V_1 + cor_phaseClass1q_V_0);

assign tmp35_fu_2342_p2 = (cor_phaseClass14i_V_12 + cor_phaseClass14i_V_15);

assign tmp360_fu_5746_p2 = (tmp361_reg_6760 + cor_phaseClass0i_V_13);

assign tmp361_fu_4950_p2 = (cor_phaseClass0i_V_14 + cor_phaseClass0i_V_9);

assign tmp362_fu_4968_p2 = (tmp364_fu_4962_p2 + tmp363_fu_4956_p2);

assign tmp363_fu_4956_p2 = (cor_phaseClass0i_V_8 + cor_phaseClass0i_V_7);

assign tmp364_fu_4962_p2 = (cor_phaseClass0i_V_6 + cor_phaseClass0i_V_3);

assign tmp365_fu_5756_p2 = (tmp366_reg_6770 + cor_phaseClass0q_V_13);

assign tmp366_fu_4978_p2 = (cor_phaseClass0q_V_14 + cor_phaseClass0q_V_9);

assign tmp367_fu_4996_p2 = (tmp369_fu_4990_p2 + tmp368_fu_4984_p2);

assign tmp368_fu_4984_p2 = (cor_phaseClass0q_V_8 + cor_phaseClass0q_V_7);

assign tmp369_fu_4990_p2 = (cor_phaseClass0q_V_6 + cor_phaseClass0q_V_3);

assign tmp36_fu_2348_p2 = (cor_phaseClass14i_V_11 + cor_phaseClass14i_V_10);

assign tmp370_fu_5766_p2 = (tmp372_reg_6785 + tmp371_reg_6780);

assign tmp371_fu_5002_p2 = (cor_phaseClass0i_V_12 + cor_phaseClass0i_V_15);

assign tmp372_fu_5008_p2 = (cor_phaseClass0i_V_11 + cor_phaseClass0i_V_10);

assign tmp373_fu_5020_p2 = (tmp375_reg_6000 + tmp374_fu_5014_p2);

assign tmp374_fu_5014_p2 = (cor_phaseClass0i_V_5 + cor_phaseClass0i_V_4);

assign tmp375_fu_1986_p2 = (tmp376_fu_1980_p2 + cor_phaseClass0i_V_2);

assign tmp376_fu_1980_p2 = (cor_phaseClass0i_V_1 + cor_phaseClass0i_V_0);

assign tmp377_fu_5775_p2 = (tmp379_reg_6800 + tmp378_reg_6795);

assign tmp378_fu_5025_p2 = (cor_phaseClass0q_V_12 + cor_phaseClass0q_V_15);

assign tmp379_fu_5031_p2 = (cor_phaseClass0q_V_11 + cor_phaseClass0q_V_10);

assign tmp37_fu_2360_p2 = (tmp39_reg_5860 + tmp38_fu_2354_p2);

assign tmp380_fu_5043_p2 = (tmp382_reg_6005 + tmp381_fu_5037_p2);

assign tmp381_fu_5037_p2 = (cor_phaseClass0q_V_5 + cor_phaseClass0q_V_4);

assign tmp382_fu_2002_p2 = (tmp383_fu_1996_p2 + cor_phaseClass0q_V_2);

assign tmp383_fu_1996_p2 = (cor_phaseClass0q_V_1 + cor_phaseClass0q_V_0);

assign tmp38_fu_2354_p2 = (cor_phaseClass14i_V_5 + cor_phaseClass14i_V_4);

assign tmp39_fu_1314_p2 = (tmp40_fu_1308_p2 + cor_phaseClass14i_V_2);

assign tmp3_fu_2106_p2 = (cor_phaseClass15i_V_8 + cor_phaseClass15i_V_7);

assign tmp40_fu_1308_p2 = (cor_phaseClass14i_V_1 + cor_phaseClass14i_V_s);

assign tmp41_fu_5131_p2 = (tmp43_reg_6100 + tmp42_reg_6095);

assign tmp42_fu_2365_p2 = (cor_phaseClass14q_V_12 + cor_phaseClass14q_V_15);

assign tmp43_fu_2371_p2 = (cor_phaseClass14q_V_11 + cor_phaseClass14q_V_10);

assign tmp44_fu_2383_p2 = (tmp46_reg_5865 + tmp45_fu_2377_p2);

assign tmp45_fu_2377_p2 = (cor_phaseClass14q_V_5 + cor_phaseClass14q_V_4);

assign tmp46_fu_1330_p2 = (tmp47_fu_1324_p2 + cor_phaseClass14q_V_2);

assign tmp47_fu_1324_p2 = (cor_phaseClass14q_V_1 + cor_phaseClass14q_V_s);

assign tmp48_fu_5148_p2 = (tmp49_reg_6110 + cor_phaseClass13i_V_13);

assign tmp49_fu_2480_p2 = (cor_phaseClass13i_V_14 + cor_phaseClass13i_V_9);

assign tmp4_fu_2112_p2 = (cor_phaseClass15i_V_6 + cor_phaseClass15i_V_3);

assign tmp50_fu_2498_p2 = (tmp52_fu_2492_p2 + tmp51_fu_2486_p2);

assign tmp51_fu_2486_p2 = (cor_phaseClass13i_V_8 + cor_phaseClass13i_V_7);

assign tmp52_fu_2492_p2 = (cor_phaseClass13i_V_6 + cor_phaseClass13i_V_3);

assign tmp53_fu_5158_p2 = (tmp54_reg_6120 + cor_phaseClass13q_V_13);

assign tmp54_fu_2508_p2 = (cor_phaseClass13q_V_14 + cor_phaseClass13q_V_9);

assign tmp55_fu_2526_p2 = (tmp57_fu_2520_p2 + tmp56_fu_2514_p2);

assign tmp56_fu_2514_p2 = (cor_phaseClass13q_V_8 + cor_phaseClass13q_V_7);

assign tmp57_fu_2520_p2 = (cor_phaseClass13q_V_6 + cor_phaseClass13q_V_3);

assign tmp58_fu_5168_p2 = (tmp60_reg_6135 + tmp59_reg_6130);

assign tmp59_fu_2532_p2 = (cor_phaseClass13i_V_12 + cor_phaseClass13i_V_15);

assign tmp5_fu_5066_p2 = (tmp6_reg_6020 + cor_phaseClass15q_V_13);

assign tmp60_fu_2538_p2 = (cor_phaseClass13i_V_11 + cor_phaseClass13i_V_10);

assign tmp61_fu_2550_p2 = (tmp63_reg_5870 + tmp62_fu_2544_p2);

assign tmp62_fu_2544_p2 = (cor_phaseClass13i_V_5 + cor_phaseClass13i_V_4);

assign tmp63_fu_1362_p2 = (tmp64_fu_1356_p2 + cor_phaseClass13i_V_2);

assign tmp64_fu_1356_p2 = (cor_phaseClass13i_V_1 + cor_phaseClass13i_V_s);

assign tmp65_fu_5177_p2 = (tmp67_reg_6150 + tmp66_reg_6145);

assign tmp66_fu_2555_p2 = (cor_phaseClass13q_V_12 + cor_phaseClass13q_V_15);

assign tmp67_fu_2561_p2 = (cor_phaseClass13q_V_11 + cor_phaseClass13q_V_10);

assign tmp68_fu_2573_p2 = (tmp70_reg_5875 + tmp69_fu_2567_p2);

assign tmp69_fu_2567_p2 = (cor_phaseClass13q_V_5 + cor_phaseClass13q_V_4);

assign tmp6_fu_2128_p2 = (cor_phaseClass15q_V_14 + cor_phaseClass15q_V_9);

assign tmp70_fu_1378_p2 = (tmp71_fu_1372_p2 + cor_phaseClass13q_V_2);

assign tmp71_fu_1372_p2 = (cor_phaseClass13q_V_1 + cor_phaseClass13q_V_s);

assign tmp72_fu_5194_p2 = (tmp73_reg_6160 + cor_phaseClass12i_V_13);

assign tmp73_fu_2670_p2 = (cor_phaseClass12i_V_14 + cor_phaseClass12i_V_9);

assign tmp74_fu_2688_p2 = (tmp76_fu_2682_p2 + tmp75_fu_2676_p2);

assign tmp75_fu_2676_p2 = (cor_phaseClass12i_V_8 + cor_phaseClass12i_V_7);

assign tmp76_fu_2682_p2 = (cor_phaseClass12i_V_6 + cor_phaseClass12i_V_3);

assign tmp77_fu_5204_p2 = (tmp78_reg_6170 + cor_phaseClass12q_V_13);

assign tmp78_fu_2698_p2 = (cor_phaseClass12q_V_14 + cor_phaseClass12q_V_9);

assign tmp79_fu_2716_p2 = (tmp81_fu_2710_p2 + tmp80_fu_2704_p2);

assign tmp7_fu_2146_p2 = (tmp9_fu_2140_p2 + tmp8_fu_2134_p2);

assign tmp80_fu_2704_p2 = (cor_phaseClass12q_V_8 + cor_phaseClass12q_V_7);

assign tmp81_fu_2710_p2 = (cor_phaseClass12q_V_6 + cor_phaseClass12q_V_3);

assign tmp82_fu_5214_p2 = (tmp84_reg_6185 + tmp83_reg_6180);

assign tmp83_fu_2722_p2 = (cor_phaseClass12i_V_12 + cor_phaseClass12i_V_15);

assign tmp84_fu_2728_p2 = (cor_phaseClass12i_V_11 + cor_phaseClass12i_V_10);

assign tmp85_fu_2740_p2 = (tmp87_reg_5880 + tmp86_fu_2734_p2);

assign tmp86_fu_2734_p2 = (cor_phaseClass12i_V_5 + cor_phaseClass12i_V_4);

assign tmp87_fu_1410_p2 = (tmp88_fu_1404_p2 + cor_phaseClass12i_V_2);

assign tmp88_fu_1404_p2 = (cor_phaseClass12i_V_1 + cor_phaseClass12i_V_s);

assign tmp89_fu_5223_p2 = (tmp91_reg_6200 + tmp90_reg_6195);

assign tmp8_fu_2134_p2 = (cor_phaseClass15q_V_8 + cor_phaseClass15q_V_7);

assign tmp90_fu_2745_p2 = (cor_phaseClass12q_V_12 + cor_phaseClass12q_V_15);

assign tmp91_fu_2751_p2 = (cor_phaseClass12q_V_11 + cor_phaseClass12q_V_10);

assign tmp92_fu_2763_p2 = (tmp94_reg_5885 + tmp93_fu_2757_p2);

assign tmp93_fu_2757_p2 = (cor_phaseClass12q_V_5 + cor_phaseClass12q_V_4);

assign tmp94_fu_1426_p2 = (tmp95_fu_1420_p2 + cor_phaseClass12q_V_2);

assign tmp95_fu_1420_p2 = (cor_phaseClass12q_V_1 + cor_phaseClass12q_V_s);

assign tmp96_fu_5240_p2 = (tmp97_reg_6210 + cor_phaseClass11i_V_13);

assign tmp97_fu_2860_p2 = (cor_phaseClass11i_V_14 + cor_phaseClass11i_V_9);

assign tmp98_fu_2878_p2 = (tmp100_fu_2872_p2 + tmp99_fu_2866_p2);

assign tmp99_fu_2866_p2 = (cor_phaseClass11i_V_8 + cor_phaseClass11i_V_7);

assign tmp9_fu_2140_p2 = (cor_phaseClass15q_V_6 + cor_phaseClass15q_V_3);

assign tmp_fu_5056_p2 = (tmp1_reg_6010 + cor_phaseClass15i_V_13);

assign tmp_s_fu_5784_p2 = (($signed(p_01909_s_reg_1117) > $signed(p_01915_s_reg_1076)) ? 1'b1 : 1'b0);

endmodule //correlator
