T_1 F_1 ( T_1 V_1 )\r\n{\r\nint V_2 , V_3 , V_4 , V_5 , V_6 , V_7 ;\r\nunsigned int V_8 ;\r\nV_9 ;\r\nV_10 ;\r\nV_11 ;\r\nV_12 ;\r\nswitch ( V_13 ) {\r\ncase V_14 :\r\nreturn F_2 ( V_1 , L_1 ) ;\r\ncase V_15 :\r\nF_3 ( V_16 ) ;\r\nreturn F_2 ( F_4 () , L_1 ) ;\r\ncase V_17 :\r\nreturn V_1 ;\r\ncase V_18 :\r\nif ( V_19 ) {\r\nF_3 ( V_16 ) ;\r\nreturn F_2 ( F_4 () , L_1 ) ;\r\n}\r\nreturn V_1 ;\r\ncase V_20 :\r\ncase V_21 :\r\nif ( V_19 ) {\r\nF_3 ( V_16 ) ;\r\nreturn F_2 ( F_4 () , L_1 ) ;\r\n}\r\nbreak;\r\n}\r\nV_2 = V_1 . V_22 ;\r\nV_5 = ( V_2 >> 23 ) ;\r\nif ( V_5 == 0 ) {\r\nfor ( V_7 = 0 ; ( V_2 & 0x00800000 ) == 0 ; V_7 ++ )\r\nV_2 <<= 1 ;\r\nV_5 -= V_7 - 1 ;\r\n}\r\nV_5 -= 127 ;\r\nV_2 = ( V_2 & 0x007fffff ) | 0x00800000 ;\r\nif ( V_5 & 1 )\r\nV_2 += V_2 ;\r\nV_5 >>= 1 ;\r\nV_2 += V_2 ;\r\nV_4 = V_3 = 0 ;\r\nV_8 = 0x01000000 ;\r\nwhile ( V_8 != 0 ) {\r\nV_6 = V_3 + V_8 ;\r\nif ( V_6 <= V_2 ) {\r\nV_3 = V_6 + V_8 ;\r\nV_2 -= V_6 ;\r\nV_4 += V_8 ;\r\n}\r\nV_2 += V_2 ;\r\nV_8 >>= 1 ;\r\n}\r\nif ( V_2 != 0 ) {\r\nF_3 ( V_23 ) ;\r\nswitch ( V_24 . V_25 ) {\r\ncase V_26 :\r\nV_4 += 2 ;\r\nbreak;\r\ncase V_27 :\r\nV_4 += ( V_4 & 1 ) ;\r\nbreak;\r\n}\r\n}\r\nV_2 = ( V_4 >> 1 ) + 0x3f000000 ;\r\nV_2 += ( V_5 << 23 ) ;\r\nV_1 . V_22 = V_2 ;\r\nreturn V_1 ;\r\n}
