
====================================================================
Clock Cycle #: 1
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IF   (P1): 0000 set R0, #46                	| IF   (P2): 0004 set R1, #1                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 0, 0] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 2
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0000: set ROB0   imm(#46)       	| ID   (P2): 0004: set ROB1   imm(#1)        
| IF   (P1): 0008 set R4, #0                 	| IF   (P2): 0012 set R5, #1                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0000: set ROB0   imm(#46)
|0004: set ROB1   imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 0, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 1, 0] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 3
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0000: set ROB0   imm(#46) => EXa|	0004: set ROB1   imm(#1) => EXa|	
| ID   (P1): 0008: set ROB2   imm(#0)        	| ID   (P2): 0012: set ROB3   imm(#1)        
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0008: set ROB2   imm(#0)
|0012: set ROB3   imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 0, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 1, 0] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 2, 0] | R5 [(0) 3, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 4
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0000: set ROB0   imm(#46)       	| EXa  (P2): 0004: set ROB1   imm(#1)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0008: set ROB2   imm(#0) => EXa|	0012: set ROB3   imm(#1) => EXa|	
| ID   (P1): 0016: sub ROB4 ROB0 ROB1 imm()  	| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 ROB0 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 0, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 1, 0] | R2 [(0) 4, 0] | R3 [(0) 0, 0] |
| R4 [(0) 2, 0] | R5 [(0) 3, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 5
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0008: set ROB2   imm(#0)        	| EXa  (P2): 0012: set ROB3   imm(#1)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 1 imm() => EXa|	
| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 0, result: 46, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: 1, (e: 0, completed: 1)]
| ROB2 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 1, 0] | R2 [(0) 4, 0] | R3 [(0) 0, 0] |
| R4 [(0) 2, 0] | R5 [(0) 3, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 6
| WB   (P1): 0000: update rd R0(46)          	| WB   (P2): 0004: update rd R1(1)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB4 46 1 imm()       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 4, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: 5, result: 1, (e: 0, completed: 1)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 1] | R2 [(0) 4, 0] | R3 [(0) 0, 0] |
| R4 [(0) 2, 0] | R5 [(0) 3, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 7
| WB   (P1): 0008: update rd R4(0)           	| WB   (P2): 0012: update rd R5(1)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 45   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 45   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 45, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 1] | R2 [(0) 4, 0] | R3 [(0) 0, 0] |
| R4 [(1) -1, 0] | R5 [(1) -1, 1] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 8
| WB   (P1): 0016: update rd R2(45)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 45   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 1] | R2 [(1) -1, 45] | R3 [(0) 0, 0] |
| R4 [(1) -1, 0] | R5 [(1) -1, 1] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 9
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 45   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB6 0 1 imm()        	| ID   (P2): 0032: add ROB7 1  imm(#0)       
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 0 1 imm()
|0032: add ROB7 1  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 1] | R2 [(1) -1, 45] | R3 [(0) 6, 0] |
| R4 [(0) 7, 0] | R5 [(1) -1, 1] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 10
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 0 1 imm() => EXa|	0032: add ROB7 1  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB8 ROB6  imm(#0)    	| ID   (P2): 0040: add ROB9 1  imm(#1)       
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB8 ROB6  imm(#0)
|0040: add ROB9 1  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 1] | R2 [(1) -1, 45] | R3 [(0) 6, 0] |
| R4 [(0) 7, 0] | R5 [(0) 8, 1] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 11
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB6 0 1 imm()        	| EXa  (P2): 0032: add ROB7 1  imm(#0)       	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB9 1  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB0   imm(#0)        	| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB8 ROB6  imm(#0)
|0044: set ROB0   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 1] | R2 [(1) -1, 45] | R3 [(0) 6, 0] |
| R4 [(0) 7, 0] | R5 [(0) 8, 1] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 12
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB9 1  imm(#1)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB8 1  imm(#0) => EXa|	0044: set ROB0   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 1, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: 1, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 1] | R2 [(1) -1, 45] | R3 [(0) 6, 0] |
| R4 [(0) 7, 0] | R5 [(0) 8, 1] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 13
| WB   (P1): 0028: update rd R3(1)           	| WB   (P2): 0032: update rd R4(1)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB8 1  imm(#0)       	| EXa  (P2): 0044: set ROB0   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 1, result: 2, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 1] | R2 [(1) -1, 45] | R3 [(1) -1, 1] |
| R4 [(1) -1, 1] | R5 [(0) 8, 1] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 14
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: 1, (e: 0, completed: 1)] <- head
| ROB9 [dest: 1, result: 2, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 1] | R2 [(1) -1, 45] | R3 [(1) -1, 1] |
| R4 [(1) -1, 1] | R5 [(0) 8, 1] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 15
| WB   (P1): 0036: update rd R5(1)           	| WB   (P2): 0040: update rd R1(2)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 2] | R2 [(1) -1, 45] | R3 [(1) -1, 1] |
| R4 [(1) -1, 1] | R5 [(1) -1, 1] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 16
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB2 46 2 imm()       	| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB2 46 2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 2] | R2 [(0) 2, 45] | R3 [(1) -1, 1] |
| R4 [(1) -1, 1] | R5 [(1) -1, 1] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 17
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB2 46 2 imm() => EXa|	
| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 2] | R2 [(0) 2, 45] | R3 [(1) -1, 1] |
| R4 [(1) -1, 1] | R5 [(1) -1, 1] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 18
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB2 46 2 imm()       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 2] | R2 [(0) 2, 45] | R3 [(1) -1, 1] |
| R4 [(1) -1, 1] | R5 [(1) -1, 1] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 19
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 44   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 44   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: 44, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 2] | R2 [(0) 2, 45] | R3 [(1) -1, 1] |
| R4 [(1) -1, 1] | R5 [(1) -1, 1] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 20
| WB   (P1): 0016: update rd R2(44)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 44   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 2] | R2 [(1) -1, 44] | R3 [(1) -1, 1] |
| R4 [(1) -1, 1] | R5 [(1) -1, 1] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 21
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 44   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB4 1 1 imm()        	| ID   (P2): 0032: add ROB5 1  imm(#0)       
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB4 1 1 imm()
|0032: add ROB5 1  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 2] | R2 [(1) -1, 44] | R3 [(0) 4, 1] |
| R4 [(0) 5, 1] | R5 [(1) -1, 1] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 22
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB4 1 1 imm() => EXa|	0032: add ROB5 1  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB6 ROB4  imm(#0)    	| ID   (P2): 0040: add ROB7 2  imm(#1)       
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB6 ROB4  imm(#0)
|0040: add ROB7 2  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 2] | R2 [(1) -1, 44] | R3 [(0) 4, 1] |
| R4 [(0) 5, 1] | R5 [(0) 6, 1] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 23
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB4 1 1 imm()        	| EXa  (P2): 0032: add ROB5 1  imm(#0)       	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB7 2  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB8   imm(#0)        	| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB6 ROB4  imm(#0)
|0044: set ROB8   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 2] | R2 [(1) -1, 44] | R3 [(0) 4, 1] |
| R4 [(0) 5, 1] | R5 [(0) 6, 1] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 24
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB7 2  imm(#1)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB6 2  imm(#0) => EXa|	0044: set ROB8   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: 2, (e: 0, completed: 1)] <- head
| ROB5 [dest: 4, result: 1, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 2] | R2 [(1) -1, 44] | R3 [(0) 4, 1] |
| R4 [(0) 5, 1] | R5 [(0) 6, 1] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 25
| WB   (P1): 0028: update rd R3(2)           	| WB   (P2): 0032: update rd R4(1)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB6 2  imm(#0)       	| EXa  (P2): 0044: set ROB8   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 1, result: 3, (e: 0, completed: 1)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 2] | R2 [(1) -1, 44] | R3 [(1) -1, 2] |
| R4 [(1) -1, 1] | R5 [(0) 6, 1] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 26
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: 2, (e: 0, completed: 1)] <- head
| ROB7 [dest: 1, result: 3, (e: 0, completed: 1)]
| ROB8 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 2] | R2 [(1) -1, 44] | R3 [(1) -1, 2] |
| R4 [(1) -1, 1] | R5 [(0) 6, 1] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 27
| WB   (P1): 0036: update rd R5(2)           	| WB   (P2): 0040: update rd R1(3)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 3] | R2 [(1) -1, 44] | R3 [(1) -1, 2] |
| R4 [(1) -1, 1] | R5 [(1) -1, 2] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 28
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB0 46 3 imm()       	| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB0 46 3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 3] | R2 [(0) 0, 44] | R3 [(1) -1, 2] |
| R4 [(1) -1, 1] | R5 [(1) -1, 2] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 29
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB0 46 3 imm() => EXa|	
| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 3] | R2 [(0) 0, 44] | R3 [(1) -1, 2] |
| R4 [(1) -1, 1] | R5 [(1) -1, 2] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 30
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB0 46 3 imm()       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 3] | R2 [(0) 0, 44] | R3 [(1) -1, 2] |
| R4 [(1) -1, 1] | R5 [(1) -1, 2] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 31
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 43   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 43   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: 43, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 3] | R2 [(0) 0, 44] | R3 [(1) -1, 2] |
| R4 [(1) -1, 1] | R5 [(1) -1, 2] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 32
| WB   (P1): 0016: update rd R2(43)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 43   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 3] | R2 [(1) -1, 43] | R3 [(1) -1, 2] |
| R4 [(1) -1, 1] | R5 [(1) -1, 2] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 33
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 43   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB2 1 2 imm()        	| ID   (P2): 0032: add ROB3 2  imm(#0)       
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB2 1 2 imm()
|0032: add ROB3 2  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 3] | R2 [(1) -1, 43] | R3 [(0) 2, 2] |
| R4 [(0) 3, 1] | R5 [(1) -1, 2] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 34
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB2 1 2 imm() => EXa|	0032: add ROB3 2  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB4 ROB2  imm(#0)    	| ID   (P2): 0040: add ROB5 3  imm(#1)       
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB4 ROB2  imm(#0)
|0040: add ROB5 3  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 3] | R2 [(1) -1, 43] | R3 [(0) 2, 2] |
| R4 [(0) 3, 1] | R5 [(0) 4, 2] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 35
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB2 1 2 imm()        	| EXa  (P2): 0032: add ROB3 2  imm(#0)       	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB5 3  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB6   imm(#0)        	| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB4 ROB2  imm(#0)
|0044: set ROB6   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 3] | R2 [(1) -1, 43] | R3 [(0) 2, 2] |
| R4 [(0) 3, 1] | R5 [(0) 4, 2] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 36
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB5 3  imm(#1)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB4 3  imm(#0) => EXa|	0044: set ROB6   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: 3, (e: 0, completed: 1)] <- head
| ROB3 [dest: 4, result: 2, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 3] | R2 [(1) -1, 43] | R3 [(0) 2, 2] |
| R4 [(0) 3, 1] | R5 [(0) 4, 2] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 37
| WB   (P1): 0028: update rd R3(3)           	| WB   (P2): 0032: update rd R4(2)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB4 3  imm(#0)       	| EXa  (P2): 0044: set ROB6   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 1, result: 4, (e: 0, completed: 1)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 3] | R2 [(1) -1, 43] | R3 [(1) -1, 3] |
| R4 [(1) -1, 2] | R5 [(0) 4, 2] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 38
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: 3, (e: 0, completed: 1)] <- head
| ROB5 [dest: 1, result: 4, (e: 0, completed: 1)]
| ROB6 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 3] | R2 [(1) -1, 43] | R3 [(1) -1, 3] |
| R4 [(1) -1, 2] | R5 [(0) 4, 2] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 39
| WB   (P1): 0036: update rd R5(3)           	| WB   (P2): 0040: update rd R1(4)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 4] | R2 [(1) -1, 43] | R3 [(1) -1, 3] |
| R4 [(1) -1, 2] | R5 [(1) -1, 3] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 40
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB8 46 4 imm()       	| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB8 46 4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 4] | R2 [(0) 8, 43] | R3 [(1) -1, 3] |
| R4 [(1) -1, 2] | R5 [(1) -1, 3] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 41
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB8 46 4 imm() => EXa|	
| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 4] | R2 [(0) 8, 43] | R3 [(1) -1, 3] |
| R4 [(1) -1, 2] | R5 [(1) -1, 3] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 42
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB8 46 4 imm()       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 4] | R2 [(0) 8, 43] | R3 [(1) -1, 3] |
| R4 [(1) -1, 2] | R5 [(1) -1, 3] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 43
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 42   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 42   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: 42, (e: 0, completed: 1)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 4] | R2 [(0) 8, 43] | R3 [(1) -1, 3] |
| R4 [(1) -1, 2] | R5 [(1) -1, 3] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 44
| WB   (P1): 0016: update rd R2(42)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 42   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 4] | R2 [(1) -1, 42] | R3 [(1) -1, 3] |
| R4 [(1) -1, 2] | R5 [(1) -1, 3] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 45
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 42   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB0 2 3 imm()        	| ID   (P2): 0032: add ROB1 3  imm(#0)       
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB0 2 3 imm()
|0032: add ROB1 3  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 4] | R2 [(1) -1, 42] | R3 [(0) 0, 3] |
| R4 [(0) 1, 2] | R5 [(1) -1, 3] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 46
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB0 2 3 imm() => EXa|	0032: add ROB1 3  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB2 ROB0  imm(#0)    	| ID   (P2): 0040: add ROB3 4  imm(#1)       
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB2 ROB0  imm(#0)
|0040: add ROB3 4  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 4] | R2 [(1) -1, 42] | R3 [(0) 0, 3] |
| R4 [(0) 1, 2] | R5 [(0) 2, 3] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 47
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB0 2 3 imm()        	| EXa  (P2): 0032: add ROB1 3  imm(#0)       	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB3 4  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB4   imm(#0)        	| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB2 ROB0  imm(#0)
|0044: set ROB4   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 4] | R2 [(1) -1, 42] | R3 [(0) 0, 3] |
| R4 [(0) 1, 2] | R5 [(0) 2, 3] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 48
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB3 4  imm(#1)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB2 5  imm(#0) => EXa|	0044: set ROB4   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: 5, (e: 0, completed: 1)] <- head
| ROB1 [dest: 4, result: 3, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 4] | R2 [(1) -1, 42] | R3 [(0) 0, 3] |
| R4 [(0) 1, 2] | R5 [(0) 2, 3] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 49
| WB   (P1): 0028: update rd R3(5)           	| WB   (P2): 0032: update rd R4(3)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB2 5  imm(#0)       	| EXa  (P2): 0044: set ROB4   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 1, result: 5, (e: 0, completed: 1)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 4] | R2 [(1) -1, 42] | R3 [(1) -1, 5] |
| R4 [(1) -1, 3] | R5 [(0) 2, 3] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 50
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: 5, (e: 0, completed: 1)] <- head
| ROB3 [dest: 1, result: 5, (e: 0, completed: 1)]
| ROB4 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 4] | R2 [(1) -1, 42] | R3 [(1) -1, 5] |
| R4 [(1) -1, 3] | R5 [(0) 2, 3] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 51
| WB   (P1): 0036: update rd R5(5)           	| WB   (P2): 0040: update rd R1(5)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 5] | R2 [(1) -1, 42] | R3 [(1) -1, 5] |
| R4 [(1) -1, 3] | R5 [(1) -1, 5] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 52
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB6 46 5 imm()       	| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB6 46 5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 5] | R2 [(0) 6, 42] | R3 [(1) -1, 5] |
| R4 [(1) -1, 3] | R5 [(1) -1, 5] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 53
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB6 46 5 imm() => EXa|	
| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 5] | R2 [(0) 6, 42] | R3 [(1) -1, 5] |
| R4 [(1) -1, 3] | R5 [(1) -1, 5] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 54
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB6 46 5 imm()       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 5] | R2 [(0) 6, 42] | R3 [(1) -1, 5] |
| R4 [(1) -1, 3] | R5 [(1) -1, 5] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 55
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 41   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 41   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: 41, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 5] | R2 [(0) 6, 42] | R3 [(1) -1, 5] |
| R4 [(1) -1, 3] | R5 [(1) -1, 5] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 56
| WB   (P1): 0016: update rd R2(41)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 41   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 5] | R2 [(1) -1, 41] | R3 [(1) -1, 5] |
| R4 [(1) -1, 3] | R5 [(1) -1, 5] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 57
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 41   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB8 3 5 imm()        	| ID   (P2): 0032: add ROB9 5  imm(#0)       
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB8 3 5 imm()
|0032: add ROB9 5  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 5] | R2 [(1) -1, 41] | R3 [(0) 8, 5] |
| R4 [(0) 9, 3] | R5 [(1) -1, 5] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 58
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB8 3 5 imm() => EXa|	0032: add ROB9 5  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB0 ROB8  imm(#0)    	| ID   (P2): 0040: add ROB1 5  imm(#1)       
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB8  imm(#0)
|0040: add ROB1 5  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 5] | R2 [(1) -1, 41] | R3 [(0) 8, 5] |
| R4 [(0) 9, 3] | R5 [(0) 0, 5] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 59
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB8 3 5 imm()        	| EXa  (P2): 0032: add ROB9 5  imm(#0)       	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 5  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB2   imm(#0)        	| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB8  imm(#0)
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 5] | R2 [(1) -1, 41] | R3 [(0) 8, 5] |
| R4 [(0) 9, 3] | R5 [(0) 0, 5] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 60
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB1 5  imm(#1)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 8  imm(#0) => EXa|	0044: set ROB2   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: 8, (e: 0, completed: 1)] <- head
| ROB9 [dest: 4, result: 5, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 5] | R2 [(1) -1, 41] | R3 [(0) 8, 5] |
| R4 [(0) 9, 3] | R5 [(0) 0, 5] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 61
| WB   (P1): 0028: update rd R3(8)           	| WB   (P2): 0032: update rd R4(5)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB0 8  imm(#0)       	| EXa  (P2): 0044: set ROB2   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 1, result: 6, (e: 0, completed: 1)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 5] | R2 [(1) -1, 41] | R3 [(1) -1, 8] |
| R4 [(1) -1, 5] | R5 [(0) 0, 5] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 62
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 8, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: 6, (e: 0, completed: 1)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 5] | R2 [(1) -1, 41] | R3 [(1) -1, 8] |
| R4 [(1) -1, 5] | R5 [(0) 0, 5] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 63
| WB   (P1): 0036: update rd R5(8)           	| WB   (P2): 0040: update rd R1(6)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 6] | R2 [(1) -1, 41] | R3 [(1) -1, 8] |
| R4 [(1) -1, 5] | R5 [(1) -1, 8] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 64
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB4 46 6 imm()       	| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 6] | R2 [(0) 4, 41] | R3 [(1) -1, 8] |
| R4 [(1) -1, 5] | R5 [(1) -1, 8] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 65
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 6 imm() => EXa|	
| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 6] | R2 [(0) 4, 41] | R3 [(1) -1, 8] |
| R4 [(1) -1, 5] | R5 [(1) -1, 8] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 66
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB4 46 6 imm()       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 6] | R2 [(0) 4, 41] | R3 [(1) -1, 8] |
| R4 [(1) -1, 5] | R5 [(1) -1, 8] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 67
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 40   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 40   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 40, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 6] | R2 [(0) 4, 41] | R3 [(1) -1, 8] |
| R4 [(1) -1, 5] | R5 [(1) -1, 8] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 68
| WB   (P1): 0016: update rd R2(40)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 40   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 6] | R2 [(1) -1, 40] | R3 [(1) -1, 8] |
| R4 [(1) -1, 5] | R5 [(1) -1, 8] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 69
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 40   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB6 5 8 imm()        	| ID   (P2): 0032: add ROB7 8  imm(#0)       
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 5 8 imm()
|0032: add ROB7 8  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 6] | R2 [(1) -1, 40] | R3 [(0) 6, 8] |
| R4 [(0) 7, 5] | R5 [(1) -1, 8] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 70
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 5 8 imm() => EXa|	0032: add ROB7 8  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB8 ROB6  imm(#0)    	| ID   (P2): 0040: add ROB9 6  imm(#1)       
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB8 ROB6  imm(#0)
|0040: add ROB9 6  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 6] | R2 [(1) -1, 40] | R3 [(0) 6, 8] |
| R4 [(0) 7, 5] | R5 [(0) 8, 8] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 71
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB6 5 8 imm()        	| EXa  (P2): 0032: add ROB7 8  imm(#0)       	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB9 6  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB0   imm(#0)        	| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB8 ROB6  imm(#0)
|0044: set ROB0   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 6] | R2 [(1) -1, 40] | R3 [(0) 6, 8] |
| R4 [(0) 7, 5] | R5 [(0) 8, 8] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 72
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB9 6  imm(#1)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB8 13  imm(#0) => EXa|	0044: set ROB0   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 13, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: 8, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 6] | R2 [(1) -1, 40] | R3 [(0) 6, 8] |
| R4 [(0) 7, 5] | R5 [(0) 8, 8] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 73
| WB   (P1): 0028: update rd R3(13)          	| WB   (P2): 0032: update rd R4(8)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB8 13  imm(#0)      	| EXa  (P2): 0044: set ROB0   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 1, result: 7, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 6] | R2 [(1) -1, 40] | R3 [(1) -1, 13] |
| R4 [(1) -1, 8] | R5 [(0) 8, 8] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 74
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: 13, (e: 0, completed: 1)] <- head
| ROB9 [dest: 1, result: 7, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 6] | R2 [(1) -1, 40] | R3 [(1) -1, 13] |
| R4 [(1) -1, 8] | R5 [(0) 8, 8] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 75
| WB   (P1): 0036: update rd R5(13)          	| WB   (P2): 0040: update rd R1(7)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 7] | R2 [(1) -1, 40] | R3 [(1) -1, 13] |
| R4 [(1) -1, 8] | R5 [(1) -1, 13] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 76
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB2 46 7 imm()       	| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB2 46 7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 7] | R2 [(0) 2, 40] | R3 [(1) -1, 13] |
| R4 [(1) -1, 8] | R5 [(1) -1, 13] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 77
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB2 46 7 imm() => EXa|	
| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 7] | R2 [(0) 2, 40] | R3 [(1) -1, 13] |
| R4 [(1) -1, 8] | R5 [(1) -1, 13] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 78
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB2 46 7 imm()       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 7] | R2 [(0) 2, 40] | R3 [(1) -1, 13] |
| R4 [(1) -1, 8] | R5 [(1) -1, 13] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 79
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 39   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 39   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: 39, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 7] | R2 [(0) 2, 40] | R3 [(1) -1, 13] |
| R4 [(1) -1, 8] | R5 [(1) -1, 13] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 80
| WB   (P1): 0016: update rd R2(39)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 39   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 7] | R2 [(1) -1, 39] | R3 [(1) -1, 13] |
| R4 [(1) -1, 8] | R5 [(1) -1, 13] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 81
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 39   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB4 8 13 imm()       	| ID   (P2): 0032: add ROB5 13  imm(#0)      
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB4 8 13 imm()
|0032: add ROB5 13  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 7] | R2 [(1) -1, 39] | R3 [(0) 4, 13] |
| R4 [(0) 5, 8] | R5 [(1) -1, 13] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 82
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB4 8 13 imm() => EXa|	0032: add ROB5 13  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB6 ROB4  imm(#0)    	| ID   (P2): 0040: add ROB7 7  imm(#1)       
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB6 ROB4  imm(#0)
|0040: add ROB7 7  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 7] | R2 [(1) -1, 39] | R3 [(0) 4, 13] |
| R4 [(0) 5, 8] | R5 [(0) 6, 13] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 83
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB4 8 13 imm()       	| EXa  (P2): 0032: add ROB5 13  imm(#0)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB7 7  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB8   imm(#0)        	| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB6 ROB4  imm(#0)
|0044: set ROB8   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 7] | R2 [(1) -1, 39] | R3 [(0) 4, 13] |
| R4 [(0) 5, 8] | R5 [(0) 6, 13] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 84
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB7 7  imm(#1)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB6 21  imm(#0) => EXa|	0044: set ROB8   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: 21, (e: 0, completed: 1)] <- head
| ROB5 [dest: 4, result: 13, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 7] | R2 [(1) -1, 39] | R3 [(0) 4, 13] |
| R4 [(0) 5, 8] | R5 [(0) 6, 13] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 85
| WB   (P1): 0028: update rd R3(21)          	| WB   (P2): 0032: update rd R4(13)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB6 21  imm(#0)      	| EXa  (P2): 0044: set ROB8   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 1, result: 8, (e: 0, completed: 1)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 7] | R2 [(1) -1, 39] | R3 [(1) -1, 21] |
| R4 [(1) -1, 13] | R5 [(0) 6, 13] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 86
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: 21, (e: 0, completed: 1)] <- head
| ROB7 [dest: 1, result: 8, (e: 0, completed: 1)]
| ROB8 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 7] | R2 [(1) -1, 39] | R3 [(1) -1, 21] |
| R4 [(1) -1, 13] | R5 [(0) 6, 13] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 87
| WB   (P1): 0036: update rd R5(21)          	| WB   (P2): 0040: update rd R1(8)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 8] | R2 [(1) -1, 39] | R3 [(1) -1, 21] |
| R4 [(1) -1, 13] | R5 [(1) -1, 21] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 88
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB0 46 8 imm()       	| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB0 46 8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 8] | R2 [(0) 0, 39] | R3 [(1) -1, 21] |
| R4 [(1) -1, 13] | R5 [(1) -1, 21] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 89
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB0 46 8 imm() => EXa|	
| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 8] | R2 [(0) 0, 39] | R3 [(1) -1, 21] |
| R4 [(1) -1, 13] | R5 [(1) -1, 21] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 90
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB0 46 8 imm()       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 8] | R2 [(0) 0, 39] | R3 [(1) -1, 21] |
| R4 [(1) -1, 13] | R5 [(1) -1, 21] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 91
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 38   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 38   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: 38, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 8] | R2 [(0) 0, 39] | R3 [(1) -1, 21] |
| R4 [(1) -1, 13] | R5 [(1) -1, 21] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 92
| WB   (P1): 0016: update rd R2(38)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 38   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 8] | R2 [(1) -1, 38] | R3 [(1) -1, 21] |
| R4 [(1) -1, 13] | R5 [(1) -1, 21] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 93
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 38   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB2 13 21 imm()      	| ID   (P2): 0032: add ROB3 21  imm(#0)      
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB2 13 21 imm()
|0032: add ROB3 21  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 8] | R2 [(1) -1, 38] | R3 [(0) 2, 21] |
| R4 [(0) 3, 13] | R5 [(1) -1, 21] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 94
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB2 13 21 imm() => EXa|	0032: add ROB3 21  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB4 ROB2  imm(#0)    	| ID   (P2): 0040: add ROB5 8  imm(#1)       
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB4 ROB2  imm(#0)
|0040: add ROB5 8  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 8] | R2 [(1) -1, 38] | R3 [(0) 2, 21] |
| R4 [(0) 3, 13] | R5 [(0) 4, 21] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 95
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB2 13 21 imm()      	| EXa  (P2): 0032: add ROB3 21  imm(#0)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB5 8  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB6   imm(#0)        	| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB4 ROB2  imm(#0)
|0044: set ROB6   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 8] | R2 [(1) -1, 38] | R3 [(0) 2, 21] |
| R4 [(0) 3, 13] | R5 [(0) 4, 21] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 96
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB5 8  imm(#1)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB4 34  imm(#0) => EXa|	0044: set ROB6   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: 34, (e: 0, completed: 1)] <- head
| ROB3 [dest: 4, result: 21, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 8] | R2 [(1) -1, 38] | R3 [(0) 2, 21] |
| R4 [(0) 3, 13] | R5 [(0) 4, 21] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 97
| WB   (P1): 0028: update rd R3(34)          	| WB   (P2): 0032: update rd R4(21)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB4 34  imm(#0)      	| EXa  (P2): 0044: set ROB6   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 1, result: 9, (e: 0, completed: 1)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 8] | R2 [(1) -1, 38] | R3 [(1) -1, 34] |
| R4 [(1) -1, 21] | R5 [(0) 4, 21] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 98
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: 34, (e: 0, completed: 1)] <- head
| ROB5 [dest: 1, result: 9, (e: 0, completed: 1)]
| ROB6 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 8] | R2 [(1) -1, 38] | R3 [(1) -1, 34] |
| R4 [(1) -1, 21] | R5 [(0) 4, 21] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 99
| WB   (P1): 0036: update rd R5(34)          	| WB   (P2): 0040: update rd R1(9)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 9] | R2 [(1) -1, 38] | R3 [(1) -1, 34] |
| R4 [(1) -1, 21] | R5 [(1) -1, 34] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 100
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB8 46 9 imm()       	| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB8 46 9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 9] | R2 [(0) 8, 38] | R3 [(1) -1, 34] |
| R4 [(1) -1, 21] | R5 [(1) -1, 34] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 101
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB8 46 9 imm() => EXa|	
| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 9] | R2 [(0) 8, 38] | R3 [(1) -1, 34] |
| R4 [(1) -1, 21] | R5 [(1) -1, 34] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 102
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB8 46 9 imm()       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 9] | R2 [(0) 8, 38] | R3 [(1) -1, 34] |
| R4 [(1) -1, 21] | R5 [(1) -1, 34] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 103
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 37   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 37   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: 37, (e: 0, completed: 1)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 9] | R2 [(0) 8, 38] | R3 [(1) -1, 34] |
| R4 [(1) -1, 21] | R5 [(1) -1, 34] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 104
| WB   (P1): 0016: update rd R2(37)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 37   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 9] | R2 [(1) -1, 37] | R3 [(1) -1, 34] |
| R4 [(1) -1, 21] | R5 [(1) -1, 34] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 105
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 37   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB0 21 34 imm()      	| ID   (P2): 0032: add ROB1 34  imm(#0)      
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB0 21 34 imm()
|0032: add ROB1 34  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 9] | R2 [(1) -1, 37] | R3 [(0) 0, 34] |
| R4 [(0) 1, 21] | R5 [(1) -1, 34] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 106
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB0 21 34 imm() => EXa|	0032: add ROB1 34  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB2 ROB0  imm(#0)    	| ID   (P2): 0040: add ROB3 9  imm(#1)       
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB2 ROB0  imm(#0)
|0040: add ROB3 9  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 9] | R2 [(1) -1, 37] | R3 [(0) 0, 34] |
| R4 [(0) 1, 21] | R5 [(0) 2, 34] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 107
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB0 21 34 imm()      	| EXa  (P2): 0032: add ROB1 34  imm(#0)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB3 9  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB4   imm(#0)        	| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB2 ROB0  imm(#0)
|0044: set ROB4   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 9] | R2 [(1) -1, 37] | R3 [(0) 0, 34] |
| R4 [(0) 1, 21] | R5 [(0) 2, 34] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 108
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB3 9  imm(#1)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB2 55  imm(#0) => EXa|	0044: set ROB4   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: 55, (e: 0, completed: 1)] <- head
| ROB1 [dest: 4, result: 34, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 9] | R2 [(1) -1, 37] | R3 [(0) 0, 34] |
| R4 [(0) 1, 21] | R5 [(0) 2, 34] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 109
| WB   (P1): 0028: update rd R3(55)          	| WB   (P2): 0032: update rd R4(34)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB2 55  imm(#0)      	| EXa  (P2): 0044: set ROB4   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 1, result: 10, (e: 0, completed: 1)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 9] | R2 [(1) -1, 37] | R3 [(1) -1, 55] |
| R4 [(1) -1, 34] | R5 [(0) 2, 34] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 110
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: 55, (e: 0, completed: 1)] <- head
| ROB3 [dest: 1, result: 10, (e: 0, completed: 1)]
| ROB4 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 9] | R2 [(1) -1, 37] | R3 [(1) -1, 55] |
| R4 [(1) -1, 34] | R5 [(0) 2, 34] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 111
| WB   (P1): 0036: update rd R5(55)          	| WB   (P2): 0040: update rd R1(10)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 10] | R2 [(1) -1, 37] | R3 [(1) -1, 55] |
| R4 [(1) -1, 34] | R5 [(1) -1, 55] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 112
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB6 46 10 imm()      	| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB6 46 10 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 10] | R2 [(0) 6, 37] | R3 [(1) -1, 55] |
| R4 [(1) -1, 34] | R5 [(1) -1, 55] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 113
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB6 46 10 imm() => EXa|	
| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 10] | R2 [(0) 6, 37] | R3 [(1) -1, 55] |
| R4 [(1) -1, 34] | R5 [(1) -1, 55] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 114
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB6 46 10 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 10] | R2 [(0) 6, 37] | R3 [(1) -1, 55] |
| R4 [(1) -1, 34] | R5 [(1) -1, 55] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 115
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 36   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 36   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: 36, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 10] | R2 [(0) 6, 37] | R3 [(1) -1, 55] |
| R4 [(1) -1, 34] | R5 [(1) -1, 55] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 116
| WB   (P1): 0016: update rd R2(36)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 36   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 10] | R2 [(1) -1, 36] | R3 [(1) -1, 55] |
| R4 [(1) -1, 34] | R5 [(1) -1, 55] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 117
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 36   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB8 34 55 imm()      	| ID   (P2): 0032: add ROB9 55  imm(#0)      
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB8 34 55 imm()
|0032: add ROB9 55  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 10] | R2 [(1) -1, 36] | R3 [(0) 8, 55] |
| R4 [(0) 9, 34] | R5 [(1) -1, 55] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 118
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB8 34 55 imm() => EXa|	0032: add ROB9 55  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB0 ROB8  imm(#0)    	| ID   (P2): 0040: add ROB1 10  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB8  imm(#0)
|0040: add ROB1 10  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 10] | R2 [(1) -1, 36] | R3 [(0) 8, 55] |
| R4 [(0) 9, 34] | R5 [(0) 0, 55] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 119
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB8 34 55 imm()      	| EXa  (P2): 0032: add ROB9 55  imm(#0)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 10  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB2   imm(#0)        	| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB8  imm(#0)
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 10] | R2 [(1) -1, 36] | R3 [(0) 8, 55] |
| R4 [(0) 9, 34] | R5 [(0) 0, 55] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 120
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB1 10  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 89  imm(#0) => EXa|	0044: set ROB2   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: 89, (e: 0, completed: 1)] <- head
| ROB9 [dest: 4, result: 55, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 10] | R2 [(1) -1, 36] | R3 [(0) 8, 55] |
| R4 [(0) 9, 34] | R5 [(0) 0, 55] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 121
| WB   (P1): 0028: update rd R3(89)          	| WB   (P2): 0032: update rd R4(55)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB0 89  imm(#0)      	| EXa  (P2): 0044: set ROB2   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 1, result: 11, (e: 0, completed: 1)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 10] | R2 [(1) -1, 36] | R3 [(1) -1, 89] |
| R4 [(1) -1, 55] | R5 [(0) 0, 55] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 122
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 89, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: 11, (e: 0, completed: 1)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 10] | R2 [(1) -1, 36] | R3 [(1) -1, 89] |
| R4 [(1) -1, 55] | R5 [(0) 0, 55] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 123
| WB   (P1): 0036: update rd R5(89)          	| WB   (P2): 0040: update rd R1(11)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 11] | R2 [(1) -1, 36] | R3 [(1) -1, 89] |
| R4 [(1) -1, 55] | R5 [(1) -1, 89] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 124
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB4 46 11 imm()      	| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 11 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 11] | R2 [(0) 4, 36] | R3 [(1) -1, 89] |
| R4 [(1) -1, 55] | R5 [(1) -1, 89] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 125
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 11 imm() => EXa|	
| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 11] | R2 [(0) 4, 36] | R3 [(1) -1, 89] |
| R4 [(1) -1, 55] | R5 [(1) -1, 89] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 126
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB4 46 11 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 11] | R2 [(0) 4, 36] | R3 [(1) -1, 89] |
| R4 [(1) -1, 55] | R5 [(1) -1, 89] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 127
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 35   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 35   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 35, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 11] | R2 [(0) 4, 36] | R3 [(1) -1, 89] |
| R4 [(1) -1, 55] | R5 [(1) -1, 89] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 128
| WB   (P1): 0016: update rd R2(35)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 35   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 11] | R2 [(1) -1, 35] | R3 [(1) -1, 89] |
| R4 [(1) -1, 55] | R5 [(1) -1, 89] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 129
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 35   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB6 55 89 imm()      	| ID   (P2): 0032: add ROB7 89  imm(#0)      
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 55 89 imm()
|0032: add ROB7 89  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 11] | R2 [(1) -1, 35] | R3 [(0) 6, 89] |
| R4 [(0) 7, 55] | R5 [(1) -1, 89] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 130
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 55 89 imm() => EXa|	0032: add ROB7 89  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB8 ROB6  imm(#0)    	| ID   (P2): 0040: add ROB9 11  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB8 ROB6  imm(#0)
|0040: add ROB9 11  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 11] | R2 [(1) -1, 35] | R3 [(0) 6, 89] |
| R4 [(0) 7, 55] | R5 [(0) 8, 89] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 131
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB6 55 89 imm()      	| EXa  (P2): 0032: add ROB7 89  imm(#0)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB9 11  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB0   imm(#0)        	| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB8 ROB6  imm(#0)
|0044: set ROB0   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 11] | R2 [(1) -1, 35] | R3 [(0) 6, 89] |
| R4 [(0) 7, 55] | R5 [(0) 8, 89] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 132
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB9 11  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB8 144  imm(#0) => EXa|	0044: set ROB0   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 144, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: 89, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 11] | R2 [(1) -1, 35] | R3 [(0) 6, 89] |
| R4 [(0) 7, 55] | R5 [(0) 8, 89] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 133
| WB   (P1): 0028: update rd R3(144)         	| WB   (P2): 0032: update rd R4(89)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB8 144  imm(#0)     	| EXa  (P2): 0044: set ROB0   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 1, result: 12, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 11] | R2 [(1) -1, 35] | R3 [(1) -1, 144] |
| R4 [(1) -1, 89] | R5 [(0) 8, 89] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 134
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: 144, (e: 0, completed: 1)] <- head
| ROB9 [dest: 1, result: 12, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 11] | R2 [(1) -1, 35] | R3 [(1) -1, 144] |
| R4 [(1) -1, 89] | R5 [(0) 8, 89] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 135
| WB   (P1): 0036: update rd R5(144)         	| WB   (P2): 0040: update rd R1(12)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 12] | R2 [(1) -1, 35] | R3 [(1) -1, 144] |
| R4 [(1) -1, 89] | R5 [(1) -1, 144] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 136
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB2 46 12 imm()      	| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB2 46 12 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 12] | R2 [(0) 2, 35] | R3 [(1) -1, 144] |
| R4 [(1) -1, 89] | R5 [(1) -1, 144] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 137
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB2 46 12 imm() => EXa|	
| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 12] | R2 [(0) 2, 35] | R3 [(1) -1, 144] |
| R4 [(1) -1, 89] | R5 [(1) -1, 144] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 138
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB2 46 12 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 12] | R2 [(0) 2, 35] | R3 [(1) -1, 144] |
| R4 [(1) -1, 89] | R5 [(1) -1, 144] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 139
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 34   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 34   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: 34, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 12] | R2 [(0) 2, 35] | R3 [(1) -1, 144] |
| R4 [(1) -1, 89] | R5 [(1) -1, 144] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 140
| WB   (P1): 0016: update rd R2(34)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 34   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 12] | R2 [(1) -1, 34] | R3 [(1) -1, 144] |
| R4 [(1) -1, 89] | R5 [(1) -1, 144] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 141
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 34   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB4 89 144 imm()     	| ID   (P2): 0032: add ROB5 144  imm(#0)     
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB4 89 144 imm()
|0032: add ROB5 144  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 12] | R2 [(1) -1, 34] | R3 [(0) 4, 144] |
| R4 [(0) 5, 89] | R5 [(1) -1, 144] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 142
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB4 89 144 imm() => EXa|	0032: add ROB5 144  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB6 ROB4  imm(#0)    	| ID   (P2): 0040: add ROB7 12  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB6 ROB4  imm(#0)
|0040: add ROB7 12  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 12] | R2 [(1) -1, 34] | R3 [(0) 4, 144] |
| R4 [(0) 5, 89] | R5 [(0) 6, 144] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 143
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB4 89 144 imm()     	| EXa  (P2): 0032: add ROB5 144  imm(#0)     	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB7 12  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB8   imm(#0)        	| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB6 ROB4  imm(#0)
|0044: set ROB8   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 12] | R2 [(1) -1, 34] | R3 [(0) 4, 144] |
| R4 [(0) 5, 89] | R5 [(0) 6, 144] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 144
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB7 12  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB6 233  imm(#0) => EXa|	0044: set ROB8   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: 233, (e: 0, completed: 1)] <- head
| ROB5 [dest: 4, result: 144, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 12] | R2 [(1) -1, 34] | R3 [(0) 4, 144] |
| R4 [(0) 5, 89] | R5 [(0) 6, 144] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 145
| WB   (P1): 0028: update rd R3(233)         	| WB   (P2): 0032: update rd R4(144)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB6 233  imm(#0)     	| EXa  (P2): 0044: set ROB8   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 1, result: 13, (e: 0, completed: 1)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 12] | R2 [(1) -1, 34] | R3 [(1) -1, 233] |
| R4 [(1) -1, 144] | R5 [(0) 6, 144] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 146
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: 233, (e: 0, completed: 1)] <- head
| ROB7 [dest: 1, result: 13, (e: 0, completed: 1)]
| ROB8 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 12] | R2 [(1) -1, 34] | R3 [(1) -1, 233] |
| R4 [(1) -1, 144] | R5 [(0) 6, 144] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 147
| WB   (P1): 0036: update rd R5(233)         	| WB   (P2): 0040: update rd R1(13)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 13] | R2 [(1) -1, 34] | R3 [(1) -1, 233] |
| R4 [(1) -1, 144] | R5 [(1) -1, 233] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 148
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB0 46 13 imm()      	| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB0 46 13 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 13] | R2 [(0) 0, 34] | R3 [(1) -1, 233] |
| R4 [(1) -1, 144] | R5 [(1) -1, 233] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 149
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB0 46 13 imm() => EXa|	
| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 13] | R2 [(0) 0, 34] | R3 [(1) -1, 233] |
| R4 [(1) -1, 144] | R5 [(1) -1, 233] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 150
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB0 46 13 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 13] | R2 [(0) 0, 34] | R3 [(1) -1, 233] |
| R4 [(1) -1, 144] | R5 [(1) -1, 233] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 151
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 33   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 33   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: 33, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 13] | R2 [(0) 0, 34] | R3 [(1) -1, 233] |
| R4 [(1) -1, 144] | R5 [(1) -1, 233] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 152
| WB   (P1): 0016: update rd R2(33)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 33   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 13] | R2 [(1) -1, 33] | R3 [(1) -1, 233] |
| R4 [(1) -1, 144] | R5 [(1) -1, 233] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 153
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 33   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB2 144 233 imm()    	| ID   (P2): 0032: add ROB3 233  imm(#0)     
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB2 144 233 imm()
|0032: add ROB3 233  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 13] | R2 [(1) -1, 33] | R3 [(0) 2, 233] |
| R4 [(0) 3, 144] | R5 [(1) -1, 233] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 154
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB2 144 233 imm() => EXa|	0032: add ROB3 233  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB4 ROB2  imm(#0)    	| ID   (P2): 0040: add ROB5 13  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB4 ROB2  imm(#0)
|0040: add ROB5 13  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 13] | R2 [(1) -1, 33] | R3 [(0) 2, 233] |
| R4 [(0) 3, 144] | R5 [(0) 4, 233] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 155
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB2 144 233 imm()    	| EXa  (P2): 0032: add ROB3 233  imm(#0)     	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB5 13  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB6   imm(#0)        	| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB4 ROB2  imm(#0)
|0044: set ROB6   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 13] | R2 [(1) -1, 33] | R3 [(0) 2, 233] |
| R4 [(0) 3, 144] | R5 [(0) 4, 233] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 156
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB5 13  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB4 377  imm(#0) => EXa|	0044: set ROB6   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: 377, (e: 0, completed: 1)] <- head
| ROB3 [dest: 4, result: 233, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 13] | R2 [(1) -1, 33] | R3 [(0) 2, 233] |
| R4 [(0) 3, 144] | R5 [(0) 4, 233] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 157
| WB   (P1): 0028: update rd R3(377)         	| WB   (P2): 0032: update rd R4(233)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB4 377  imm(#0)     	| EXa  (P2): 0044: set ROB6   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 1, result: 14, (e: 0, completed: 1)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 13] | R2 [(1) -1, 33] | R3 [(1) -1, 377] |
| R4 [(1) -1, 233] | R5 [(0) 4, 233] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 158
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: 377, (e: 0, completed: 1)] <- head
| ROB5 [dest: 1, result: 14, (e: 0, completed: 1)]
| ROB6 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 13] | R2 [(1) -1, 33] | R3 [(1) -1, 377] |
| R4 [(1) -1, 233] | R5 [(0) 4, 233] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 159
| WB   (P1): 0036: update rd R5(377)         	| WB   (P2): 0040: update rd R1(14)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 14] | R2 [(1) -1, 33] | R3 [(1) -1, 377] |
| R4 [(1) -1, 233] | R5 [(1) -1, 377] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 160
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB8 46 14 imm()      	| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB8 46 14 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 14] | R2 [(0) 8, 33] | R3 [(1) -1, 377] |
| R4 [(1) -1, 233] | R5 [(1) -1, 377] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 161
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB8 46 14 imm() => EXa|	
| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 14] | R2 [(0) 8, 33] | R3 [(1) -1, 377] |
| R4 [(1) -1, 233] | R5 [(1) -1, 377] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 162
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB8 46 14 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 14] | R2 [(0) 8, 33] | R3 [(1) -1, 377] |
| R4 [(1) -1, 233] | R5 [(1) -1, 377] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 163
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 32   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 32   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: 32, (e: 0, completed: 1)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 14] | R2 [(0) 8, 33] | R3 [(1) -1, 377] |
| R4 [(1) -1, 233] | R5 [(1) -1, 377] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 164
| WB   (P1): 0016: update rd R2(32)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 32   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 14] | R2 [(1) -1, 32] | R3 [(1) -1, 377] |
| R4 [(1) -1, 233] | R5 [(1) -1, 377] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 165
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 32   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB0 233 377 imm()    	| ID   (P2): 0032: add ROB1 377  imm(#0)     
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB0 233 377 imm()
|0032: add ROB1 377  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 14] | R2 [(1) -1, 32] | R3 [(0) 0, 377] |
| R4 [(0) 1, 233] | R5 [(1) -1, 377] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 166
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB0 233 377 imm() => EXa|	0032: add ROB1 377  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB2 ROB0  imm(#0)    	| ID   (P2): 0040: add ROB3 14  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB2 ROB0  imm(#0)
|0040: add ROB3 14  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 14] | R2 [(1) -1, 32] | R3 [(0) 0, 377] |
| R4 [(0) 1, 233] | R5 [(0) 2, 377] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 167
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB0 233 377 imm()    	| EXa  (P2): 0032: add ROB1 377  imm(#0)     	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB3 14  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB4   imm(#0)        	| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB2 ROB0  imm(#0)
|0044: set ROB4   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 14] | R2 [(1) -1, 32] | R3 [(0) 0, 377] |
| R4 [(0) 1, 233] | R5 [(0) 2, 377] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 168
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB3 14  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB2 610  imm(#0) => EXa|	0044: set ROB4   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: 610, (e: 0, completed: 1)] <- head
| ROB1 [dest: 4, result: 377, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 14] | R2 [(1) -1, 32] | R3 [(0) 0, 377] |
| R4 [(0) 1, 233] | R5 [(0) 2, 377] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 169
| WB   (P1): 0028: update rd R3(610)         	| WB   (P2): 0032: update rd R4(377)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB2 610  imm(#0)     	| EXa  (P2): 0044: set ROB4   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 1, result: 15, (e: 0, completed: 1)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 14] | R2 [(1) -1, 32] | R3 [(1) -1, 610] |
| R4 [(1) -1, 377] | R5 [(0) 2, 377] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 170
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: 610, (e: 0, completed: 1)] <- head
| ROB3 [dest: 1, result: 15, (e: 0, completed: 1)]
| ROB4 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 14] | R2 [(1) -1, 32] | R3 [(1) -1, 610] |
| R4 [(1) -1, 377] | R5 [(0) 2, 377] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 171
| WB   (P1): 0036: update rd R5(610)         	| WB   (P2): 0040: update rd R1(15)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 15] | R2 [(1) -1, 32] | R3 [(1) -1, 610] |
| R4 [(1) -1, 377] | R5 [(1) -1, 610] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 172
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB6 46 15 imm()      	| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB6 46 15 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 15] | R2 [(0) 6, 32] | R3 [(1) -1, 610] |
| R4 [(1) -1, 377] | R5 [(1) -1, 610] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 173
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB6 46 15 imm() => EXa|	
| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 15] | R2 [(0) 6, 32] | R3 [(1) -1, 610] |
| R4 [(1) -1, 377] | R5 [(1) -1, 610] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 174
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB6 46 15 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 15] | R2 [(0) 6, 32] | R3 [(1) -1, 610] |
| R4 [(1) -1, 377] | R5 [(1) -1, 610] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 175
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 31   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 31   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: 31, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 15] | R2 [(0) 6, 32] | R3 [(1) -1, 610] |
| R4 [(1) -1, 377] | R5 [(1) -1, 610] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 176
| WB   (P1): 0016: update rd R2(31)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 31   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 15] | R2 [(1) -1, 31] | R3 [(1) -1, 610] |
| R4 [(1) -1, 377] | R5 [(1) -1, 610] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 177
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 31   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB8 377 610 imm()    	| ID   (P2): 0032: add ROB9 610  imm(#0)     
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB8 377 610 imm()
|0032: add ROB9 610  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 15] | R2 [(1) -1, 31] | R3 [(0) 8, 610] |
| R4 [(0) 9, 377] | R5 [(1) -1, 610] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 178
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB8 377 610 imm() => EXa|	0032: add ROB9 610  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB0 ROB8  imm(#0)    	| ID   (P2): 0040: add ROB1 15  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB8  imm(#0)
|0040: add ROB1 15  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 15] | R2 [(1) -1, 31] | R3 [(0) 8, 610] |
| R4 [(0) 9, 377] | R5 [(0) 0, 610] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 179
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB8 377 610 imm()    	| EXa  (P2): 0032: add ROB9 610  imm(#0)     	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 15  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB2   imm(#0)        	| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB8  imm(#0)
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 15] | R2 [(1) -1, 31] | R3 [(0) 8, 610] |
| R4 [(0) 9, 377] | R5 [(0) 0, 610] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 180
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB1 15  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 987  imm(#0) => EXa|	0044: set ROB2   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: 987, (e: 0, completed: 1)] <- head
| ROB9 [dest: 4, result: 610, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 15] | R2 [(1) -1, 31] | R3 [(0) 8, 610] |
| R4 [(0) 9, 377] | R5 [(0) 0, 610] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 181
| WB   (P1): 0028: update rd R3(987)         	| WB   (P2): 0032: update rd R4(610)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB0 987  imm(#0)     	| EXa  (P2): 0044: set ROB2   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 1, result: 16, (e: 0, completed: 1)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 15] | R2 [(1) -1, 31] | R3 [(1) -1, 987] |
| R4 [(1) -1, 610] | R5 [(0) 0, 610] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 182
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 987, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: 16, (e: 0, completed: 1)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 15] | R2 [(1) -1, 31] | R3 [(1) -1, 987] |
| R4 [(1) -1, 610] | R5 [(0) 0, 610] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 183
| WB   (P1): 0036: update rd R5(987)         	| WB   (P2): 0040: update rd R1(16)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 16] | R2 [(1) -1, 31] | R3 [(1) -1, 987] |
| R4 [(1) -1, 610] | R5 [(1) -1, 987] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 184
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB4 46 16 imm()      	| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 16 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 16] | R2 [(0) 4, 31] | R3 [(1) -1, 987] |
| R4 [(1) -1, 610] | R5 [(1) -1, 987] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 185
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 16 imm() => EXa|	
| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 16] | R2 [(0) 4, 31] | R3 [(1) -1, 987] |
| R4 [(1) -1, 610] | R5 [(1) -1, 987] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 186
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB4 46 16 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 16] | R2 [(0) 4, 31] | R3 [(1) -1, 987] |
| R4 [(1) -1, 610] | R5 [(1) -1, 987] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 187
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 30   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 30   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 30, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 16] | R2 [(0) 4, 31] | R3 [(1) -1, 987] |
| R4 [(1) -1, 610] | R5 [(1) -1, 987] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 188
| WB   (P1): 0016: update rd R2(30)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 30   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 16] | R2 [(1) -1, 30] | R3 [(1) -1, 987] |
| R4 [(1) -1, 610] | R5 [(1) -1, 987] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 189
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 30   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB6 610 987 imm()    	| ID   (P2): 0032: add ROB7 987  imm(#0)     
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 610 987 imm()
|0032: add ROB7 987  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 16] | R2 [(1) -1, 30] | R3 [(0) 6, 987] |
| R4 [(0) 7, 610] | R5 [(1) -1, 987] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 190
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 610 987 imm() => EXa|	0032: add ROB7 987  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB8 ROB6  imm(#0)    	| ID   (P2): 0040: add ROB9 16  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB8 ROB6  imm(#0)
|0040: add ROB9 16  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 16] | R2 [(1) -1, 30] | R3 [(0) 6, 987] |
| R4 [(0) 7, 610] | R5 [(0) 8, 987] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 191
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB6 610 987 imm()    	| EXa  (P2): 0032: add ROB7 987  imm(#0)     	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB9 16  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB0   imm(#0)        	| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB8 ROB6  imm(#0)
|0044: set ROB0   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 16] | R2 [(1) -1, 30] | R3 [(0) 6, 987] |
| R4 [(0) 7, 610] | R5 [(0) 8, 987] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 192
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB9 16  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB8 1597  imm(#0) => EXa|	0044: set ROB0   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 1597, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: 987, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 16] | R2 [(1) -1, 30] | R3 [(0) 6, 987] |
| R4 [(0) 7, 610] | R5 [(0) 8, 987] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 193
| WB   (P1): 0028: update rd R3(1597)        	| WB   (P2): 0032: update rd R4(987)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB8 1597  imm(#0)    	| EXa  (P2): 0044: set ROB0   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 1, result: 17, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 16] | R2 [(1) -1, 30] | R3 [(1) -1, 1597] |
| R4 [(1) -1, 987] | R5 [(0) 8, 987] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 194
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: 1597, (e: 0, completed: 1)] <- head
| ROB9 [dest: 1, result: 17, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 16] | R2 [(1) -1, 30] | R3 [(1) -1, 1597] |
| R4 [(1) -1, 987] | R5 [(0) 8, 987] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 195
| WB   (P1): 0036: update rd R5(1597)        	| WB   (P2): 0040: update rd R1(17)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 17] | R2 [(1) -1, 30] | R3 [(1) -1, 1597] |
| R4 [(1) -1, 987] | R5 [(1) -1, 1597] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 196
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB2 46 17 imm()      	| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB2 46 17 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 17] | R2 [(0) 2, 30] | R3 [(1) -1, 1597] |
| R4 [(1) -1, 987] | R5 [(1) -1, 1597] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 197
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB2 46 17 imm() => EXa|	
| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 17] | R2 [(0) 2, 30] | R3 [(1) -1, 1597] |
| R4 [(1) -1, 987] | R5 [(1) -1, 1597] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 198
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB2 46 17 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 17] | R2 [(0) 2, 30] | R3 [(1) -1, 1597] |
| R4 [(1) -1, 987] | R5 [(1) -1, 1597] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 199
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 29   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 29   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: 29, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 17] | R2 [(0) 2, 30] | R3 [(1) -1, 1597] |
| R4 [(1) -1, 987] | R5 [(1) -1, 1597] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 200
| WB   (P1): 0016: update rd R2(29)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 29   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 17] | R2 [(1) -1, 29] | R3 [(1) -1, 1597] |
| R4 [(1) -1, 987] | R5 [(1) -1, 1597] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 201
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 29   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB4 987 1597 imm()   	| ID   (P2): 0032: add ROB5 1597  imm(#0)    
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB4 987 1597 imm()
|0032: add ROB5 1597  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 17] | R2 [(1) -1, 29] | R3 [(0) 4, 1597] |
| R4 [(0) 5, 987] | R5 [(1) -1, 1597] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 202
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB4 987 1597 imm() => EXa|	0032: add ROB5 1597  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB6 ROB4  imm(#0)    	| ID   (P2): 0040: add ROB7 17  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB6 ROB4  imm(#0)
|0040: add ROB7 17  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 17] | R2 [(1) -1, 29] | R3 [(0) 4, 1597] |
| R4 [(0) 5, 987] | R5 [(0) 6, 1597] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 203
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB4 987 1597 imm()   	| EXa  (P2): 0032: add ROB5 1597  imm(#0)    	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB7 17  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB8   imm(#0)        	| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB6 ROB4  imm(#0)
|0044: set ROB8   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 17] | R2 [(1) -1, 29] | R3 [(0) 4, 1597] |
| R4 [(0) 5, 987] | R5 [(0) 6, 1597] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 204
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB7 17  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB6 2584  imm(#0) => EXa|	0044: set ROB8   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: 2584, (e: 0, completed: 1)] <- head
| ROB5 [dest: 4, result: 1597, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 17] | R2 [(1) -1, 29] | R3 [(0) 4, 1597] |
| R4 [(0) 5, 987] | R5 [(0) 6, 1597] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 205
| WB   (P1): 0028: update rd R3(2584)        	| WB   (P2): 0032: update rd R4(1597)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB6 2584  imm(#0)    	| EXa  (P2): 0044: set ROB8   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 1, result: 18, (e: 0, completed: 1)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 17] | R2 [(1) -1, 29] | R3 [(1) -1, 2584] |
| R4 [(1) -1, 1597] | R5 [(0) 6, 1597] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 206
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: 2584, (e: 0, completed: 1)] <- head
| ROB7 [dest: 1, result: 18, (e: 0, completed: 1)]
| ROB8 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 17] | R2 [(1) -1, 29] | R3 [(1) -1, 2584] |
| R4 [(1) -1, 1597] | R5 [(0) 6, 1597] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 207
| WB   (P1): 0036: update rd R5(2584)        	| WB   (P2): 0040: update rd R1(18)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 18] | R2 [(1) -1, 29] | R3 [(1) -1, 2584] |
| R4 [(1) -1, 1597] | R5 [(1) -1, 2584] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 208
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB0 46 18 imm()      	| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB0 46 18 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 18] | R2 [(0) 0, 29] | R3 [(1) -1, 2584] |
| R4 [(1) -1, 1597] | R5 [(1) -1, 2584] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 209
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB0 46 18 imm() => EXa|	
| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 18] | R2 [(0) 0, 29] | R3 [(1) -1, 2584] |
| R4 [(1) -1, 1597] | R5 [(1) -1, 2584] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 210
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB0 46 18 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 18] | R2 [(0) 0, 29] | R3 [(1) -1, 2584] |
| R4 [(1) -1, 1597] | R5 [(1) -1, 2584] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 211
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 28   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 28   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: 28, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 18] | R2 [(0) 0, 29] | R3 [(1) -1, 2584] |
| R4 [(1) -1, 1597] | R5 [(1) -1, 2584] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 212
| WB   (P1): 0016: update rd R2(28)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 28   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 18] | R2 [(1) -1, 28] | R3 [(1) -1, 2584] |
| R4 [(1) -1, 1597] | R5 [(1) -1, 2584] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 213
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 28   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB2 1597 2584 imm()  	| ID   (P2): 0032: add ROB3 2584  imm(#0)    
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB2 1597 2584 imm()
|0032: add ROB3 2584  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 18] | R2 [(1) -1, 28] | R3 [(0) 2, 2584] |
| R4 [(0) 3, 1597] | R5 [(1) -1, 2584] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 214
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB2 1597 2584 imm() => EXa|	0032: add ROB3 2584  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB4 ROB2  imm(#0)    	| ID   (P2): 0040: add ROB5 18  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB4 ROB2  imm(#0)
|0040: add ROB5 18  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 18] | R2 [(1) -1, 28] | R3 [(0) 2, 2584] |
| R4 [(0) 3, 1597] | R5 [(0) 4, 2584] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 215
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB2 1597 2584 imm()  	| EXa  (P2): 0032: add ROB3 2584  imm(#0)    	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB5 18  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB6   imm(#0)        	| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB4 ROB2  imm(#0)
|0044: set ROB6   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 18] | R2 [(1) -1, 28] | R3 [(0) 2, 2584] |
| R4 [(0) 3, 1597] | R5 [(0) 4, 2584] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 216
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB5 18  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB4 4181  imm(#0) => EXa|	0044: set ROB6   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: 4181, (e: 0, completed: 1)] <- head
| ROB3 [dest: 4, result: 2584, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 18] | R2 [(1) -1, 28] | R3 [(0) 2, 2584] |
| R4 [(0) 3, 1597] | R5 [(0) 4, 2584] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 217
| WB   (P1): 0028: update rd R3(4181)        	| WB   (P2): 0032: update rd R4(2584)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB4 4181  imm(#0)    	| EXa  (P2): 0044: set ROB6   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 1, result: 19, (e: 0, completed: 1)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 18] | R2 [(1) -1, 28] | R3 [(1) -1, 4181] |
| R4 [(1) -1, 2584] | R5 [(0) 4, 2584] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 218
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: 4181, (e: 0, completed: 1)] <- head
| ROB5 [dest: 1, result: 19, (e: 0, completed: 1)]
| ROB6 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 18] | R2 [(1) -1, 28] | R3 [(1) -1, 4181] |
| R4 [(1) -1, 2584] | R5 [(0) 4, 2584] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 219
| WB   (P1): 0036: update rd R5(4181)        	| WB   (P2): 0040: update rd R1(19)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 19] | R2 [(1) -1, 28] | R3 [(1) -1, 4181] |
| R4 [(1) -1, 2584] | R5 [(1) -1, 4181] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 220
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB8 46 19 imm()      	| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB8 46 19 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 19] | R2 [(0) 8, 28] | R3 [(1) -1, 4181] |
| R4 [(1) -1, 2584] | R5 [(1) -1, 4181] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 221
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB8 46 19 imm() => EXa|	
| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 19] | R2 [(0) 8, 28] | R3 [(1) -1, 4181] |
| R4 [(1) -1, 2584] | R5 [(1) -1, 4181] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 222
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB8 46 19 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 19] | R2 [(0) 8, 28] | R3 [(1) -1, 4181] |
| R4 [(1) -1, 2584] | R5 [(1) -1, 4181] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 223
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 27   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 27   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: 27, (e: 0, completed: 1)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 19] | R2 [(0) 8, 28] | R3 [(1) -1, 4181] |
| R4 [(1) -1, 2584] | R5 [(1) -1, 4181] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 224
| WB   (P1): 0016: update rd R2(27)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 27   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 19] | R2 [(1) -1, 27] | R3 [(1) -1, 4181] |
| R4 [(1) -1, 2584] | R5 [(1) -1, 4181] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 225
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 27   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB0 2584 4181 imm()  	| ID   (P2): 0032: add ROB1 4181  imm(#0)    
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB0 2584 4181 imm()
|0032: add ROB1 4181  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 19] | R2 [(1) -1, 27] | R3 [(0) 0, 4181] |
| R4 [(0) 1, 2584] | R5 [(1) -1, 4181] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 226
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB0 2584 4181 imm() => EXa|	0032: add ROB1 4181  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB2 ROB0  imm(#0)    	| ID   (P2): 0040: add ROB3 19  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB2 ROB0  imm(#0)
|0040: add ROB3 19  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 19] | R2 [(1) -1, 27] | R3 [(0) 0, 4181] |
| R4 [(0) 1, 2584] | R5 [(0) 2, 4181] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 227
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB0 2584 4181 imm()  	| EXa  (P2): 0032: add ROB1 4181  imm(#0)    	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB3 19  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB4   imm(#0)        	| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB2 ROB0  imm(#0)
|0044: set ROB4   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 19] | R2 [(1) -1, 27] | R3 [(0) 0, 4181] |
| R4 [(0) 1, 2584] | R5 [(0) 2, 4181] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 228
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB3 19  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB2 6765  imm(#0) => EXa|	0044: set ROB4   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: 6765, (e: 0, completed: 1)] <- head
| ROB1 [dest: 4, result: 4181, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 19] | R2 [(1) -1, 27] | R3 [(0) 0, 4181] |
| R4 [(0) 1, 2584] | R5 [(0) 2, 4181] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 229
| WB   (P1): 0028: update rd R3(6765)        	| WB   (P2): 0032: update rd R4(4181)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB2 6765  imm(#0)    	| EXa  (P2): 0044: set ROB4   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 1, result: 20, (e: 0, completed: 1)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 19] | R2 [(1) -1, 27] | R3 [(1) -1, 6765] |
| R4 [(1) -1, 4181] | R5 [(0) 2, 4181] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 230
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: 6765, (e: 0, completed: 1)] <- head
| ROB3 [dest: 1, result: 20, (e: 0, completed: 1)]
| ROB4 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 19] | R2 [(1) -1, 27] | R3 [(1) -1, 6765] |
| R4 [(1) -1, 4181] | R5 [(0) 2, 4181] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 231
| WB   (P1): 0036: update rd R5(6765)        	| WB   (P2): 0040: update rd R1(20)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 20] | R2 [(1) -1, 27] | R3 [(1) -1, 6765] |
| R4 [(1) -1, 4181] | R5 [(1) -1, 6765] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 232
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB6 46 20 imm()      	| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB6 46 20 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 20] | R2 [(0) 6, 27] | R3 [(1) -1, 6765] |
| R4 [(1) -1, 4181] | R5 [(1) -1, 6765] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 233
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB6 46 20 imm() => EXa|	
| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 20] | R2 [(0) 6, 27] | R3 [(1) -1, 6765] |
| R4 [(1) -1, 4181] | R5 [(1) -1, 6765] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 234
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB6 46 20 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 20] | R2 [(0) 6, 27] | R3 [(1) -1, 6765] |
| R4 [(1) -1, 4181] | R5 [(1) -1, 6765] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 235
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 26   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 26   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: 26, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 20] | R2 [(0) 6, 27] | R3 [(1) -1, 6765] |
| R4 [(1) -1, 4181] | R5 [(1) -1, 6765] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 236
| WB   (P1): 0016: update rd R2(26)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 26   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 20] | R2 [(1) -1, 26] | R3 [(1) -1, 6765] |
| R4 [(1) -1, 4181] | R5 [(1) -1, 6765] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 237
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 26   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB8 4181 6765 imm()  	| ID   (P2): 0032: add ROB9 6765  imm(#0)    
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB8 4181 6765 imm()
|0032: add ROB9 6765  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 20] | R2 [(1) -1, 26] | R3 [(0) 8, 6765] |
| R4 [(0) 9, 4181] | R5 [(1) -1, 6765] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 238
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB8 4181 6765 imm() => EXa|	0032: add ROB9 6765  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB0 ROB8  imm(#0)    	| ID   (P2): 0040: add ROB1 20  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB8  imm(#0)
|0040: add ROB1 20  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 20] | R2 [(1) -1, 26] | R3 [(0) 8, 6765] |
| R4 [(0) 9, 4181] | R5 [(0) 0, 6765] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 239
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB8 4181 6765 imm()  	| EXa  (P2): 0032: add ROB9 6765  imm(#0)    	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 20  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB2   imm(#0)        	| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB8  imm(#0)
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 20] | R2 [(1) -1, 26] | R3 [(0) 8, 6765] |
| R4 [(0) 9, 4181] | R5 [(0) 0, 6765] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 240
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB1 20  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 10946  imm(#0) => EXa|	0044: set ROB2   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: 10946, (e: 0, completed: 1)] <- head
| ROB9 [dest: 4, result: 6765, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 20] | R2 [(1) -1, 26] | R3 [(0) 8, 6765] |
| R4 [(0) 9, 4181] | R5 [(0) 0, 6765] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 241
| WB   (P1): 0028: update rd R3(10946)       	| WB   (P2): 0032: update rd R4(6765)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB0 10946  imm(#0)   	| EXa  (P2): 0044: set ROB2   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 1, result: 21, (e: 0, completed: 1)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 20] | R2 [(1) -1, 26] | R3 [(1) -1, 10946] |
| R4 [(1) -1, 6765] | R5 [(0) 0, 6765] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 242
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 10946, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: 21, (e: 0, completed: 1)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 20] | R2 [(1) -1, 26] | R3 [(1) -1, 10946] |
| R4 [(1) -1, 6765] | R5 [(0) 0, 6765] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 243
| WB   (P1): 0036: update rd R5(10946)       	| WB   (P2): 0040: update rd R1(21)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 21] | R2 [(1) -1, 26] | R3 [(1) -1, 10946] |
| R4 [(1) -1, 6765] | R5 [(1) -1, 10946] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 244
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB4 46 21 imm()      	| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 21 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 21] | R2 [(0) 4, 26] | R3 [(1) -1, 10946] |
| R4 [(1) -1, 6765] | R5 [(1) -1, 10946] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 245
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 21 imm() => EXa|	
| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 21] | R2 [(0) 4, 26] | R3 [(1) -1, 10946] |
| R4 [(1) -1, 6765] | R5 [(1) -1, 10946] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 246
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB4 46 21 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 21] | R2 [(0) 4, 26] | R3 [(1) -1, 10946] |
| R4 [(1) -1, 6765] | R5 [(1) -1, 10946] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 247
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 25   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 25   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 25, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 21] | R2 [(0) 4, 26] | R3 [(1) -1, 10946] |
| R4 [(1) -1, 6765] | R5 [(1) -1, 10946] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 248
| WB   (P1): 0016: update rd R2(25)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 25   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 21] | R2 [(1) -1, 25] | R3 [(1) -1, 10946] |
| R4 [(1) -1, 6765] | R5 [(1) -1, 10946] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 249
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 25   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB6 6765 10946 imm() 	| ID   (P2): 0032: add ROB7 10946  imm(#0)   
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 6765 10946 imm()
|0032: add ROB7 10946  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 21] | R2 [(1) -1, 25] | R3 [(0) 6, 10946] |
| R4 [(0) 7, 6765] | R5 [(1) -1, 10946] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 250
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 6765 10946 imm() => EXa|	0032: add ROB7 10946  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB8 ROB6  imm(#0)    	| ID   (P2): 0040: add ROB9 21  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB8 ROB6  imm(#0)
|0040: add ROB9 21  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 21] | R2 [(1) -1, 25] | R3 [(0) 6, 10946] |
| R4 [(0) 7, 6765] | R5 [(0) 8, 10946] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 251
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB6 6765 10946 imm() 	| EXa  (P2): 0032: add ROB7 10946  imm(#0)   	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB9 21  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB0   imm(#0)        	| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB8 ROB6  imm(#0)
|0044: set ROB0   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 21] | R2 [(1) -1, 25] | R3 [(0) 6, 10946] |
| R4 [(0) 7, 6765] | R5 [(0) 8, 10946] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 252
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB9 21  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB8 17711  imm(#0) => EXa|	0044: set ROB0   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 17711, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: 10946, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 21] | R2 [(1) -1, 25] | R3 [(0) 6, 10946] |
| R4 [(0) 7, 6765] | R5 [(0) 8, 10946] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 253
| WB   (P1): 0028: update rd R3(17711)       	| WB   (P2): 0032: update rd R4(10946)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB8 17711  imm(#0)   	| EXa  (P2): 0044: set ROB0   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 1, result: 22, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 21] | R2 [(1) -1, 25] | R3 [(1) -1, 17711] |
| R4 [(1) -1, 10946] | R5 [(0) 8, 10946] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 254
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: 17711, (e: 0, completed: 1)] <- head
| ROB9 [dest: 1, result: 22, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 21] | R2 [(1) -1, 25] | R3 [(1) -1, 17711] |
| R4 [(1) -1, 10946] | R5 [(0) 8, 10946] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 255
| WB   (P1): 0036: update rd R5(17711)       	| WB   (P2): 0040: update rd R1(22)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 22] | R2 [(1) -1, 25] | R3 [(1) -1, 17711] |
| R4 [(1) -1, 10946] | R5 [(1) -1, 17711] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 256
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB2 46 22 imm()      	| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB2 46 22 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 22] | R2 [(0) 2, 25] | R3 [(1) -1, 17711] |
| R4 [(1) -1, 10946] | R5 [(1) -1, 17711] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 257
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB2 46 22 imm() => EXa|	
| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 22] | R2 [(0) 2, 25] | R3 [(1) -1, 17711] |
| R4 [(1) -1, 10946] | R5 [(1) -1, 17711] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 258
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB2 46 22 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 22] | R2 [(0) 2, 25] | R3 [(1) -1, 17711] |
| R4 [(1) -1, 10946] | R5 [(1) -1, 17711] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 259
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 24   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 24   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: 24, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 22] | R2 [(0) 2, 25] | R3 [(1) -1, 17711] |
| R4 [(1) -1, 10946] | R5 [(1) -1, 17711] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 260
| WB   (P1): 0016: update rd R2(24)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 24   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 22] | R2 [(1) -1, 24] | R3 [(1) -1, 17711] |
| R4 [(1) -1, 10946] | R5 [(1) -1, 17711] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 261
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 24   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB4 10946 17711 imm()	| ID   (P2): 0032: add ROB5 17711  imm(#0)   
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB4 10946 17711 imm()
|0032: add ROB5 17711  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 22] | R2 [(1) -1, 24] | R3 [(0) 4, 17711] |
| R4 [(0) 5, 10946] | R5 [(1) -1, 17711] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 262
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB4 10946 17711 imm() => EXa|	0032: add ROB5 17711  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB6 ROB4  imm(#0)    	| ID   (P2): 0040: add ROB7 22  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB6 ROB4  imm(#0)
|0040: add ROB7 22  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 22] | R2 [(1) -1, 24] | R3 [(0) 4, 17711] |
| R4 [(0) 5, 10946] | R5 [(0) 6, 17711] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 263
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB4 10946 17711 imm()	| EXa  (P2): 0032: add ROB5 17711  imm(#0)   	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB7 22  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB8   imm(#0)        	| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB6 ROB4  imm(#0)
|0044: set ROB8   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 22] | R2 [(1) -1, 24] | R3 [(0) 4, 17711] |
| R4 [(0) 5, 10946] | R5 [(0) 6, 17711] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 264
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB7 22  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB6 28657  imm(#0) => EXa|	0044: set ROB8   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: 28657, (e: 0, completed: 1)] <- head
| ROB5 [dest: 4, result: 17711, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 22] | R2 [(1) -1, 24] | R3 [(0) 4, 17711] |
| R4 [(0) 5, 10946] | R5 [(0) 6, 17711] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 265
| WB   (P1): 0028: update rd R3(28657)       	| WB   (P2): 0032: update rd R4(17711)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB6 28657  imm(#0)   	| EXa  (P2): 0044: set ROB8   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 1, result: 23, (e: 0, completed: 1)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 22] | R2 [(1) -1, 24] | R3 [(1) -1, 28657] |
| R4 [(1) -1, 17711] | R5 [(0) 6, 17711] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 266
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: 28657, (e: 0, completed: 1)] <- head
| ROB7 [dest: 1, result: 23, (e: 0, completed: 1)]
| ROB8 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 22] | R2 [(1) -1, 24] | R3 [(1) -1, 28657] |
| R4 [(1) -1, 17711] | R5 [(0) 6, 17711] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 267
| WB   (P1): 0036: update rd R5(28657)       	| WB   (P2): 0040: update rd R1(23)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 23] | R2 [(1) -1, 24] | R3 [(1) -1, 28657] |
| R4 [(1) -1, 17711] | R5 [(1) -1, 28657] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 268
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB0 46 23 imm()      	| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB0 46 23 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 23] | R2 [(0) 0, 24] | R3 [(1) -1, 28657] |
| R4 [(1) -1, 17711] | R5 [(1) -1, 28657] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 269
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB0 46 23 imm() => EXa|	
| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 23] | R2 [(0) 0, 24] | R3 [(1) -1, 28657] |
| R4 [(1) -1, 17711] | R5 [(1) -1, 28657] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 270
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB0 46 23 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 23] | R2 [(0) 0, 24] | R3 [(1) -1, 28657] |
| R4 [(1) -1, 17711] | R5 [(1) -1, 28657] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 271
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 23   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 23   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: 23, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 23] | R2 [(0) 0, 24] | R3 [(1) -1, 28657] |
| R4 [(1) -1, 17711] | R5 [(1) -1, 28657] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 272
| WB   (P1): 0016: update rd R2(23)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 23   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 23] | R2 [(1) -1, 23] | R3 [(1) -1, 28657] |
| R4 [(1) -1, 17711] | R5 [(1) -1, 28657] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 273
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 23   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB2 17711 28657 imm()	| ID   (P2): 0032: add ROB3 28657  imm(#0)   
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB2 17711 28657 imm()
|0032: add ROB3 28657  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 23] | R2 [(1) -1, 23] | R3 [(0) 2, 28657] |
| R4 [(0) 3, 17711] | R5 [(1) -1, 28657] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 274
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB2 17711 28657 imm() => EXa|	0032: add ROB3 28657  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB4 ROB2  imm(#0)    	| ID   (P2): 0040: add ROB5 23  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB4 ROB2  imm(#0)
|0040: add ROB5 23  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 23] | R2 [(1) -1, 23] | R3 [(0) 2, 28657] |
| R4 [(0) 3, 17711] | R5 [(0) 4, 28657] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 275
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB2 17711 28657 imm()	| EXa  (P2): 0032: add ROB3 28657  imm(#0)   	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB5 23  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB6   imm(#0)        	| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB4 ROB2  imm(#0)
|0044: set ROB6   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 23] | R2 [(1) -1, 23] | R3 [(0) 2, 28657] |
| R4 [(0) 3, 17711] | R5 [(0) 4, 28657] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 276
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB5 23  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB4 46368  imm(#0) => EXa|	0044: set ROB6   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: 46368, (e: 0, completed: 1)] <- head
| ROB3 [dest: 4, result: 28657, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 23] | R2 [(1) -1, 23] | R3 [(0) 2, 28657] |
| R4 [(0) 3, 17711] | R5 [(0) 4, 28657] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 277
| WB   (P1): 0028: update rd R3(46368)       	| WB   (P2): 0032: update rd R4(28657)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB4 46368  imm(#0)   	| EXa  (P2): 0044: set ROB6   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 1, result: 24, (e: 0, completed: 1)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 23] | R2 [(1) -1, 23] | R3 [(1) -1, 46368] |
| R4 [(1) -1, 28657] | R5 [(0) 4, 28657] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 278
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: 46368, (e: 0, completed: 1)] <- head
| ROB5 [dest: 1, result: 24, (e: 0, completed: 1)]
| ROB6 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 23] | R2 [(1) -1, 23] | R3 [(1) -1, 46368] |
| R4 [(1) -1, 28657] | R5 [(0) 4, 28657] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 279
| WB   (P1): 0036: update rd R5(46368)       	| WB   (P2): 0040: update rd R1(24)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 24] | R2 [(1) -1, 23] | R3 [(1) -1, 46368] |
| R4 [(1) -1, 28657] | R5 [(1) -1, 46368] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 280
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB8 46 24 imm()      	| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB8 46 24 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 24] | R2 [(0) 8, 23] | R3 [(1) -1, 46368] |
| R4 [(1) -1, 28657] | R5 [(1) -1, 46368] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 281
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB8 46 24 imm() => EXa|	
| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 24] | R2 [(0) 8, 23] | R3 [(1) -1, 46368] |
| R4 [(1) -1, 28657] | R5 [(1) -1, 46368] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 282
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB8 46 24 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 24] | R2 [(0) 8, 23] | R3 [(1) -1, 46368] |
| R4 [(1) -1, 28657] | R5 [(1) -1, 46368] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 283
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 22   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 22   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: 22, (e: 0, completed: 1)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 24] | R2 [(0) 8, 23] | R3 [(1) -1, 46368] |
| R4 [(1) -1, 28657] | R5 [(1) -1, 46368] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 284
| WB   (P1): 0016: update rd R2(22)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 22   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 24] | R2 [(1) -1, 22] | R3 [(1) -1, 46368] |
| R4 [(1) -1, 28657] | R5 [(1) -1, 46368] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 285
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 22   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB0 28657 46368 imm()	| ID   (P2): 0032: add ROB1 46368  imm(#0)   
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB0 28657 46368 imm()
|0032: add ROB1 46368  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 24] | R2 [(1) -1, 22] | R3 [(0) 0, 46368] |
| R4 [(0) 1, 28657] | R5 [(1) -1, 46368] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 286
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB0 28657 46368 imm() => EXa|	0032: add ROB1 46368  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB2 ROB0  imm(#0)    	| ID   (P2): 0040: add ROB3 24  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB2 ROB0  imm(#0)
|0040: add ROB3 24  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 24] | R2 [(1) -1, 22] | R3 [(0) 0, 46368] |
| R4 [(0) 1, 28657] | R5 [(0) 2, 46368] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 287
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB0 28657 46368 imm()	| EXa  (P2): 0032: add ROB1 46368  imm(#0)   	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB3 24  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB4   imm(#0)        	| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB2 ROB0  imm(#0)
|0044: set ROB4   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 24] | R2 [(1) -1, 22] | R3 [(0) 0, 46368] |
| R4 [(0) 1, 28657] | R5 [(0) 2, 46368] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 288
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB3 24  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB2 75025  imm(#0) => EXa|	0044: set ROB4   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: 75025, (e: 0, completed: 1)] <- head
| ROB1 [dest: 4, result: 46368, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 24] | R2 [(1) -1, 22] | R3 [(0) 0, 46368] |
| R4 [(0) 1, 28657] | R5 [(0) 2, 46368] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 289
| WB   (P1): 0028: update rd R3(75025)       	| WB   (P2): 0032: update rd R4(46368)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB2 75025  imm(#0)   	| EXa  (P2): 0044: set ROB4   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 1, result: 25, (e: 0, completed: 1)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 24] | R2 [(1) -1, 22] | R3 [(1) -1, 75025] |
| R4 [(1) -1, 46368] | R5 [(0) 2, 46368] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 290
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: 75025, (e: 0, completed: 1)] <- head
| ROB3 [dest: 1, result: 25, (e: 0, completed: 1)]
| ROB4 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 24] | R2 [(1) -1, 22] | R3 [(1) -1, 75025] |
| R4 [(1) -1, 46368] | R5 [(0) 2, 46368] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 291
| WB   (P1): 0036: update rd R5(75025)       	| WB   (P2): 0040: update rd R1(25)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 25] | R2 [(1) -1, 22] | R3 [(1) -1, 75025] |
| R4 [(1) -1, 46368] | R5 [(1) -1, 75025] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 292
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB6 46 25 imm()      	| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB6 46 25 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 25] | R2 [(0) 6, 22] | R3 [(1) -1, 75025] |
| R4 [(1) -1, 46368] | R5 [(1) -1, 75025] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 293
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB6 46 25 imm() => EXa|	
| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 25] | R2 [(0) 6, 22] | R3 [(1) -1, 75025] |
| R4 [(1) -1, 46368] | R5 [(1) -1, 75025] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 294
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB6 46 25 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 25] | R2 [(0) 6, 22] | R3 [(1) -1, 75025] |
| R4 [(1) -1, 46368] | R5 [(1) -1, 75025] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 295
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 21   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 21   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: 21, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 25] | R2 [(0) 6, 22] | R3 [(1) -1, 75025] |
| R4 [(1) -1, 46368] | R5 [(1) -1, 75025] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 296
| WB   (P1): 0016: update rd R2(21)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 21   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 25] | R2 [(1) -1, 21] | R3 [(1) -1, 75025] |
| R4 [(1) -1, 46368] | R5 [(1) -1, 75025] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 297
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 21   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB8 46368 75025 imm()	| ID   (P2): 0032: add ROB9 75025  imm(#0)   
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB8 46368 75025 imm()
|0032: add ROB9 75025  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 25] | R2 [(1) -1, 21] | R3 [(0) 8, 75025] |
| R4 [(0) 9, 46368] | R5 [(1) -1, 75025] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 298
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB8 46368 75025 imm() => EXa|	0032: add ROB9 75025  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB0 ROB8  imm(#0)    	| ID   (P2): 0040: add ROB1 25  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB8  imm(#0)
|0040: add ROB1 25  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 25] | R2 [(1) -1, 21] | R3 [(0) 8, 75025] |
| R4 [(0) 9, 46368] | R5 [(0) 0, 75025] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 299
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB8 46368 75025 imm()	| EXa  (P2): 0032: add ROB9 75025  imm(#0)   	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 25  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB2   imm(#0)        	| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB8  imm(#0)
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 25] | R2 [(1) -1, 21] | R3 [(0) 8, 75025] |
| R4 [(0) 9, 46368] | R5 [(0) 0, 75025] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 300
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB1 25  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 121393  imm(#0) => EXa|	0044: set ROB2   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: 121393, (e: 0, completed: 1)] <- head
| ROB9 [dest: 4, result: 75025, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 25] | R2 [(1) -1, 21] | R3 [(0) 8, 75025] |
| R4 [(0) 9, 46368] | R5 [(0) 0, 75025] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 301
| WB   (P1): 0028: update rd R3(121393)      	| WB   (P2): 0032: update rd R4(75025)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB0 121393  imm(#0)  	| EXa  (P2): 0044: set ROB2   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 1, result: 26, (e: 0, completed: 1)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 25] | R2 [(1) -1, 21] | R3 [(1) -1, 121393] |
| R4 [(1) -1, 75025] | R5 [(0) 0, 75025] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 302
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 121393, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: 26, (e: 0, completed: 1)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 25] | R2 [(1) -1, 21] | R3 [(1) -1, 121393] |
| R4 [(1) -1, 75025] | R5 [(0) 0, 75025] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 303
| WB   (P1): 0036: update rd R5(121393)      	| WB   (P2): 0040: update rd R1(26)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 26] | R2 [(1) -1, 21] | R3 [(1) -1, 121393] |
| R4 [(1) -1, 75025] | R5 [(1) -1, 121393] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 304
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB4 46 26 imm()      	| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 26 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 26] | R2 [(0) 4, 21] | R3 [(1) -1, 121393] |
| R4 [(1) -1, 75025] | R5 [(1) -1, 121393] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 305
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 26 imm() => EXa|	
| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 26] | R2 [(0) 4, 21] | R3 [(1) -1, 121393] |
| R4 [(1) -1, 75025] | R5 [(1) -1, 121393] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 306
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB4 46 26 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 26] | R2 [(0) 4, 21] | R3 [(1) -1, 121393] |
| R4 [(1) -1, 75025] | R5 [(1) -1, 121393] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 307
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 20   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 20   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 20, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 26] | R2 [(0) 4, 21] | R3 [(1) -1, 121393] |
| R4 [(1) -1, 75025] | R5 [(1) -1, 121393] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 308
| WB   (P1): 0016: update rd R2(20)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 20   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 26] | R2 [(1) -1, 20] | R3 [(1) -1, 121393] |
| R4 [(1) -1, 75025] | R5 [(1) -1, 121393] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 309
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 20   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB6 75025 121393 imm()	| ID   (P2): 0032: add ROB7 121393  imm(#0)  
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 75025 121393 imm()
|0032: add ROB7 121393  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 26] | R2 [(1) -1, 20] | R3 [(0) 6, 121393] |
| R4 [(0) 7, 75025] | R5 [(1) -1, 121393] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 310
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 75025 121393 imm() => EXa|	0032: add ROB7 121393  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB8 ROB6  imm(#0)    	| ID   (P2): 0040: add ROB9 26  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB8 ROB6  imm(#0)
|0040: add ROB9 26  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 26] | R2 [(1) -1, 20] | R3 [(0) 6, 121393] |
| R4 [(0) 7, 75025] | R5 [(0) 8, 121393] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 311
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB6 75025 121393 imm()	| EXa  (P2): 0032: add ROB7 121393  imm(#0)  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB9 26  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB0   imm(#0)        	| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB8 ROB6  imm(#0)
|0044: set ROB0   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 26] | R2 [(1) -1, 20] | R3 [(0) 6, 121393] |
| R4 [(0) 7, 75025] | R5 [(0) 8, 121393] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 312
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB9 26  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB8 196418  imm(#0) => EXa|	0044: set ROB0   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 196418, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: 121393, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 26] | R2 [(1) -1, 20] | R3 [(0) 6, 121393] |
| R4 [(0) 7, 75025] | R5 [(0) 8, 121393] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 313
| WB   (P1): 0028: update rd R3(196418)      	| WB   (P2): 0032: update rd R4(121393)      
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB8 196418  imm(#0)  	| EXa  (P2): 0044: set ROB0   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 1, result: 27, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 26] | R2 [(1) -1, 20] | R3 [(1) -1, 196418] |
| R4 [(1) -1, 121393] | R5 [(0) 8, 121393] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 314
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: 196418, (e: 0, completed: 1)] <- head
| ROB9 [dest: 1, result: 27, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 26] | R2 [(1) -1, 20] | R3 [(1) -1, 196418] |
| R4 [(1) -1, 121393] | R5 [(0) 8, 121393] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 315
| WB   (P1): 0036: update rd R5(196418)      	| WB   (P2): 0040: update rd R1(27)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 27] | R2 [(1) -1, 20] | R3 [(1) -1, 196418] |
| R4 [(1) -1, 121393] | R5 [(1) -1, 196418] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 316
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB2 46 27 imm()      	| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB2 46 27 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 27] | R2 [(0) 2, 20] | R3 [(1) -1, 196418] |
| R4 [(1) -1, 121393] | R5 [(1) -1, 196418] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 317
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB2 46 27 imm() => EXa|	
| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 27] | R2 [(0) 2, 20] | R3 [(1) -1, 196418] |
| R4 [(1) -1, 121393] | R5 [(1) -1, 196418] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 318
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB2 46 27 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 27] | R2 [(0) 2, 20] | R3 [(1) -1, 196418] |
| R4 [(1) -1, 121393] | R5 [(1) -1, 196418] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 319
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 19   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 19   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: 19, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 27] | R2 [(0) 2, 20] | R3 [(1) -1, 196418] |
| R4 [(1) -1, 121393] | R5 [(1) -1, 196418] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 320
| WB   (P1): 0016: update rd R2(19)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 19   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 27] | R2 [(1) -1, 19] | R3 [(1) -1, 196418] |
| R4 [(1) -1, 121393] | R5 [(1) -1, 196418] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 321
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 19   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB4 121393 196418 imm()	| ID   (P2): 0032: add ROB5 196418  imm(#0)  
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB4 121393 196418 imm()
|0032: add ROB5 196418  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 27] | R2 [(1) -1, 19] | R3 [(0) 4, 196418] |
| R4 [(0) 5, 121393] | R5 [(1) -1, 196418] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 322
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB4 121393 196418 imm() => EXa|	0032: add ROB5 196418  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB6 ROB4  imm(#0)    	| ID   (P2): 0040: add ROB7 27  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB6 ROB4  imm(#0)
|0040: add ROB7 27  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 27] | R2 [(1) -1, 19] | R3 [(0) 4, 196418] |
| R4 [(0) 5, 121393] | R5 [(0) 6, 196418] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 323
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB4 121393 196418 imm()	| EXa  (P2): 0032: add ROB5 196418  imm(#0)  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB7 27  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB8   imm(#0)        	| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB6 ROB4  imm(#0)
|0044: set ROB8   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 27] | R2 [(1) -1, 19] | R3 [(0) 4, 196418] |
| R4 [(0) 5, 121393] | R5 [(0) 6, 196418] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 324
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB7 27  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB6 317811  imm(#0) => EXa|	0044: set ROB8   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: 317811, (e: 0, completed: 1)] <- head
| ROB5 [dest: 4, result: 196418, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 27] | R2 [(1) -1, 19] | R3 [(0) 4, 196418] |
| R4 [(0) 5, 121393] | R5 [(0) 6, 196418] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 325
| WB   (P1): 0028: update rd R3(317811)      	| WB   (P2): 0032: update rd R4(196418)      
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB6 317811  imm(#0)  	| EXa  (P2): 0044: set ROB8   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 1, result: 28, (e: 0, completed: 1)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 27] | R2 [(1) -1, 19] | R3 [(1) -1, 317811] |
| R4 [(1) -1, 196418] | R5 [(0) 6, 196418] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 326
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: 317811, (e: 0, completed: 1)] <- head
| ROB7 [dest: 1, result: 28, (e: 0, completed: 1)]
| ROB8 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 27] | R2 [(1) -1, 19] | R3 [(1) -1, 317811] |
| R4 [(1) -1, 196418] | R5 [(0) 6, 196418] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 327
| WB   (P1): 0036: update rd R5(317811)      	| WB   (P2): 0040: update rd R1(28)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 28] | R2 [(1) -1, 19] | R3 [(1) -1, 317811] |
| R4 [(1) -1, 196418] | R5 [(1) -1, 317811] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 328
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB0 46 28 imm()      	| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB0 46 28 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 28] | R2 [(0) 0, 19] | R3 [(1) -1, 317811] |
| R4 [(1) -1, 196418] | R5 [(1) -1, 317811] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 329
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB0 46 28 imm() => EXa|	
| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 28] | R2 [(0) 0, 19] | R3 [(1) -1, 317811] |
| R4 [(1) -1, 196418] | R5 [(1) -1, 317811] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 330
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB0 46 28 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 28] | R2 [(0) 0, 19] | R3 [(1) -1, 317811] |
| R4 [(1) -1, 196418] | R5 [(1) -1, 317811] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 331
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 18   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 18   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: 18, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 28] | R2 [(0) 0, 19] | R3 [(1) -1, 317811] |
| R4 [(1) -1, 196418] | R5 [(1) -1, 317811] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 332
| WB   (P1): 0016: update rd R2(18)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 18   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 28] | R2 [(1) -1, 18] | R3 [(1) -1, 317811] |
| R4 [(1) -1, 196418] | R5 [(1) -1, 317811] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 333
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 18   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB2 196418 317811 imm()	| ID   (P2): 0032: add ROB3 317811  imm(#0)  
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB2 196418 317811 imm()
|0032: add ROB3 317811  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 28] | R2 [(1) -1, 18] | R3 [(0) 2, 317811] |
| R4 [(0) 3, 196418] | R5 [(1) -1, 317811] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 334
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB2 196418 317811 imm() => EXa|	0032: add ROB3 317811  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB4 ROB2  imm(#0)    	| ID   (P2): 0040: add ROB5 28  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB4 ROB2  imm(#0)
|0040: add ROB5 28  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 28] | R2 [(1) -1, 18] | R3 [(0) 2, 317811] |
| R4 [(0) 3, 196418] | R5 [(0) 4, 317811] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 335
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB2 196418 317811 imm()	| EXa  (P2): 0032: add ROB3 317811  imm(#0)  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB5 28  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB6   imm(#0)        	| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB4 ROB2  imm(#0)
|0044: set ROB6   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 28] | R2 [(1) -1, 18] | R3 [(0) 2, 317811] |
| R4 [(0) 3, 196418] | R5 [(0) 4, 317811] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 336
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB5 28  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB4 514229  imm(#0) => EXa|	0044: set ROB6   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: 514229, (e: 0, completed: 1)] <- head
| ROB3 [dest: 4, result: 317811, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 28] | R2 [(1) -1, 18] | R3 [(0) 2, 317811] |
| R4 [(0) 3, 196418] | R5 [(0) 4, 317811] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 337
| WB   (P1): 0028: update rd R3(514229)      	| WB   (P2): 0032: update rd R4(317811)      
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB4 514229  imm(#0)  	| EXa  (P2): 0044: set ROB6   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 1, result: 29, (e: 0, completed: 1)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 28] | R2 [(1) -1, 18] | R3 [(1) -1, 514229] |
| R4 [(1) -1, 317811] | R5 [(0) 4, 317811] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 338
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: 514229, (e: 0, completed: 1)] <- head
| ROB5 [dest: 1, result: 29, (e: 0, completed: 1)]
| ROB6 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 28] | R2 [(1) -1, 18] | R3 [(1) -1, 514229] |
| R4 [(1) -1, 317811] | R5 [(0) 4, 317811] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 339
| WB   (P1): 0036: update rd R5(514229)      	| WB   (P2): 0040: update rd R1(29)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 29] | R2 [(1) -1, 18] | R3 [(1) -1, 514229] |
| R4 [(1) -1, 317811] | R5 [(1) -1, 514229] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 340
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB8 46 29 imm()      	| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB8 46 29 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 29] | R2 [(0) 8, 18] | R3 [(1) -1, 514229] |
| R4 [(1) -1, 317811] | R5 [(1) -1, 514229] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 341
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB8 46 29 imm() => EXa|	
| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 29] | R2 [(0) 8, 18] | R3 [(1) -1, 514229] |
| R4 [(1) -1, 317811] | R5 [(1) -1, 514229] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 342
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB8 46 29 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 29] | R2 [(0) 8, 18] | R3 [(1) -1, 514229] |
| R4 [(1) -1, 317811] | R5 [(1) -1, 514229] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 343
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 17   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 17   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: 17, (e: 0, completed: 1)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 29] | R2 [(0) 8, 18] | R3 [(1) -1, 514229] |
| R4 [(1) -1, 317811] | R5 [(1) -1, 514229] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 344
| WB   (P1): 0016: update rd R2(17)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 17   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 29] | R2 [(1) -1, 17] | R3 [(1) -1, 514229] |
| R4 [(1) -1, 317811] | R5 [(1) -1, 514229] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 345
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 17   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB0 317811 514229 imm()	| ID   (P2): 0032: add ROB1 514229  imm(#0)  
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB0 317811 514229 imm()
|0032: add ROB1 514229  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 29] | R2 [(1) -1, 17] | R3 [(0) 0, 514229] |
| R4 [(0) 1, 317811] | R5 [(1) -1, 514229] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 346
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB0 317811 514229 imm() => EXa|	0032: add ROB1 514229  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB2 ROB0  imm(#0)    	| ID   (P2): 0040: add ROB3 29  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB2 ROB0  imm(#0)
|0040: add ROB3 29  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 29] | R2 [(1) -1, 17] | R3 [(0) 0, 514229] |
| R4 [(0) 1, 317811] | R5 [(0) 2, 514229] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 347
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB0 317811 514229 imm()	| EXa  (P2): 0032: add ROB1 514229  imm(#0)  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB3 29  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB4   imm(#0)        	| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB2 ROB0  imm(#0)
|0044: set ROB4   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 29] | R2 [(1) -1, 17] | R3 [(0) 0, 514229] |
| R4 [(0) 1, 317811] | R5 [(0) 2, 514229] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 348
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB3 29  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB2 832040  imm(#0) => EXa|	0044: set ROB4   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: 832040, (e: 0, completed: 1)] <- head
| ROB1 [dest: 4, result: 514229, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 29] | R2 [(1) -1, 17] | R3 [(0) 0, 514229] |
| R4 [(0) 1, 317811] | R5 [(0) 2, 514229] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 349
| WB   (P1): 0028: update rd R3(832040)      	| WB   (P2): 0032: update rd R4(514229)      
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB2 832040  imm(#0)  	| EXa  (P2): 0044: set ROB4   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 1, result: 30, (e: 0, completed: 1)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 29] | R2 [(1) -1, 17] | R3 [(1) -1, 832040] |
| R4 [(1) -1, 514229] | R5 [(0) 2, 514229] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 350
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: 832040, (e: 0, completed: 1)] <- head
| ROB3 [dest: 1, result: 30, (e: 0, completed: 1)]
| ROB4 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 29] | R2 [(1) -1, 17] | R3 [(1) -1, 832040] |
| R4 [(1) -1, 514229] | R5 [(0) 2, 514229] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 351
| WB   (P1): 0036: update rd R5(832040)      	| WB   (P2): 0040: update rd R1(30)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 30] | R2 [(1) -1, 17] | R3 [(1) -1, 832040] |
| R4 [(1) -1, 514229] | R5 [(1) -1, 832040] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 352
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB6 46 30 imm()      	| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB6 46 30 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 30] | R2 [(0) 6, 17] | R3 [(1) -1, 832040] |
| R4 [(1) -1, 514229] | R5 [(1) -1, 832040] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 353
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB6 46 30 imm() => EXa|	
| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 30] | R2 [(0) 6, 17] | R3 [(1) -1, 832040] |
| R4 [(1) -1, 514229] | R5 [(1) -1, 832040] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 354
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB6 46 30 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 30] | R2 [(0) 6, 17] | R3 [(1) -1, 832040] |
| R4 [(1) -1, 514229] | R5 [(1) -1, 832040] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 355
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 16   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 16   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: 16, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 30] | R2 [(0) 6, 17] | R3 [(1) -1, 832040] |
| R4 [(1) -1, 514229] | R5 [(1) -1, 832040] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 356
| WB   (P1): 0016: update rd R2(16)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 16   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 30] | R2 [(1) -1, 16] | R3 [(1) -1, 832040] |
| R4 [(1) -1, 514229] | R5 [(1) -1, 832040] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 357
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 16   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB8 514229 832040 imm()	| ID   (P2): 0032: add ROB9 832040  imm(#0)  
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB8 514229 832040 imm()
|0032: add ROB9 832040  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 30] | R2 [(1) -1, 16] | R3 [(0) 8, 832040] |
| R4 [(0) 9, 514229] | R5 [(1) -1, 832040] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 358
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB8 514229 832040 imm() => EXa|	0032: add ROB9 832040  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB0 ROB8  imm(#0)    	| ID   (P2): 0040: add ROB1 30  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB8  imm(#0)
|0040: add ROB1 30  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 30] | R2 [(1) -1, 16] | R3 [(0) 8, 832040] |
| R4 [(0) 9, 514229] | R5 [(0) 0, 832040] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 359
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB8 514229 832040 imm()	| EXa  (P2): 0032: add ROB9 832040  imm(#0)  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 30  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB2   imm(#0)        	| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB8  imm(#0)
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 30] | R2 [(1) -1, 16] | R3 [(0) 8, 832040] |
| R4 [(0) 9, 514229] | R5 [(0) 0, 832040] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 360
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB1 30  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 1346269  imm(#0) => EXa|	0044: set ROB2   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: 1346269, (e: 0, completed: 1)] <- head
| ROB9 [dest: 4, result: 832040, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 30] | R2 [(1) -1, 16] | R3 [(0) 8, 832040] |
| R4 [(0) 9, 514229] | R5 [(0) 0, 832040] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 361
| WB   (P1): 0028: update rd R3(1346269)     	| WB   (P2): 0032: update rd R4(832040)      
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB0 1346269  imm(#0) 	| EXa  (P2): 0044: set ROB2   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 1, result: 31, (e: 0, completed: 1)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 30] | R2 [(1) -1, 16] | R3 [(1) -1, 1346269] |
| R4 [(1) -1, 832040] | R5 [(0) 0, 832040] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 362
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 1346269, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: 31, (e: 0, completed: 1)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 30] | R2 [(1) -1, 16] | R3 [(1) -1, 1346269] |
| R4 [(1) -1, 832040] | R5 [(0) 0, 832040] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 363
| WB   (P1): 0036: update rd R5(1346269)     	| WB   (P2): 0040: update rd R1(31)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 31] | R2 [(1) -1, 16] | R3 [(1) -1, 1346269] |
| R4 [(1) -1, 832040] | R5 [(1) -1, 1346269] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 364
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB4 46 31 imm()      	| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 31 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 31] | R2 [(0) 4, 16] | R3 [(1) -1, 1346269] |
| R4 [(1) -1, 832040] | R5 [(1) -1, 1346269] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 365
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 31 imm() => EXa|	
| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 31] | R2 [(0) 4, 16] | R3 [(1) -1, 1346269] |
| R4 [(1) -1, 832040] | R5 [(1) -1, 1346269] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 366
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB4 46 31 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 31] | R2 [(0) 4, 16] | R3 [(1) -1, 1346269] |
| R4 [(1) -1, 832040] | R5 [(1) -1, 1346269] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 367
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 15   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 15   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 15, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 31] | R2 [(0) 4, 16] | R3 [(1) -1, 1346269] |
| R4 [(1) -1, 832040] | R5 [(1) -1, 1346269] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 368
| WB   (P1): 0016: update rd R2(15)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 15   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 31] | R2 [(1) -1, 15] | R3 [(1) -1, 1346269] |
| R4 [(1) -1, 832040] | R5 [(1) -1, 1346269] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 369
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 15   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB6 832040 1346269 imm()	| ID   (P2): 0032: add ROB7 1346269  imm(#0) 
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 832040 1346269 imm()
|0032: add ROB7 1346269  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 31] | R2 [(1) -1, 15] | R3 [(0) 6, 1346269] |
| R4 [(0) 7, 832040] | R5 [(1) -1, 1346269] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 370
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 832040 1346269 imm() => EXa|	0032: add ROB7 1346269  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB8 ROB6  imm(#0)    	| ID   (P2): 0040: add ROB9 31  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB8 ROB6  imm(#0)
|0040: add ROB9 31  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 31] | R2 [(1) -1, 15] | R3 [(0) 6, 1346269] |
| R4 [(0) 7, 832040] | R5 [(0) 8, 1346269] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 371
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB6 832040 1346269 imm()	| EXa  (P2): 0032: add ROB7 1346269  imm(#0) 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB9 31  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB0   imm(#0)        	| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB8 ROB6  imm(#0)
|0044: set ROB0   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 31] | R2 [(1) -1, 15] | R3 [(0) 6, 1346269] |
| R4 [(0) 7, 832040] | R5 [(0) 8, 1346269] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 372
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB9 31  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB8 2178309  imm(#0) => EXa|	0044: set ROB0   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 2178309, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: 1346269, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 31] | R2 [(1) -1, 15] | R3 [(0) 6, 1346269] |
| R4 [(0) 7, 832040] | R5 [(0) 8, 1346269] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 373
| WB   (P1): 0028: update rd R3(2178309)     	| WB   (P2): 0032: update rd R4(1346269)     
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB8 2178309  imm(#0) 	| EXa  (P2): 0044: set ROB0   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 1, result: 32, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 31] | R2 [(1) -1, 15] | R3 [(1) -1, 2178309] |
| R4 [(1) -1, 1346269] | R5 [(0) 8, 1346269] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 374
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: 2178309, (e: 0, completed: 1)] <- head
| ROB9 [dest: 1, result: 32, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 31] | R2 [(1) -1, 15] | R3 [(1) -1, 2178309] |
| R4 [(1) -1, 1346269] | R5 [(0) 8, 1346269] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 375
| WB   (P1): 0036: update rd R5(2178309)     	| WB   (P2): 0040: update rd R1(32)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 32] | R2 [(1) -1, 15] | R3 [(1) -1, 2178309] |
| R4 [(1) -1, 1346269] | R5 [(1) -1, 2178309] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 376
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB2 46 32 imm()      	| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB2 46 32 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 32] | R2 [(0) 2, 15] | R3 [(1) -1, 2178309] |
| R4 [(1) -1, 1346269] | R5 [(1) -1, 2178309] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 377
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB2 46 32 imm() => EXa|	
| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 32] | R2 [(0) 2, 15] | R3 [(1) -1, 2178309] |
| R4 [(1) -1, 1346269] | R5 [(1) -1, 2178309] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 378
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB2 46 32 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 32] | R2 [(0) 2, 15] | R3 [(1) -1, 2178309] |
| R4 [(1) -1, 1346269] | R5 [(1) -1, 2178309] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 379
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 14   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 14   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: 14, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 32] | R2 [(0) 2, 15] | R3 [(1) -1, 2178309] |
| R4 [(1) -1, 1346269] | R5 [(1) -1, 2178309] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 380
| WB   (P1): 0016: update rd R2(14)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 14   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 32] | R2 [(1) -1, 14] | R3 [(1) -1, 2178309] |
| R4 [(1) -1, 1346269] | R5 [(1) -1, 2178309] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 381
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 14   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB4 1346269 2178309 imm()	| ID   (P2): 0032: add ROB5 2178309  imm(#0) 
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB4 1346269 2178309 imm()
|0032: add ROB5 2178309  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 32] | R2 [(1) -1, 14] | R3 [(0) 4, 2178309] |
| R4 [(0) 5, 1346269] | R5 [(1) -1, 2178309] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 382
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB4 1346269 2178309 imm() => EXa|	0032: add ROB5 2178309  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB6 ROB4  imm(#0)    	| ID   (P2): 0040: add ROB7 32  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB6 ROB4  imm(#0)
|0040: add ROB7 32  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 32] | R2 [(1) -1, 14] | R3 [(0) 4, 2178309] |
| R4 [(0) 5, 1346269] | R5 [(0) 6, 2178309] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 383
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB4 1346269 2178309 imm()	| EXa  (P2): 0032: add ROB5 2178309  imm(#0) 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB7 32  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB8   imm(#0)        	| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB6 ROB4  imm(#0)
|0044: set ROB8   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 32] | R2 [(1) -1, 14] | R3 [(0) 4, 2178309] |
| R4 [(0) 5, 1346269] | R5 [(0) 6, 2178309] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 384
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB7 32  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB6 3524578  imm(#0) => EXa|	0044: set ROB8   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: 3524578, (e: 0, completed: 1)] <- head
| ROB5 [dest: 4, result: 2178309, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 32] | R2 [(1) -1, 14] | R3 [(0) 4, 2178309] |
| R4 [(0) 5, 1346269] | R5 [(0) 6, 2178309] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 385
| WB   (P1): 0028: update rd R3(3524578)     	| WB   (P2): 0032: update rd R4(2178309)     
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB6 3524578  imm(#0) 	| EXa  (P2): 0044: set ROB8   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 1, result: 33, (e: 0, completed: 1)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 32] | R2 [(1) -1, 14] | R3 [(1) -1, 3524578] |
| R4 [(1) -1, 2178309] | R5 [(0) 6, 2178309] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 386
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: 3524578, (e: 0, completed: 1)] <- head
| ROB7 [dest: 1, result: 33, (e: 0, completed: 1)]
| ROB8 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 32] | R2 [(1) -1, 14] | R3 [(1) -1, 3524578] |
| R4 [(1) -1, 2178309] | R5 [(0) 6, 2178309] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 387
| WB   (P1): 0036: update rd R5(3524578)     	| WB   (P2): 0040: update rd R1(33)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 33] | R2 [(1) -1, 14] | R3 [(1) -1, 3524578] |
| R4 [(1) -1, 2178309] | R5 [(1) -1, 3524578] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 388
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB0 46 33 imm()      	| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB0 46 33 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 33] | R2 [(0) 0, 14] | R3 [(1) -1, 3524578] |
| R4 [(1) -1, 2178309] | R5 [(1) -1, 3524578] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 389
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB0 46 33 imm() => EXa|	
| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 33] | R2 [(0) 0, 14] | R3 [(1) -1, 3524578] |
| R4 [(1) -1, 2178309] | R5 [(1) -1, 3524578] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 390
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB0 46 33 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 33] | R2 [(0) 0, 14] | R3 [(1) -1, 3524578] |
| R4 [(1) -1, 2178309] | R5 [(1) -1, 3524578] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 391
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 13   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 13   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: 13, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 33] | R2 [(0) 0, 14] | R3 [(1) -1, 3524578] |
| R4 [(1) -1, 2178309] | R5 [(1) -1, 3524578] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 392
| WB   (P1): 0016: update rd R2(13)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 13   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 33] | R2 [(1) -1, 13] | R3 [(1) -1, 3524578] |
| R4 [(1) -1, 2178309] | R5 [(1) -1, 3524578] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 393
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 13   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB2 2178309 3524578 imm()	| ID   (P2): 0032: add ROB3 3524578  imm(#0) 
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB2 2178309 3524578 imm()
|0032: add ROB3 3524578  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 33] | R2 [(1) -1, 13] | R3 [(0) 2, 3524578] |
| R4 [(0) 3, 2178309] | R5 [(1) -1, 3524578] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 394
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB2 2178309 3524578 imm() => EXa|	0032: add ROB3 3524578  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB4 ROB2  imm(#0)    	| ID   (P2): 0040: add ROB5 33  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB4 ROB2  imm(#0)
|0040: add ROB5 33  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 33] | R2 [(1) -1, 13] | R3 [(0) 2, 3524578] |
| R4 [(0) 3, 2178309] | R5 [(0) 4, 3524578] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 395
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB2 2178309 3524578 imm()	| EXa  (P2): 0032: add ROB3 3524578  imm(#0) 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB5 33  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB6   imm(#0)        	| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB4 ROB2  imm(#0)
|0044: set ROB6   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 33] | R2 [(1) -1, 13] | R3 [(0) 2, 3524578] |
| R4 [(0) 3, 2178309] | R5 [(0) 4, 3524578] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 396
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB5 33  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB4 5702887  imm(#0) => EXa|	0044: set ROB6   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: 5702887, (e: 0, completed: 1)] <- head
| ROB3 [dest: 4, result: 3524578, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 33] | R2 [(1) -1, 13] | R3 [(0) 2, 3524578] |
| R4 [(0) 3, 2178309] | R5 [(0) 4, 3524578] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 397
| WB   (P1): 0028: update rd R3(5702887)     	| WB   (P2): 0032: update rd R4(3524578)     
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB4 5702887  imm(#0) 	| EXa  (P2): 0044: set ROB6   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 1, result: 34, (e: 0, completed: 1)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 33] | R2 [(1) -1, 13] | R3 [(1) -1, 5702887] |
| R4 [(1) -1, 3524578] | R5 [(0) 4, 3524578] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 398
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: 5702887, (e: 0, completed: 1)] <- head
| ROB5 [dest: 1, result: 34, (e: 0, completed: 1)]
| ROB6 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 33] | R2 [(1) -1, 13] | R3 [(1) -1, 5702887] |
| R4 [(1) -1, 3524578] | R5 [(0) 4, 3524578] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 399
| WB   (P1): 0036: update rd R5(5702887)     	| WB   (P2): 0040: update rd R1(34)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 34] | R2 [(1) -1, 13] | R3 [(1) -1, 5702887] |
| R4 [(1) -1, 3524578] | R5 [(1) -1, 5702887] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 400
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB8 46 34 imm()      	| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB8 46 34 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 34] | R2 [(0) 8, 13] | R3 [(1) -1, 5702887] |
| R4 [(1) -1, 3524578] | R5 [(1) -1, 5702887] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 401
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB8 46 34 imm() => EXa|	
| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 34] | R2 [(0) 8, 13] | R3 [(1) -1, 5702887] |
| R4 [(1) -1, 3524578] | R5 [(1) -1, 5702887] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 402
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB8 46 34 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 34] | R2 [(0) 8, 13] | R3 [(1) -1, 5702887] |
| R4 [(1) -1, 3524578] | R5 [(1) -1, 5702887] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 403
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 12   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 12   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: 12, (e: 0, completed: 1)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 34] | R2 [(0) 8, 13] | R3 [(1) -1, 5702887] |
| R4 [(1) -1, 3524578] | R5 [(1) -1, 5702887] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 404
| WB   (P1): 0016: update rd R2(12)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 12   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 34] | R2 [(1) -1, 12] | R3 [(1) -1, 5702887] |
| R4 [(1) -1, 3524578] | R5 [(1) -1, 5702887] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 405
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 12   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB0 3524578 5702887 imm()	| ID   (P2): 0032: add ROB1 5702887  imm(#0) 
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB0 3524578 5702887 imm()
|0032: add ROB1 5702887  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 34] | R2 [(1) -1, 12] | R3 [(0) 0, 5702887] |
| R4 [(0) 1, 3524578] | R5 [(1) -1, 5702887] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 406
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB0 3524578 5702887 imm() => EXa|	0032: add ROB1 5702887  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB2 ROB0  imm(#0)    	| ID   (P2): 0040: add ROB3 34  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB2 ROB0  imm(#0)
|0040: add ROB3 34  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 34] | R2 [(1) -1, 12] | R3 [(0) 0, 5702887] |
| R4 [(0) 1, 3524578] | R5 [(0) 2, 5702887] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 407
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB0 3524578 5702887 imm()	| EXa  (P2): 0032: add ROB1 5702887  imm(#0) 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB3 34  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB4   imm(#0)        	| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB2 ROB0  imm(#0)
|0044: set ROB4   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 34] | R2 [(1) -1, 12] | R3 [(0) 0, 5702887] |
| R4 [(0) 1, 3524578] | R5 [(0) 2, 5702887] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 408
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB3 34  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB2 9227465  imm(#0) => EXa|	0044: set ROB4   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: 9227465, (e: 0, completed: 1)] <- head
| ROB1 [dest: 4, result: 5702887, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 34] | R2 [(1) -1, 12] | R3 [(0) 0, 5702887] |
| R4 [(0) 1, 3524578] | R5 [(0) 2, 5702887] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 409
| WB   (P1): 0028: update rd R3(9227465)     	| WB   (P2): 0032: update rd R4(5702887)     
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB2 9227465  imm(#0) 	| EXa  (P2): 0044: set ROB4   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 1, result: 35, (e: 0, completed: 1)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 34] | R2 [(1) -1, 12] | R3 [(1) -1, 9227465] |
| R4 [(1) -1, 5702887] | R5 [(0) 2, 5702887] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 410
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: 9227465, (e: 0, completed: 1)] <- head
| ROB3 [dest: 1, result: 35, (e: 0, completed: 1)]
| ROB4 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 34] | R2 [(1) -1, 12] | R3 [(1) -1, 9227465] |
| R4 [(1) -1, 5702887] | R5 [(0) 2, 5702887] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 411
| WB   (P1): 0036: update rd R5(9227465)     	| WB   (P2): 0040: update rd R1(35)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 35] | R2 [(1) -1, 12] | R3 [(1) -1, 9227465] |
| R4 [(1) -1, 5702887] | R5 [(1) -1, 9227465] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 412
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB6 46 35 imm()      	| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB6 46 35 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 35] | R2 [(0) 6, 12] | R3 [(1) -1, 9227465] |
| R4 [(1) -1, 5702887] | R5 [(1) -1, 9227465] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 413
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB6 46 35 imm() => EXa|	
| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 35] | R2 [(0) 6, 12] | R3 [(1) -1, 9227465] |
| R4 [(1) -1, 5702887] | R5 [(1) -1, 9227465] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 414
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB6 46 35 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 35] | R2 [(0) 6, 12] | R3 [(1) -1, 9227465] |
| R4 [(1) -1, 5702887] | R5 [(1) -1, 9227465] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 415
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 11   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 11   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: 11, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 35] | R2 [(0) 6, 12] | R3 [(1) -1, 9227465] |
| R4 [(1) -1, 5702887] | R5 [(1) -1, 9227465] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 416
| WB   (P1): 0016: update rd R2(11)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 11   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 35] | R2 [(1) -1, 11] | R3 [(1) -1, 9227465] |
| R4 [(1) -1, 5702887] | R5 [(1) -1, 9227465] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 417
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 11   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB8 5702887 9227465 imm()	| ID   (P2): 0032: add ROB9 9227465  imm(#0) 
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB8 5702887 9227465 imm()
|0032: add ROB9 9227465  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 35] | R2 [(1) -1, 11] | R3 [(0) 8, 9227465] |
| R4 [(0) 9, 5702887] | R5 [(1) -1, 9227465] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 418
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB8 5702887 9227465 imm() => EXa|	0032: add ROB9 9227465  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB0 ROB8  imm(#0)    	| ID   (P2): 0040: add ROB1 35  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB8  imm(#0)
|0040: add ROB1 35  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 35] | R2 [(1) -1, 11] | R3 [(0) 8, 9227465] |
| R4 [(0) 9, 5702887] | R5 [(0) 0, 9227465] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 419
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB8 5702887 9227465 imm()	| EXa  (P2): 0032: add ROB9 9227465  imm(#0) 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 35  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB2   imm(#0)        	| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB8  imm(#0)
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 35] | R2 [(1) -1, 11] | R3 [(0) 8, 9227465] |
| R4 [(0) 9, 5702887] | R5 [(0) 0, 9227465] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 420
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB1 35  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 14930352  imm(#0) => EXa|	0044: set ROB2   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: 14930352, (e: 0, completed: 1)] <- head
| ROB9 [dest: 4, result: 9227465, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 35] | R2 [(1) -1, 11] | R3 [(0) 8, 9227465] |
| R4 [(0) 9, 5702887] | R5 [(0) 0, 9227465] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 421
| WB   (P1): 0028: update rd R3(14930352)0028: update rd  	| WB   (P2): 0032: update rd R4(9227465)     
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB0 14930352  imm(#0)	| EXa  (P2): 0044: set ROB2   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 1, result: 36, (e: 0, completed: 1)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 35] | R2 [(1) -1, 11] | R3 [(1) -1, 14930352] |
| R4 [(1) -1, 9227465] | R5 [(0) 0, 9227465] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 422
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 14930352, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: 36, (e: 0, completed: 1)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 35] | R2 [(1) -1, 11] | R3 [(1) -1, 14930352] |
| R4 [(1) -1, 9227465] | R5 [(0) 0, 9227465] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 423
| WB   (P1): 0036: update rd R5(14930352)0036: update rd  	| WB   (P2): 0040: update rd R1(36)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 36] | R2 [(1) -1, 11] | R3 [(1) -1, 14930352] |
| R4 [(1) -1, 9227465] | R5 [(1) -1, 14930352] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 424
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB4 46 36 imm()      	| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 36 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 36] | R2 [(0) 4, 11] | R3 [(1) -1, 14930352] |
| R4 [(1) -1, 9227465] | R5 [(1) -1, 14930352] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 425
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 36 imm() => EXa|	
| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 36] | R2 [(0) 4, 11] | R3 [(1) -1, 14930352] |
| R4 [(1) -1, 9227465] | R5 [(1) -1, 14930352] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 426
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB4 46 36 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 36] | R2 [(0) 4, 11] | R3 [(1) -1, 14930352] |
| R4 [(1) -1, 9227465] | R5 [(1) -1, 14930352] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 427
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 10   imm(#28)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 10   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 10, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 36] | R2 [(0) 4, 11] | R3 [(1) -1, 14930352] |
| R4 [(1) -1, 9227465] | R5 [(1) -1, 14930352] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 428
| WB   (P1): 0016: update rd R2(10)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 10   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 36] | R2 [(1) -1, 10] | R3 [(1) -1, 14930352] |
| R4 [(1) -1, 9227465] | R5 [(1) -1, 14930352] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 429
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 10   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB6 9227465 14930352 imm()	| ID   (P2): 0032: add ROB7 14930352  imm(#0)
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 9227465 14930352 imm()
|0032: add ROB7 14930352  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 36] | R2 [(1) -1, 10] | R3 [(0) 6, 14930352] |
| R4 [(0) 7, 9227465] | R5 [(1) -1, 14930352] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 430
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 9227465 14930352 imm() => EXa|	0032: add ROB7 14930352  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB8 ROB6  imm(#0)    	| ID   (P2): 0040: add ROB9 36  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB8 ROB6  imm(#0)
|0040: add ROB9 36  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 36] | R2 [(1) -1, 10] | R3 [(0) 6, 14930352] |
| R4 [(0) 7, 9227465] | R5 [(0) 8, 14930352] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 431
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB6 9227465 14930352 imm()	| EXa  (P2): 0032: add ROB7 14930352  imm(#0)	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB9 36  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB0   imm(#0)        	| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB8 ROB6  imm(#0)
|0044: set ROB0   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 36] | R2 [(1) -1, 10] | R3 [(0) 6, 14930352] |
| R4 [(0) 7, 9227465] | R5 [(0) 8, 14930352] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 432
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB9 36  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB8 24157817  imm(#0) => EXa|	0044: set ROB0   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 24157817, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: 14930352, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 36] | R2 [(1) -1, 10] | R3 [(0) 6, 14930352] |
| R4 [(0) 7, 9227465] | R5 [(0) 8, 14930352] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 433
| WB   (P1): 0028: update rd R3(24157817)0028: update rd  	| WB   (P2): 0032: update rd R4(14930352)0032: update rd  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB8 24157817  imm(#0)	| EXa  (P2): 0044: set ROB0   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 1, result: 37, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 36] | R2 [(1) -1, 10] | R3 [(1) -1, 24157817] |
| R4 [(1) -1, 14930352] | R5 [(0) 8, 14930352] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 434
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: 24157817, (e: 0, completed: 1)] <- head
| ROB9 [dest: 1, result: 37, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 36] | R2 [(1) -1, 10] | R3 [(1) -1, 24157817] |
| R4 [(1) -1, 14930352] | R5 [(0) 8, 14930352] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 435
| WB   (P1): 0036: update rd R5(24157817)0036: update rd  	| WB   (P2): 0040: update rd R1(37)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 37] | R2 [(1) -1, 10] | R3 [(1) -1, 24157817] |
| R4 [(1) -1, 14930352] | R5 [(1) -1, 24157817] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 436
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB2 46 37 imm()      	| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB2 46 37 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 37] | R2 [(0) 2, 10] | R3 [(1) -1, 24157817] |
| R4 [(1) -1, 14930352] | R5 [(1) -1, 24157817] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 437
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB2 46 37 imm() => EXa|	
| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 37] | R2 [(0) 2, 10] | R3 [(1) -1, 24157817] |
| R4 [(1) -1, 14930352] | R5 [(1) -1, 24157817] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 438
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB2 46 37 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 37] | R2 [(0) 2, 10] | R3 [(1) -1, 24157817] |
| R4 [(1) -1, 14930352] | R5 [(1) -1, 24157817] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 439
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 9   imm(#28)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 9   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: 9, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 37] | R2 [(0) 2, 10] | R3 [(1) -1, 24157817] |
| R4 [(1) -1, 14930352] | R5 [(1) -1, 24157817] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 440
| WB   (P1): 0016: update rd R2(9)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 9   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 37] | R2 [(1) -1, 9] | R3 [(1) -1, 24157817] |
| R4 [(1) -1, 14930352] | R5 [(1) -1, 24157817] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 441
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 9   imm(#28)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB4 14930352 24157817 imm()	| ID   (P2): 0032: add ROB5 24157817  imm(#0)
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB4 14930352 24157817 imm()
|0032: add ROB5 24157817  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 37] | R2 [(1) -1, 9] | R3 [(0) 4, 24157817] |
| R4 [(0) 5, 14930352] | R5 [(1) -1, 24157817] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 442
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB4 14930352 24157817 imm() => EXa|	0032: add ROB5 24157817  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB6 ROB4  imm(#0)    	| ID   (P2): 0040: add ROB7 37  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB6 ROB4  imm(#0)
|0040: add ROB7 37  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 37] | R2 [(1) -1, 9] | R3 [(0) 4, 24157817] |
| R4 [(0) 5, 14930352] | R5 [(0) 6, 24157817] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 443
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB4 14930352 24157817 imm()	| EXa  (P2): 0032: add ROB5 24157817  imm(#0)	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB7 37  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB8   imm(#0)        	| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB6 ROB4  imm(#0)
|0044: set ROB8   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 37] | R2 [(1) -1, 9] | R3 [(0) 4, 24157817] |
| R4 [(0) 5, 14930352] | R5 [(0) 6, 24157817] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 444
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB7 37  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB6 39088169  imm(#0) => EXa|	0044: set ROB8   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: 39088169, (e: 0, completed: 1)] <- head
| ROB5 [dest: 4, result: 24157817, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 37] | R2 [(1) -1, 9] | R3 [(0) 4, 24157817] |
| R4 [(0) 5, 14930352] | R5 [(0) 6, 24157817] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 445
| WB   (P1): 0028: update rd R3(39088169)0028: update rd  	| WB   (P2): 0032: update rd R4(24157817)0032: update rd  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB6 39088169  imm(#0)	| EXa  (P2): 0044: set ROB8   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 1, result: 38, (e: 0, completed: 1)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 37] | R2 [(1) -1, 9] | R3 [(1) -1, 39088169] |
| R4 [(1) -1, 24157817] | R5 [(0) 6, 24157817] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 446
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: 39088169, (e: 0, completed: 1)] <- head
| ROB7 [dest: 1, result: 38, (e: 0, completed: 1)]
| ROB8 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 37] | R2 [(1) -1, 9] | R3 [(1) -1, 39088169] |
| R4 [(1) -1, 24157817] | R5 [(0) 6, 24157817] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 447
| WB   (P1): 0036: update rd R5(39088169)0036: update rd  	| WB   (P2): 0040: update rd R1(38)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 38] | R2 [(1) -1, 9] | R3 [(1) -1, 39088169] |
| R4 [(1) -1, 24157817] | R5 [(1) -1, 39088169] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 448
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB0 46 38 imm()      	| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB0 46 38 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 38] | R2 [(0) 0, 9] | R3 [(1) -1, 39088169] |
| R4 [(1) -1, 24157817] | R5 [(1) -1, 39088169] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 449
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB0 46 38 imm() => EXa|	
| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 38] | R2 [(0) 0, 9] | R3 [(1) -1, 39088169] |
| R4 [(1) -1, 24157817] | R5 [(1) -1, 39088169] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 450
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB0 46 38 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 38] | R2 [(0) 0, 9] | R3 [(1) -1, 39088169] |
| R4 [(1) -1, 24157817] | R5 [(1) -1, 39088169] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 451
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 8   imm(#28)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 8   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: 8, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 38] | R2 [(0) 0, 9] | R3 [(1) -1, 39088169] |
| R4 [(1) -1, 24157817] | R5 [(1) -1, 39088169] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 452
| WB   (P1): 0016: update rd R2(8)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 8   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 38] | R2 [(1) -1, 8] | R3 [(1) -1, 39088169] |
| R4 [(1) -1, 24157817] | R5 [(1) -1, 39088169] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 453
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 8   imm(#28)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB2 24157817 39088169 imm()	| ID   (P2): 0032: add ROB3 39088169  imm(#0)
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB2 24157817 39088169 imm()
|0032: add ROB3 39088169  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 38] | R2 [(1) -1, 8] | R3 [(0) 2, 39088169] |
| R4 [(0) 3, 24157817] | R5 [(1) -1, 39088169] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 454
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB2 24157817 39088169 imm() => EXa|	0032: add ROB3 39088169  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB4 ROB2  imm(#0)    	| ID   (P2): 0040: add ROB5 38  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB4 ROB2  imm(#0)
|0040: add ROB5 38  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 38] | R2 [(1) -1, 8] | R3 [(0) 2, 39088169] |
| R4 [(0) 3, 24157817] | R5 [(0) 4, 39088169] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 455
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB2 24157817 39088169 imm()	| EXa  (P2): 0032: add ROB3 39088169  imm(#0)	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB5 38  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB6   imm(#0)        	| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB4 ROB2  imm(#0)
|0044: set ROB6   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 38] | R2 [(1) -1, 8] | R3 [(0) 2, 39088169] |
| R4 [(0) 3, 24157817] | R5 [(0) 4, 39088169] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 456
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB5 38  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB4 63245986  imm(#0) => EXa|	0044: set ROB6   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: 63245986, (e: 0, completed: 1)] <- head
| ROB3 [dest: 4, result: 39088169, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 38] | R2 [(1) -1, 8] | R3 [(0) 2, 39088169] |
| R4 [(0) 3, 24157817] | R5 [(0) 4, 39088169] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 457
| WB   (P1): 0028: update rd R3(63245986)0028: update rd  	| WB   (P2): 0032: update rd R4(39088169)0032: update rd  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB4 63245986  imm(#0)	| EXa  (P2): 0044: set ROB6   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 1, result: 39, (e: 0, completed: 1)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 38] | R2 [(1) -1, 8] | R3 [(1) -1, 63245986] |
| R4 [(1) -1, 39088169] | R5 [(0) 4, 39088169] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 458
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: 63245986, (e: 0, completed: 1)] <- head
| ROB5 [dest: 1, result: 39, (e: 0, completed: 1)]
| ROB6 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 38] | R2 [(1) -1, 8] | R3 [(1) -1, 63245986] |
| R4 [(1) -1, 39088169] | R5 [(0) 4, 39088169] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 459
| WB   (P1): 0036: update rd R5(63245986)0036: update rd  	| WB   (P2): 0040: update rd R1(39)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 39] | R2 [(1) -1, 8] | R3 [(1) -1, 63245986] |
| R4 [(1) -1, 39088169] | R5 [(1) -1, 63245986] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 460
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB8 46 39 imm()      	| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB8 46 39 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 39] | R2 [(0) 8, 8] | R3 [(1) -1, 63245986] |
| R4 [(1) -1, 39088169] | R5 [(1) -1, 63245986] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 461
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB8 46 39 imm() => EXa|	
| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 39] | R2 [(0) 8, 8] | R3 [(1) -1, 63245986] |
| R4 [(1) -1, 39088169] | R5 [(1) -1, 63245986] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 462
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB8 46 39 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 39] | R2 [(0) 8, 8] | R3 [(1) -1, 63245986] |
| R4 [(1) -1, 39088169] | R5 [(1) -1, 63245986] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 463
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 7   imm(#28)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 7   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: 7, (e: 0, completed: 1)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 39] | R2 [(0) 8, 8] | R3 [(1) -1, 63245986] |
| R4 [(1) -1, 39088169] | R5 [(1) -1, 63245986] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 464
| WB   (P1): 0016: update rd R2(7)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 7   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 39] | R2 [(1) -1, 7] | R3 [(1) -1, 63245986] |
| R4 [(1) -1, 39088169] | R5 [(1) -1, 63245986] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 465
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 7   imm(#28)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB0 39088169 63245986 imm()	| ID   (P2): 0032: add ROB1 63245986  imm(#0)
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB0 39088169 63245986 imm()
|0032: add ROB1 63245986  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 39] | R2 [(1) -1, 7] | R3 [(0) 0, 63245986] |
| R4 [(0) 1, 39088169] | R5 [(1) -1, 63245986] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 466
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB0 39088169 63245986 imm() => EXa|	0032: add ROB1 63245986  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB2 ROB0  imm(#0)    	| ID   (P2): 0040: add ROB3 39  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB2 ROB0  imm(#0)
|0040: add ROB3 39  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 39] | R2 [(1) -1, 7] | R3 [(0) 0, 63245986] |
| R4 [(0) 1, 39088169] | R5 [(0) 2, 63245986] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 467
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB0 39088169 63245986 imm()	| EXa  (P2): 0032: add ROB1 63245986  imm(#0)	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB3 39  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB4   imm(#0)        	| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB2 ROB0  imm(#0)
|0044: set ROB4   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 39] | R2 [(1) -1, 7] | R3 [(0) 0, 63245986] |
| R4 [(0) 1, 39088169] | R5 [(0) 2, 63245986] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 468
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB3 39  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB2 102334155  imm(#0) => EXa|	0044: set ROB4   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: 102334155, (e: 0, completed: 1)] <- head
| ROB1 [dest: 4, result: 63245986, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 39] | R2 [(1) -1, 7] | R3 [(0) 0, 63245986] |
| R4 [(0) 1, 39088169] | R5 [(0) 2, 63245986] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 469
| WB   (P1): 0028: update rd R3(1023341550028: update rd  	| WB   (P2): 0032: update rd R4(63245986)0032: update rd  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB2 102334155  imm(#0)	| EXa  (P2): 0044: set ROB4   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 1, result: 40, (e: 0, completed: 1)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 39] | R2 [(1) -1, 7] | R3 [(1) -1, 102334155] |
| R4 [(1) -1, 63245986] | R5 [(0) 2, 63245986] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 470
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: 102334155, (e: 0, completed: 1)] <- head
| ROB3 [dest: 1, result: 40, (e: 0, completed: 1)]
| ROB4 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 39] | R2 [(1) -1, 7] | R3 [(1) -1, 102334155] |
| R4 [(1) -1, 63245986] | R5 [(0) 2, 63245986] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 471
| WB   (P1): 0036: update rd R5(1023341550036: update rd  	| WB   (P2): 0040: update rd R1(40)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 40] | R2 [(1) -1, 7] | R3 [(1) -1, 102334155] |
| R4 [(1) -1, 63245986] | R5 [(1) -1, 102334155] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 472
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB6 46 40 imm()      	| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB6 46 40 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 40] | R2 [(0) 6, 7] | R3 [(1) -1, 102334155] |
| R4 [(1) -1, 63245986] | R5 [(1) -1, 102334155] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 473
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB6 46 40 imm() => EXa|	
| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 40] | R2 [(0) 6, 7] | R3 [(1) -1, 102334155] |
| R4 [(1) -1, 63245986] | R5 [(1) -1, 102334155] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 474
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB6 46 40 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 40] | R2 [(0) 6, 7] | R3 [(1) -1, 102334155] |
| R4 [(1) -1, 63245986] | R5 [(1) -1, 102334155] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 475
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 6   imm(#28)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 6   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: 6, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 40] | R2 [(0) 6, 7] | R3 [(1) -1, 102334155] |
| R4 [(1) -1, 63245986] | R5 [(1) -1, 102334155] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 476
| WB   (P1): 0016: update rd R2(6)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 6   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 40] | R2 [(1) -1, 6] | R3 [(1) -1, 102334155] |
| R4 [(1) -1, 63245986] | R5 [(1) -1, 102334155] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 477
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 6   imm(#28)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB8 63245986 102334155 imm()	| ID   (P2): 0032: add ROB9 102334155  imm(#0)
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB8 63245986 102334155 imm()
|0032: add ROB9 102334155  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 40] | R2 [(1) -1, 6] | R3 [(0) 8, 102334155] |
| R4 [(0) 9, 63245986] | R5 [(1) -1, 102334155] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 478
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB8 63245986 102334155 imm() => EXa|	0032: add ROB9 102334155  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB0 ROB8  imm(#0)    	| ID   (P2): 0040: add ROB1 40  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB8  imm(#0)
|0040: add ROB1 40  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 40] | R2 [(1) -1, 6] | R3 [(0) 8, 102334155] |
| R4 [(0) 9, 63245986] | R5 [(0) 0, 102334155] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 479
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB8 63245986 102334155 imm()	| EXa  (P2): 0032: add ROB9 102334155  imm(#0)	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 40  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB2   imm(#0)        	| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB8  imm(#0)
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 40] | R2 [(1) -1, 6] | R3 [(0) 8, 102334155] |
| R4 [(0) 9, 63245986] | R5 [(0) 0, 102334155] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 480
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB1 40  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 165580141  imm(#0) => EXa|	0044: set ROB2   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: 165580141, (e: 0, completed: 1)] <- head
| ROB9 [dest: 4, result: 102334155, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 40] | R2 [(1) -1, 6] | R3 [(0) 8, 102334155] |
| R4 [(0) 9, 63245986] | R5 [(0) 0, 102334155] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 481
| WB   (P1): 0028: update rd R3(1655801410028: update rd  	| WB   (P2): 0032: update rd R4(1023341550032: update rd  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB0 165580141  imm(#0)	| EXa  (P2): 0044: set ROB2   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 1, result: 41, (e: 0, completed: 1)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 40] | R2 [(1) -1, 6] | R3 [(1) -1, 165580141] |
| R4 [(1) -1, 102334155] | R5 [(0) 0, 102334155] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 482
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 165580141, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: 41, (e: 0, completed: 1)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 40] | R2 [(1) -1, 6] | R3 [(1) -1, 165580141] |
| R4 [(1) -1, 102334155] | R5 [(0) 0, 102334155] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 483
| WB   (P1): 0036: update rd R5(1655801410036: update rd  	| WB   (P2): 0040: update rd R1(41)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 41] | R2 [(1) -1, 6] | R3 [(1) -1, 165580141] |
| R4 [(1) -1, 102334155] | R5 [(1) -1, 165580141] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 484
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB4 46 41 imm()      	| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 41 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 41] | R2 [(0) 4, 6] | R3 [(1) -1, 165580141] |
| R4 [(1) -1, 102334155] | R5 [(1) -1, 165580141] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 485
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 41 imm() => EXa|	
| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 41] | R2 [(0) 4, 6] | R3 [(1) -1, 165580141] |
| R4 [(1) -1, 102334155] | R5 [(1) -1, 165580141] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 486
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB4 46 41 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 41] | R2 [(0) 4, 6] | R3 [(1) -1, 165580141] |
| R4 [(1) -1, 102334155] | R5 [(1) -1, 165580141] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 487
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 5   imm(#28)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 5   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 5, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 41] | R2 [(0) 4, 6] | R3 [(1) -1, 165580141] |
| R4 [(1) -1, 102334155] | R5 [(1) -1, 165580141] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 488
| WB   (P1): 0016: update rd R2(5)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 5   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 41] | R2 [(1) -1, 5] | R3 [(1) -1, 165580141] |
| R4 [(1) -1, 102334155] | R5 [(1) -1, 165580141] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 489
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 5   imm(#28)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB6 102334155 165580141 imm()	| ID   (P2): 0032: add ROB7 165580141  imm(#0)
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 102334155 165580141 imm()
|0032: add ROB7 165580141  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 41] | R2 [(1) -1, 5] | R3 [(0) 6, 165580141] |
| R4 [(0) 7, 102334155] | R5 [(1) -1, 165580141] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 490
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 102334155 165580141 imm() => EXa|	0032: add ROB7 165580141  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB8 ROB6  imm(#0)    	| ID   (P2): 0040: add ROB9 41  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB8 ROB6  imm(#0)
|0040: add ROB9 41  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 41] | R2 [(1) -1, 5] | R3 [(0) 6, 165580141] |
| R4 [(0) 7, 102334155] | R5 [(0) 8, 165580141] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 491
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB6 102334155 165580141 imm()	| EXa  (P2): 0032: add ROB7 165580141  imm(#0)	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB9 41  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB0   imm(#0)        	| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB8 ROB6  imm(#0)
|0044: set ROB0   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 41] | R2 [(1) -1, 5] | R3 [(0) 6, 165580141] |
| R4 [(0) 7, 102334155] | R5 [(0) 8, 165580141] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 492
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB9 41  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB8 267914296  imm(#0) => EXa|	0044: set ROB0   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: 267914296, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: 165580141, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 41] | R2 [(1) -1, 5] | R3 [(0) 6, 165580141] |
| R4 [(0) 7, 102334155] | R5 [(0) 8, 165580141] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 493
| WB   (P1): 0028: update rd R3(2679142960028: update rd  	| WB   (P2): 0032: update rd R4(1655801410032: update rd  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB8 267914296  imm(#0)	| EXa  (P2): 0044: set ROB0   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 1, result: 42, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 41] | R2 [(1) -1, 5] | R3 [(1) -1, 267914296] |
| R4 [(1) -1, 165580141] | R5 [(0) 8, 165580141] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 494
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: 267914296, (e: 0, completed: 1)] <- head
| ROB9 [dest: 1, result: 42, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 41] | R2 [(1) -1, 5] | R3 [(1) -1, 267914296] |
| R4 [(1) -1, 165580141] | R5 [(0) 8, 165580141] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 495
| WB   (P1): 0036: update rd R5(2679142960036: update rd  	| WB   (P2): 0040: update rd R1(42)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 42] | R2 [(1) -1, 5] | R3 [(1) -1, 267914296] |
| R4 [(1) -1, 165580141] | R5 [(1) -1, 267914296] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 496
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB2 46 42 imm()      	| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB2 46 42 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 42] | R2 [(0) 2, 5] | R3 [(1) -1, 267914296] |
| R4 [(1) -1, 165580141] | R5 [(1) -1, 267914296] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 497
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB2 46 42 imm() => EXa|	
| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 42] | R2 [(0) 2, 5] | R3 [(1) -1, 267914296] |
| R4 [(1) -1, 165580141] | R5 [(1) -1, 267914296] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 498
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB2 46 42 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 42] | R2 [(0) 2, 5] | R3 [(1) -1, 267914296] |
| R4 [(1) -1, 165580141] | R5 [(1) -1, 267914296] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 499
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 4   imm(#28)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 4   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: 4, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 42] | R2 [(0) 2, 5] | R3 [(1) -1, 267914296] |
| R4 [(1) -1, 165580141] | R5 [(1) -1, 267914296] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 500
| WB   (P1): 0016: update rd R2(4)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 4   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 42] | R2 [(1) -1, 4] | R3 [(1) -1, 267914296] |
| R4 [(1) -1, 165580141] | R5 [(1) -1, 267914296] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 501
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 4   imm(#28)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB4 165580141 267914296 imm()	| ID   (P2): 0032: add ROB5 267914296  imm(#0)
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB4 165580141 267914296 imm()
|0032: add ROB5 267914296  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 42] | R2 [(1) -1, 4] | R3 [(0) 4, 267914296] |
| R4 [(0) 5, 165580141] | R5 [(1) -1, 267914296] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 502
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB4 165580141 267914296 imm() => EXa|	0032: add ROB5 267914296  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB6 ROB4  imm(#0)    	| ID   (P2): 0040: add ROB7 42  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB6 ROB4  imm(#0)
|0040: add ROB7 42  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 42] | R2 [(1) -1, 4] | R3 [(0) 4, 267914296] |
| R4 [(0) 5, 165580141] | R5 [(0) 6, 267914296] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 503
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB4 165580141 267914296 imm()	| EXa  (P2): 0032: add ROB5 267914296  imm(#0)	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB7 42  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB8   imm(#0)        	| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB6 ROB4  imm(#0)
|0044: set ROB8   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 42] | R2 [(1) -1, 4] | R3 [(0) 4, 267914296] |
| R4 [(0) 5, 165580141] | R5 [(0) 6, 267914296] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 504
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB7 42  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB6 433494437  imm(#0) => EXa|	0044: set ROB8   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 3, result: 433494437, (e: 0, completed: 1)] <- head
| ROB5 [dest: 4, result: 267914296, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 42] | R2 [(1) -1, 4] | R3 [(0) 4, 267914296] |
| R4 [(0) 5, 165580141] | R5 [(0) 6, 267914296] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 505
| WB   (P1): 0028: update rd R3(4334944370028: update rd  	| WB   (P2): 0032: update rd R4(2679142960032: update rd  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB6 433494437  imm(#0)	| EXa  (P2): 0044: set ROB8   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB8   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 1, result: 43, (e: 0, completed: 1)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 42] | R2 [(1) -1, 4] | R3 [(1) -1, 433494437] |
| R4 [(1) -1, 267914296] | R5 [(0) 6, 267914296] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 506
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: 433494437, (e: 0, completed: 1)] <- head
| ROB7 [dest: 1, result: 43, (e: 0, completed: 1)]
| ROB8 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 7, 42] | R2 [(1) -1, 4] | R3 [(1) -1, 433494437] |
| R4 [(1) -1, 267914296] | R5 [(0) 6, 267914296] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 507
| WB   (P1): 0036: update rd R5(4334944370036: update rd  	| WB   (P2): 0040: update rd R1(43)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 43] | R2 [(1) -1, 4] | R3 [(1) -1, 433494437] |
| R4 [(1) -1, 267914296] | R5 [(1) -1, 433494437] | R6 [(0) 8, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 508
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB0 46 43 imm()      	| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB0 46 43 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 43] | R2 [(0) 0, 4] | R3 [(1) -1, 433494437] |
| R4 [(1) -1, 267914296] | R5 [(1) -1, 433494437] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 509
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB0 46 43 imm() => EXa|	
| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 43] | R2 [(0) 0, 4] | R3 [(1) -1, 433494437] |
| R4 [(1) -1, 267914296] | R5 [(1) -1, 433494437] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 510
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB0 46 43 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB0   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 43] | R2 [(0) 0, 4] | R3 [(1) -1, 433494437] |
| R4 [(1) -1, 267914296] | R5 [(1) -1, 433494437] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 511
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 3   imm(#28)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 3   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 2, result: 3, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 43] | R2 [(0) 0, 4] | R3 [(1) -1, 433494437] |
| R4 [(1) -1, 267914296] | R5 [(1) -1, 433494437] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 512
| WB   (P1): 0016: update rd R2(3)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 3   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 43] | R2 [(1) -1, 3] | R3 [(1) -1, 433494437] |
| R4 [(1) -1, 267914296] | R5 [(1) -1, 433494437] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 513
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 3   imm(#28)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB2 267914296 433494437 imm()	| ID   (P2): 0032: add ROB3 433494437  imm(#0)
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB2 267914296 433494437 imm()
|0032: add ROB3 433494437  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 43] | R2 [(1) -1, 3] | R3 [(0) 2, 433494437] |
| R4 [(0) 3, 267914296] | R5 [(1) -1, 433494437] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 514
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB2 267914296 433494437 imm() => EXa|	0032: add ROB3 433494437  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB4 ROB2  imm(#0)    	| ID   (P2): 0040: add ROB5 43  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB4 ROB2  imm(#0)
|0040: add ROB5 43  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 43] | R2 [(1) -1, 3] | R3 [(0) 2, 433494437] |
| R4 [(0) 3, 267914296] | R5 [(0) 4, 433494437] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 515
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB2 267914296 433494437 imm()	| EXa  (P2): 0032: add ROB3 433494437  imm(#0)	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB5 43  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB6   imm(#0)        	| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB4 ROB2  imm(#0)
|0044: set ROB6   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 43] | R2 [(1) -1, 3] | R3 [(0) 2, 433494437] |
| R4 [(0) 3, 267914296] | R5 [(0) 4, 433494437] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 516
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB5 43  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB4 701408733  imm(#0) => EXa|	0044: set ROB6   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 3, result: 701408733, (e: 0, completed: 1)] <- head
| ROB3 [dest: 4, result: 433494437, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 43] | R2 [(1) -1, 3] | R3 [(0) 2, 433494437] |
| R4 [(0) 3, 267914296] | R5 [(0) 4, 433494437] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 517
| WB   (P1): 0028: update rd R3(7014087330028: update rd  	| WB   (P2): 0032: update rd R4(4334944370032: update rd  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB4 701408733  imm(#0)	| EXa  (P2): 0044: set ROB6   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB6   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 1, result: 44, (e: 0, completed: 1)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 43] | R2 [(1) -1, 3] | R3 [(1) -1, 701408733] |
| R4 [(1) -1, 433494437] | R5 [(0) 4, 433494437] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 518
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: 701408733, (e: 0, completed: 1)] <- head
| ROB5 [dest: 1, result: 44, (e: 0, completed: 1)]
| ROB6 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 5, 43] | R2 [(1) -1, 3] | R3 [(1) -1, 701408733] |
| R4 [(1) -1, 433494437] | R5 [(0) 4, 433494437] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 519
| WB   (P1): 0036: update rd R5(7014087330036: update rd  	| WB   (P2): 0040: update rd R1(44)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 44] | R2 [(1) -1, 3] | R3 [(1) -1, 701408733] |
| R4 [(1) -1, 433494437] | R5 [(1) -1, 701408733] | R6 [(0) 6, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 520
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB8 46 44 imm()      	| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB8 46 44 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 44] | R2 [(0) 8, 3] | R3 [(1) -1, 701408733] |
| R4 [(1) -1, 433494437] | R5 [(1) -1, 701408733] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 521
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB8 46 44 imm() => EXa|	
| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 44] | R2 [(0) 8, 3] | R3 [(1) -1, 701408733] |
| R4 [(1) -1, 433494437] | R5 [(1) -1, 701408733] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 522
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB8 46 44 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB8   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 44] | R2 [(0) 8, 3] | R3 [(1) -1, 701408733] |
| R4 [(1) -1, 433494437] | R5 [(1) -1, 701408733] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 523
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 2   imm(#28)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 2   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 2, result: 2, (e: 0, completed: 1)] <- head
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 44] | R2 [(0) 8, 3] | R3 [(1) -1, 701408733] |
| R4 [(1) -1, 433494437] | R5 [(1) -1, 701408733] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 524
| WB   (P1): 0016: update rd R2(2)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 2   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 44] | R2 [(1) -1, 2] | R3 [(1) -1, 701408733] |
| R4 [(1) -1, 433494437] | R5 [(1) -1, 701408733] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 525
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 2   imm(#28)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB0 433494437 701408733 imm()	| ID   (P2): 0032: add ROB1 701408733  imm(#0)
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB0 433494437 701408733 imm()
|0032: add ROB1 701408733  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 44] | R2 [(1) -1, 2] | R3 [(0) 0, 701408733] |
| R4 [(0) 1, 433494437] | R5 [(1) -1, 701408733] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 526
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB0 433494437 701408733 imm() => EXa|	0032: add ROB1 701408733  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB2 ROB0  imm(#0)    	| ID   (P2): 0040: add ROB3 44  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB2 ROB0  imm(#0)
|0040: add ROB3 44  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 44] | R2 [(1) -1, 2] | R3 [(0) 0, 701408733] |
| R4 [(0) 1, 433494437] | R5 [(0) 2, 701408733] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 527
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB0 433494437 701408733 imm()	| EXa  (P2): 0032: add ROB1 701408733  imm(#0)	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB3 44  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB4   imm(#0)        	| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB2 ROB0  imm(#0)
|0044: set ROB4   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 44] | R2 [(1) -1, 2] | R3 [(0) 0, 701408733] |
| R4 [(0) 1, 433494437] | R5 [(0) 2, 701408733] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 528
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB3 44  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB2 1134903170  imm(#0) => EXa|	0044: set ROB4   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 3, result: 1134903170, (e: 0, completed: 1)] <- head
| ROB1 [dest: 4, result: 701408733, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 44] | R2 [(1) -1, 2] | R3 [(0) 0, 701408733] |
| R4 [(0) 1, 433494437] | R5 [(0) 2, 701408733] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 529
| WB   (P1): 0028: update rd R3(1134903170028: update rd  	| WB   (P2): 0032: update rd R4(7014087330032: update rd  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB2 1134903170  imm(#0)	| EXa  (P2): 0044: set ROB4   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB4   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 1, result: 45, (e: 0, completed: 1)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 44] | R2 [(1) -1, 2] | R3 [(1) -1, 1134903170] |
| R4 [(1) -1, 701408733] | R5 [(0) 2, 701408733] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 530
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: 1134903170, (e: 0, completed: 1)] <- head
| ROB3 [dest: 1, result: 45, (e: 0, completed: 1)]
| ROB4 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 3, 44] | R2 [(1) -1, 2] | R3 [(1) -1, 1134903170] |
| R4 [(1) -1, 701408733] | R5 [(0) 2, 701408733] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 531
| WB   (P1): 0036: update rd R5(1134903170036: update rd  	| WB   (P2): 0040: update rd R1(45)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 45] | R2 [(1) -1, 2] | R3 [(1) -1, 1134903170] |
| R4 [(1) -1, 701408733] | R5 [(1) -1, 1134903170] | R6 [(0) 4, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 532
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB6 46 45 imm()      	| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB6 46 45 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 45] | R2 [(0) 6, 2] | R3 [(1) -1, 1134903170] |
| R4 [(1) -1, 701408733] | R5 [(1) -1, 1134903170] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 533
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB6 46 45 imm() => EXa|	
| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 45] | R2 [(0) 6, 2] | R3 [(1) -1, 1134903170] |
| R4 [(1) -1, 701408733] | R5 [(1) -1, 1134903170] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 534
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB6 46 45 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB6   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 45] | R2 [(0) 6, 2] | R3 [(1) -1, 1134903170] |
| R4 [(1) -1, 701408733] | R5 [(1) -1, 1134903170] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 535
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 1   imm(#28)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 1   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 2, result: 1, (e: 0, completed: 1)] <- head
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 45] | R2 [(0) 6, 2] | R3 [(1) -1, 1134903170] |
| R4 [(1) -1, 701408733] | R5 [(1) -1, 1134903170] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 536
| WB   (P1): 0016: update rd R2(1)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 1   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 45] | R2 [(1) -1, 1] | R3 [(1) -1, 1134903170] |
| R4 [(1) -1, 701408733] | R5 [(1) -1, 1134903170] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 537
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 1   imm(#28)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB8 701408733 1134903170 imm()	| ID   (P2): 0032: add ROB9 1134903170  imm(#0)
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB8 701408733 1134903170 imm()
|0032: add ROB9 1134903170  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 45] | R2 [(1) -1, 1] | R3 [(0) 8, 1134903170] |
| R4 [(0) 9, 701408733] | R5 [(1) -1, 1134903170] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 538
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB8 701408733 1134903170 imm() => EXa|	0032: add ROB9 1134903170  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB0 ROB8  imm(#0)    	| ID   (P2): 0040: add ROB1 45  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB8  imm(#0)
|0040: add ROB1 45  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 45] | R2 [(1) -1, 1] | R3 [(0) 8, 1134903170] |
| R4 [(0) 9, 701408733] | R5 [(0) 0, 1134903170] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 539
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB8 701408733 1134903170 imm()	| EXa  (P2): 0032: add ROB9 1134903170  imm(#0)	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB1 45  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB2   imm(#0)        	| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB0 ROB8  imm(#0)
|0044: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 4, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 45] | R2 [(1) -1, 1] | R3 [(0) 8, 1134903170] |
| R4 [(0) 9, 701408733] | R5 [(0) 0, 1134903170] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 540
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB1 45  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB0 1836311903  imm(#0) => EXa|	0044: set ROB2   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 3, result: 1836311903, (e: 0, completed: 1)] <- head
| ROB9 [dest: 4, result: 1134903170, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 45] | R2 [(1) -1, 1] | R3 [(0) 8, 1134903170] |
| R4 [(0) 9, 701408733] | R5 [(0) 0, 1134903170] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 541
| WB   (P1): 0028: update rd R3(1836311900028: update rd  	| WB   (P2): 0032: update rd R4(1134903170032: update rd  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB0 1836311903  imm(#0)	| EXa  (P2): 0044: set ROB2   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB2   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 1, result: 46, (e: 0, completed: 1)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 45] | R2 [(1) -1, 1] | R3 [(1) -1, 1836311903] |
| R4 [(1) -1, 1134903170] | R5 [(0) 0, 1134903170] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 542
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 1836311903, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: 46, (e: 0, completed: 1)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 1, 45] | R2 [(1) -1, 1] | R3 [(1) -1, 1836311903] |
| R4 [(1) -1, 1134903170] | R5 [(0) 0, 1134903170] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 543
| WB   (P1): 0036: update rd R5(1836311900036: update rd  	| WB   (P2): 0040: update rd R1(46)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 46] | R2 [(1) -1, 1] | R3 [(1) -1, 1836311903] |
| R4 [(1) -1, 1134903170] | R5 [(1) -1, 1836311903] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 544
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB4 46 46 imm()      	| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB4 46 46 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 46] | R2 [(0) 4, 1] | R3 [(1) -1, 1836311903] |
| R4 [(1) -1, 1134903170] | R5 [(1) -1, 1836311903] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 545
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB4 46 46 imm() => EXa|	
| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 46] | R2 [(0) 4, 1] | R3 [(1) -1, 1836311903] |
| R4 [(1) -1, 1134903170] | R5 [(1) -1, 1836311903] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 546
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB4 46 46 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB4   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 46] | R2 [(0) 4, 1] | R3 [(1) -1, 1836311903] |
| R4 [(1) -1, 1134903170] | R5 [(1) -1, 1836311903] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 547
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez 0   imm(#28)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez 0   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 2, result: 0, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 46] | R2 [(0) 4, 1] | R3 [(1) -1, 1836311903] |
| R4 [(1) -1, 1134903170] | R5 [(1) -1, 1836311903] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 548
| WB   (P1): 0016: update rd R2(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez 0   imm(#28) => EXa|	
| IF   (P1): 0028 add R3, R4, R5             	| IF   (P2): 0032 add R4, R5, #0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 46] | R2 [(1) -1, 0] | R3 [(1) -1, 1836311903] |
| R4 [(1) -1, 1134903170] | R5 [(1) -1, 1836311903] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 549
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez 0   imm(#28)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: add ROB6 1134903170 1836311903 imm()	| ID   (P2): 0032: add ROB7 1836311903  imm(#0)
| IF   (P1): 0036 add R5, R3, #0             	| IF   (P2): 0040 add R1, R1, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: add ROB6 1134903170 1836311903 imm()
|0032: add ROB7 1836311903  imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 46] | R2 [(1) -1, 0] | R3 [(0) 6, 1836311903] |
| R4 [(0) 7, 1134903170] | R5 [(1) -1, 1836311903] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 550
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: add ROB6 1134903170 1836311903 imm() => EXa|	0032: add ROB7 1836311903  imm(#0) => EXa|	
| ID   (P1): 0036: add ROB8 ROB6  imm(#0)    	| ID   (P2): 0040: add ROB9 46  imm(#1)      
| IF   (P1): 0044 set R6, #0                 	| IF   (P2): 0048 blez R6, #0016             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB8 ROB6  imm(#0)
|0040: add ROB9 46  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 46] | R2 [(1) -1, 0] | R3 [(0) 6, 1836311903] |
| R4 [(0) 7, 1134903170] | R5 [(0) 8, 1836311903] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 551
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: add ROB6 1134903170 1836311903 imm()	| EXa  (P2): 0032: add ROB7 1836311903  imm(#0)	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: add ROB9 46  imm(#1) => EXa|	
| ID   (P1): 0044: set ROB0   imm(#0)        	| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0036: add ROB8 ROB6  imm(#0)
|0044: set ROB0   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 46] | R2 [(1) -1, 0] | R3 [(0) 6, 1836311903] |
| R4 [(0) 7, 1134903170] | R5 [(0) 8, 1836311903] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 552
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: add ROB9 46  imm(#1)      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: add ROB8 -1323752223  imm(#0) => EXa|	0044: set ROB0   imm(#0) => EXa|	
| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 3, result: -1323752223, (e: 0, completed: 1)] <- head
| ROB7 [dest: 4, result: 1836311903, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 46] | R2 [(1) -1, 0] | R3 [(0) 6, 1836311903] |
| R4 [(0) 7, 1134903170] | R5 [(0) 8, 1836311903] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 553
| WB   (P1): 0028: update rd R3(-132375220028: update rd  	| WB   (P2): 0032: update rd R4(1836311900032: update rd  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: add ROB8 -1323752223  imm(#0)	| EXa  (P2): 0044: set ROB0   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez ROB0   imm(#16)      
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 1, result: 47, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 46] | R2 [(1) -1, 0] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(0) 8, 1836311903] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 554
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0048: blez 0   imm(#16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: blez 0   imm(#16)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1323752223, (e: 0, completed: 1)] <- head
| ROB9 [dest: 1, result: 47, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(0) 9, 46] | R2 [(1) -1, 0] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(0) 8, 1836311903] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 555
| WB   (P1): 0036: update rd R5(-132375220036: update rd  	| WB   (P2): 0040: update rd R1(47)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: blez 0   imm(#16) => EXa|	
| IF   (P1): 0016 sub R2, R0, R1             	| IF   (P2): 0020 bgez R2, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 47] | R2 [(1) -1, 0] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(1) -1, -1323752223] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 556
| WB   (P1): 0044: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0048: blez 0   imm(#16)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0016: sub ROB2 46 47 imm()      	| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: sub ROB2 46 47 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 47] | R2 [(0) 2, 0] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(1) -1, -1323752223] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 557
| WB   (P1): 0048: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: sub ROB2 46 47 imm() => EXa|	
| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 47] | R2 [(0) 2, 0] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(1) -1, -1323752223] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 558
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: sub ROB2 46 47 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez ROB2   imm(#28)      
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 47] | R2 [(0) 2, 0] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(1) -1, -1323752223] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 559
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0020: bgez -1   imm(#28)        
| IF   (P1): 0024 ret                        	| IF   (P2): 0028 add R3, R4, R5             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0020: bgez -1   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: -1, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 47] | R2 [(0) 2, 0] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(1) -1, -1323752223] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 560
| WB   (P1): 0016: update rd R2(-1)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0020: bgez -1   imm(#28) => EXa|	
| ID   (P1): 0024: ret    imm()              	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0024: ret    imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 47] | R2 [(1) -1, -1] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(1) -1, -1323752223] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 561
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0020: bgez -1   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0024: ret    imm() => EXa|	
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 47] | R2 [(1) -1, -1] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(1) -1, -1323752223] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 562
| WB   (P1): 0020: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0024: ret    imm()              	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 47] | R2 [(1) -1, -1] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(1) -1, -1323752223] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 563
| WB   (P1): 0024: update rd                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 46] | R1 [(1) -1, 47] | R2 [(1) -1, -1] | R3 [(1) -1, -1323752223] |
| R4 [(1) -1, 1836311903] | R5 [(1) -1, -1323752223] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------

(CPU) >> Simulation Complete
