

================================================================
== Vitis HLS Report for 'solve_double_6u_4u_6_Pipeline_VITIS_LOOP_114_1'
================================================================
* Date:           Sun Feb  5 16:55:55 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  1.922 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        6|        6|  0.360 us|  0.360 us|    6|    6|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_114_1  |        4|        4|         1|          1|          1|     4|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|    2572|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      50|    -|
|Register             |        -|     -|        5|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        5|    2622|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+------+------------+------------+
    |     Variable Name     | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+------+------------+------------+
    |add_ln114_fu_254_p2    |         +|   0|  0|    10|           3|           1|
    |icmp_ln114_fu_248_p2   |      icmp|   0|  0|     9|           3|           4|
    |empty_1130_fu_300_p2   |      lshr|   0|  0|  1255|         289|         320|
    |empty_1136_fu_370_p3   |    select|   0|  0|     8|           1|           8|
    |empty_1137_fu_406_p3   |    select|   0|  0|     8|           1|           8|
    |empty_1138_fu_442_p3   |    select|   0|  0|     8|           1|           8|
    |empty_1139_fu_478_p3   |    select|   0|  0|     8|           1|           8|
    |empty_1140_fu_514_p3   |    select|   0|  0|     8|           1|           8|
    |empty_1141_fu_550_p3   |    select|   0|  0|     8|           1|           8|
    |empty_1142_fu_586_p3   |    select|   0|  0|     8|           1|           8|
    |empty_1143_fu_622_p3   |    select|   0|  0|     8|           1|           8|
    |empty_1144_fu_658_p3   |    select|   0|  0|     8|           1|           8|
    |empty_1145_fu_694_p3   |    select|   0|  0|     8|           1|           8|
    |empty_1146_fu_730_p3   |    select|   0|  0|     8|           1|           8|
    |empty_1147_fu_766_p3   |    select|   0|  0|     8|           1|           8|
    |empty_1148_fu_802_p3   |    select|   0|  0|     8|           1|           8|
    |empty_1149_fu_838_p3   |    select|   0|  0|     8|           1|           8|
    |empty_1150_fu_874_p3   |    select|   0|  0|     8|           1|           8|
    |empty_1151_fu_910_p3   |    select|   0|  0|     8|           1|           8|
    |empty_1152_fu_946_p3   |    select|   0|  0|     8|           1|           8|
    |empty_1153_fu_982_p3   |    select|   0|  0|     8|           1|           8|
    |empty_1154_fu_1018_p3  |    select|   0|  0|     8|           1|           8|
    |empty_1155_fu_1054_p3  |    select|   0|  0|     8|           1|           8|
    |empty_1156_fu_1090_p3  |    select|   0|  0|     8|           1|           8|
    |empty_1157_fu_1126_p3  |    select|   0|  0|     8|           1|           8|
    |empty_1158_fu_1162_p3  |    select|   0|  0|     8|           1|           8|
    |empty_1159_fu_1198_p3  |    select|   0|  0|     8|           1|           8|
    |empty_1160_fu_1234_p3  |    select|   0|  0|     8|           1|           8|
    |empty_1161_fu_1270_p3  |    select|   0|  0|     8|           1|           8|
    |empty_1162_fu_1306_p3  |    select|   0|  0|     8|           1|           8|
    |empty_1163_fu_1342_p3  |    select|   0|  0|     8|           1|           8|
    |empty_1164_fu_1378_p3  |    select|   0|  0|     8|           1|           8|
    |empty_1165_fu_1414_p3  |    select|   0|  0|     8|           1|           8|
    |empty_1166_fu_1450_p3  |    select|   0|  0|     8|           1|           8|
    |p_v40_0_fu_334_p3      |    select|   0|  0|     8|           1|           8|
    |empty_1132_fu_314_p2   |       shl|   0|  0|    92|           8|          32|
    |empty_1133_fu_320_p2   |       shl|   0|  0|   950|         256|         256|
    +-----------------------+----------+----+---+------+------------+------------+
    |Total                  |          |   0|  0|  2572|         591|         869|
    +-----------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |X_0_out_o                      |  14|          3|  320|        960|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_sig_allocacmp_X_0_out_load  |   9|          2|  320|        640|
    |ap_sig_allocacmp_i             |   9|          2|    3|          6|
    |i_5_fu_224                     |   9|          2|    3|          6|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  50|         11|  647|       1614|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |i_5_fu_224   |  3|   0|    3|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  5|   0|    5|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |                   Source Object                   |    C Type    |
+------------------+-----+-----+------------+---------------------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6_Pipeline_VITIS_LOOP_114_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6_Pipeline_VITIS_LOOP_114_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6_Pipeline_VITIS_LOOP_114_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6_Pipeline_VITIS_LOOP_114_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6_Pipeline_VITIS_LOOP_114_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  solve<double, 6u, 4u>.6_Pipeline_VITIS_LOOP_114_1|  return value|
|p_read            |   in|  320|     ap_none|                                             p_read|        scalar|
|X_0_out_i         |   in|  320|     ap_ovld|                                            X_0_out|       pointer|
|X_0_out_o         |  out|  320|     ap_ovld|                                            X_0_out|       pointer|
|X_0_out_o_ap_vld  |  out|    1|     ap_ovld|                                            X_0_out|       pointer|
+------------------+-----+-----+------------+---------------------------------------------------+--------------+

