// Seed: 3593519923
module module_0 ();
  logic [7:0] id_1;
  parameter time id_2 = 1 >= -1;
  assign id_1[1] = -1;
  wire id_3;
  assign id_1[-1] = id_2;
  parameter id_4 = id_2;
  assign id_1 = id_1;
  logic id_5;
  bit   id_6;
  always @(posedge -1) begin : LABEL_0
    foreach (id_7[1]) begin : LABEL_1
      disable id_8;
      if (id_4)
        if (id_2) begin : LABEL_2
          id_6 = -1'b0;
        end
    end
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd38
) (
    input uwire id_0,
    input tri   id_1,
    input tri1  _id_2
);
  struct packed {
    logic [-1 : ""] id_4;
    logic [1 : 1]   id_5;
  } [-1 : id_2] id_6;
  module_0 modCall_1 ();
endmodule
