

================================================================
== Vivado HLS Report for 'exact_dot_product'
================================================================
* Date:           Mon Apr  9 09:45:20 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        exact_dot_product
* Solution:       base
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.15|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  108|  131|  108|  131|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------+------------+-----+-----+-----+-----+---------+
        |                       |            |  Latency  |  Interval | Pipeline|
        |        Instance       |   Module   | min | max | min | max |   Type  |
        +-----------------------+------------+-----+-----+-----+-----+---------+
        |grp_get_result_fu_110  |get_result  |    3|   26|    3|   26|   none  |
        +-----------------------+------------+-----+-----+-----+-----+---------+

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Accumulate  |  101|  101|         3|          1|          1|   100|    yes   |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    438|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|     645|    722|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    135|
|Register         |        -|      -|     206|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     851|   1295|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-----------------------+------------+---------+-------+-----+-----+
    |        Instance       |   Module   | BRAM_18K| DSP48E|  FF | LUT |
    +-----------------------+------------+---------+-------+-----+-----+
    |grp_get_result_fu_110  |get_result  |        0|      0|  645|  722|
    +-----------------------+------------+---------+-------+-----+-----+
    |Total                  |            |        0|      0|  645|  722|
    +-----------------------+------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |cr_m_cr_V_fu_203_p2               |     +    |      0|  0|   79|          72|          72|
    |i_1_fu_123_p2                     |     +    |      0|  0|   15|           7|           1|
    |op2_assign_fu_167_p2              |     +    |      0|  0|   15|           4|           6|
    |agg_result_V_assign_s_fu_157_p2   |     -    |      0|  0|   29|           1|          22|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|    8|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |    and   |      0|  0|    8|           1|           1|
    |data_in_V_V_0_load_A              |    and   |      0|  0|    8|           1|           1|
    |data_in_V_V_0_load_B              |    and   |      0|  0|    8|           1|           1|
    |data_out_V_V_1_load_A             |    and   |      0|  0|    8|           1|           1|
    |data_out_V_V_1_load_B             |    and   |      0|  0|    8|           1|           1|
    |data_in_V_V_0_state_cmp_full      |   icmp   |      0|  0|    8|           2|           1|
    |data_out_V_V_1_state_cmp_full     |   icmp   |      0|  0|    8|           2|           1|
    |exitcond_fu_117_p2                |   icmp   |      0|  0|   11|           7|           6|
    |result_V_fu_180_p3                |  select  |      0|  0|   22|           1|          22|
    |r_V_1_fu_193_p2                   |    shl   |      0|  0|  187|          65|          65|
    |ap_enable_pp0                     |    xor   |      0|  0|    8|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|    8|           2|           1|
    +----------------------------------+----------+-------+---+-----+------------+------------+
    |Total                             |          |      0|  0|  438|         170|         205|
    +----------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |CompleteRegister_m_c_reg_87  |   9|          2|   72|        144|
    |ap_NS_fsm                    |  33|          6|    1|          6|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2      |   9|          2|    1|          2|
    |data_in_V_V_0_data_out       |   9|          2|   16|         32|
    |data_in_V_V_0_state          |  15|          3|    2|          6|
    |data_in_V_V_TDATA_blk_n      |   9|          2|    1|          2|
    |data_out_V_V_1_data_out      |   9|          2|   16|         32|
    |data_out_V_V_1_state         |  15|          3|    2|          6|
    |data_out_V_V_TDATA_blk_n     |   9|          2|    1|          2|
    |i_reg_99                     |   9|          2|    7|         14|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 135|         28|  120|        248|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |CompleteRegister_m_c_reg_87            |  72|   0|   72|          0|
    |agg_result_V_assign_s_reg_228          |  12|   0|   22|         10|
    |ap_CS_fsm                              |   5|   0|    5|          0|
    |ap_enable_reg_pp0_iter0                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_reg_grp_get_result_fu_110_ap_start  |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_exitcond_reg_209      |   1|   0|    1|          0|
    |data_in_V_V_0_payload_A                |  16|   0|   16|          0|
    |data_in_V_V_0_payload_B                |  16|   0|   16|          0|
    |data_in_V_V_0_sel_rd                   |   1|   0|    1|          0|
    |data_in_V_V_0_sel_wr                   |   1|   0|    1|          0|
    |data_in_V_V_0_state                    |   2|   0|    2|          0|
    |data_out_V_V_1_payload_A               |  16|   0|   16|          0|
    |data_out_V_V_1_payload_B               |  16|   0|   16|          0|
    |data_out_V_V_1_sel_rd                  |   1|   0|    1|          0|
    |data_out_V_V_1_sel_wr                  |   1|   0|    1|          0|
    |data_out_V_V_1_state                   |   2|   0|    2|          0|
    |exitcond_reg_209                       |   1|   0|    1|          0|
    |i_reg_99                               |   7|   0|    7|          0|
    |op2_assign_reg_233                     |   6|   0|    6|          0|
    |r_V_cast_reg_223                       |  10|   0|   22|         12|
    |tmp_V_2_reg_218                        |  16|   0|   16|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 206|   0|  228|         22|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+--------------+-------------------+--------------+
|      RTL Ports      | Dir | Bits|   Protocol   |   Source Object   |    C Type    |
+---------------------+-----+-----+--------------+-------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_none | exact_dot_product | return value |
|ap_rst_n             |  in |    1| ap_ctrl_none | exact_dot_product | return value |
|data_in_V_V_TDATA    |  in |   16|     axis     |    data_in_V_V    |    pointer   |
|data_in_V_V_TVALID   |  in |    1|     axis     |    data_in_V_V    |    pointer   |
|data_in_V_V_TREADY   | out |    1|     axis     |    data_in_V_V    |    pointer   |
|data_out_V_V_TDATA   | out |   16|     axis     |    data_out_V_V   |    pointer   |
|data_out_V_V_TVALID  | out |    1|     axis     |    data_out_V_V   |    pointer   |
|data_out_V_V_TREADY  |  in |    1|     axis     |    data_out_V_V   |    pointer   |
+---------------------+-----+-----+--------------+-------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	5  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %data_in_V_V), !map !190"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %data_out_V_V), !map !194"
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([18 x i8]* @exact_dot_product_st) nounwind"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_in_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [exact_dot_product/exact_dot_product.cpp:8]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %data_out_V_V, [5 x i8]* @p_str, i32 1, i32 1, [5 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [exact_dot_product/exact_dot_product.cpp:8]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2, [1 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str2, [1 x i8]* @p_str2) nounwind" [exact_dot_product/exact_dot_product.cpp:8]
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %1" [exact_dot_product/exact_dot_product.cpp:10]

 <State 2> : 2.42ns
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%CompleteRegister_m_c = phi i72 [ 0, %0 ], [ %cr_m_cr_V, %2 ]"
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i = phi i7 [ 0, %0 ], [ %i_1, %2 ]"
ST_2 : Operation 17 [1/1] (1.48ns)   --->   "%exitcond = icmp eq i7 %i, -28" [exact_dot_product/exact_dot_product.cpp:10]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.87ns)   --->   "%i_1 = add i7 %i, 1" [exact_dot_product/exact_dot_product.cpp:10]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [exact_dot_product/exact_dot_product.cpp:10]
ST_2 : Operation 20 [2/2] (0.00ns)   --->   "%tmp_V_2 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %data_in_V_V)" [exact_dot_product/exact_dot_product.cpp:11]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 3> : 2.23ns
ST_3 : Operation 21 [1/2] (0.00ns)   --->   "%tmp_V_2 = call i16 @_ssdm_op_Read.axis.volatile.i16P(i16* %data_in_V_V)" [exact_dot_product/exact_dot_product.cpp:11]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_24 = trunc i16 %tmp_V_2 to i10" [exact_dot_product/complete_register.cpp:103->exact_dot_product/complete_register.cpp:70->exact_dot_product/exact_dot_product.cpp:12]
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%e2_V = call i5 @_ssdm_op_PartSelect.i5.i16.i32.i32(i16 %tmp_V_2, i32 10, i32 14)" [exact_dot_product/complete_register.cpp:113->exact_dot_product/complete_register.cpp:71->exact_dot_product/exact_dot_product.cpp:12]
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%r_V = call i21 @_ssdm_op_BitConcatenate.i21.i1.i10.i10(i1 true, i10 %tmp_24, i10 0)" [exact_dot_product/complete_register.cpp:126->exact_dot_product/complete_register.cpp:75->exact_dot_product/exact_dot_product.cpp:12]
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%r_V_cast = zext i21 %r_V to i22" [exact_dot_product/complete_register.cpp:126->exact_dot_product/complete_register.cpp:75->exact_dot_product/exact_dot_product.cpp:12]
ST_3 : Operation 26 [1/1] (2.22ns)   --->   "%agg_result_V_assign_s = sub i22 0, %r_V_cast" [exact_dot_product/complete_register.cpp:147->exact_dot_product/complete_register.cpp:79->exact_dot_product/exact_dot_product.cpp:12]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i5 %e2_V to i6" [exact_dot_product/complete_register.cpp:83->exact_dot_product/exact_dot_product.cpp:12]
ST_3 : Operation 28 [1/1] (1.78ns)   --->   "%op2_assign = add i6 12, %tmp_i_cast" [exact_dot_product/complete_register.cpp:84->exact_dot_product/exact_dot_product.cpp:12]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

 <State 4> : 4.15ns
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100)"
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str4) nounwind" [exact_dot_product/exact_dot_product.cpp:10]
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str4)" [exact_dot_product/exact_dot_product.cpp:10]
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind" [exact_dot_product/exact_dot_product.cpp:11]
ST_4 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node cr_m_cr_V)   --->   "%sign = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %tmp_V_2, i32 15)" [exact_dot_product/complete_register.cpp:119->exact_dot_product/complete_register.cpp:69->exact_dot_product/exact_dot_product.cpp:12]
ST_4 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node cr_m_cr_V)   --->   "%result_V = select i1 %sign, i22 %agg_result_V_assign_s, i22 %r_V_cast" [exact_dot_product/complete_register.cpp:146->exact_dot_product/complete_register.cpp:79->exact_dot_product/exact_dot_product.cpp:12]   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node cr_m_cr_V)   --->   "%shifted_V_cast = sext i22 %result_V to i65" [exact_dot_product/complete_register.cpp:83->exact_dot_product/exact_dot_product.cpp:12]
ST_4 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node cr_m_cr_V)   --->   "%tmp_i_cast_9 = zext i6 %op2_assign to i65" [exact_dot_product/complete_register.cpp:84->exact_dot_product/exact_dot_product.cpp:12]
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node cr_m_cr_V)   --->   "%r_V_1 = shl i65 %shifted_V_cast, %tmp_i_cast_9" [exact_dot_product/complete_register.cpp:84->exact_dot_product/exact_dot_product.cpp:12]   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node cr_m_cr_V)   --->   "%r_V_2_cast = sext i65 %r_V_1 to i72" [exact_dot_product/complete_register.cpp:84->exact_dot_product/exact_dot_product.cpp:12]
ST_4 : Operation 39 [1/1] (4.15ns) (out node of the LUT)   --->   "%cr_m_cr_V = add i72 %CompleteRegister_m_c, %r_V_2_cast" [exact_dot_product/complete_register.cpp:87->exact_dot_product/exact_dot_product.cpp:12]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str4, i32 %tmp)" [exact_dot_product/exact_dot_product.cpp:13]
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %1" [exact_dot_product/exact_dot_product.cpp:10]

 <State 5> : 4.06ns
ST_5 : Operation 42 [2/2] (4.06ns)   --->   "%tmp_V = call fastcc i16 @get_result(i72 %CompleteRegister_m_c)" [exact_dot_product/exact_dot_product.cpp:16]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

 <State 6> : 3.54ns
ST_6 : Operation 43 [1/2] (3.53ns)   --->   "%tmp_V = call fastcc i16 @get_result(i72 %CompleteRegister_m_c)" [exact_dot_product/exact_dot_product.cpp:16]   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 44 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %data_out_V_V, i16 %tmp_V)" [exact_dot_product/exact_dot_product.cpp:16]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

 <State 7> : 0.00ns
ST_7 : Operation 45 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i16P(i16* %data_out_V_V, i16 %tmp_V)" [exact_dot_product/exact_dot_product.cpp:16]   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_7 : Operation 46 [1/1] (0.00ns)   --->   "ret void" [exact_dot_product/exact_dot_product.cpp:17]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ data_in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ data_out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_8            (specbitsmap      ) [ 00000000]
StgValue_9            (specbitsmap      ) [ 00000000]
StgValue_10           (spectopmodule    ) [ 00000000]
StgValue_11           (specinterface    ) [ 00000000]
StgValue_12           (specinterface    ) [ 00000000]
StgValue_13           (specinterface    ) [ 00000000]
StgValue_14           (br               ) [ 01111000]
CompleteRegister_m_c  (phi              ) [ 00111110]
i                     (phi              ) [ 00100000]
exitcond              (icmp             ) [ 00111000]
i_1                   (add              ) [ 01111000]
StgValue_19           (br               ) [ 00000000]
tmp_V_2               (read             ) [ 00101000]
tmp_24                (trunc            ) [ 00000000]
e2_V                  (partselect       ) [ 00000000]
r_V                   (bitconcatenate   ) [ 00000000]
r_V_cast              (zext             ) [ 00101000]
agg_result_V_assign_s (sub              ) [ 00101000]
tmp_i_cast            (zext             ) [ 00000000]
op2_assign            (add              ) [ 00101000]
empty                 (speclooptripcount) [ 00000000]
StgValue_30           (specloopname     ) [ 00000000]
tmp                   (specregionbegin  ) [ 00000000]
StgValue_32           (specpipeline     ) [ 00000000]
sign                  (bitselect        ) [ 00000000]
result_V              (select           ) [ 00000000]
shifted_V_cast        (sext             ) [ 00000000]
tmp_i_cast_9          (zext             ) [ 00000000]
r_V_1                 (shl              ) [ 00000000]
r_V_2_cast            (sext             ) [ 00000000]
cr_m_cr_V             (add              ) [ 01111000]
empty_10              (specregionend    ) [ 00000000]
StgValue_41           (br               ) [ 01111000]
tmp_V                 (call             ) [ 00000001]
StgValue_45           (write            ) [ 00000000]
StgValue_46           (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="exact_dot_product_st"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i1.i10.i10"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="get_result"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1004" name="grp_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="16" slack="0"/>
<pin id="76" dir="0" index="1" bw="16" slack="0"/>
<pin id="77" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_2/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="0" index="2" bw="16" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_44/6 "/>
</bind>
</comp>

<comp id="87" class="1005" name="CompleteRegister_m_c_reg_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="72" slack="1"/>
<pin id="89" dir="1" index="1" bw="72" slack="1"/>
</pin_list>
<bind>
<opset="CompleteRegister_m_c (phireg) "/>
</bind>
</comp>

<comp id="91" class="1004" name="CompleteRegister_m_c_phi_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="1"/>
<pin id="93" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="94" dir="0" index="2" bw="72" slack="1"/>
<pin id="95" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="4" bw="72" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="CompleteRegister_m_c/2 "/>
</bind>
</comp>

<comp id="99" class="1005" name="i_reg_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="1"/>
<pin id="101" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="103" class="1004" name="i_phi_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="1"/>
<pin id="105" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="106" dir="0" index="2" bw="7" slack="0"/>
<pin id="107" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="108" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="grp_get_result_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="72" slack="1"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_V/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="exitcond_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="7" slack="0"/>
<pin id="119" dir="0" index="1" bw="7" slack="0"/>
<pin id="120" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="i_1_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="7" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_24_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="16" slack="0"/>
<pin id="131" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="e2_V_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="5" slack="0"/>
<pin id="135" dir="0" index="1" bw="16" slack="0"/>
<pin id="136" dir="0" index="2" bw="5" slack="0"/>
<pin id="137" dir="0" index="3" bw="5" slack="0"/>
<pin id="138" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="e2_V/3 "/>
</bind>
</comp>

<comp id="143" class="1004" name="r_V_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="21" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="10" slack="0"/>
<pin id="147" dir="0" index="3" bw="1" slack="0"/>
<pin id="148" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="r_V/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="r_V_cast_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="21" slack="0"/>
<pin id="155" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_V_cast/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="agg_result_V_assign_s_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="21" slack="0"/>
<pin id="160" dir="1" index="2" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="agg_result_V_assign_s/3 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_i_cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="5" slack="0"/>
<pin id="165" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="op2_assign_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="5" slack="0"/>
<pin id="169" dir="0" index="1" bw="5" slack="0"/>
<pin id="170" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_assign/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="sign_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="16" slack="1"/>
<pin id="176" dir="0" index="2" bw="5" slack="0"/>
<pin id="177" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="sign/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="result_V_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="0" index="1" bw="22" slack="1"/>
<pin id="183" dir="0" index="2" bw="22" slack="1"/>
<pin id="184" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_V/4 "/>
</bind>
</comp>

<comp id="186" class="1004" name="shifted_V_cast_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="22" slack="0"/>
<pin id="188" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="shifted_V_cast/4 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_i_cast_9_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="6" slack="1"/>
<pin id="192" dir="1" index="1" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast_9/4 "/>
</bind>
</comp>

<comp id="193" class="1004" name="r_V_1_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="22" slack="0"/>
<pin id="195" dir="0" index="1" bw="6" slack="0"/>
<pin id="196" dir="1" index="2" bw="65" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="r_V_1/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="r_V_2_cast_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="65" slack="0"/>
<pin id="201" dir="1" index="1" bw="72" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="r_V_2_cast/4 "/>
</bind>
</comp>

<comp id="203" class="1004" name="cr_m_cr_V_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="72" slack="2"/>
<pin id="205" dir="0" index="1" bw="65" slack="0"/>
<pin id="206" dir="1" index="2" bw="72" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cr_m_cr_V/4 "/>
</bind>
</comp>

<comp id="209" class="1005" name="exitcond_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond "/>
</bind>
</comp>

<comp id="213" class="1005" name="i_1_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="7" slack="0"/>
<pin id="215" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="218" class="1005" name="tmp_V_2_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="16" slack="1"/>
<pin id="220" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_2 "/>
</bind>
</comp>

<comp id="223" class="1005" name="r_V_cast_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="22" slack="1"/>
<pin id="225" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="r_V_cast "/>
</bind>
</comp>

<comp id="228" class="1005" name="agg_result_V_assign_s_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="22" slack="1"/>
<pin id="230" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="agg_result_V_assign_s "/>
</bind>
</comp>

<comp id="233" class="1005" name="op2_assign_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="6" slack="1"/>
<pin id="235" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="op2_assign "/>
</bind>
</comp>

<comp id="238" class="1005" name="cr_m_cr_V_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="72" slack="1"/>
<pin id="240" dir="1" index="1" bw="72" slack="1"/>
</pin_list>
<bind>
<opset="cr_m_cr_V "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_V_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="16" slack="1"/>
<pin id="245" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="78"><net_src comp="32" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="72" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="87" pin=0"/></net>

<net id="97"><net_src comp="87" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="98"><net_src comp="91" pin="4"/><net_sink comp="87" pin=0"/></net>

<net id="102"><net_src comp="26" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="99" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="110" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="115"><net_src comp="70" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="87" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="121"><net_src comp="103" pin="4"/><net_sink comp="117" pin=0"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="127"><net_src comp="103" pin="4"/><net_sink comp="123" pin=0"/></net>

<net id="128"><net_src comp="30" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="132"><net_src comp="74" pin="2"/><net_sink comp="129" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="74" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="141"><net_src comp="36" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="133" pin=3"/></net>

<net id="149"><net_src comp="40" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="42" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="151"><net_src comp="129" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="152"><net_src comp="44" pin="0"/><net_sink comp="143" pin=3"/></net>

<net id="156"><net_src comp="143" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="161"><net_src comp="46" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="162"><net_src comp="153" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="166"><net_src comp="133" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="48" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="163" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="178"><net_src comp="64" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="66" pin="0"/><net_sink comp="173" pin=2"/></net>

<net id="185"><net_src comp="173" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="189"><net_src comp="180" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="186" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="190" pin="1"/><net_sink comp="193" pin=1"/></net>

<net id="202"><net_src comp="193" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="87" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="199" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="212"><net_src comp="117" pin="2"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="123" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="221"><net_src comp="74" pin="2"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="226"><net_src comp="153" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="231"><net_src comp="157" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="180" pin=1"/></net>

<net id="236"><net_src comp="167" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="241"><net_src comp="203" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="246"><net_src comp="110" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="80" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_V_V | {7 }
 - Input state : 
	Port: exact_dot_product : data_in_V_V | {2 }
  - Chain level:
	State 1
	State 2
		exitcond : 1
		i_1 : 1
		StgValue_19 : 2
	State 3
		r_V : 1
		r_V_cast : 2
		agg_result_V_assign_s : 3
		tmp_i_cast : 1
		op2_assign : 2
	State 4
		result_V : 1
		shifted_V_cast : 2
		r_V_1 : 3
		r_V_2_cast : 4
		cr_m_cr_V : 5
		empty_10 : 1
	State 5
	State 6
		StgValue_44 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   call   |     grp_get_result_fu_110    |  1.769  |   648   |   590   |
|----------|------------------------------|---------|---------|---------|
|          |          i_1_fu_123          |    0    |    0    |    15   |
|    add   |       op2_assign_fu_167      |    0    |    0    |    15   |
|          |       cr_m_cr_V_fu_203       |    0    |    0    |    79   |
|----------|------------------------------|---------|---------|---------|
|    shl   |         r_V_1_fu_193         |    0    |    0    |    61   |
|----------|------------------------------|---------|---------|---------|
|    sub   | agg_result_V_assign_s_fu_157 |    0    |    0    |    28   |
|----------|------------------------------|---------|---------|---------|
|  select  |        result_V_fu_180       |    0    |    0    |    22   |
|----------|------------------------------|---------|---------|---------|
|   icmp   |        exitcond_fu_117       |    0    |    0    |    11   |
|----------|------------------------------|---------|---------|---------|
|   read   |        grp_read_fu_74        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |        grp_write_fu_80       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |         tmp_24_fu_129        |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|          e2_V_fu_133         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|          r_V_fu_143          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |        r_V_cast_fu_153       |    0    |    0    |    0    |
|   zext   |       tmp_i_cast_fu_163      |    0    |    0    |    0    |
|          |      tmp_i_cast_9_fu_190     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
| bitselect|          sign_fu_173         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   sext   |     shifted_V_cast_fu_186    |    0    |    0    |    0    |
|          |       r_V_2_cast_fu_199      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |  1.769  |   648   |   821   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
| CompleteRegister_m_c_reg_87 |   72   |
|agg_result_V_assign_s_reg_228|   22   |
|      cr_m_cr_V_reg_238      |   72   |
|       exitcond_reg_209      |    1   |
|         i_1_reg_213         |    7   |
|           i_reg_99          |    7   |
|      op2_assign_reg_233     |    6   |
|       r_V_cast_reg_223      |   22   |
|       tmp_V_2_reg_218       |   16   |
|        tmp_V_reg_243        |   16   |
+-----------------------------+--------+
|            Total            |   241  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|       grp_write_fu_80       |  p2  |   2  |  16  |   32   ||    9    |
| CompleteRegister_m_c_reg_87 |  p0  |   2  |  72  |   144  ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   176  ||  3.538  ||    18   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    1   |   648  |   821  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   241  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   889  |   839  |
+-----------+--------+--------+--------+
