# SIEEECure Project Outline
Check out the [Project Overview](https://inst.eecs.berkeley.edu/~eecs151/fa25/static/fpga/project) to see the specs.

**CPU Block Diagram Design** (Currently Focusing on FPGA CPU implementation)

**Encryption Block Design**

**Verilog FPGA Design**

**FPGA Implementation PCB Design**

**Verilog ASIC Design**

**ASIC Implementation PCB Design**

**Tests and Verification**

# Resources:
- [RISC-V ISA Manual](https://riscv.org/wp-content/uploads/2017/05/riscv-spec-v2.2.pdf) (Sections 2.2 - 2.6)
