Loading plugins phase: Elapsed time ==> 0s.287ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Lukas Creutzburg\Documents\GitHub\PSoC5LP-freeDSP-USB-Port\PSoC_freeDSP_USB_Port\USBFS_MIDI_PSoC3_5LP_Example.cydsn\USBFS_MIDI_PSoC3_5LP_Example.cyprj -d CY8C5868AXI-LP035 -s C:\Users\Lukas Creutzburg\Documents\GitHub\PSoC5LP-freeDSP-USB-Port\PSoC_freeDSP_USB_Port\USBFS_MIDI_PSoC3_5LP_Example.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.771ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.107ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  USBFS_MIDI_PSoC3_5LP_Example.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lukas Creutzburg\Documents\GitHub\PSoC5LP-freeDSP-USB-Port\PSoC_freeDSP_USB_Port\USBFS_MIDI_PSoC3_5LP_Example.cydsn\USBFS_MIDI_PSoC3_5LP_Example.cyprj -dcpsoc3 USBFS_MIDI_PSoC3_5LP_Example.v -verilog
======================================================================

======================================================================
Compiling:  USBFS_MIDI_PSoC3_5LP_Example.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lukas Creutzburg\Documents\GitHub\PSoC5LP-freeDSP-USB-Port\PSoC_freeDSP_USB_Port\USBFS_MIDI_PSoC3_5LP_Example.cydsn\USBFS_MIDI_PSoC3_5LP_Example.cyprj -dcpsoc3 USBFS_MIDI_PSoC3_5LP_Example.v -verilog
======================================================================

======================================================================
Compiling:  USBFS_MIDI_PSoC3_5LP_Example.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lukas Creutzburg\Documents\GitHub\PSoC5LP-freeDSP-USB-Port\PSoC_freeDSP_USB_Port\USBFS_MIDI_PSoC3_5LP_Example.cydsn\USBFS_MIDI_PSoC3_5LP_Example.cyprj -dcpsoc3 -verilog USBFS_MIDI_PSoC3_5LP_Example.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Apr 29 14:23:02 2016


======================================================================
Compiling:  USBFS_MIDI_PSoC3_5LP_Example.v
Program  :   vpp
Options  :    -yv2 -q10 USBFS_MIDI_PSoC3_5LP_Example.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Apr 29 14:23:02 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'USBFS_MIDI_PSoC3_5LP_Example.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  USBFS_MIDI_PSoC3_5LP_Example.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lukas Creutzburg\Documents\GitHub\PSoC5LP-freeDSP-USB-Port\PSoC_freeDSP_USB_Port\USBFS_MIDI_PSoC3_5LP_Example.cydsn\USBFS_MIDI_PSoC3_5LP_Example.cyprj -dcpsoc3 -verilog USBFS_MIDI_PSoC3_5LP_Example.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Apr 29 14:23:03 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Lukas Creutzburg\Documents\GitHub\PSoC5LP-freeDSP-USB-Port\PSoC_freeDSP_USB_Port\USBFS_MIDI_PSoC3_5LP_Example.cydsn\codegentemp\USBFS_MIDI_PSoC3_5LP_Example.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Users\Lukas Creutzburg\Documents\GitHub\PSoC5LP-freeDSP-USB-Port\PSoC_freeDSP_USB_Port\USBFS_MIDI_PSoC3_5LP_Example.cydsn\codegentemp\USBFS_MIDI_PSoC3_5LP_Example.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  USBFS_MIDI_PSoC3_5LP_Example.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lukas Creutzburg\Documents\GitHub\PSoC5LP-freeDSP-USB-Port\PSoC_freeDSP_USB_Port\USBFS_MIDI_PSoC3_5LP_Example.cydsn\USBFS_MIDI_PSoC3_5LP_Example.cyprj -dcpsoc3 -verilog USBFS_MIDI_PSoC3_5LP_Example.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Apr 29 14:23:03 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Lukas Creutzburg\Documents\GitHub\PSoC5LP-freeDSP-USB-Port\PSoC_freeDSP_USB_Port\USBFS_MIDI_PSoC3_5LP_Example.cydsn\codegentemp\USBFS_MIDI_PSoC3_5LP_Example.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Users\Lukas Creutzburg\Documents\GitHub\PSoC5LP-freeDSP-USB-Port\PSoC_freeDSP_USB_Port\USBFS_MIDI_PSoC3_5LP_Example.cydsn\codegentemp\USBFS_MIDI_PSoC3_5LP_Example.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\MIDI1_UART:BUART:reset_sr\
	\MIDI1_UART:BUART:rx_bitclk_pre16x\
	\MIDI1_UART:BUART:rx_count7_bit8_wire\
	Net_677
	\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_0\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_1\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_1\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:lt_0\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:gt_0\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:lti_0\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:gti_0\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:albi_0\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:agbi_0\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:xeq\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:xlt\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:xlte\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:xgt\
	\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:xgte\
	\MIDI1_UART:BUART:sRX:MODULE_2:lt\
	\MIDI1_UART:BUART:sRX:MODULE_2:eq\
	\MIDI1_UART:BUART:sRX:MODULE_2:gt\
	\MIDI1_UART:BUART:sRX:MODULE_2:gte\
	\MIDI1_UART:BUART:sRX:MODULE_2:lte\
	\MIDI2_UART:BUART:reset_sr\
	\MIDI2_UART:BUART:rx_bitclk_pre16x\
	\MIDI2_UART:BUART:rx_count7_bit8_wire\
	Net_688
	\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_0\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_1\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_1\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:lt_0\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:gt_0\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:lti_0\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:gti_0\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:albi_0\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:agbi_0\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:xeq\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:xlt\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:xlte\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:xgt\
	\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:xgte\
	\MIDI2_UART:BUART:sRX:MODULE_4:lt\
	\MIDI2_UART:BUART:sRX:MODULE_4:eq\
	\MIDI2_UART:BUART:sRX:MODULE_4:gt\
	\MIDI2_UART:BUART:sRX:MODULE_4:gte\
	\MIDI2_UART:BUART:sRX:MODULE_4:lte\
	\USB:dma_complete_0\
	\USB:Net_1922\
	\USB:dma_complete_1\
	\USB:Net_1921\
	\USB:dma_complete_2\
	\USB:Net_1920\
	\USB:dma_complete_3\
	\USB:Net_1919\
	\USB:dma_complete_4\
	\USB:Net_1918\
	\USB:dma_complete_5\
	\USB:Net_1917\
	\USB:dma_complete_6\
	\USB:Net_1916\
	\USB:dma_complete_7\
	\USB:Net_1915\


Deleted 62 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SW2_net_0
Aliasing tmpOE__SW1_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__MIDI_PWR_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_OutB_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_InB_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_OutA_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__LED_InA_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__MIDI_OUT1_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__MIDI_IN1_net_0 to tmpOE__SW2_net_0
Aliasing \MIDI1_UART:BUART:tx_hd_send_break\ to zero
Aliasing \MIDI1_UART:BUART:HalfDuplexSend\ to zero
Aliasing \MIDI1_UART:BUART:FinalParityType_1\ to zero
Aliasing \MIDI1_UART:BUART:FinalParityType_0\ to zero
Aliasing \MIDI1_UART:BUART:FinalAddrMode_2\ to zero
Aliasing \MIDI1_UART:BUART:FinalAddrMode_1\ to zero
Aliasing \MIDI1_UART:BUART:FinalAddrMode_0\ to zero
Aliasing \MIDI1_UART:BUART:tx_ctrl_mark\ to zero
Aliasing \MIDI1_UART:BUART:tx_status_6\ to zero
Aliasing \MIDI1_UART:BUART:tx_status_5\ to zero
Aliasing \MIDI1_UART:BUART:tx_status_4\ to zero
Aliasing \MIDI1_UART:BUART:rx_status_1\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newa_6\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newa_5\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newa_4\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_6\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_5\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_4\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_3\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_2\ to tmpOE__SW2_net_0
Aliasing \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_1\ to tmpOE__SW2_net_0
Aliasing \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_0\ to zero
Aliasing \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__SW2_net_0
Aliasing tmpOE__MIDI_OUT2_net_0 to tmpOE__SW2_net_0
Aliasing tmpOE__MIDI_IN2_net_0 to tmpOE__SW2_net_0
Aliasing \MIDI2_UART:Net_61\ to \MIDI1_UART:Net_61\
Aliasing \MIDI2_UART:BUART:tx_hd_send_break\ to zero
Aliasing \MIDI2_UART:BUART:HalfDuplexSend\ to zero
Aliasing \MIDI2_UART:BUART:FinalParityType_1\ to zero
Aliasing \MIDI2_UART:BUART:FinalParityType_0\ to zero
Aliasing \MIDI2_UART:BUART:FinalAddrMode_2\ to zero
Aliasing \MIDI2_UART:BUART:FinalAddrMode_1\ to zero
Aliasing \MIDI2_UART:BUART:FinalAddrMode_0\ to zero
Aliasing \MIDI2_UART:BUART:tx_ctrl_mark\ to zero
Aliasing \MIDI2_UART:BUART:tx_status_6\ to zero
Aliasing \MIDI2_UART:BUART:tx_status_5\ to zero
Aliasing \MIDI2_UART:BUART:tx_status_4\ to zero
Aliasing \MIDI2_UART:BUART:rx_status_1\ to zero
Aliasing \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newa_6\ to zero
Aliasing \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newa_5\ to zero
Aliasing \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newa_4\ to zero
Aliasing \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_6\ to zero
Aliasing \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_5\ to zero
Aliasing \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_4\ to zero
Aliasing \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_3\ to zero
Aliasing \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_2\ to tmpOE__SW2_net_0
Aliasing \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_1\ to tmpOE__SW2_net_0
Aliasing \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\ to tmpOE__SW2_net_0
Aliasing \USB:tmpOE__Dm_net_0\ to tmpOE__SW2_net_0
Aliasing \USB:tmpOE__Dp_net_0\ to tmpOE__SW2_net_0
Aliasing \MIDI1_UART:BUART:reset_reg\\D\ to zero
Aliasing Net_678D to zero
Aliasing \MIDI1_UART:BUART:rx_break_status\\D\ to zero
Aliasing \MIDI2_UART:BUART:reset_reg\\D\ to zero
Aliasing Net_689D to zero
Aliasing \MIDI2_UART:BUART:rx_break_status\\D\ to zero
Removing Lhs of wire one[7] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__SW1_net_0[12] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__MIDI_PWR_net_0[23] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__LED_OutB_net_0[30] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__LED_InB_net_0[37] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__LED_OutA_net_0[44] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__LED_InA_net_0[51] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__MIDI_OUT1_net_0[58] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__MIDI_IN1_net_0[65] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_680[72] = \MIDI1_UART:BUART:tx_interrupt_out\[91]
Removing Rhs of wire Net_681[74] = \MIDI1_UART:BUART:rx_interrupt_out\[92]
Removing Lhs of wire \MIDI1_UART:Net_61\[75] = Net_355[76]
Removing Lhs of wire \MIDI1_UART:BUART:tx_hd_send_break\[80] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:HalfDuplexSend\[81] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:FinalParityType_1\[82] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:FinalParityType_0\[83] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:FinalAddrMode_2\[84] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:FinalAddrMode_1\[85] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:FinalAddrMode_0\[86] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:tx_ctrl_mark\[87] = zero[2]
Removing Rhs of wire \MIDI1_UART:BUART:tx_bitclk_enable_pre\[96] = \MIDI1_UART:BUART:tx_bitclk_dp\[132]
Removing Lhs of wire \MIDI1_UART:BUART:tx_counter_tc\[142] = \MIDI1_UART:BUART:tx_counter_dp\[133]
Removing Lhs of wire \MIDI1_UART:BUART:tx_status_6\[143] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:tx_status_5\[144] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:tx_status_4\[145] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:tx_status_1\[147] = \MIDI1_UART:BUART:tx_fifo_empty\[110]
Removing Lhs of wire \MIDI1_UART:BUART:tx_status_3\[149] = \MIDI1_UART:BUART:tx_fifo_notfull\[109]
Removing Lhs of wire \MIDI1_UART:BUART:rx_postpoll\[163] = Net_675[66]
Removing Lhs of wire \MIDI1_UART:BUART:rx_status_1\[214] = zero[2]
Removing Rhs of wire \MIDI1_UART:BUART:rx_status_2\[215] = \MIDI1_UART:BUART:rx_parity_error_status\[216]
Removing Rhs of wire \MIDI1_UART:BUART:rx_status_3\[217] = \MIDI1_UART:BUART:rx_stop_bit_error\[218]
Removing Lhs of wire cmp_vv_vv_MODGEN_1[228] = \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_0\[277]
Removing Lhs of wire cmp_vv_vv_MODGEN_2[232] = \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:xneq\[299]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newa_6\[233] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newa_5\[234] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newa_4\[235] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newa_3\[236] = MODIN1_6[237]
Removing Rhs of wire MODIN1_6[237] = \MIDI1_UART:BUART:rx_count_6\[204]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newa_2\[238] = MODIN1_5[239]
Removing Rhs of wire MODIN1_5[239] = \MIDI1_UART:BUART:rx_count_5\[205]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newa_1\[240] = MODIN1_4[241]
Removing Rhs of wire MODIN1_4[241] = \MIDI1_UART:BUART:rx_count_4\[206]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newa_0\[242] = MODIN1_3[243]
Removing Rhs of wire MODIN1_3[243] = \MIDI1_UART:BUART:rx_count_3\[207]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_6\[244] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_5\[245] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_4\[246] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_3\[247] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_2\[248] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_1\[249] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:newb_0\[250] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:dataa_6\[251] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:dataa_5\[252] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:dataa_4\[253] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:dataa_3\[254] = MODIN1_6[237]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:dataa_2\[255] = MODIN1_5[239]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:dataa_1\[256] = MODIN1_4[241]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:dataa_0\[257] = MODIN1_3[243]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:datab_6\[258] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:datab_5\[259] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:datab_4\[260] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:datab_3\[261] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:datab_2\[262] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:datab_1\[263] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:datab_0\[264] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:newa_0\[279] = Net_675[66]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:newb_0\[280] = \MIDI1_UART:BUART:rx_parity_bit\[231]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:dataa_0\[281] = Net_675[66]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:datab_0\[282] = \MIDI1_UART:BUART:rx_parity_bit\[231]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:a_0\[283] = Net_675[66]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:b_0\[284] = \MIDI1_UART:BUART:rx_parity_bit\[231]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_0\[286] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:eq_0\[287] = \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[285]
Removing Lhs of wire \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:eqi_0\[288] = \MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\[285]
Removing Lhs of wire tmpOE__MIDI_OUT2_net_0[310] = tmpOE__SW2_net_0[1]
Removing Lhs of wire tmpOE__MIDI_IN2_net_0[317] = tmpOE__SW2_net_0[1]
Removing Rhs of wire Net_691[324] = \MIDI2_UART:BUART:tx_interrupt_out\[342]
Removing Rhs of wire Net_692[326] = \MIDI2_UART:BUART:rx_interrupt_out\[343]
Removing Lhs of wire \MIDI2_UART:Net_61\[327] = Net_355[76]
Removing Lhs of wire \MIDI2_UART:BUART:tx_hd_send_break\[331] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:HalfDuplexSend\[332] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:FinalParityType_1\[333] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:FinalParityType_0\[334] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:FinalAddrMode_2\[335] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:FinalAddrMode_1\[336] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:FinalAddrMode_0\[337] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:tx_ctrl_mark\[338] = zero[2]
Removing Rhs of wire \MIDI2_UART:BUART:tx_bitclk_enable_pre\[347] = \MIDI2_UART:BUART:tx_bitclk_dp\[383]
Removing Lhs of wire \MIDI2_UART:BUART:tx_counter_tc\[393] = \MIDI2_UART:BUART:tx_counter_dp\[384]
Removing Lhs of wire \MIDI2_UART:BUART:tx_status_6\[394] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:tx_status_5\[395] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:tx_status_4\[396] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:tx_status_1\[398] = \MIDI2_UART:BUART:tx_fifo_empty\[361]
Removing Lhs of wire \MIDI2_UART:BUART:tx_status_3\[400] = \MIDI2_UART:BUART:tx_fifo_notfull\[360]
Removing Lhs of wire \MIDI2_UART:BUART:rx_postpoll\[414] = Net_686[318]
Removing Lhs of wire \MIDI2_UART:BUART:rx_status_1\[465] = zero[2]
Removing Rhs of wire \MIDI2_UART:BUART:rx_status_2\[466] = \MIDI2_UART:BUART:rx_parity_error_status\[467]
Removing Rhs of wire \MIDI2_UART:BUART:rx_status_3\[468] = \MIDI2_UART:BUART:rx_stop_bit_error\[469]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:cmp_vv_vv_MODGEN_3\[479] = \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_0\[528]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:cmp_vv_vv_MODGEN_4\[483] = \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:xneq\[550]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newa_6\[484] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newa_5\[485] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newa_4\[486] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newa_3\[487] = \MIDI2_UART:BUART:sRX:MODIN2_6\[488]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODIN2_6\[488] = \MIDI2_UART:BUART:rx_count_6\[455]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newa_2\[489] = \MIDI2_UART:BUART:sRX:MODIN2_5\[490]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODIN2_5\[490] = \MIDI2_UART:BUART:rx_count_5\[456]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newa_1\[491] = \MIDI2_UART:BUART:sRX:MODIN2_4\[492]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODIN2_4\[492] = \MIDI2_UART:BUART:rx_count_4\[457]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newa_0\[493] = \MIDI2_UART:BUART:sRX:MODIN2_3\[494]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODIN2_3\[494] = \MIDI2_UART:BUART:rx_count_3\[458]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_6\[495] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_5\[496] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_4\[497] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_3\[498] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_2\[499] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_1\[500] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:newb_0\[501] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:dataa_6\[502] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:dataa_5\[503] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:dataa_4\[504] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:dataa_3\[505] = \MIDI2_UART:BUART:rx_count_6\[455]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:dataa_2\[506] = \MIDI2_UART:BUART:rx_count_5\[456]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:dataa_1\[507] = \MIDI2_UART:BUART:rx_count_4\[457]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:dataa_0\[508] = \MIDI2_UART:BUART:rx_count_3\[458]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:datab_6\[509] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:datab_5\[510] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:datab_4\[511] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:datab_3\[512] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:datab_2\[513] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:datab_1\[514] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:datab_0\[515] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:newa_0\[530] = Net_686[318]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:newb_0\[531] = \MIDI2_UART:BUART:rx_parity_bit\[482]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:dataa_0\[532] = Net_686[318]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:datab_0\[533] = \MIDI2_UART:BUART:rx_parity_bit\[482]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:a_0\[534] = Net_686[318]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:b_0\[535] = \MIDI2_UART:BUART:rx_parity_bit\[482]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_0\[537] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:eq_0\[538] = \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\[536]
Removing Lhs of wire \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:eqi_0\[539] = \MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\[536]
Removing Lhs of wire \USB:tmpOE__Dm_net_0\[564] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \USB:tmpOE__Dp_net_0\[571] = tmpOE__SW2_net_0[1]
Removing Lhs of wire \MIDI1_UART:BUART:reset_reg\\D\[690] = zero[2]
Removing Lhs of wire Net_678D[695] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:rx_bitclk\\D\[705] = \MIDI1_UART:BUART:rx_bitclk_pre\[198]
Removing Lhs of wire \MIDI1_UART:BUART:rx_parity_error_pre\\D\[712] = \MIDI1_UART:BUART:rx_parity_error_pre\[226]
Removing Lhs of wire \MIDI1_UART:BUART:rx_break_status\\D\[713] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:reset_reg\\D\[717] = zero[2]
Removing Lhs of wire Net_689D[722] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:rx_bitclk\\D\[732] = \MIDI2_UART:BUART:rx_bitclk_pre\[449]
Removing Lhs of wire \MIDI2_UART:BUART:rx_parity_error_pre\\D\[739] = \MIDI2_UART:BUART:rx_parity_error_pre\[477]
Removing Lhs of wire \MIDI2_UART:BUART:rx_break_status\\D\[740] = zero[2]

------------------------------------------------------
Aliased 0 equations, 153 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SW2_net_0' (cost = 0):
tmpOE__SW2_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'Net_671' (cost = 0):
Net_671 <= (not \MIDI2_UART:BUART:txn\);

Note:  Expanding virtual equation for 'Net_673' (cost = 0):
Net_673 <= (not \MIDI1_UART:BUART:txn\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:rx_addressmatch\' (cost = 0):
\MIDI1_UART:BUART:rx_addressmatch\ <= (\MIDI1_UART:BUART:rx_addressmatch2\
	OR \MIDI1_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:rx_bitclk_pre\' (cost = 0):
\MIDI1_UART:BUART:rx_bitclk_pre\ <= ((not \MIDI1_UART:BUART:rx_count_2\ and not \MIDI1_UART:BUART:rx_count_1\ and not \MIDI1_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_6\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_6\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_5\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_5\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_4\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_4\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_3\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_3\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_3\ <= (MODIN1_6);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_2\' (cost = 1):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_2\ <= ((not MODIN1_6 and not MODIN1_5));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_2\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_2\ <= (MODIN1_6);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_1\' (cost = 2):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_1\ <= ((not MODIN1_6 and not MODIN1_4)
	OR (not MODIN1_6 and not MODIN1_5));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_1\' (cost = 0):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:gta_1\ <= (MODIN1_6);

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_0\' (cost = 8):
\MIDI1_UART:BUART:sRX:MODULE_1:g2:a0:lta_0\ <= ((not MODIN1_6 and not MODIN1_4)
	OR (not MODIN1_6 and not MODIN1_5));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_675 and not \MIDI1_UART:BUART:rx_parity_bit\)
	OR (Net_675 and \MIDI1_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:gx:u0:aeqb_1\ <= ((not Net_675 and not \MIDI1_UART:BUART:rx_parity_bit\)
	OR (Net_675 and \MIDI1_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:rx_addressmatch\' (cost = 0):
\MIDI2_UART:BUART:rx_addressmatch\ <= (\MIDI2_UART:BUART:rx_addressmatch2\
	OR \MIDI2_UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:rx_bitclk_pre\' (cost = 0):
\MIDI2_UART:BUART:rx_bitclk_pre\ <= ((not \MIDI2_UART:BUART:rx_count_2\ and not \MIDI2_UART:BUART:rx_count_1\ and not \MIDI2_UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_6\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_6\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_5\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_5\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_4\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_4\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_3\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_3\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_3\ <= (\MIDI2_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_2\' (cost = 1):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_2\ <= ((not \MIDI2_UART:BUART:rx_count_6\ and not \MIDI2_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_2\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_2\ <= (\MIDI2_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_1\' (cost = 2):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_1\ <= ((not \MIDI2_UART:BUART:rx_count_6\ and not \MIDI2_UART:BUART:rx_count_4\)
	OR (not \MIDI2_UART:BUART:rx_count_6\ and not \MIDI2_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_1\' (cost = 0):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:gta_1\ <= (\MIDI2_UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_0\' (cost = 8):
\MIDI2_UART:BUART:sRX:MODULE_3:g2:a0:lta_0\ <= ((not \MIDI2_UART:BUART:rx_count_6\ and not \MIDI2_UART:BUART:rx_count_4\)
	OR (not \MIDI2_UART:BUART:rx_count_6\ and not \MIDI2_UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_686 and not \MIDI2_UART:BUART:rx_parity_bit\)
	OR (Net_686 and \MIDI2_UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:gx:u0:aeqb_1\ <= ((not Net_686 and not \MIDI2_UART:BUART:rx_parity_bit\)
	OR (Net_686 and \MIDI2_UART:BUART:rx_parity_bit\));


Substituting virtuals - pass 2:


----------------------------------------------------------
Circuit simplification results:

	Expanded 38 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \MIDI1_UART:BUART:rx_status_0\ to zero
Aliasing \MIDI1_UART:BUART:rx_status_6\ to zero
Aliasing \MIDI2_UART:BUART:rx_status_0\ to zero
Aliasing \MIDI2_UART:BUART:rx_status_6\ to zero
Aliasing \MIDI1_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \MIDI1_UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \MIDI1_UART:BUART:rx_addr_match_status\\D\ to zero
Aliasing \MIDI2_UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \MIDI2_UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \MIDI2_UART:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire Net_672[18] = \MIDI2_UART:BUART:txn\[341]
Removing Rhs of wire Net_674[20] = \MIDI1_UART:BUART:txn\[90]
Removing Rhs of wire \MIDI1_UART:BUART:rx_bitclk_enable\[162] = \MIDI1_UART:BUART:rx_bitclk\[210]
Removing Lhs of wire \MIDI1_UART:BUART:rx_status_0\[212] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:rx_status_6\[221] = zero[2]
Removing Rhs of wire \MIDI2_UART:BUART:rx_bitclk_enable\[413] = \MIDI2_UART:BUART:rx_bitclk\[461]
Removing Lhs of wire \MIDI2_UART:BUART:rx_status_0\[463] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:rx_status_6\[472] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:tx_ctrl_mark_last\\D\[697] = \MIDI1_UART:BUART:tx_ctrl_mark_last\[153]
Removing Lhs of wire \MIDI1_UART:BUART:rx_markspace_status\\D\[707] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:rx_parity_error_status\\D\[708] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:rx_addr_match_status\\D\[710] = zero[2]
Removing Lhs of wire \MIDI1_UART:BUART:rx_markspace_pre\\D\[711] = \MIDI1_UART:BUART:rx_markspace_pre\[225]
Removing Lhs of wire \MIDI2_UART:BUART:tx_ctrl_mark_last\\D\[724] = \MIDI2_UART:BUART:tx_ctrl_mark_last\[404]
Removing Lhs of wire \MIDI2_UART:BUART:rx_markspace_status\\D\[734] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:rx_parity_error_status\\D\[735] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:rx_addr_match_status\\D\[737] = zero[2]
Removing Lhs of wire \MIDI2_UART:BUART:rx_markspace_pre\\D\[738] = \MIDI2_UART:BUART:rx_markspace_pre\[476]

------------------------------------------------------
Aliased 0 equations, 18 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\MIDI1_UART:BUART:sRX:MODULE_2:g1:a0:xneq\ <= ((not \MIDI1_UART:BUART:rx_parity_bit\ and Net_675)
	OR (not Net_675 and \MIDI1_UART:BUART:rx_parity_bit\));

Note:  Deleted unused equation:
\MIDI2_UART:BUART:sRX:MODULE_4:g1:a0:xneq\ <= ((not \MIDI2_UART:BUART:rx_parity_bit\ and Net_686)
	OR (not Net_686 and \MIDI2_UART:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Lukas Creutzburg\Documents\GitHub\PSoC5LP-freeDSP-USB-Port\PSoC_freeDSP_USB_Port\USBFS_MIDI_PSoC3_5LP_Example.cydsn\USBFS_MIDI_PSoC3_5LP_Example.cyprj" -dcpsoc3 USBFS_MIDI_PSoC3_5LP_Example.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.023ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.7343, Family: PSoC3, Started at: Friday, 29 April 2016 14:23:04
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Lukas Creutzburg\Documents\GitHub\PSoC5LP-freeDSP-USB-Port\PSoC_freeDSP_USB_Port\USBFS_MIDI_PSoC3_5LP_Example.cydsn\USBFS_MIDI_PSoC3_5LP_Example.cyprj -d CY8C5868AXI-LP035 USBFS_MIDI_PSoC3_5LP_Example.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.027ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \MIDI1_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_678 from registered to combinatorial
    Converted constant MacroCell: \MIDI1_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \MIDI1_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \MIDI1_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \MIDI1_UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \MIDI2_UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: Net_689 from registered to combinatorial
    Converted constant MacroCell: \MIDI2_UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \MIDI2_UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \MIDI2_UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \MIDI2_UART:BUART:rx_break_status\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_355
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \MIDI1_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \MIDI2_UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>
ADD: pft.M0040: information: The following 2 pin(s) will be assigned a location by the fitter: \USB:Dm(0)\, \USB:Dp(0)\


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \MIDI2_UART:BUART:rx_parity_bit\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI2_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI2_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \MIDI2_UART:BUART:rx_address_detected\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI2_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI2_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \MIDI2_UART:BUART:rx_parity_error_pre\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI2_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI2_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \MIDI2_UART:BUART:rx_markspace_pre\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI2_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI2_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \MIDI2_UART:BUART:rx_state_1\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI2_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI2_UART:BUART:rx_state_1\ (fanout=8)

    Removing \MIDI2_UART:BUART:tx_parity_bit\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI2_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI2_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \MIDI2_UART:BUART:tx_mark\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI2_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI2_UART:BUART:tx_mark\ (fanout=0)

    Removing \MIDI2_UART:BUART:tx_ctrl_mark_last\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI2_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI2_UART:BUART:tx_ctrl_mark_last\ (fanout=0)

    Removing \MIDI1_UART:BUART:rx_parity_bit\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \MIDI1_UART:BUART:rx_address_detected\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:rx_address_detected\ (fanout=0)

    Removing \MIDI1_UART:BUART:rx_parity_error_pre\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \MIDI1_UART:BUART:rx_markspace_pre\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \MIDI1_UART:BUART:rx_state_1\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:rx_state_1\ (fanout=8)

    Removing \MIDI1_UART:BUART:tx_parity_bit\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \MIDI1_UART:BUART:tx_mark\, Duplicate of \MIDI1_UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\MIDI1_UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SW2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW2(0)__PA ,
            annotation => Net_364 ,
            pad => SW2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1(0)__PA ,
            annotation => Net_365 ,
            pad => SW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MIDI_PWR(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MIDI_PWR(0)__PA ,
            annotation => Net_459 ,
            pad => MIDI_PWR(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_OutB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_OutB(0)__PA ,
            annotation => Net_352 ,
            pad => LED_OutB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_InB(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_InB(0)__PA ,
            annotation => Net_349 ,
            pad => LED_InB(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_OutA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_OutA(0)__PA ,
            annotation => Net_346 ,
            pad => LED_OutA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_InA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_InA(0)__PA ,
            annotation => Net_2671 ,
            pad => LED_InA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MIDI_OUT1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MIDI_OUT1(0)__PA ,
            input => Net_674 ,
            annotation => Net_492 ,
            pad => MIDI_OUT1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MIDI_IN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MIDI_IN1(0)__PA ,
            fb => Net_675 ,
            annotation => Net_583 ,
            pad => MIDI_IN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MIDI_OUT2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MIDI_OUT2(0)__PA ,
            input => Net_672 ,
            annotation => Net_493 ,
            pad => MIDI_OUT2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MIDI_IN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MIDI_IN2(0)__PA ,
            fb => Net_686 ,
            annotation => Net_582 ,
            pad => MIDI_IN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \USB:Dm(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_MINUS
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dm(0)\__PA ,
            analog_term => \USB:Net_597\ ,
            pad => \USB:Dm(0)_PAD\ );

    Pin : Name = \USB:Dp(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: True
            Interrupt mode: FALLING
            Drive mode: HI_Z_ANALOG
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: USB_D_PLUS
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \USB:Dp(0)\__PA ,
            analog_term => \USB:Net_1000\ ,
            pad => \USB:Dp(0)_PAD\ );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\MIDI1_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\
            + !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\
        );
        Output = \MIDI1_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_fifo_empty\ * 
              \MIDI1_UART:BUART:tx_state_2\
        );
        Output = \MIDI1_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_fifo_notfull\
        );
        Output = \MIDI1_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\
        );
        Output = \MIDI1_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI1_UART:BUART:rx_load_fifo\ * 
              \MIDI1_UART:BUART:rx_fifofull\
        );
        Output = \MIDI1_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI1_UART:BUART:rx_fifonotempty\ * 
              \MIDI1_UART:BUART:rx_state_stop1_reg\
        );
        Output = \MIDI1_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\
            + !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_state_2\
        );
        Output = \MIDI2_UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI2_UART:BUART:tx_fifo_empty\ * 
              \MIDI2_UART:BUART:tx_state_2\
        );
        Output = \MIDI2_UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:tx_fifo_notfull\
        );
        Output = \MIDI2_UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\
        );
        Output = \MIDI2_UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI2_UART:BUART:rx_load_fifo\ * 
              \MIDI2_UART:BUART:rx_fifofull\
        );
        Output = \MIDI2_UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI2_UART:BUART:rx_fifonotempty\ * 
              \MIDI2_UART:BUART:rx_state_stop1_reg\
        );
        Output = \MIDI2_UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_674, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_674 * \MIDI1_UART:BUART:tx_state_1\ * 
              !\MIDI1_UART:BUART:tx_bitclk\
            + Net_674 * \MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_shift_out\ * 
              !\MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * !\MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_shift_out\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * 
              !\MIDI1_UART:BUART:tx_counter_dp\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = Net_674 (fanout=2)

    MacroCell: Name=\MIDI1_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_counter_dp\ * \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_0\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\MIDI1_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              !\MIDI1_UART:BUART:tx_fifo_empty\
            + !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_fifo_empty\ * 
              !\MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_fifo_empty\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_0\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\MIDI1_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_counter_dp\ * \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\MIDI1_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \MIDI1_UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\MIDI1_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:tx_ctrl_mark_last\ (fanout=16)

    MacroCell: Name=\MIDI1_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              !\MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\ * 
              !Net_675_SYNCOUT
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_5
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \MIDI1_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\MIDI1_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * !\MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_5
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \MIDI1_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\MIDI1_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_5
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \MIDI1_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\MIDI1_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * \MIDI1_UART:BUART:rx_last\ * 
              !Net_675_SYNCOUT
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_5
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \MIDI1_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\MIDI1_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:rx_count_2\ * !\MIDI1_UART:BUART:rx_count_1\ * 
              !\MIDI1_UART:BUART:rx_count_0\
        );
        Output = \MIDI1_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\MIDI1_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * \MIDI1_UART:BUART:rx_state_3\ * 
              \MIDI1_UART:BUART:rx_state_2\
        );
        Output = \MIDI1_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\ * 
              !Net_675_SYNCOUT
        );
        Output = \MIDI1_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\MIDI1_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_675_SYNCOUT
        );
        Output = \MIDI1_UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=Net_672, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_672 * \MIDI2_UART:BUART:tx_state_1\ * 
              !\MIDI2_UART:BUART:tx_bitclk\
            + Net_672 * \MIDI2_UART:BUART:tx_state_2\
            + !\MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_shift_out\ * 
              !\MIDI2_UART:BUART:tx_state_2\
            + !\MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_state_2\ * !\MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_shift_out\ * 
              !\MIDI2_UART:BUART:tx_state_2\ * 
              !\MIDI2_UART:BUART:tx_counter_dp\ * 
              \MIDI2_UART:BUART:tx_bitclk\
        );
        Output = Net_672 (fanout=2)

    MacroCell: Name=\MIDI2_UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI2_UART:BUART:tx_state_2\
            + \MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_2\ * 
              \MIDI2_UART:BUART:tx_counter_dp\ * \MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:tx_state_0\ * !\MIDI2_UART:BUART:tx_state_2\ * 
              \MIDI2_UART:BUART:tx_bitclk\
        );
        Output = \MIDI2_UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\MIDI2_UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\ * 
              !\MIDI2_UART:BUART:tx_fifo_empty\
            + !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_fifo_empty\ * 
              !\MIDI2_UART:BUART:tx_state_2\
            + \MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI2_UART:BUART:tx_fifo_empty\ * 
              \MIDI2_UART:BUART:tx_state_2\
            + \MIDI2_UART:BUART:tx_state_0\ * !\MIDI2_UART:BUART:tx_state_2\ * 
              \MIDI2_UART:BUART:tx_bitclk\
        );
        Output = \MIDI2_UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\MIDI2_UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI2_UART:BUART:tx_state_2\
            + \MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI2_UART:BUART:tx_state_2\
            + \MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_state_2\ * \MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_2\ * 
              \MIDI2_UART:BUART:tx_counter_dp\ * \MIDI2_UART:BUART:tx_bitclk\
        );
        Output = \MIDI2_UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\MIDI2_UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_state_2\
            + !\MIDI2_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \MIDI2_UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\MIDI2_UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              !\MIDI2_UART:BUART:rx_state_3\ * \MIDI2_UART:BUART:rx_state_2\ * 
              !Net_686_SYNCOUT
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_4\
        );
        Output = \MIDI2_UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\MIDI2_UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_3\ * !\MIDI2_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_4\
        );
        Output = \MIDI2_UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\MIDI2_UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_3\ * \MIDI2_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_4\
        );
        Output = \MIDI2_UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\MIDI2_UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_3\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * \MIDI2_UART:BUART:rx_last\ * 
              !Net_686_SYNCOUT
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_4\
        );
        Output = \MIDI2_UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\MIDI2_UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:rx_count_2\ * !\MIDI2_UART:BUART:rx_count_1\ * 
              !\MIDI2_UART:BUART:rx_count_0\
        );
        Output = \MIDI2_UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\MIDI2_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * \MIDI2_UART:BUART:rx_state_3\ * 
              \MIDI2_UART:BUART:rx_state_2\
        );
        Output = \MIDI2_UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_3\ * \MIDI2_UART:BUART:rx_state_2\ * 
              !Net_686_SYNCOUT
        );
        Output = \MIDI2_UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\MIDI2_UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_686_SYNCOUT
        );
        Output = \MIDI2_UART:BUART:rx_last\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\MIDI1_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_355 ,
            cs_addr_2 => \MIDI1_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \MIDI1_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \MIDI1_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \MIDI1_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \MIDI1_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_355 ,
            cs_addr_0 => \MIDI1_UART:BUART:counter_load_not\ ,
            ce0_reg => \MIDI1_UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \MIDI1_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MIDI1_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_355 ,
            cs_addr_2 => \MIDI1_UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \MIDI1_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \MIDI1_UART:BUART:rx_bitclk_enable\ ,
            route_si => Net_675_SYNCOUT ,
            f0_load => \MIDI1_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \MIDI1_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \MIDI1_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MIDI2_UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_355 ,
            cs_addr_2 => \MIDI2_UART:BUART:tx_state_1\ ,
            cs_addr_1 => \MIDI2_UART:BUART:tx_state_0\ ,
            cs_addr_0 => \MIDI2_UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \MIDI2_UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \MIDI2_UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \MIDI2_UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_355 ,
            cs_addr_0 => \MIDI2_UART:BUART:counter_load_not\ ,
            ce0_reg => \MIDI2_UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \MIDI2_UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\MIDI2_UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_355 ,
            cs_addr_2 => \MIDI1_UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \MIDI2_UART:BUART:rx_state_0\ ,
            cs_addr_0 => \MIDI2_UART:BUART:rx_bitclk_enable\ ,
            route_si => Net_686_SYNCOUT ,
            f0_load => \MIDI2_UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \MIDI2_UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \MIDI2_UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\MIDI1_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_355 ,
            status_3 => \MIDI1_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \MIDI1_UART:BUART:tx_status_2\ ,
            status_1 => \MIDI1_UART:BUART:tx_fifo_empty\ ,
            status_0 => \MIDI1_UART:BUART:tx_status_0\ ,
            interrupt => Net_680 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\MIDI1_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_355 ,
            status_5 => \MIDI1_UART:BUART:rx_status_5\ ,
            status_4 => \MIDI1_UART:BUART:rx_status_4\ ,
            status_3 => \MIDI1_UART:BUART:rx_status_3\ ,
            interrupt => Net_681 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\MIDI2_UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_355 ,
            status_3 => \MIDI2_UART:BUART:tx_fifo_notfull\ ,
            status_2 => \MIDI2_UART:BUART:tx_status_2\ ,
            status_1 => \MIDI2_UART:BUART:tx_fifo_empty\ ,
            status_0 => \MIDI2_UART:BUART:tx_status_0\ ,
            interrupt => Net_691 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\MIDI2_UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_355 ,
            status_5 => \MIDI2_UART:BUART:rx_status_5\ ,
            status_4 => \MIDI2_UART:BUART:rx_status_4\ ,
            status_3 => \MIDI2_UART:BUART:rx_status_3\ ,
            interrupt => Net_692 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =MIDI_IN2(0)_SYNC
        PORT MAP (
            in => Net_686 ,
            out => Net_686_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =MIDI_IN1(0)_SYNC
        PORT MAP (
            in => Net_675 ,
            out => Net_675_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\MIDI1_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_355 ,
            load => \MIDI1_UART:BUART:rx_counter_load\ ,
            count_6 => MODIN1_6 ,
            count_5 => MODIN1_5 ,
            count_4 => MODIN1_4 ,
            count_3 => MODIN1_3 ,
            count_2 => \MIDI1_UART:BUART:rx_count_2\ ,
            count_1 => \MIDI1_UART:BUART:rx_count_1\ ,
            count_0 => \MIDI1_UART:BUART:rx_count_0\ ,
            tc => \MIDI1_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\MIDI2_UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_355 ,
            load => \MIDI2_UART:BUART:rx_counter_load\ ,
            count_6 => \MIDI2_UART:BUART:rx_count_6\ ,
            count_5 => \MIDI2_UART:BUART:rx_count_5\ ,
            count_4 => \MIDI2_UART:BUART:rx_count_4\ ,
            count_3 => \MIDI2_UART:BUART:rx_count_3\ ,
            count_2 => \MIDI2_UART:BUART:rx_count_2\ ,
            count_1 => \MIDI2_UART:BUART:rx_count_1\ ,
            count_0 => \MIDI2_UART:BUART:rx_count_0\ ,
            tc => \MIDI2_UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\MIDI1_UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_680 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\MIDI1_UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_681 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\MIDI2_UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_691 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\MIDI2_UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_692 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\USB:sof_int\
        PORT MAP (
            interrupt => Net_698 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =Sleep_isr
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    1 :    7 :    8 : 12.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :   12 :   20 :   32 : 37.50 %
IO                            :   16 :   56 :   72 : 22.22 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    1 :    0 :    1 : 100.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   39 :  153 :  192 : 20.31 %
  Unique P-terms              :   68 :  316 :  384 : 17.71 %
  Total P-terms               :   86 :      :      :        
  Datapath Cells              :    6 :   18 :   24 : 25.00 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    StatusI Registers         :    4 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
    Routed Count7 Load/Enable :    2 :      :      :        
  Control Cells               :    2 :   22 :   24 :  8.33 %
    Count7 Cells              :    2 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.107ms
Tech mapping phase: Elapsed time ==> 0s.185ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_4@[IOP=(1)][IoId=(4)] : LED_InA(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : LED_InB(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : LED_OutA(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : LED_OutB(0) (fixed)
IO_2@[IOP=(5)][IoId=(2)] : MIDI_IN1(0) (fixed)
IO_0@[IOP=(5)][IoId=(0)] : MIDI_IN2(0) (fixed)
IO_3@[IOP=(5)][IoId=(3)] : MIDI_OUT1(0) (fixed)
IO_1@[IOP=(5)][IoId=(1)] : MIDI_OUT2(0) (fixed)
IO_6@[IOP=(5)][IoId=(6)] : MIDI_PWR(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : SW1(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : SW2(0) (fixed)
IO_7@[IOP=(15)][IoId=(7)] : \USB:Dm(0)\ (fixed)
IO_6@[IOP=(15)][IoId=(6)] : \USB:Dp(0)\ (fixed)
USB[0]@[FFB(USB,0)] : \USB:USB\
Analog Placement phase: Elapsed time ==> 0s.053ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.479ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   16 :   32 :   48 :  33.33%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.25
                   Pterms :            4.63
               Macrocells :            2.44
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.065ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 510, final cost is 510 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          8 :      10.25 :       4.88
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] is empty.
UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] is empty.
UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=6, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\
            + !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\
        );
        Output = \MIDI1_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \MIDI1_UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI1_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_counter_dp\ * \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_fifo_empty\ * 
              \MIDI1_UART:BUART:tx_state_2\
        );
        Output = \MIDI1_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              !\MIDI1_UART:BUART:tx_fifo_empty\
            + !\MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_fifo_empty\ * 
              !\MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_fifo_empty\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_0\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\MIDI1_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_355 ,
        cs_addr_2 => \MIDI1_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \MIDI1_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \MIDI1_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \MIDI1_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \MIDI1_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \MIDI1_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\MIDI1_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_355 ,
        status_3 => \MIDI1_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \MIDI1_UART:BUART:tx_status_2\ ,
        status_1 => \MIDI1_UART:BUART:tx_fifo_empty\ ,
        status_0 => \MIDI1_UART:BUART:tx_status_0\ ,
        interrupt => Net_680 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=Net_674, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_674 * \MIDI1_UART:BUART:tx_state_1\ * 
              !\MIDI1_UART:BUART:tx_bitclk\
            + Net_674 * \MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_shift_out\ * 
              !\MIDI1_UART:BUART:tx_state_2\
            + !\MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * !\MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_0\ * 
              !\MIDI1_UART:BUART:tx_shift_out\ * 
              !\MIDI1_UART:BUART:tx_state_2\ * 
              !\MIDI1_UART:BUART:tx_counter_dp\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = Net_674 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI1_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \MIDI1_UART:BUART:tx_state_1\ * \MIDI1_UART:BUART:tx_state_0\ * 
              \MIDI1_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI1_UART:BUART:tx_state_2\
            + \MIDI1_UART:BUART:tx_state_1\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_counter_dp\ * \MIDI1_UART:BUART:tx_bitclk\
            + \MIDI1_UART:BUART:tx_state_0\ * !\MIDI1_UART:BUART:tx_state_2\ * 
              \MIDI1_UART:BUART:tx_bitclk\
        );
        Output = \MIDI1_UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_fifo_notfull\
        );
        Output = \MIDI1_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\MIDI1_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_355 ,
        cs_addr_0 => \MIDI1_UART:BUART:counter_load_not\ ,
        ce0_reg => \MIDI1_UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \MIDI1_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\MIDI1_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_355 ,
        status_5 => \MIDI1_UART:BUART:rx_status_5\ ,
        status_4 => \MIDI1_UART:BUART:rx_status_4\ ,
        status_3 => \MIDI1_UART:BUART:rx_status_3\ ,
        interrupt => Net_681 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_675_SYNCOUT
        );
        Output = \MIDI1_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI1_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * \MIDI1_UART:BUART:rx_last\ * 
              !Net_675_SYNCOUT
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_5
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \MIDI1_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_5
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \MIDI1_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI1_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * \MIDI1_UART:BUART:rx_state_3\ * 
              \MIDI1_UART:BUART:rx_state_2\
        );
        Output = \MIDI1_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\
        );
        Output = \MIDI1_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI1_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              !\MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\ * 
              !Net_675_SYNCOUT
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_5
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \MIDI1_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI1_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * \MIDI1_UART:BUART:rx_state_2\ * 
              !Net_675_SYNCOUT
        );
        Output = \MIDI1_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI1_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI1_UART:BUART:rx_state_0\ * 
              \MIDI1_UART:BUART:rx_bitclk_enable\ * 
              \MIDI1_UART:BUART:rx_state_3\ * !\MIDI1_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_5
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI1_UART:BUART:rx_state_0\ * !\MIDI1_UART:BUART:rx_state_3\ * 
              !\MIDI1_UART:BUART:rx_state_2\ * !MODIN1_6 * !MODIN1_4
        );
        Output = \MIDI1_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\MIDI1_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_355 ,
        cs_addr_2 => \MIDI1_UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \MIDI1_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \MIDI1_UART:BUART:rx_bitclk_enable\ ,
        route_si => Net_675_SYNCOUT ,
        f0_load => \MIDI1_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \MIDI1_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \MIDI1_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =MIDI_IN2(0)_SYNC
    PORT MAP (
        in => Net_686 ,
        out => Net_686_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =MIDI_IN1(0)_SYNC
    PORT MAP (
        in => Net_675 ,
        out => Net_675_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MIDI2_UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\
        );
        Output = \MIDI2_UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI2_UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * \MIDI2_UART:BUART:rx_state_3\ * 
              \MIDI2_UART:BUART:rx_state_2\
        );
        Output = \MIDI2_UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI2_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI2_UART:BUART:rx_fifonotempty\ * 
              \MIDI2_UART:BUART:rx_state_stop1_reg\
        );
        Output = \MIDI2_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=8, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\MIDI1_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI1_UART:BUART:rx_load_fifo\ * 
              \MIDI1_UART:BUART:rx_fifofull\
        );
        Output = \MIDI1_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI2_UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_3\ * \MIDI2_UART:BUART:rx_state_2\ * 
              !Net_686_SYNCOUT
        );
        Output = \MIDI2_UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\MIDI2_UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_355 ,
        status_5 => \MIDI2_UART:BUART:rx_status_5\ ,
        status_4 => \MIDI2_UART:BUART:rx_status_4\ ,
        status_3 => \MIDI2_UART:BUART:rx_status_3\ ,
        interrupt => Net_692 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\MIDI2_UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_686_SYNCOUT
        );
        Output = \MIDI2_UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\MIDI2_UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:tx_fifo_notfull\
        );
        Output = \MIDI2_UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MIDI2_UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI2_UART:BUART:tx_fifo_empty\ * 
              \MIDI2_UART:BUART:tx_state_2\
        );
        Output = \MIDI2_UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\MIDI2_UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_355 ,
        cs_addr_2 => \MIDI2_UART:BUART:tx_state_1\ ,
        cs_addr_1 => \MIDI2_UART:BUART:tx_state_0\ ,
        cs_addr_0 => \MIDI2_UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \MIDI2_UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \MIDI2_UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \MIDI2_UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\MIDI2_UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_355 ,
        status_3 => \MIDI2_UART:BUART:tx_fifo_notfull\ ,
        status_2 => \MIDI2_UART:BUART:tx_status_2\ ,
        status_1 => \MIDI2_UART:BUART:tx_fifo_empty\ ,
        status_0 => \MIDI2_UART:BUART:tx_status_0\ ,
        interrupt => Net_691 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=5, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MIDI2_UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI2_UART:BUART:rx_load_fifo\ * 
              \MIDI2_UART:BUART:rx_fifofull\
        );
        Output = \MIDI2_UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\MIDI1_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI1_UART:BUART:rx_count_2\ * !\MIDI1_UART:BUART:rx_count_1\ * 
              !\MIDI1_UART:BUART:rx_count_0\
        );
        Output = \MIDI1_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\MIDI2_UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_state_2\
            + !\MIDI2_UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \MIDI2_UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI2_UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\ * 
              !\MIDI2_UART:BUART:tx_fifo_empty\
            + !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_fifo_empty\ * 
              !\MIDI2_UART:BUART:tx_state_2\
            + \MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI2_UART:BUART:tx_fifo_empty\ * 
              \MIDI2_UART:BUART:tx_state_2\
            + \MIDI2_UART:BUART:tx_state_0\ * !\MIDI2_UART:BUART:tx_state_2\ * 
              \MIDI2_UART:BUART:tx_bitclk\
        );
        Output = \MIDI2_UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\MIDI1_UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \MIDI1_UART:BUART:tx_ctrl_mark_last\ (fanout=16)
        Properties               : 
        {
        }
}

datapathcell: Name =\MIDI2_UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_355 ,
        cs_addr_2 => \MIDI1_UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \MIDI2_UART:BUART:rx_state_0\ ,
        cs_addr_0 => \MIDI2_UART:BUART:rx_bitclk_enable\ ,
        route_si => Net_686_SYNCOUT ,
        f0_load => \MIDI2_UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \MIDI2_UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \MIDI2_UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\MIDI1_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_355 ,
        load => \MIDI1_UART:BUART:rx_counter_load\ ,
        count_6 => MODIN1_6 ,
        count_5 => MODIN1_5 ,
        count_4 => MODIN1_4 ,
        count_3 => MODIN1_3 ,
        count_2 => \MIDI1_UART:BUART:rx_count_2\ ,
        count_1 => \MIDI1_UART:BUART:rx_count_1\ ,
        count_0 => \MIDI1_UART:BUART:rx_count_0\ ,
        tc => \MIDI1_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\MIDI1_UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \MIDI1_UART:BUART:rx_fifonotempty\ * 
              \MIDI1_UART:BUART:rx_state_stop1_reg\
        );
        Output = \MIDI1_UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_672, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              Net_672 * \MIDI2_UART:BUART:tx_state_1\ * 
              !\MIDI2_UART:BUART:tx_bitclk\
            + Net_672 * \MIDI2_UART:BUART:tx_state_2\
            + !\MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_shift_out\ * 
              !\MIDI2_UART:BUART:tx_state_2\
            + !\MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_state_2\ * !\MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_shift_out\ * 
              !\MIDI2_UART:BUART:tx_state_2\ * 
              !\MIDI2_UART:BUART:tx_counter_dp\ * 
              \MIDI2_UART:BUART:tx_bitclk\
        );
        Output = Net_672 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\MIDI2_UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_355 ,
        cs_addr_0 => \MIDI2_UART:BUART:counter_load_not\ ,
        ce0_reg => \MIDI2_UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \MIDI2_UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MIDI2_UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI2_UART:BUART:tx_state_2\
            + \MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_2\ * 
              \MIDI2_UART:BUART:tx_counter_dp\ * \MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:tx_state_0\ * !\MIDI2_UART:BUART:tx_state_2\ * 
              \MIDI2_UART:BUART:tx_bitclk\
        );
        Output = \MIDI2_UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI2_UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\
            + !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_state_2\
        );
        Output = \MIDI2_UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI2_UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI2_UART:BUART:tx_state_2\
            + \MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              \MIDI2_UART:BUART:tx_bitclk_enable_pre\ * 
              \MIDI2_UART:BUART:tx_state_2\
            + \MIDI2_UART:BUART:tx_state_1\ * \MIDI2_UART:BUART:tx_state_0\ * 
              !\MIDI2_UART:BUART:tx_state_2\ * \MIDI2_UART:BUART:tx_bitclk\
            + \MIDI2_UART:BUART:tx_state_1\ * !\MIDI2_UART:BUART:tx_state_2\ * 
              \MIDI2_UART:BUART:tx_counter_dp\ * \MIDI2_UART:BUART:tx_bitclk\
        );
        Output = \MIDI2_UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI2_UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\MIDI2_UART:BUART:rx_count_2\ * !\MIDI2_UART:BUART:rx_count_1\ * 
              !\MIDI2_UART:BUART:rx_count_0\
        );
        Output = \MIDI2_UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\MIDI2_UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_3\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * \MIDI2_UART:BUART:rx_last\ * 
              !Net_686_SYNCOUT
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_4\
        );
        Output = \MIDI2_UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\MIDI2_UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              !\MIDI2_UART:BUART:rx_state_3\ * \MIDI2_UART:BUART:rx_state_2\ * 
              !Net_686_SYNCOUT
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_4\
        );
        Output = \MIDI2_UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\MIDI2_UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_3\ * \MIDI2_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_4\
        );
        Output = \MIDI2_UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\MIDI2_UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_355) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              !\MIDI2_UART:BUART:rx_state_0\ * 
              \MIDI2_UART:BUART:rx_bitclk_enable\ * 
              \MIDI2_UART:BUART:rx_state_3\ * !\MIDI2_UART:BUART:rx_state_2\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_5\
            + !\MIDI1_UART:BUART:tx_ctrl_mark_last\ * 
              \MIDI2_UART:BUART:rx_state_0\ * !\MIDI2_UART:BUART:rx_state_3\ * 
              !\MIDI2_UART:BUART:rx_state_2\ * !\MIDI2_UART:BUART:rx_count_6\ * 
              !\MIDI2_UART:BUART:rx_count_4\
        );
        Output = \MIDI2_UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }
}

count7cell: Name =\MIDI2_UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_355 ,
        load => \MIDI2_UART:BUART:rx_counter_load\ ,
        count_6 => \MIDI2_UART:BUART:rx_count_6\ ,
        count_5 => \MIDI2_UART:BUART:rx_count_5\ ,
        count_4 => \MIDI2_UART:BUART:rx_count_4\ ,
        count_3 => \MIDI2_UART:BUART:rx_count_3\ ,
        count_2 => \MIDI2_UART:BUART:rx_count_2\ ,
        count_1 => \MIDI2_UART:BUART:rx_count_1\ ,
        count_0 => \MIDI2_UART:BUART:rx_count_0\ ,
        tc => \MIDI2_UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =Sleep_isr
        PORT MAP (
            interrupt => CTW_OUT );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\MIDI1_UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_681 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\MIDI1_UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_680 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =\MIDI2_UART:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_692 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =\MIDI2_UART:TXInternalInterrupt\
        PORT MAP (
            interrupt => Net_691 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =\USB:ep_1\
        PORT MAP (
            interrupt => \USB:ep_int_1\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =\USB:ep_2\
        PORT MAP (
            interrupt => \USB:ep_int_2\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\USB:dp_int\
        PORT MAP (
            interrupt => \USB:Net_1010\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(21)] 
    interrupt: Name =\USB:sof_int\
        PORT MAP (
            interrupt => Net_698 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(22)] 
    interrupt: Name =\USB:arb_int\
        PORT MAP (
            interrupt => \USB:Net_1889\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(23)] 
    interrupt: Name =\USB:bus_reset\
        PORT MAP (
            interrupt => \USB:Net_1876\ );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(24)] 
    interrupt: Name =\USB:ep_0\
        PORT MAP (
            interrupt => \USB:ep_int_0\ );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = SW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW1(0)__PA ,
        annotation => Net_365 ,
        pad => SW1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = SW2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW2(0)__PA ,
        annotation => Net_364 ,
        pad => SW2(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = LED_InA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_InA(0)__PA ,
        annotation => Net_2671 ,
        pad => LED_InA(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = LED_OutA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_OutA(0)__PA ,
        annotation => Net_346 ,
        pad => LED_OutA(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED_InB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_InB(0)__PA ,
        annotation => Net_349 ,
        pad => LED_InB(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = LED_OutB(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_OutB(0)__PA ,
        annotation => Net_352 ,
        pad => LED_OutB(0)_PAD );
    Properties:
    {
    }

Port 2 is empty
Port 3 is empty
Port 4 is empty
Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = MIDI_IN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MIDI_IN2(0)__PA ,
        fb => Net_686 ,
        annotation => Net_582 ,
        pad => MIDI_IN2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MIDI_OUT2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MIDI_OUT2(0)__PA ,
        input => Net_672 ,
        annotation => Net_493 ,
        pad => MIDI_OUT2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = MIDI_IN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MIDI_IN1(0)__PA ,
        fb => Net_675 ,
        annotation => Net_583 ,
        pad => MIDI_IN1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MIDI_OUT1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MIDI_OUT1(0)__PA ,
        input => Net_674 ,
        annotation => Net_492 ,
        pad => MIDI_OUT1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MIDI_PWR(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MIDI_PWR(0)__PA ,
        annotation => Net_459 ,
        pad => MIDI_PWR(0)_PAD );
    Properties:
    {
    }

Port 6 is empty
Port 12 is empty
Port 15 generates interrupt for logical port:
    logicalport: Name =\USB:Dp\
        PORT MAP (
            in_clock_en => tmpOE__SW2_net_0 ,
            in_reset => zero ,
            out_clock_en => tmpOE__SW2_net_0 ,
            out_reset => zero ,
            interrupt => \USB:Net_1010\ ,
            in_clock => ClockBlock_BUS_CLK );
        Properties:
        {
            drive_mode = "000"
            ibuf_enabled = "0"
            id = "207de35d-96fa-4d9c-93e8-b56a5d18b7b9/618a72fc-5ddd-4df5-958f-a3d55102db42"
            init_dr_st = "1"
            input_buffer_sel = "00"
            input_clk_en = 0
            input_sync = "1"
            input_sync_mode = "0"
            intr_mode = "10"
            invert_in_clock = 0
            invert_in_clock_en = 0
            invert_in_reset = 0
            invert_out_clock = 0
            invert_out_clock_en = 0
            invert_out_reset = 0
            io_voltage = ""
            layout_mode = "CONTIGUOUS"
            oe_conn = "0"
            oe_reset = 0
            oe_sync = "0"
            output_clk_en = 0
            output_clock_mode = "0"
            output_conn = "0"
            output_mode = "0"
            output_reset = 0
            output_sync = "0"
            ovt_hyst_trim = "0"
            ovt_needed = "0"
            ovt_slew_control = "00"
            pa_in_clock = -1
            pa_in_clock_en = -1
            pa_in_reset = -1
            pa_out_clock = -1
            pa_out_clock_en = -1
            pa_out_reset = -1
            pin_aliases = ""
            pin_mode = "I"
            por_state = 4
            port_alias_group = ""
            port_alias_required = 0
            sio_group_cnt = 0
            sio_hifreq = "00000000"
            sio_hyst = "1"
            sio_ibuf = "00000000"
            sio_info = "00"
            sio_obuf = "00000000"
            sio_refsel = "00000000"
            sio_vohsel = "00000000"
            sio_vtrip = "00000000"
            slew_rate = "0"
            spanning = 0
            sw_only = 0
            use_annotation = "0"
            vtrip = "00"
            width = 1
        }
    and contains the following IO cells:
[IoId=6]: 
Pin : Name = \USB:Dp(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: True
        Interrupt mode: FALLING
        Drive mode: HI_Z_ANALOG
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_PLUS
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dp(0)\__PA ,
        analog_term => \USB:Net_1000\ ,
        pad => \USB:Dp(0)_PAD\ );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \USB:Dm(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: USB_D_MINUS
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \USB:Dm(0)\__PA ,
        analog_term => \USB:Net_597\ ,
        pad => \USB:Dm(0)_PAD\ );
    Properties:
    {
    }

CAN 2.0b group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_355 ,
            dclk_0 => Net_355_local );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: 
    Pm Block @ F(PM,0): 
    pmcell: Name =PM
        PORT MAP (
            ctw_int => CTW_OUT );
        Properties:
        {
        }
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: 
    USB Block @ F(USB,0): 
    usbcell: Name =\USB:USB\
        PORT MAP (
            dp => \USB:Net_1000\ ,
            dm => \USB:Net_597\ ,
            sof_int => Net_698 ,
            arb_int => \USB:Net_1889\ ,
            usb_int => \USB:Net_1876\ ,
            ept_int_8 => \USB:ep_int_8\ ,
            ept_int_7 => \USB:ep_int_7\ ,
            ept_int_6 => \USB:ep_int_6\ ,
            ept_int_5 => \USB:ep_int_5\ ,
            ept_int_4 => \USB:ep_int_4\ ,
            ept_int_3 => \USB:ep_int_3\ ,
            ept_int_2 => \USB:ep_int_2\ ,
            ept_int_1 => \USB:ep_int_1\ ,
            ept_int_0 => \USB:ep_int_0\ ,
            ord_int => \USB:Net_95\ ,
            dma_req_7 => \USB:dma_request_7\ ,
            dma_req_6 => \USB:dma_request_6\ ,
            dma_req_5 => \USB:dma_request_5\ ,
            dma_req_4 => \USB:dma_request_4\ ,
            dma_req_3 => \USB:dma_request_3\ ,
            dma_req_2 => \USB:dma_request_2\ ,
            dma_req_1 => \USB:dma_request_1\ ,
            dma_req_0 => \USB:dma_request_0\ ,
            dma_termin => \USB:dma_terminate\ );
        Properties:
        {
            cy_registers = ""
        }
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR ADC group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |              | 
Port | Pin | Fixed |      Type |       Drive Mode |         Name | Connections
-----+-----+-------+-----------+------------------+--------------+-----------------------
   0 |   0 |     * |      NONE |      RES_PULL_UP |       SW1(0) | 
     |   1 |     * |      NONE |      RES_PULL_UP |       SW2(0) | 
-----+-----+-------+-----------+------------------+--------------+-----------------------
   1 |   4 |     * |      NONE |         CMOS_OUT |   LED_InA(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |  LED_OutA(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |   LED_InB(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |  LED_OutB(0) | 
-----+-----+-------+-----------+------------------+--------------+-----------------------
   5 |   0 |     * |      NONE |      RES_PULL_UP |  MIDI_IN2(0) | FB(Net_686)
     |   1 |     * |      NONE |         CMOS_OUT | MIDI_OUT2(0) | In(Net_672)
     |   2 |     * |      NONE |      RES_PULL_UP |  MIDI_IN1(0) | FB(Net_675)
     |   3 |     * |      NONE |         CMOS_OUT | MIDI_OUT1(0) | In(Net_674)
     |   6 |     * |      NONE |         CMOS_OUT |  MIDI_PWR(0) | 
-----+-----+-------+-----------+------------------+--------------+-----------------------
  15 |   6 |       |   FALLING |      HI_Z_ANALOG |  \USB:Dp(0)\ | Analog(\USB:Net_1000\)
     |   7 |       |      NONE |      HI_Z_ANALOG |  \USB:Dm(0)\ | Analog(\USB:Net_597\)
-----------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 2s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.728ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.268ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.071ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in USBFS_MIDI_PSoC3_5LP_Example_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.543ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.251ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.634ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.687ms
API generation phase: Elapsed time ==> 2s.778ms
Dependency generation phase: Elapsed time ==> 0s.027ms
Cleanup phase: Elapsed time ==> 0s.002ms
