<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - all - design/lsu/el2_lsu_lsc_ctl.sv</title>
  <link rel="stylesheet" type="text/css" href="../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">RTL toggle coverage report</td></tr>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../index.html">top level</a> - <a href="index.html">design/lsu</a> - el2_lsu_lsc_ctl.sv</td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">all</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">61</td>
            <td class="headerCovTableEntry">85</td>
            <td class="headerCovTableEntryLo">71.8 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2024-07-16 07:15:16</td>
            <td></td>
          </tr>
          <tr><td><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : // SPDX-License-Identifier: Apache-2.0</a>
<a name="2"><span class="lineNum">       2 </span>            : // Copyright 2020 Western Digital Corporation or its affiliates.</a>
<a name="3"><span class="lineNum">       3 </span>            : //</a>
<a name="4"><span class="lineNum">       4 </span>            : // Licensed under the Apache License, Version 2.0 (the &quot;License&quot;);</a>
<a name="5"><span class="lineNum">       5 </span>            : // you may not use this file except in compliance with the License.</a>
<a name="6"><span class="lineNum">       6 </span>            : // You may obtain a copy of the License at</a>
<a name="7"><span class="lineNum">       7 </span>            : //</a>
<a name="8"><span class="lineNum">       8 </span>            : // http://www.apache.org/licenses/LICENSE-2.0</a>
<a name="9"><span class="lineNum">       9 </span>            : //</a>
<a name="10"><span class="lineNum">      10 </span>            : // Unless required by applicable law or agreed to in writing, software</a>
<a name="11"><span class="lineNum">      11 </span>            : // distributed under the License is distributed on an &quot;AS IS&quot; BASIS,</a>
<a name="12"><span class="lineNum">      12 </span>            : // WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.</a>
<a name="13"><span class="lineNum">      13 </span>            : // See the License for the specific language governing permissions and</a>
<a name="14"><span class="lineNum">      14 </span>            : // limitations under the License.</a>
<a name="15"><span class="lineNum">      15 </span>            : </a>
<a name="16"><span class="lineNum">      16 </span>            : //********************************************************************************</a>
<a name="17"><span class="lineNum">      17 </span>            : // $Id$</a>
<a name="18"><span class="lineNum">      18 </span>            : //</a>
<a name="19"><span class="lineNum">      19 </span>            : //</a>
<a name="20"><span class="lineNum">      20 </span>            : // Owner:</a>
<a name="21"><span class="lineNum">      21 </span>            : // Function: LSU control</a>
<a name="22"><span class="lineNum">      22 </span>            : // Comments:</a>
<a name="23"><span class="lineNum">      23 </span>            : //</a>
<a name="24"><span class="lineNum">      24 </span>            : //</a>
<a name="25"><span class="lineNum">      25 </span>            : // DC1 -&gt; DC2 -&gt; DC3 -&gt; DC4 (Commit)</a>
<a name="26"><span class="lineNum">      26 </span>            : //</a>
<a name="27"><span class="lineNum">      27 </span>            : //********************************************************************************</a>
<a name="28"><span class="lineNum">      28 </span>            : module el2_lsu_lsc_ctl</a>
<a name="29"><span class="lineNum">      29 </span>            : import el2_pkg::*;</a>
<a name="30"><span class="lineNum">      30 </span>            : #(</a>
<a name="31"><span class="lineNum">      31 </span>            : `include &quot;el2_param.vh&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            :  )(</a>
<a name="33"><span class="lineNum">      33 </span><span class="lineCov">        161 :    input logic                rst_l,                     // reset, active low</span></a>
<a name="34"><span class="lineNum">      34 </span><span class="lineNoCov">          0 :    input logic                clk_override,              // Override non-functional clock gating</span></a>
<a name="35"><span class="lineNum">      35 </span><span class="lineCov">   79593483 :    input logic                clk,                       // Clock only while core active.  Through one clock header.  For flops with    second clock header built in.  Connected to ACTIVE_L2CLK.</span></a>
<a name="36"><span class="lineNum">      36 </span>            : </a>
<a name="37"><span class="lineNum">      37 </span>            :    // clocks per pipe</a>
<a name="38"><span class="lineNum">      38 </span><span class="lineCov">   79593483 :    input logic                lsu_c1_m_clk,</span></a>
<a name="39"><span class="lineNum">      39 </span><span class="lineCov">   79593483 :    input logic                lsu_c1_r_clk,</span></a>
<a name="40"><span class="lineNum">      40 </span><span class="lineCov">   79593483 :    input logic                lsu_c2_m_clk,</span></a>
<a name="41"><span class="lineNum">      41 </span><span class="lineCov">   79593483 :    input logic                lsu_c2_r_clk,</span></a>
<a name="42"><span class="lineNum">      42 </span><span class="lineCov">   79593483 :    input logic                lsu_store_c1_m_clk,</span></a>
<a name="43"><span class="lineNum">      43 </span>            : </a>
<a name="44"><span class="lineNum">      44 </span><span class="lineNoCov">          0 :    input logic [31:0]         lsu_ld_data_r,             // Load data R-stage</span></a>
<a name="45"><span class="lineNum">      45 </span><span class="lineCov">      24568 :    input logic [31:0]         lsu_ld_data_corr_r,        // ECC corrected data R-stage</span></a>
<a name="46"><span class="lineNum">      46 </span><span class="lineNoCov">          0 :    input logic                lsu_single_ecc_error_r,    // ECC single bit error R-stage</span></a>
<a name="47"><span class="lineNum">      47 </span><span class="lineNoCov">          0 :    input logic                lsu_double_ecc_error_r,    // ECC double bit error R-stage</span></a>
<a name="48"><span class="lineNum">      48 </span>            : </a>
<a name="49"><span class="lineNum">      49 </span><span class="lineCov">      54276 :    input logic [31:0]         lsu_ld_data_m,             // Load data M-stage</span></a>
<a name="50"><span class="lineNum">      50 </span><span class="lineNoCov">          0 :    input logic                lsu_single_ecc_error_m,    // ECC single bit error M-stage</span></a>
<a name="51"><span class="lineNum">      51 </span><span class="lineNoCov">          0 :    input logic                lsu_double_ecc_error_m,    // ECC double bit error M-stage</span></a>
<a name="52"><span class="lineNum">      52 </span>            : </a>
<a name="53"><span class="lineNum">      53 </span><span class="lineCov">      35814 :    input logic                flush_m_up,                // Flush M and D stage</span></a>
<a name="54"><span class="lineNum">      54 </span><span class="lineCov">      15822 :    input logic                flush_r,                   // Flush R-stage</span></a>
<a name="55"><span class="lineNum">      55 </span><span class="lineCov">       8748 :    input logic                ldst_dual_d,               // load/store is unaligned at 32 bit boundary D-stage</span></a>
<a name="56"><span class="lineNum">      56 </span><span class="lineCov">       8748 :    input logic                ldst_dual_m,               // load/store is unaligned at 32 bit boundary M-stage</span></a>
<a name="57"><span class="lineNum">      57 </span><span class="lineCov">       8748 :    input logic                ldst_dual_r,               // load/store is unaligned at 32 bit boundary R-stage</span></a>
<a name="58"><span class="lineNum">      58 </span>            : </a>
<a name="59"><span class="lineNum">      59 </span><span class="lineCov">     362288 :    input logic [31:0]         exu_lsu_rs1_d,             // address</span></a>
<a name="60"><span class="lineNum">      60 </span><span class="lineCov">      59206 :    input logic [31:0]         exu_lsu_rs2_d,             // store data</span></a>
<a name="61"><span class="lineNum">      61 </span>            : </a>
<a name="62"><span class="lineNum">      62 </span><span class="lineCov">     562380 :    input el2_lsu_pkt_t       lsu_p,                     // lsu control packet</span></a>
<a name="63"><span class="lineNum">      63 </span><span class="lineCov">    1966994 :    input logic                dec_lsu_valid_raw_d,       // Raw valid for address computation</span></a>
<a name="64"><span class="lineNum">      64 </span><span class="lineCov">     155198 :    input logic [11:0]         dec_lsu_offset_d,          // 12b offset for load/store addresses</span></a>
<a name="65"><span class="lineNum">      65 </span>            : </a>
<a name="66"><span class="lineNum">      66 </span><span class="lineNoCov">          0 :    input  logic [31:0]        picm_mask_data_m,          // PIC data M-stage</span></a>
<a name="67"><span class="lineNum">      67 </span><span class="lineCov">        164 :    input  logic [31:0]        bus_read_data_m,           // the bus return data</span></a>
<a name="68"><span class="lineNum">      68 </span><span class="lineCov">      33661 :    output logic [31:0]        lsu_result_m,              // lsu load data</span></a>
<a name="69"><span class="lineNum">      69 </span><span class="lineCov">      23646 :    output logic [31:0]        lsu_result_corr_r,         // This is the ECC corrected data going to RF</span></a>
<a name="70"><span class="lineNum">      70 </span>            :    // lsu address down the pipe</a>
<a name="71"><span class="lineNum">      71 </span><span class="lineCov">     463826 :    output logic [31:0]        lsu_addr_d,</span></a>
<a name="72"><span class="lineNum">      72 </span><span class="lineCov">     463826 :    output logic [31:0]        lsu_addr_m,</span></a>
<a name="73"><span class="lineNum">      73 </span><span class="lineCov">     463791 :    output logic [31:0]        lsu_addr_r,</span></a>
<a name="74"><span class="lineNum">      74 </span>            :    // lsu address down the pipe - needed to check unaligned</a>
<a name="75"><span class="lineNum">      75 </span><span class="lineCov">     463826 :    output logic [31:0]        end_addr_d,</span></a>
<a name="76"><span class="lineNum">      76 </span><span class="lineCov">     463926 :    output logic [31:0]        end_addr_m,</span></a>
<a name="77"><span class="lineNum">      77 </span><span class="lineCov">     463891 :    output logic [31:0]        end_addr_r,</span></a>
<a name="78"><span class="lineNum">      78 </span>            :    // store data down the pipe</a>
<a name="79"><span class="lineNum">      79 </span><span class="lineCov">      59206 :    output logic [31:0]        store_data_m,</span></a>
<a name="80"><span class="lineNum">      80 </span>            : </a>
<a name="81"><span class="lineNum">      81 </span><span class="lineNoCov">          0 :    input  logic [31:0]         dec_tlu_mrac_ff,          // CSR for memory region control</span></a>
<a name="82"><span class="lineNum">      82 </span><span class="lineCov">         72 :    output logic                lsu_exc_m,                // Access or misaligned fault</span></a>
<a name="83"><span class="lineNum">      83 </span><span class="lineCov">      13490 :    output logic                is_sideeffects_m,         // is sideffects space</span></a>
<a name="84"><span class="lineNum">      84 </span><span class="lineCov">    1972879 :    output logic                lsu_commit_r,             // lsu instruction in r commits</span></a>
<a name="85"><span class="lineNum">      85 </span><span class="lineNoCov">          0 :    output logic                lsu_single_ecc_error_incr,// LSU inc SB error counter</span></a>
<a name="86"><span class="lineNum">      86 </span><span class="lineNoCov">          0 :    output el2_lsu_error_pkt_t lsu_error_pkt_r,          // lsu exception packet</span></a>
<a name="87"><span class="lineNum">      87 </span>            : </a>
<a name="88"><span class="lineNum">      88 </span><span class="lineCov">      24568 :    output logic [31:1]         lsu_fir_addr,             // fast interrupt address</span></a>
<a name="89"><span class="lineNum">      89 </span><span class="lineNoCov">          0 :    output logic [1:0]          lsu_fir_error,            // Error during fast interrupt lookup</span></a>
<a name="90"><span class="lineNum">      90 </span>            : </a>
<a name="91"><span class="lineNum">      91 </span>            :    // address in dccm/pic/external per pipe stage</a>
<a name="92"><span class="lineNum">      92 </span><span class="lineCov">     607110 :    output logic               addr_in_dccm_d,</span></a>
<a name="93"><span class="lineNum">      93 </span><span class="lineCov">     607110 :    output logic               addr_in_dccm_m,</span></a>
<a name="94"><span class="lineNum">      94 </span><span class="lineCov">     607110 :    output logic               addr_in_dccm_r,</span></a>
<a name="95"><span class="lineNum">      95 </span>            : </a>
<a name="96"><span class="lineNum">      96 </span><span class="lineNoCov">          0 :    output logic               addr_in_pic_d,</span></a>
<a name="97"><span class="lineNum">      97 </span><span class="lineNoCov">          0 :    output logic               addr_in_pic_m,</span></a>
<a name="98"><span class="lineNum">      98 </span><span class="lineNoCov">          0 :    output logic               addr_in_pic_r,</span></a>
<a name="99"><span class="lineNum">      99 </span>            : </a>
<a name="100"><span class="lineNum">     100 </span><span class="lineCov">     607271 :    output logic               addr_external_m,</span></a>
<a name="101"><span class="lineNum">     101 </span>            : </a>
<a name="102"><span class="lineNum">     102 </span>            :    // DMA slave</a>
<a name="103"><span class="lineNum">     103 </span><span class="lineNoCov">          0 :    input logic                dma_dccm_req,</span></a>
<a name="104"><span class="lineNum">     104 </span><span class="lineNoCov">          0 :    input logic [31:0]         dma_mem_addr,</span></a>
<a name="105"><span class="lineNum">     105 </span><span class="lineNoCov">          0 :    input logic [2:0]          dma_mem_sz,</span></a>
<a name="106"><span class="lineNum">     106 </span><span class="lineCov">          9 :    input logic                dma_mem_write,</span></a>
<a name="107"><span class="lineNum">     107 </span><span class="lineCov">          4 :    input logic [63:0]         dma_mem_wdata,</span></a>
<a name="108"><span class="lineNum">     108 </span>            : </a>
<a name="109"><span class="lineNum">     109 </span>            :    // Store buffer related signals</a>
<a name="110"><span class="lineNum">     110 </span><span class="lineCov">     434311 :    output el2_lsu_pkt_t      lsu_pkt_d,</span></a>
<a name="111"><span class="lineNum">     111 </span><span class="lineCov">     434310 :    output el2_lsu_pkt_t      lsu_pkt_m,</span></a>
<a name="112"><span class="lineNum">     112 </span><span class="lineCov">     434292 :    output el2_lsu_pkt_t      lsu_pkt_r,</span></a>
<a name="113"><span class="lineNum">     113 </span>            : </a>
<a name="114"><span class="lineNum">     114 </span><span class="lineCov">     158354 :     input logic lsu_pmp_error_start,</span></a>
<a name="115"><span class="lineNum">     115 </span><span class="lineCov">     158354 :     input logic lsu_pmp_error_end,</span></a>
<a name="116"><span class="lineNum">     116 </span>            : </a>
<a name="117"><span class="lineNum">     117 </span><span class="lineCov">    1005280 :    input  logic               scan_mode                  // Scan mode</span></a>
<a name="118"><span class="lineNum">     118 </span>            : </a>
<a name="119"><span class="lineNum">     119 </span>            :    );</a>
<a name="120"><span class="lineNum">     120 </span>            : </a>
<a name="121"><span class="lineNum">     121 </span><span class="lineCov">          6 :    logic [31:3]        end_addr_pre_m, end_addr_pre_r;</span></a>
<a name="122"><span class="lineNum">     122 </span><span class="lineCov">     463826 :    logic [31:0]        full_addr_d;</span></a>
<a name="123"><span class="lineNum">     123 </span><span class="lineCov">     463826 :    logic [31:0]        full_end_addr_d;</span></a>
<a name="124"><span class="lineNum">     124 </span><span class="lineCov">     393842 :    logic [31:0]        lsu_rs1_d;</span></a>
<a name="125"><span class="lineNum">     125 </span><span class="lineCov">     155018 :    logic [11:0]        lsu_offset_d;</span></a>
<a name="126"><span class="lineNum">     126 </span><span class="lineCov">     393842 :    logic [31:0]        rs1_d;</span></a>
<a name="127"><span class="lineNum">     127 </span><span class="lineCov">     155018 :    logic [11:0]        offset_d;</span></a>
<a name="128"><span class="lineNum">     128 </span><span class="lineCov">     155438 :    logic [12:0]        end_addr_offset_d;</span></a>
<a name="129"><span class="lineNum">     129 </span><span class="lineNoCov">          0 :    logic [2:0]         addr_offset_d;</span></a>
<a name="130"><span class="lineNum">     130 </span>            : </a>
<a name="131"><span class="lineNum">     131 </span><span class="lineCov">          4 :    logic [63:0]        dma_mem_wdata_shifted;</span></a>
<a name="132"><span class="lineNum">     132 </span><span class="lineCov">     607272 :    logic               addr_external_d;</span></a>
<a name="133"><span class="lineNum">     133 </span><span class="lineCov">     607271 :    logic               addr_external_r;</span></a>
<a name="134"><span class="lineNum">     134 </span><span class="lineNoCov">          0 :    logic               access_fault_d, misaligned_fault_d;</span></a>
<a name="135"><span class="lineNum">     135 </span><span class="lineNoCov">          0 :    logic               access_fault_m, misaligned_fault_m;</span></a>
<a name="136"><span class="lineNum">     136 </span>            : </a>
<a name="137"><span class="lineNum">     137 </span><span class="lineNoCov">          0 :    logic               fir_dccm_access_error_d, fir_nondccm_access_error_d;</span></a>
<a name="138"><span class="lineNum">     138 </span><span class="lineNoCov">          0 :    logic               fir_dccm_access_error_m, fir_nondccm_access_error_m;</span></a>
<a name="139"><span class="lineNum">     139 </span>            : </a>
<a name="140"><span class="lineNum">     140 </span><span class="lineNoCov">          0 :    logic [3:0]         exc_mscause_d, exc_mscause_m;</span></a>
<a name="141"><span class="lineNum">     141 </span><span class="lineCov">     393842 :    logic [31:0]        rs1_d_raw;</span></a>
<a name="142"><span class="lineNum">     142 </span><span class="lineCov">      60076 :    logic [31:0]        store_data_d, store_data_pre_m, store_data_m_in;</span></a>
<a name="143"><span class="lineNum">     143 </span><span class="lineCov">        162 :    logic [31:0]        bus_read_data_r;</span></a>
<a name="144"><span class="lineNum">     144 </span>            : </a>
<a name="145"><span class="lineNum">     145 </span><span class="lineCov">          9 :    el2_lsu_pkt_t           dma_pkt_d;</span></a>
<a name="146"><span class="lineNum">     146 </span><span class="lineCov">     434310 :    el2_lsu_pkt_t           lsu_pkt_m_in, lsu_pkt_r_in;</span></a>
<a name="147"><span class="lineNum">     147 </span><span class="lineNoCov">          0 :    el2_lsu_error_pkt_t     lsu_error_pkt_m;</span></a>
<a name="148"><span class="lineNum">     148 </span>            : </a>
<a name="149"><span class="lineNum">     149 </span>            : </a>
<a name="150"><span class="lineNum">     150 </span>            :    // Premux the rs1/offset for dma</a>
<a name="151"><span class="lineNum">     151 </span>            :    assign lsu_rs1_d[31:0]    = dec_lsu_valid_raw_d ? exu_lsu_rs1_d[31:0] : dma_mem_addr[31:0];</a>
<a name="152"><span class="lineNum">     152 </span>            :    assign lsu_offset_d[11:0] = dec_lsu_offset_d[11:0] &amp; {12{dec_lsu_valid_raw_d}};</a>
<a name="153"><span class="lineNum">     153 </span>            :    assign rs1_d_raw[31:0]    = lsu_rs1_d[31:0];</a>
<a name="154"><span class="lineNum">     154 </span>            :    assign offset_d[11:0]     = lsu_offset_d[11:0];</a>
<a name="155"><span class="lineNum">     155 </span>            : </a>
<a name="156"><span class="lineNum">     156 </span>            :    assign rs1_d[31:0] = (lsu_pkt_d.load_ldst_bypass_d) ? lsu_result_m[31:0] : rs1_d_raw[31:0];</a>
<a name="157"><span class="lineNum">     157 </span>            : </a>
<a name="158"><span class="lineNum">     158 </span>            :    // generate the ls address</a>
<a name="159"><span class="lineNum">     159 </span>            :    rvlsadder   lsadder  (.rs1(rs1_d[31:0]),</a>
<a name="160"><span class="lineNum">     160 </span>            :                        .offset(offset_d[11:0]),</a>
<a name="161"><span class="lineNum">     161 </span>            :                        .dout(full_addr_d[31:0])</a>
<a name="162"><span class="lineNum">     162 </span>            :                        );</a>
<a name="163"><span class="lineNum">     163 </span>            : </a>
<a name="164"><span class="lineNum">     164 </span>            :    // Module to generate the memory map of the address</a>
<a name="165"><span class="lineNum">     165 </span>            :    el2_lsu_addrcheck addrcheck (</a>
<a name="166"><span class="lineNum">     166 </span>            :               .start_addr_d(full_addr_d[31:0]),</a>
<a name="167"><span class="lineNum">     167 </span>            :               .end_addr_d(full_end_addr_d[31:0]),</a>
<a name="168"><span class="lineNum">     168 </span>            :               .rs1_region_d(rs1_d[31:28]),</a>
<a name="169"><span class="lineNum">     169 </span>            :               .*</a>
<a name="170"><span class="lineNum">     170 </span>            :   );</a>
<a name="171"><span class="lineNum">     171 </span>            : </a>
<a name="172"><span class="lineNum">     172 </span>            :    // Calculate start/end address for load/store</a>
<a name="173"><span class="lineNum">     173 </span>            :    assign addr_offset_d[2:0]      = ({3{lsu_pkt_d.half}} &amp; 3'b01) | ({3{lsu_pkt_d.word}} &amp; 3'b11) | ({3{lsu_pkt_d.dword}} &amp; 3'b111);</a>
<a name="174"><span class="lineNum">     174 </span>            :    assign end_addr_offset_d[12:0] = {offset_d[11],offset_d[11:0]} + {9'b0,addr_offset_d[2:0]};</a>
<a name="175"><span class="lineNum">     175 </span>            :    assign full_end_addr_d[31:0]   = rs1_d[31:0] + {{19{end_addr_offset_d[12]}},end_addr_offset_d[12:0]};</a>
<a name="176"><span class="lineNum">     176 </span>            :    assign end_addr_d[31:0]        = full_end_addr_d[31:0];</a>
<a name="177"><span class="lineNum">     177 </span>            :    assign lsu_exc_m               = access_fault_m | misaligned_fault_m;</a>
<a name="178"><span class="lineNum">     178 </span>            : </a>
<a name="179"><span class="lineNum">     179 </span>            :    // Goes to TLU to increment the ECC error counter</a>
<a name="180"><span class="lineNum">     180 </span>            :    assign lsu_single_ecc_error_incr = (lsu_single_ecc_error_r &amp; ~lsu_double_ecc_error_r) &amp; (lsu_commit_r | lsu_pkt_r.dma) &amp; lsu_pkt_r.valid;</a>
<a name="181"><span class="lineNum">     181 </span>            : </a>
<a name="182"><span class="lineNum">     182 </span>            :    if (pt.LOAD_TO_USE_PLUS1 == 1) begin: L2U_Plus1_1</a>
<a name="183"><span class="lineNum">     183 </span>            :       logic               access_fault_r, misaligned_fault_r;</a>
<a name="184"><span class="lineNum">     184 </span>            :       logic [3:0]         exc_mscause_r;</a>
<a name="185"><span class="lineNum">     185 </span>            :       logic               fir_dccm_access_error_r, fir_nondccm_access_error_r;</a>
<a name="186"><span class="lineNum">     186 </span>            : </a>
<a name="187"><span class="lineNum">     187 </span>            :       // Generate exception packet</a>
<a name="188"><span class="lineNum">     188 </span>            :       assign lsu_error_pkt_r.exc_valid = (access_fault_r | misaligned_fault_r | lsu_double_ecc_error_r) &amp; lsu_pkt_r.valid &amp; ~lsu_pkt_r.dma &amp; ~lsu_pkt_r.fast_int;</a>
<a name="189"><span class="lineNum">     189 </span>            :       assign lsu_error_pkt_r.single_ecc_error = lsu_single_ecc_error_r &amp; ~lsu_error_pkt_r.exc_valid &amp; ~lsu_pkt_r.dma;</a>
<a name="190"><span class="lineNum">     190 </span>            :       assign lsu_error_pkt_r.inst_type = lsu_pkt_r.store;</a>
<a name="191"><span class="lineNum">     191 </span>            :       assign lsu_error_pkt_r.exc_type  = ~misaligned_fault_r;</a>
<a name="192"><span class="lineNum">     192 </span>            :       assign lsu_error_pkt_r.mscause[3:0] = (lsu_double_ecc_error_r &amp; ~misaligned_fault_r &amp; ~access_fault_r) ? 4'h1 : exc_mscause_r[3:0];</a>
<a name="193"><span class="lineNum">     193 </span>            :       assign lsu_error_pkt_r.addr[31:0] = lsu_addr_r[31:0];</a>
<a name="194"><span class="lineNum">     194 </span>            : </a>
<a name="195"><span class="lineNum">     195 </span>            :       assign lsu_fir_error[1:0] = fir_nondccm_access_error_r ? 2'b11 : (fir_dccm_access_error_r ? 2'b10 : ((lsu_pkt_r.fast_int &amp; lsu_double_ecc_error_r) ? 2'b01 : 2'b00));</a>
<a name="196"><span class="lineNum">     196 </span>            : </a>
<a name="197"><span class="lineNum">     197 </span>            :       rvdff #(1) access_fault_rff             (.din(access_fault_m),             .dout(access_fault_r),             .clk(lsu_c1_r_clk), .*);</a>
<a name="198"><span class="lineNum">     198 </span>            :       rvdff #(1) misaligned_fault_rff         (.din(misaligned_fault_m),         .dout(misaligned_fault_r),         .clk(lsu_c1_r_clk), .*);</a>
<a name="199"><span class="lineNum">     199 </span>            :       rvdff #(4) exc_mscause_rff              (.din(exc_mscause_m[3:0]),         .dout(exc_mscause_r[3:0]),         .clk(lsu_c1_r_clk), .*);</a>
<a name="200"><span class="lineNum">     200 </span>            :       rvdff #(1) fir_dccm_access_error_mff    (.din(fir_dccm_access_error_m),    .dout(fir_dccm_access_error_r),    .clk(lsu_c1_r_clk), .*);</a>
<a name="201"><span class="lineNum">     201 </span>            :       rvdff #(1) fir_nondccm_access_error_mff (.din(fir_nondccm_access_error_m), .dout(fir_nondccm_access_error_r), .clk(lsu_c1_r_clk), .*);</a>
<a name="202"><span class="lineNum">     202 </span>            : </a>
<a name="203"><span class="lineNum">     203 </span>            :    end else begin: L2U_Plus1_0</a>
<a name="204"><span class="lineNum">     204 </span>            :       logic [1:0] lsu_fir_error_m;</a>
<a name="205"><span class="lineNum">     205 </span>            : </a>
<a name="206"><span class="lineNum">     206 </span>            :       // Generate exception packet</a>
<a name="207"><span class="lineNum">     207 </span>            :       assign lsu_error_pkt_m.exc_valid = (access_fault_m | misaligned_fault_m | lsu_double_ecc_error_m) &amp; lsu_pkt_m.valid &amp; ~lsu_pkt_m.dma &amp; ~lsu_pkt_m.fast_int &amp; ~flush_m_up;</a>
<a name="208"><span class="lineNum">     208 </span>            :       assign lsu_error_pkt_m.single_ecc_error = lsu_single_ecc_error_m &amp; ~lsu_error_pkt_m.exc_valid &amp; ~lsu_pkt_m.dma;</a>
<a name="209"><span class="lineNum">     209 </span>            :       assign lsu_error_pkt_m.inst_type = lsu_pkt_m.store;</a>
<a name="210"><span class="lineNum">     210 </span>            :       assign lsu_error_pkt_m.exc_type  = ~misaligned_fault_m;</a>
<a name="211"><span class="lineNum">     211 </span>            :       assign lsu_error_pkt_m.mscause[3:0] = (lsu_double_ecc_error_m &amp; ~misaligned_fault_m &amp; ~access_fault_m) ? 4'h1 : exc_mscause_m[3:0];</a>
<a name="212"><span class="lineNum">     212 </span>            :       assign lsu_error_pkt_m.addr[31:0] = lsu_addr_m[31:0];</a>
<a name="213"><span class="lineNum">     213 </span>            : </a>
<a name="214"><span class="lineNum">     214 </span>            :       assign lsu_fir_error_m[1:0] = fir_nondccm_access_error_m ? 2'b11 : (fir_dccm_access_error_m ? 2'b10 : ((lsu_pkt_m.fast_int &amp; lsu_double_ecc_error_m) ? 2'b01 : 2'b00));</a>
<a name="215"><span class="lineNum">     215 </span>            : </a>
<a name="216"><span class="lineNum">     216 </span>            :       rvdff  #(1)                             lsu_exc_valid_rff       (.*, .din(lsu_error_pkt_m.exc_valid),                        .dout(lsu_error_pkt_r.exc_valid),                        .clk(lsu_c2_r_clk));</a>
<a name="217"><span class="lineNum">     217 </span>            :       rvdff  #(1)                             lsu_single_ecc_error_rff(.*, .din(lsu_error_pkt_m.single_ecc_error),                 .dout(lsu_error_pkt_r.single_ecc_error),                 .clk(lsu_c2_r_clk));</a>
<a name="218"><span class="lineNum">     218 </span>            :       rvdffe #($bits(el2_lsu_error_pkt_t)-2) lsu_error_pkt_rff       (.*, .din(lsu_error_pkt_m[$bits(el2_lsu_error_pkt_t)-1:2]), .dout(lsu_error_pkt_r[$bits(el2_lsu_error_pkt_t)-1:2]), .en(lsu_error_pkt_m.exc_valid | lsu_error_pkt_m.single_ecc_error | clk_override));</a>
<a name="219"><span class="lineNum">     219 </span>            :       rvdff #(2)                              lsu_fir_error_rff       (.*, .din(lsu_fir_error_m[1:0]),                             .dout(lsu_fir_error[1:0]),                               .clk(lsu_c2_r_clk));</a>
<a name="220"><span class="lineNum">     220 </span>            :    end</a>
<a name="221"><span class="lineNum">     221 </span>            : </a>
<a name="222"><span class="lineNum">     222 </span>            :    //Create DMA packet</a>
<a name="223"><span class="lineNum">     223 </span>            :    always_comb begin</a>
<a name="224"><span class="lineNum">     224 </span>            :       dma_pkt_d = '0;</a>
<a name="225"><span class="lineNum">     225 </span>            :       dma_pkt_d.valid   = dma_dccm_req;</a>
<a name="226"><span class="lineNum">     226 </span>            :       dma_pkt_d.dma     = 1'b1;</a>
<a name="227"><span class="lineNum">     227 </span>            :       dma_pkt_d.store   = dma_mem_write;</a>
<a name="228"><span class="lineNum">     228 </span>            :       dma_pkt_d.load    = ~dma_mem_write;</a>
<a name="229"><span class="lineNum">     229 </span>            :       dma_pkt_d.by      = (dma_mem_sz[2:0] == 3'b0);</a>
<a name="230"><span class="lineNum">     230 </span>            :       dma_pkt_d.half    = (dma_mem_sz[2:0] == 3'b1);</a>
<a name="231"><span class="lineNum">     231 </span>            :       dma_pkt_d.word    = (dma_mem_sz[2:0] == 3'b10);</a>
<a name="232"><span class="lineNum">     232 </span>            :       dma_pkt_d.dword   = (dma_mem_sz[2:0] == 3'b11);</a>
<a name="233"><span class="lineNum">     233 </span>            :    end</a>
<a name="234"><span class="lineNum">     234 </span>            : </a>
<a name="235"><span class="lineNum">     235 </span>            :    always_comb begin</a>
<a name="236"><span class="lineNum">     236 </span>            :       lsu_pkt_d = dec_lsu_valid_raw_d ? lsu_p : dma_pkt_d;</a>
<a name="237"><span class="lineNum">     237 </span>            :       lsu_pkt_m_in = lsu_pkt_d;</a>
<a name="238"><span class="lineNum">     238 </span>            :       lsu_pkt_r_in = lsu_pkt_m;</a>
<a name="239"><span class="lineNum">     239 </span>            : </a>
<a name="240"><span class="lineNum">     240 </span>            :       lsu_pkt_d.valid = (lsu_p.valid &amp; ~(flush_m_up &amp; ~lsu_p.fast_int)) | dma_dccm_req;</a>
<a name="241"><span class="lineNum">     241 </span>            :       lsu_pkt_m_in.valid = lsu_pkt_d.valid &amp; ~(flush_m_up &amp; ~lsu_pkt_d.dma);</a>
<a name="242"><span class="lineNum">     242 </span>            :       lsu_pkt_r_in.valid = lsu_pkt_m.valid &amp; ~(flush_m_up &amp; ~lsu_pkt_m.dma) ;</a>
<a name="243"><span class="lineNum">     243 </span>            :    end</a>
<a name="244"><span class="lineNum">     244 </span>            : </a>
<a name="245"><span class="lineNum">     245 </span>            :    // C2 clock for valid and C1 for other bits of packet</a>
<a name="246"><span class="lineNum">     246 </span>            :    rvdff #(1) lsu_pkt_vldmff (.*, .din(lsu_pkt_m_in.valid), .dout(lsu_pkt_m.valid), .clk(lsu_c2_m_clk));</a>
<a name="247"><span class="lineNum">     247 </span>            :    rvdff #(1) lsu_pkt_vldrff (.*, .din(lsu_pkt_r_in.valid), .dout(lsu_pkt_r.valid), .clk(lsu_c2_r_clk));</a>
<a name="248"><span class="lineNum">     248 </span>            : </a>
<a name="249"><span class="lineNum">     249 </span>            :    rvdff #($bits(el2_lsu_pkt_t)-1) lsu_pkt_mff (.*, .din(lsu_pkt_m_in[$bits(el2_lsu_pkt_t)-1:1]), .dout(lsu_pkt_m[$bits(el2_lsu_pkt_t)-1:1]), .clk(lsu_c1_m_clk));</a>
<a name="250"><span class="lineNum">     250 </span>            :    rvdff #($bits(el2_lsu_pkt_t)-1) lsu_pkt_rff (.*, .din(lsu_pkt_r_in[$bits(el2_lsu_pkt_t)-1:1]), .dout(lsu_pkt_r[$bits(el2_lsu_pkt_t)-1:1]), .clk(lsu_c1_r_clk));</a>
<a name="251"><span class="lineNum">     251 </span>            : </a>
<a name="252"><span class="lineNum">     252 </span>            : </a>
<a name="253"><span class="lineNum">     253 </span>            : </a>
<a name="254"><span class="lineNum">     254 </span>            :    if (pt.LOAD_TO_USE_PLUS1 == 1) begin: L2U1_Plus1_1</a>
<a name="255"><span class="lineNum">     255 </span>            :       logic [31:0] lsu_ld_datafn_r, lsu_ld_datafn_corr_r;</a>
<a name="256"><span class="lineNum">     256 </span>            : </a>
<a name="257"><span class="lineNum">     257 </span>            :       assign lsu_ld_datafn_r[31:0]  = addr_external_r ? bus_read_data_r[31:0] : lsu_ld_data_r[31:0];</a>
<a name="258"><span class="lineNum">     258 </span>            :       assign lsu_ld_datafn_corr_r[31:0]  = addr_external_r ? bus_read_data_r[31:0] : lsu_ld_data_corr_r[31:0];</a>
<a name="259"><span class="lineNum">     259 </span>            : </a>
<a name="260"><span class="lineNum">     260 </span>            :       // this is really R stage signal</a>
<a name="261"><span class="lineNum">     261 </span>            :       assign lsu_result_m[31:0] = ({32{ lsu_pkt_r.unsign &amp; lsu_pkt_r.by  }} &amp; {24'b0,lsu_ld_datafn_r[7:0]}) |</a>
<a name="262"><span class="lineNum">     262 </span>            :                                                                     ({32{ lsu_pkt_r.unsign &amp; lsu_pkt_r.half}} &amp; {16'b0,lsu_ld_datafn_r[15:0]}) |</a>
<a name="263"><span class="lineNum">     263 </span>            :                                                                     ({32{~lsu_pkt_r.unsign &amp; lsu_pkt_r.by  }} &amp; {{24{  lsu_ld_datafn_r[7]}}, lsu_ld_datafn_r[7:0]}) |</a>
<a name="264"><span class="lineNum">     264 </span>            :                                                                     ({32{~lsu_pkt_r.unsign &amp; lsu_pkt_r.half}} &amp; {{16{  lsu_ld_datafn_r[15]}},lsu_ld_datafn_r[15:0]}) |</a>
<a name="265"><span class="lineNum">     265 </span>            :                                                                     ({32{lsu_pkt_r.word}}                     &amp; lsu_ld_datafn_r[31:0]);</a>
<a name="266"><span class="lineNum">     266 </span>            : </a>
<a name="267"><span class="lineNum">     267 </span>            :       // this signal is used for gpr update</a>
<a name="268"><span class="lineNum">     268 </span>            :       assign lsu_result_corr_r[31:0] = ({32{ lsu_pkt_r.unsign &amp; lsu_pkt_r.by  }} &amp; {24'b0,lsu_ld_datafn_corr_r[7:0]}) |</a>
<a name="269"><span class="lineNum">     269 </span>            :                                                                               ({32{ lsu_pkt_r.unsign &amp; lsu_pkt_r.half}} &amp; {16'b0,lsu_ld_datafn_corr_r[15:0]}) |</a>
<a name="270"><span class="lineNum">     270 </span>            :                                                                               ({32{~lsu_pkt_r.unsign &amp; lsu_pkt_r.by  }} &amp; {{24{  lsu_ld_datafn_corr_r[7]}}, lsu_ld_datafn_corr_r[7:0]}) |</a>
<a name="271"><span class="lineNum">     271 </span>            :                                                                               ({32{~lsu_pkt_r.unsign &amp; lsu_pkt_r.half}} &amp; {{16{  lsu_ld_datafn_corr_r[15]}},lsu_ld_datafn_corr_r[15:0]}) |</a>
<a name="272"><span class="lineNum">     272 </span>            :                                                                               ({32{lsu_pkt_r.word}}                     &amp; lsu_ld_datafn_corr_r[31:0]);</a>
<a name="273"><span class="lineNum">     273 </span>            : </a>
<a name="274"><span class="lineNum">     274 </span>            :    end else begin: L2U1_Plus1_0 // block: L2U1_Plus1_1</a>
<a name="275"><span class="lineNum">     275 </span>            :       logic [31:0] lsu_ld_datafn_m, lsu_ld_datafn_corr_r;</a>
<a name="276"><span class="lineNum">     276 </span>            : </a>
<a name="277"><span class="lineNum">     277 </span>            :       assign lsu_ld_datafn_m[31:0] = addr_external_m ? bus_read_data_m[31:0] : lsu_ld_data_m[31:0];</a>
<a name="278"><span class="lineNum">     278 </span>            :       assign lsu_ld_datafn_corr_r[31:0] = addr_external_r ? bus_read_data_r[31:0] : lsu_ld_data_corr_r[31:0];</a>
<a name="279"><span class="lineNum">     279 </span>            : </a>
<a name="280"><span class="lineNum">     280 </span>            :       // this result must look at prior stores and merge them in</a>
<a name="281"><span class="lineNum">     281 </span>            :       assign lsu_result_m[31:0] = ({32{ lsu_pkt_m.unsign &amp; lsu_pkt_m.by  }} &amp; {24'b0,lsu_ld_datafn_m[7:0]}) |</a>
<a name="282"><span class="lineNum">     282 </span>            :                                                                     ({32{ lsu_pkt_m.unsign &amp; lsu_pkt_m.half}} &amp; {16'b0,lsu_ld_datafn_m[15:0]}) |</a>
<a name="283"><span class="lineNum">     283 </span>            :                                                                     ({32{~lsu_pkt_m.unsign &amp; lsu_pkt_m.by  }} &amp; {{24{  lsu_ld_datafn_m[7]}}, lsu_ld_datafn_m[7:0]}) |</a>
<a name="284"><span class="lineNum">     284 </span>            :                                                                     ({32{~lsu_pkt_m.unsign &amp; lsu_pkt_m.half}} &amp; {{16{  lsu_ld_datafn_m[15]}},lsu_ld_datafn_m[15:0]}) |</a>
<a name="285"><span class="lineNum">     285 </span>            :                                                                     ({32{lsu_pkt_m.word}}                     &amp; lsu_ld_datafn_m[31:0]);</a>
<a name="286"><span class="lineNum">     286 </span>            : </a>
<a name="287"><span class="lineNum">     287 </span>            :       // this signal is used for gpr update</a>
<a name="288"><span class="lineNum">     288 </span>            :       assign lsu_result_corr_r[31:0] = ({32{ lsu_pkt_r.unsign &amp; lsu_pkt_r.by  }} &amp; {24'b0,lsu_ld_datafn_corr_r[7:0]}) |</a>
<a name="289"><span class="lineNum">     289 </span>            :                                                                               ({32{ lsu_pkt_r.unsign &amp; lsu_pkt_r.half}} &amp; {16'b0,lsu_ld_datafn_corr_r[15:0]}) |</a>
<a name="290"><span class="lineNum">     290 </span>            :                                                                               ({32{~lsu_pkt_r.unsign &amp; lsu_pkt_r.by  }} &amp; {{24{  lsu_ld_datafn_corr_r[7]}}, lsu_ld_datafn_corr_r[7:0]}) |</a>
<a name="291"><span class="lineNum">     291 </span>            :                                                                               ({32{~lsu_pkt_r.unsign &amp; lsu_pkt_r.half}} &amp; {{16{  lsu_ld_datafn_corr_r[15]}},lsu_ld_datafn_corr_r[15:0]}) |</a>
<a name="292"><span class="lineNum">     292 </span>            :                                                                               ({32{lsu_pkt_r.word}}                     &amp; lsu_ld_datafn_corr_r[31:0]);</a>
<a name="293"><span class="lineNum">     293 </span>            :    end</a>
<a name="294"><span class="lineNum">     294 </span>            : </a>
<a name="295"><span class="lineNum">     295 </span>            :    // Fast interrupt address</a>
<a name="296"><span class="lineNum">     296 </span>            :    assign lsu_fir_addr[31:1]    = lsu_ld_data_corr_r[31:1];</a>
<a name="297"><span class="lineNum">     297 </span>            : </a>
<a name="298"><span class="lineNum">     298 </span>            :    // absence load/store all 0's</a>
<a name="299"><span class="lineNum">     299 </span>            :    assign lsu_addr_d[31:0] = full_addr_d[31:0];</a>
<a name="300"><span class="lineNum">     300 </span>            : </a>
<a name="301"><span class="lineNum">     301 </span>            :    // Interrupt as a flush source allows the WB to occur</a>
<a name="302"><span class="lineNum">     302 </span>            :    assign lsu_commit_r = lsu_pkt_r.valid &amp; (lsu_pkt_r.store | lsu_pkt_r.load) &amp; ~flush_r &amp; ~lsu_pkt_r.dma;</a>
<a name="303"><span class="lineNum">     303 </span>            : </a>
<a name="304"><span class="lineNum">     304 </span>            :    assign dma_mem_wdata_shifted[63:0] = 64'(dma_mem_wdata[63:0] &gt;&gt; {dma_mem_addr[2:0], 3'b000});   // Shift the dma data to lower bits to make it consistent to lsu stores</a>
<a name="305"><span class="lineNum">     305 </span>            :    assign store_data_d[31:0] = dma_dccm_req ? dma_mem_wdata_shifted[31:0] : exu_lsu_rs2_d[31:0];  // Write to PIC still happens in r stage</a>
<a name="306"><span class="lineNum">     306 </span>            : </a>
<a name="307"><span class="lineNum">     307 </span>            :    assign store_data_m_in[31:0] = (lsu_pkt_d.store_data_bypass_d) ? lsu_result_m[31:0] : store_data_d[31:0];</a>
<a name="308"><span class="lineNum">     308 </span>            : </a>
<a name="309"><span class="lineNum">     309 </span>            :    assign store_data_m[31:0] = (picm_mask_data_m[31:0] | {32{~addr_in_pic_m}}) &amp; ((lsu_pkt_m.store_data_bypass_m) ? lsu_result_m[31:0] : store_data_pre_m[31:0]);</a>
<a name="310"><span class="lineNum">     310 </span>            : </a>
<a name="311"><span class="lineNum">     311 </span>            : </a>
<a name="312"><span class="lineNum">     312 </span>            :    rvdff #(32)  sdmff (.*, .din(store_data_m_in[31:0]), .dout(store_data_pre_m[31:0]),                       .clk(lsu_store_c1_m_clk));</a>
<a name="313"><span class="lineNum">     313 </span>            : </a>
<a name="314"><span class="lineNum">     314 </span>            :    rvdff #(32) samff (.*, .din(lsu_addr_d[31:0]), .dout(lsu_addr_m[31:0]), .clk(lsu_c1_m_clk));</a>
<a name="315"><span class="lineNum">     315 </span>            :    rvdff #(32) sarff (.*, .din(lsu_addr_m[31:0]), .dout(lsu_addr_r[31:0]), .clk(lsu_c1_r_clk));</a>
<a name="316"><span class="lineNum">     316 </span>            : </a>
<a name="317"><span class="lineNum">     317 </span>            :    assign end_addr_m[31:3] = ldst_dual_m ? end_addr_pre_m[31:3] : lsu_addr_m[31:3];       // This is for power saving</a>
<a name="318"><span class="lineNum">     318 </span>            :    assign end_addr_r[31:3] = ldst_dual_r ? end_addr_pre_r[31:3] : lsu_addr_r[31:3];       // This is for power saving</a>
<a name="319"><span class="lineNum">     319 </span>            : </a>
<a name="320"><span class="lineNum">     320 </span>            :    rvdffe #(29) end_addr_hi_mff (.*, .din(end_addr_d[31:3]), .dout(end_addr_pre_m[31:3]), .en((lsu_pkt_d.valid &amp; ldst_dual_d) | clk_override));</a>
<a name="321"><span class="lineNum">     321 </span>            :    rvdffe #(29) end_addr_hi_rff (.*, .din(end_addr_m[31:3]), .dout(end_addr_pre_r[31:3]), .en((lsu_pkt_m.valid &amp; ldst_dual_m) | clk_override));</a>
<a name="322"><span class="lineNum">     322 </span>            : </a>
<a name="323"><span class="lineNum">     323 </span>            :    rvdff #(3)  end_addr_lo_mff (.*, .din(end_addr_d[2:0]), .dout(end_addr_m[2:0]), .clk(lsu_c1_m_clk));</a>
<a name="324"><span class="lineNum">     324 </span>            :    rvdff #(3)  end_addr_lo_rff (.*, .din(end_addr_m[2:0]), .dout(end_addr_r[2:0]), .clk(lsu_c1_r_clk));</a>
<a name="325"><span class="lineNum">     325 </span>            : </a>
<a name="326"><span class="lineNum">     326 </span>            :    rvdff #(1) addr_in_dccm_mff(.din(addr_in_dccm_d), .dout(addr_in_dccm_m), .clk(lsu_c1_m_clk), .*);</a>
<a name="327"><span class="lineNum">     327 </span>            :    rvdff #(1) addr_in_dccm_rff(.din(addr_in_dccm_m), .dout(addr_in_dccm_r), .clk(lsu_c1_r_clk), .*);</a>
<a name="328"><span class="lineNum">     328 </span>            : </a>
<a name="329"><span class="lineNum">     329 </span>            :    rvdff #(1) addr_in_pic_mff(.din(addr_in_pic_d), .dout(addr_in_pic_m), .clk(lsu_c1_m_clk), .*);</a>
<a name="330"><span class="lineNum">     330 </span>            :    rvdff #(1) addr_in_pic_rff(.din(addr_in_pic_m), .dout(addr_in_pic_r), .clk(lsu_c1_r_clk), .*);</a>
<a name="331"><span class="lineNum">     331 </span>            : </a>
<a name="332"><span class="lineNum">     332 </span>            :    rvdff #(1) addr_external_mff(.din(addr_external_d), .dout(addr_external_m), .clk(lsu_c1_m_clk), .*);</a>
<a name="333"><span class="lineNum">     333 </span>            :    rvdff #(1) addr_external_rff(.din(addr_external_m), .dout(addr_external_r), .clk(lsu_c1_r_clk), .*);</a>
<a name="334"><span class="lineNum">     334 </span>            : </a>
<a name="335"><span class="lineNum">     335 </span>            :    rvdff #(1) access_fault_mff     (.din(access_fault_d),     .dout(access_fault_m),     .clk(lsu_c1_m_clk), .*);</a>
<a name="336"><span class="lineNum">     336 </span>            :    rvdff #(1) misaligned_fault_mff (.din(misaligned_fault_d), .dout(misaligned_fault_m), .clk(lsu_c1_m_clk), .*);</a>
<a name="337"><span class="lineNum">     337 </span>            :    rvdff #(4) exc_mscause_mff      (.din(exc_mscause_d[3:0]), .dout(exc_mscause_m[3:0]), .clk(lsu_c1_m_clk), .*);</a>
<a name="338"><span class="lineNum">     338 </span>            : </a>
<a name="339"><span class="lineNum">     339 </span>            :    rvdff #(1) fir_dccm_access_error_mff    (.din(fir_dccm_access_error_d),    .dout(fir_dccm_access_error_m),    .clk(lsu_c1_m_clk), .*);</a>
<a name="340"><span class="lineNum">     340 </span>            :    rvdff #(1) fir_nondccm_access_error_mff (.din(fir_nondccm_access_error_d), .dout(fir_nondccm_access_error_m), .clk(lsu_c1_m_clk), .*);</a>
<a name="341"><span class="lineNum">     341 </span>            : </a>
<a name="342"><span class="lineNum">     342 </span>            :    rvdffe #(32) bus_read_data_r_ff (.*, .din(bus_read_data_m[31:0]), .dout(bus_read_data_r[31:0]), .en(addr_external_m | clk_override));</a>
<a name="343"><span class="lineNum">     343 </span>            : </a>
<a name="344"><span class="lineNum">     344 </span>            : endmodule</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="https://github.com/linux-test-project/lcov" target="_parent">LCOV version 1.16</a></td></tr>
  </table>
  <br>

</body>
</html>
