// Seed: 996006872
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_7 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout logic [7:0] id_8;
  input wire _id_7;
  inout uwire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [1  ==  1 'h0 : -1] id_10;
  ;
  module_0 modCall_1 (
      id_4,
      id_10,
      id_10,
      id_9
  );
  assign {1 & -1'b0, -1} = id_10;
  always @(posedge 1 or -1) begin : LABEL_0
    id_8[id_7] <= id_8;
  end
  logic [-1 : 1] id_11;
  ;
  assign id_6 = 1 ? id_6 : id_10 == id_4 ? 1 : 1;
endmodule
