$date
	Fri Oct 17 20:43:40 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module dff_Pe_As_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$var reg 1 $ rst $end
$var integer 32 % i [31:0] $end
$scope module dff_Ps_As_1 $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var wire 1 $ rst $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
0$
0#
0"
x!
$end
#10
1#
b1 %
#20
0!
1"
0#
b10 %
#30
1#
b11 %
#40
1$
0"
0#
b100 %
#50
1#
b101 %
#60
1"
0#
b110 %
#70
1#
b111 %
#80
b1000 %
