{:input (genetic.crossover/dumb-crossover 562638735 (genetic.crossover/dumb-crossover 1450257477 (genetic.representation/genetic-representation "examples/57268.BAF2B86D.blif") (genetic.mutation/change-constant-value 607922943 (genetic.representation/genetic-representation "examples/58018.25F9EDF0.blif"))) (genetic.mutation/change-constant-value 35081917 (genetic.mutation/change-constant-value 81537226 (genetic.representation/genetic-representation "examples/58018.25F9EDF0.blif")))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_1, \\wire:missing_2 );\n  wire \\:missing_edge ;\n  output wire0_1;\n  wire wire0_1;\n  wire wire2_4;\n  wire wire3;\n  wire wire4_1;\n  wire wire4_7;\n  wire wire6;\n  input \\wire:missing_2 ;\n  wire \\wire:missing_2 ;\n  wire \\wire:missing_5 ;\n  wire \\wire:missing_7 ;\n  wire \\wire:missing_edge ;\n  assign wire4_1 = 2'h1 >> wire2_4;\n  assign wire3 = 1'h1;\n  assign wire6 = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_7  = wire4_7;\n  assign \\wire:missing_5  = \\wire:missing_edge ;\n  assign wire0_1 = wire4_1;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount6020635C/3CA513A3.v:3.1-24.10\" *)\nmodule postsynth(wire0_1, \\wire:missing_2 );\n  (* src = \"/tmp/fuzzmount6020635C/3CA513A3.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount6020635C/3CA513A3.v:5.10-5.17\" *)\n  output wire0_1;\n  wire wire0_1;\n  (* src = \"/tmp/fuzzmount6020635C/3CA513A3.v:7.8-7.15\" *)\n  wire wire2_4;\n  (* src = \"/tmp/fuzzmount6020635C/3CA513A3.v:8.8-8.13\" *)\n  wire wire3;\n  (* src = \"/tmp/fuzzmount6020635C/3CA513A3.v:9.8-9.15\" *)\n  wire wire4_1;\n  (* src = \"/tmp/fuzzmount6020635C/3CA513A3.v:11.8-11.13\" *)\n  wire wire6;\n  (* src = \"/tmp/fuzzmount6020635C/3CA513A3.v:12.9-12.24\" *)\n  input \\wire:missing_2 ;\n  wire \\wire:missing_2 ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire0_1 = 1'hx;\n  assign wire2_4 = 1'hx;\n  assign wire3 = 1'h1;\n  assign wire4_1 = 1'hx;\n  assign wire6 = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY 12:56:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof] Copy '/tmp/fuzzmount6020635C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof/src/top.v'.\nSBY 12:56:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof] Copy '/tmp/fuzzmount6020635C/3CA513A3.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof/src/3CA513A3.v'.\nSBY 12:56:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof] Copy '/tmp/fuzzmount6020635C/3CA513A3.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof/src/3CA513A3.post.v'.\nSBY 12:56:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof] engine_0: abc pdr\nSBY 12:56:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY 12:56:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof] base: /tmp/fuzzmount6020635C/top.v:7: Warning: Identifier `\\clk' is implicitly declared.\nSBY 12:56:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof] base: Warning: Wire presynth.\\wire2_4 is used but has no driver.\nSBY 12:56:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof] base: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:56:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof] base: finished (returncode=0)\nSBY 12:56:02 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY 12:56:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof] aig: Warning: Wire presynth.\\wire2_4 is used but has no driver.\nSBY 12:56:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof] aig: Warning: Wire top.\\clk is used but has no driver.\nSBY 12:56:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof] aig: finished (returncode=0)\nSBY 12:56:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY 12:56:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY 12:56:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof] engine_0: Warning: The network has no constraints.\nSBY 12:56:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY 12:56:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof] engine_0: finished (returncode=0)\nSBY 12:56:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof] engine_0: Status returned by engine: FAIL\nSBY 12:56:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 12:56:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY 12:56:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof] summary: engine_0 (abc pdr) returned FAIL\nSBY 12:56:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof'.\nSBY 12:56:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpwbqogpof] DONE (FAIL, rc=2)\n", :err ""}}}