
Digital_Control_Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a69c  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000053c  0800a840  0800a840  0001a840  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ad7c  0800ad7c  00020280  2**0
                  CONTENTS
  4 .ARM          00000008  0800ad7c  0800ad7c  0001ad7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ad84  0800ad84  00020280  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ad84  0800ad84  0001ad84  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ad88  0800ad88  0001ad88  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000280  20000000  0800ad8c  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001d8  20000280  0800b00c  00020280  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000458  0800b00c  00020458  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020280  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fd17  00000000  00000000  000202b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001d93  00000000  00000000  0002ffc7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000cd8  00000000  00000000  00031d60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000c48  00000000  00000000  00032a38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a287  00000000  00000000  00033680  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000dd8b  00000000  00000000  0004d907  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009324c  00000000  00000000  0005b692  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000ee8de  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004fa8  00000000  00000000  000ee930  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000280 	.word	0x20000280
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800a824 	.word	0x0800a824

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000284 	.word	0x20000284
 80001dc:	0800a824 	.word	0x0800a824

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000cac:	f000 b9aa 	b.w	8001004 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468e      	mov	lr, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d14d      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d42:	428a      	cmp	r2, r1
 8000d44:	4694      	mov	ip, r2
 8000d46:	d969      	bls.n	8000e1c <__udivmoddi4+0xe8>
 8000d48:	fab2 f282 	clz	r2, r2
 8000d4c:	b152      	cbz	r2, 8000d64 <__udivmoddi4+0x30>
 8000d4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d52:	f1c2 0120 	rsb	r1, r2, #32
 8000d56:	fa20 f101 	lsr.w	r1, r0, r1
 8000d5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d62:	4094      	lsls	r4, r2
 8000d64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d68:	0c21      	lsrs	r1, r4, #16
 8000d6a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d6e:	fa1f f78c 	uxth.w	r7, ip
 8000d72:	fb08 e316 	mls	r3, r8, r6, lr
 8000d76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d7a:	fb06 f107 	mul.w	r1, r6, r7
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000d8a:	f080 811f 	bcs.w	8000fcc <__udivmoddi4+0x298>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 811c 	bls.w	8000fcc <__udivmoddi4+0x298>
 8000d94:	3e02      	subs	r6, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a5b      	subs	r3, r3, r1
 8000d9a:	b2a4      	uxth	r4, r4
 8000d9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da0:	fb08 3310 	mls	r3, r8, r0, r3
 8000da4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da8:	fb00 f707 	mul.w	r7, r0, r7
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x92>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000db8:	f080 810a 	bcs.w	8000fd0 <__udivmoddi4+0x29c>
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	f240 8107 	bls.w	8000fd0 <__udivmoddi4+0x29c>
 8000dc2:	4464      	add	r4, ip
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dca:	1be4      	subs	r4, r4, r7
 8000dcc:	2600      	movs	r6, #0
 8000dce:	b11d      	cbz	r5, 8000dd8 <__udivmoddi4+0xa4>
 8000dd0:	40d4      	lsrs	r4, r2
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd8:	4631      	mov	r1, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0xc2>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80ef 	beq.w	8000fc6 <__udivmoddi4+0x292>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x160>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0xd4>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80f9 	bhi.w	8000ffa <__udivmoddi4+0x2c6>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	469e      	mov	lr, r3
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0e0      	beq.n	8000dd8 <__udivmoddi4+0xa4>
 8000e16:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e1a:	e7dd      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000e1c:	b902      	cbnz	r2, 8000e20 <__udivmoddi4+0xec>
 8000e1e:	deff      	udf	#255	; 0xff
 8000e20:	fab2 f282 	clz	r2, r2
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	f040 8092 	bne.w	8000f4e <__udivmoddi4+0x21a>
 8000e2a:	eba1 010c 	sub.w	r1, r1, ip
 8000e2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	2601      	movs	r6, #1
 8000e38:	0c20      	lsrs	r0, r4, #16
 8000e3a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e3e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e42:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e46:	fb0e f003 	mul.w	r0, lr, r3
 8000e4a:	4288      	cmp	r0, r1
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x12c>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x12a>
 8000e58:	4288      	cmp	r0, r1
 8000e5a:	f200 80cb 	bhi.w	8000ff4 <__udivmoddi4+0x2c0>
 8000e5e:	4643      	mov	r3, r8
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e68:	fb07 1110 	mls	r1, r7, r0, r1
 8000e6c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e70:	fb0e fe00 	mul.w	lr, lr, r0
 8000e74:	45a6      	cmp	lr, r4
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x156>
 8000e78:	eb1c 0404 	adds.w	r4, ip, r4
 8000e7c:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000e80:	d202      	bcs.n	8000e88 <__udivmoddi4+0x154>
 8000e82:	45a6      	cmp	lr, r4
 8000e84:	f200 80bb 	bhi.w	8000ffe <__udivmoddi4+0x2ca>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	eba4 040e 	sub.w	r4, r4, lr
 8000e8e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e92:	e79c      	b.n	8000dce <__udivmoddi4+0x9a>
 8000e94:	f1c6 0720 	rsb	r7, r6, #32
 8000e98:	40b3      	lsls	r3, r6
 8000e9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ea2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	431c      	orrs	r4, r3
 8000eac:	40f9      	lsrs	r1, r7
 8000eae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb2:	fa00 f306 	lsl.w	r3, r0, r6
 8000eb6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eba:	0c20      	lsrs	r0, r4, #16
 8000ebc:	fa1f fe8c 	uxth.w	lr, ip
 8000ec0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ec4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ec8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ecc:	4288      	cmp	r0, r1
 8000ece:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed2:	d90b      	bls.n	8000eec <__udivmoddi4+0x1b8>
 8000ed4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed8:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000edc:	f080 8088 	bcs.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee0:	4288      	cmp	r0, r1
 8000ee2:	f240 8085 	bls.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	1a09      	subs	r1, r1, r0
 8000eee:	b2a4      	uxth	r4, r4
 8000ef0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ef4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ef8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000efc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f00:	458e      	cmp	lr, r1
 8000f02:	d908      	bls.n	8000f16 <__udivmoddi4+0x1e2>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000f0c:	d26c      	bcs.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f0e:	458e      	cmp	lr, r1
 8000f10:	d96a      	bls.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f12:	3802      	subs	r0, #2
 8000f14:	4461      	add	r1, ip
 8000f16:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f1a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f1e:	eba1 010e 	sub.w	r1, r1, lr
 8000f22:	42a1      	cmp	r1, r4
 8000f24:	46c8      	mov	r8, r9
 8000f26:	46a6      	mov	lr, r4
 8000f28:	d356      	bcc.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f2a:	d053      	beq.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f2c:	b15d      	cbz	r5, 8000f46 <__udivmoddi4+0x212>
 8000f2e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f32:	eb61 010e 	sbc.w	r1, r1, lr
 8000f36:	fa01 f707 	lsl.w	r7, r1, r7
 8000f3a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f3e:	40f1      	lsrs	r1, r6
 8000f40:	431f      	orrs	r7, r3
 8000f42:	e9c5 7100 	strd	r7, r1, [r5]
 8000f46:	2600      	movs	r6, #0
 8000f48:	4631      	mov	r1, r6
 8000f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4e:	f1c2 0320 	rsb	r3, r2, #32
 8000f52:	40d8      	lsrs	r0, r3
 8000f54:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f58:	fa21 f303 	lsr.w	r3, r1, r3
 8000f5c:	4091      	lsls	r1, r2
 8000f5e:	4301      	orrs	r1, r0
 8000f60:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f64:	fa1f fe8c 	uxth.w	lr, ip
 8000f68:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f6c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f70:	0c0b      	lsrs	r3, r1, #16
 8000f72:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f76:	fb00 f60e 	mul.w	r6, r0, lr
 8000f7a:	429e      	cmp	r6, r3
 8000f7c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x260>
 8000f82:	eb1c 0303 	adds.w	r3, ip, r3
 8000f86:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000f8a:	d22f      	bcs.n	8000fec <__udivmoddi4+0x2b8>
 8000f8c:	429e      	cmp	r6, r3
 8000f8e:	d92d      	bls.n	8000fec <__udivmoddi4+0x2b8>
 8000f90:	3802      	subs	r0, #2
 8000f92:	4463      	add	r3, ip
 8000f94:	1b9b      	subs	r3, r3, r6
 8000f96:	b289      	uxth	r1, r1
 8000f98:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f9c:	fb07 3316 	mls	r3, r7, r6, r3
 8000fa0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fa4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fa8:	428b      	cmp	r3, r1
 8000faa:	d908      	bls.n	8000fbe <__udivmoddi4+0x28a>
 8000fac:	eb1c 0101 	adds.w	r1, ip, r1
 8000fb0:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000fb4:	d216      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fb6:	428b      	cmp	r3, r1
 8000fb8:	d914      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fba:	3e02      	subs	r6, #2
 8000fbc:	4461      	add	r1, ip
 8000fbe:	1ac9      	subs	r1, r1, r3
 8000fc0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fc4:	e738      	b.n	8000e38 <__udivmoddi4+0x104>
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e705      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e3      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6f8      	b.n	8000dc6 <__udivmoddi4+0x92>
 8000fd4:	454b      	cmp	r3, r9
 8000fd6:	d2a9      	bcs.n	8000f2c <__udivmoddi4+0x1f8>
 8000fd8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fdc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7a3      	b.n	8000f2c <__udivmoddi4+0x1f8>
 8000fe4:	4646      	mov	r6, r8
 8000fe6:	e7ea      	b.n	8000fbe <__udivmoddi4+0x28a>
 8000fe8:	4620      	mov	r0, r4
 8000fea:	e794      	b.n	8000f16 <__udivmoddi4+0x1e2>
 8000fec:	4640      	mov	r0, r8
 8000fee:	e7d1      	b.n	8000f94 <__udivmoddi4+0x260>
 8000ff0:	46d0      	mov	r8, sl
 8000ff2:	e77b      	b.n	8000eec <__udivmoddi4+0x1b8>
 8000ff4:	3b02      	subs	r3, #2
 8000ff6:	4461      	add	r1, ip
 8000ff8:	e732      	b.n	8000e60 <__udivmoddi4+0x12c>
 8000ffa:	4630      	mov	r0, r6
 8000ffc:	e709      	b.n	8000e12 <__udivmoddi4+0xde>
 8000ffe:	4464      	add	r4, ip
 8001000:	3802      	subs	r0, #2
 8001002:	e742      	b.n	8000e8a <__udivmoddi4+0x156>

08001004 <__aeabi_idiv0>:
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop

08001008 <_ZSt3absd>:
// 2735. std::abs(short), std::abs(signed char) and others should return int

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR double
  abs(double __x)
  { return __builtin_fabs(__x); }
 8001008:	b480      	push	{r7}
 800100a:	b083      	sub	sp, #12
 800100c:	af00      	add	r7, sp, #0
 800100e:	ed87 0b00 	vstr	d0, [r7]
 8001012:	683a      	ldr	r2, [r7, #0]
 8001014:	6879      	ldr	r1, [r7, #4]
 8001016:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800101a:	ec43 2b17 	vmov	d7, r2, r3
 800101e:	eeb0 0a47 	vmov.f32	s0, s14
 8001022:	eef0 0a67 	vmov.f32	s1, s15
 8001026:	370c      	adds	r7, #12
 8001028:	46bd      	mov	sp, r7
 800102a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800102e:	4770      	bx	lr

08001030 <_Z7cb_initP15circular_bufferjj>:
	void *head;       // pointer to head
	void *tail;       // pointer to tail
	bool writing;  // signals if the buffer is being written
} circular_buffer;

void cb_init(circular_buffer *cb, size_t capacity, size_t sz) {
 8001030:	b580      	push	{r7, lr}
 8001032:	b084      	sub	sp, #16
 8001034:	af00      	add	r7, sp, #0
 8001036:	60f8      	str	r0, [r7, #12]
 8001038:	60b9      	str	r1, [r7, #8]
 800103a:	607a      	str	r2, [r7, #4]
	cb->buffer = calloc(capacity, sz);
 800103c:	6879      	ldr	r1, [r7, #4]
 800103e:	68b8      	ldr	r0, [r7, #8]
 8001040:	f004 ff28 	bl	8005e94 <calloc>
 8001044:	4603      	mov	r3, r0
 8001046:	461a      	mov	r2, r3
 8001048:	68fb      	ldr	r3, [r7, #12]
 800104a:	601a      	str	r2, [r3, #0]
	if (cb->buffer == NULL)
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	2b00      	cmp	r3, #0
 8001052:	d102      	bne.n	800105a <_Z7cb_initP15circular_bufferjj+0x2a>
		printf("ALLOCATED NULL\n\r");
 8001054:	4811      	ldr	r0, [pc, #68]	; (800109c <_Z7cb_initP15circular_bufferjj+0x6c>)
 8001056:	f005 fef1 	bl	8006e3c <iprintf>
	// handle error
	cb->buffer_end = (char*) cb->buffer + capacity * sz;
 800105a:	68fb      	ldr	r3, [r7, #12]
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	68bb      	ldr	r3, [r7, #8]
 8001060:	6879      	ldr	r1, [r7, #4]
 8001062:	fb01 f303 	mul.w	r3, r1, r3
 8001066:	441a      	add	r2, r3
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	605a      	str	r2, [r3, #4]
	cb->capacity = capacity;
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	68ba      	ldr	r2, [r7, #8]
 8001070:	609a      	str	r2, [r3, #8]
	cb->count = 0;
 8001072:	68fb      	ldr	r3, [r7, #12]
 8001074:	2200      	movs	r2, #0
 8001076:	60da      	str	r2, [r3, #12]
	cb->sz = sz;
 8001078:	68fb      	ldr	r3, [r7, #12]
 800107a:	687a      	ldr	r2, [r7, #4]
 800107c:	611a      	str	r2, [r3, #16]
	cb->head = cb->buffer;
 800107e:	68fb      	ldr	r3, [r7, #12]
 8001080:	681a      	ldr	r2, [r3, #0]
 8001082:	68fb      	ldr	r3, [r7, #12]
 8001084:	615a      	str	r2, [r3, #20]
	cb->tail = cb->buffer;
 8001086:	68fb      	ldr	r3, [r7, #12]
 8001088:	681a      	ldr	r2, [r3, #0]
 800108a:	68fb      	ldr	r3, [r7, #12]
 800108c:	619a      	str	r2, [r3, #24]
	cb->writing = false;
 800108e:	68fb      	ldr	r3, [r7, #12]
 8001090:	2200      	movs	r2, #0
 8001092:	771a      	strb	r2, [r3, #28]

}
 8001094:	bf00      	nop
 8001096:	3710      	adds	r7, #16
 8001098:	46bd      	mov	sp, r7
 800109a:	bd80      	pop	{r7, pc}
 800109c:	0800a840 	.word	0x0800a840

080010a0 <_Z12cb_push_backP15circular_bufferPKv>:
void cb_free(circular_buffer *cb) {
	free(cb->buffer);
	// clear out other fields too, just to be safe
}

void cb_push_back(circular_buffer *cb, const void *item) {
 80010a0:	b580      	push	{r7, lr}
 80010a2:	b082      	sub	sp, #8
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	6078      	str	r0, [r7, #4]
 80010a8:	6039      	str	r1, [r7, #0]
	if (cb->count == cb->capacity) {
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	68da      	ldr	r2, [r3, #12]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	689b      	ldr	r3, [r3, #8]
 80010b2:	429a      	cmp	r2, r3
 80010b4:	d102      	bne.n	80010bc <_Z12cb_push_backP15circular_bufferPKv+0x1c>
		printf("ERROR PUSH BACK \n\r");
 80010b6:	4815      	ldr	r0, [pc, #84]	; (800110c <_Z12cb_push_backP15circular_bufferPKv+0x6c>)
 80010b8:	f005 fec0 	bl	8006e3c <iprintf>
		// handle error
	}
	cb->writing = true;
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	2201      	movs	r2, #1
 80010c0:	771a      	strb	r2, [r3, #28]
	memmove(cb->head, item, cb->sz);
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	6958      	ldr	r0, [r3, #20]
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	691b      	ldr	r3, [r3, #16]
 80010ca:	461a      	mov	r2, r3
 80010cc:	6839      	ldr	r1, [r7, #0]
 80010ce:	f004 ff23 	bl	8005f18 <memmove>
	cb->head = (char*) cb->head + cb->sz;
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	695a      	ldr	r2, [r3, #20]
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	691b      	ldr	r3, [r3, #16]
 80010da:	441a      	add	r2, r3
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	615a      	str	r2, [r3, #20]
	if (cb->head == cb->buffer_end)
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	695a      	ldr	r2, [r3, #20]
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	429a      	cmp	r2, r3
 80010ea:	d103      	bne.n	80010f4 <_Z12cb_push_backP15circular_bufferPKv+0x54>
		cb->head = cb->buffer;
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	681a      	ldr	r2, [r3, #0]
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	615a      	str	r2, [r3, #20]
	cb->count++;
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	68db      	ldr	r3, [r3, #12]
 80010f8:	1c5a      	adds	r2, r3, #1
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	60da      	str	r2, [r3, #12]
	cb->writing = false;
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	2200      	movs	r2, #0
 8001102:	771a      	strb	r2, [r3, #28]
}
 8001104:	bf00      	nop
 8001106:	3708      	adds	r7, #8
 8001108:	46bd      	mov	sp, r7
 800110a:	bd80      	pop	{r7, pc}
 800110c:	0800a854 	.word	0x0800a854

08001110 <_Z12cb_pop_frontP15circular_bufferPv>:

void cb_pop_front(circular_buffer *cb, void *item) {
 8001110:	b580      	push	{r7, lr}
 8001112:	b082      	sub	sp, #8
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	6039      	str	r1, [r7, #0]
	if (cb->count == 0) {
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	68db      	ldr	r3, [r3, #12]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d102      	bne.n	8001128 <_Z12cb_pop_frontP15circular_bufferPv+0x18>
		printf("ERROR PUSH BACK \n\r");
 8001122:	4815      	ldr	r0, [pc, #84]	; (8001178 <_Z12cb_pop_frontP15circular_bufferPv+0x68>)
 8001124:	f005 fe8a 	bl	8006e3c <iprintf>
		// handle error
	}
	memmove(item, cb->tail, cb->sz);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	6999      	ldr	r1, [r3, #24]
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	691b      	ldr	r3, [r3, #16]
 8001130:	461a      	mov	r2, r3
 8001132:	6838      	ldr	r0, [r7, #0]
 8001134:	f004 fef0 	bl	8005f18 <memmove>
	cb->tail = (char*) cb->tail + cb->sz;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	699a      	ldr	r2, [r3, #24]
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	691b      	ldr	r3, [r3, #16]
 8001140:	441a      	add	r2, r3
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	619a      	str	r2, [r3, #24]
	if (cb->tail == cb->buffer_end)
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	699a      	ldr	r2, [r3, #24]
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	685b      	ldr	r3, [r3, #4]
 800114e:	429a      	cmp	r2, r3
 8001150:	d103      	bne.n	800115a <_Z12cb_pop_frontP15circular_bufferPv+0x4a>
		cb->tail = cb->buffer;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	681a      	ldr	r2, [r3, #0]
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	619a      	str	r2, [r3, #24]
	while ((cb->writing))
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	7f1b      	ldrb	r3, [r3, #28]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d000      	beq.n	8001164 <_Z12cb_pop_frontP15circular_bufferPv+0x54>
 8001162:	e7fa      	b.n	800115a <_Z12cb_pop_frontP15circular_bufferPv+0x4a>
		;
	cb->count--;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	68db      	ldr	r3, [r3, #12]
 8001168:	1e5a      	subs	r2, r3, #1
 800116a:	687b      	ldr	r3, [r7, #4]
 800116c:	60da      	str	r2, [r3, #12]
}
 800116e:	bf00      	nop
 8001170:	3708      	adds	r7, #8
 8001172:	46bd      	mov	sp, r7
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	0800a854 	.word	0x0800a854

0800117c <_Z21setPulseFromDutyValued>:

	// return # of bytes written - as best we can tell
	return (status == HAL_OK ? len : 0);
}

void setPulseFromDutyValue(double dutyVal) {
 800117c:	b5b0      	push	{r4, r5, r7, lr}
 800117e:	b084      	sub	sp, #16
 8001180:	af00      	add	r7, sp, #0
 8001182:	ed87 0b00 	vstr	d0, [r7]
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_SET); // enable the motor driver
 8001186:	2201      	movs	r2, #1
 8001188:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800118c:	4869      	ldr	r0, [pc, #420]	; (8001334 <_Z21setPulseFromDutyValued+0x1b8>)
 800118e:	f001 fee9 	bl	8002f64 <HAL_GPIO_WritePin>

	uint16_t channelToModulate;
	uint16_t channelToStop;

	if (dutyVal > 0) {
 8001192:	f04f 0200 	mov.w	r2, #0
 8001196:	f04f 0300 	mov.w	r3, #0
 800119a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800119e:	f7ff fcc3 	bl	8000b28 <__aeabi_dcmpgt>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d004      	beq.n	80011b2 <_Z21setPulseFromDutyValued+0x36>
		channelToModulate = TIM_CHANNEL_1;
 80011a8:	2300      	movs	r3, #0
 80011aa:	81fb      	strh	r3, [r7, #14]
		channelToStop = TIM_CHANNEL_2;
 80011ac:	2304      	movs	r3, #4
 80011ae:	81bb      	strh	r3, [r7, #12]
 80011b0:	e003      	b.n	80011ba <_Z21setPulseFromDutyValued+0x3e>
	} else {
		channelToModulate = TIM_CHANNEL_2;
 80011b2:	2304      	movs	r3, #4
 80011b4:	81fb      	strh	r3, [r7, #14]
		channelToStop = TIM_CHANNEL_1;
 80011b6:	2300      	movs	r3, #0
 80011b8:	81bb      	strh	r3, [r7, #12]
	}

	__HAL_TIM_SET_COMPARE(&htim3, channelToStop, 0);
 80011ba:	89bb      	ldrh	r3, [r7, #12]
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d104      	bne.n	80011ca <_Z21setPulseFromDutyValued+0x4e>
 80011c0:	4b5d      	ldr	r3, [pc, #372]	; (8001338 <_Z21setPulseFromDutyValued+0x1bc>)
 80011c2:	681b      	ldr	r3, [r3, #0]
 80011c4:	2200      	movs	r2, #0
 80011c6:	635a      	str	r2, [r3, #52]	; 0x34
 80011c8:	e013      	b.n	80011f2 <_Z21setPulseFromDutyValued+0x76>
 80011ca:	89bb      	ldrh	r3, [r7, #12]
 80011cc:	2b04      	cmp	r3, #4
 80011ce:	d104      	bne.n	80011da <_Z21setPulseFromDutyValued+0x5e>
 80011d0:	4b59      	ldr	r3, [pc, #356]	; (8001338 <_Z21setPulseFromDutyValued+0x1bc>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	2200      	movs	r2, #0
 80011d6:	639a      	str	r2, [r3, #56]	; 0x38
 80011d8:	e00b      	b.n	80011f2 <_Z21setPulseFromDutyValued+0x76>
 80011da:	89bb      	ldrh	r3, [r7, #12]
 80011dc:	2b08      	cmp	r3, #8
 80011de:	d104      	bne.n	80011ea <_Z21setPulseFromDutyValued+0x6e>
 80011e0:	4b55      	ldr	r3, [pc, #340]	; (8001338 <_Z21setPulseFromDutyValued+0x1bc>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	2200      	movs	r2, #0
 80011e6:	63da      	str	r2, [r3, #60]	; 0x3c
 80011e8:	e003      	b.n	80011f2 <_Z21setPulseFromDutyValued+0x76>
 80011ea:	4b53      	ldr	r3, [pc, #332]	; (8001338 <_Z21setPulseFromDutyValued+0x1bc>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	2200      	movs	r2, #0
 80011f0:	641a      	str	r2, [r3, #64]	; 0x40
	__HAL_TIM_SET_COMPARE(&htim3, channelToModulate,
 80011f2:	89fb      	ldrh	r3, [r7, #14]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	d124      	bne.n	8001242 <_Z21setPulseFromDutyValued+0xc6>
 80011f8:	ed97 0b00 	vldr	d0, [r7]
 80011fc:	f7ff ff04 	bl	8001008 <_ZSt3absd>
 8001200:	ec55 4b10 	vmov	r4, r5, d0
 8001204:	4b4c      	ldr	r3, [pc, #304]	; (8001338 <_Z21setPulseFromDutyValued+0x1bc>)
 8001206:	68db      	ldr	r3, [r3, #12]
 8001208:	4618      	mov	r0, r3
 800120a:	f7ff f983 	bl	8000514 <__aeabi_ui2d>
 800120e:	4602      	mov	r2, r0
 8001210:	460b      	mov	r3, r1
 8001212:	4620      	mov	r0, r4
 8001214:	4629      	mov	r1, r5
 8001216:	f7ff f9f7 	bl	8000608 <__aeabi_dmul>
 800121a:	4602      	mov	r2, r0
 800121c:	460b      	mov	r3, r1
 800121e:	4610      	mov	r0, r2
 8001220:	4619      	mov	r1, r3
 8001222:	f04f 0200 	mov.w	r2, #0
 8001226:	4b45      	ldr	r3, [pc, #276]	; (800133c <_Z21setPulseFromDutyValued+0x1c0>)
 8001228:	f7ff fb18 	bl	800085c <__aeabi_ddiv>
 800122c:	4602      	mov	r2, r0
 800122e:	460b      	mov	r3, r1
 8001230:	4941      	ldr	r1, [pc, #260]	; (8001338 <_Z21setPulseFromDutyValued+0x1bc>)
 8001232:	680c      	ldr	r4, [r1, #0]
 8001234:	4610      	mov	r0, r2
 8001236:	4619      	mov	r1, r3
 8001238:	f7ff fcbe 	bl	8000bb8 <__aeabi_d2uiz>
 800123c:	4603      	mov	r3, r0
 800123e:	6363      	str	r3, [r4, #52]	; 0x34
			(abs(dutyVal) * ((double )htim3.Init.Period)) / 100); //cast integer value to double to correctly perform division between decimal numbers
}
 8001240:	e073      	b.n	800132a <_Z21setPulseFromDutyValued+0x1ae>
	__HAL_TIM_SET_COMPARE(&htim3, channelToModulate,
 8001242:	89fb      	ldrh	r3, [r7, #14]
 8001244:	2b04      	cmp	r3, #4
 8001246:	d124      	bne.n	8001292 <_Z21setPulseFromDutyValued+0x116>
 8001248:	ed97 0b00 	vldr	d0, [r7]
 800124c:	f7ff fedc 	bl	8001008 <_ZSt3absd>
 8001250:	ec55 4b10 	vmov	r4, r5, d0
 8001254:	4b38      	ldr	r3, [pc, #224]	; (8001338 <_Z21setPulseFromDutyValued+0x1bc>)
 8001256:	68db      	ldr	r3, [r3, #12]
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff f95b 	bl	8000514 <__aeabi_ui2d>
 800125e:	4602      	mov	r2, r0
 8001260:	460b      	mov	r3, r1
 8001262:	4620      	mov	r0, r4
 8001264:	4629      	mov	r1, r5
 8001266:	f7ff f9cf 	bl	8000608 <__aeabi_dmul>
 800126a:	4602      	mov	r2, r0
 800126c:	460b      	mov	r3, r1
 800126e:	4610      	mov	r0, r2
 8001270:	4619      	mov	r1, r3
 8001272:	f04f 0200 	mov.w	r2, #0
 8001276:	4b31      	ldr	r3, [pc, #196]	; (800133c <_Z21setPulseFromDutyValued+0x1c0>)
 8001278:	f7ff faf0 	bl	800085c <__aeabi_ddiv>
 800127c:	4602      	mov	r2, r0
 800127e:	460b      	mov	r3, r1
 8001280:	492d      	ldr	r1, [pc, #180]	; (8001338 <_Z21setPulseFromDutyValued+0x1bc>)
 8001282:	680c      	ldr	r4, [r1, #0]
 8001284:	4610      	mov	r0, r2
 8001286:	4619      	mov	r1, r3
 8001288:	f7ff fc96 	bl	8000bb8 <__aeabi_d2uiz>
 800128c:	4603      	mov	r3, r0
 800128e:	63a3      	str	r3, [r4, #56]	; 0x38
}
 8001290:	e04b      	b.n	800132a <_Z21setPulseFromDutyValued+0x1ae>
	__HAL_TIM_SET_COMPARE(&htim3, channelToModulate,
 8001292:	89fb      	ldrh	r3, [r7, #14]
 8001294:	2b08      	cmp	r3, #8
 8001296:	d124      	bne.n	80012e2 <_Z21setPulseFromDutyValued+0x166>
 8001298:	ed97 0b00 	vldr	d0, [r7]
 800129c:	f7ff feb4 	bl	8001008 <_ZSt3absd>
 80012a0:	ec55 4b10 	vmov	r4, r5, d0
 80012a4:	4b24      	ldr	r3, [pc, #144]	; (8001338 <_Z21setPulseFromDutyValued+0x1bc>)
 80012a6:	68db      	ldr	r3, [r3, #12]
 80012a8:	4618      	mov	r0, r3
 80012aa:	f7ff f933 	bl	8000514 <__aeabi_ui2d>
 80012ae:	4602      	mov	r2, r0
 80012b0:	460b      	mov	r3, r1
 80012b2:	4620      	mov	r0, r4
 80012b4:	4629      	mov	r1, r5
 80012b6:	f7ff f9a7 	bl	8000608 <__aeabi_dmul>
 80012ba:	4602      	mov	r2, r0
 80012bc:	460b      	mov	r3, r1
 80012be:	4610      	mov	r0, r2
 80012c0:	4619      	mov	r1, r3
 80012c2:	f04f 0200 	mov.w	r2, #0
 80012c6:	4b1d      	ldr	r3, [pc, #116]	; (800133c <_Z21setPulseFromDutyValued+0x1c0>)
 80012c8:	f7ff fac8 	bl	800085c <__aeabi_ddiv>
 80012cc:	4602      	mov	r2, r0
 80012ce:	460b      	mov	r3, r1
 80012d0:	4919      	ldr	r1, [pc, #100]	; (8001338 <_Z21setPulseFromDutyValued+0x1bc>)
 80012d2:	680c      	ldr	r4, [r1, #0]
 80012d4:	4610      	mov	r0, r2
 80012d6:	4619      	mov	r1, r3
 80012d8:	f7ff fc6e 	bl	8000bb8 <__aeabi_d2uiz>
 80012dc:	4603      	mov	r3, r0
 80012de:	63e3      	str	r3, [r4, #60]	; 0x3c
}
 80012e0:	e023      	b.n	800132a <_Z21setPulseFromDutyValued+0x1ae>
	__HAL_TIM_SET_COMPARE(&htim3, channelToModulate,
 80012e2:	ed97 0b00 	vldr	d0, [r7]
 80012e6:	f7ff fe8f 	bl	8001008 <_ZSt3absd>
 80012ea:	ec55 4b10 	vmov	r4, r5, d0
 80012ee:	4b12      	ldr	r3, [pc, #72]	; (8001338 <_Z21setPulseFromDutyValued+0x1bc>)
 80012f0:	68db      	ldr	r3, [r3, #12]
 80012f2:	4618      	mov	r0, r3
 80012f4:	f7ff f90e 	bl	8000514 <__aeabi_ui2d>
 80012f8:	4602      	mov	r2, r0
 80012fa:	460b      	mov	r3, r1
 80012fc:	4620      	mov	r0, r4
 80012fe:	4629      	mov	r1, r5
 8001300:	f7ff f982 	bl	8000608 <__aeabi_dmul>
 8001304:	4602      	mov	r2, r0
 8001306:	460b      	mov	r3, r1
 8001308:	4610      	mov	r0, r2
 800130a:	4619      	mov	r1, r3
 800130c:	f04f 0200 	mov.w	r2, #0
 8001310:	4b0a      	ldr	r3, [pc, #40]	; (800133c <_Z21setPulseFromDutyValued+0x1c0>)
 8001312:	f7ff faa3 	bl	800085c <__aeabi_ddiv>
 8001316:	4602      	mov	r2, r0
 8001318:	460b      	mov	r3, r1
 800131a:	4907      	ldr	r1, [pc, #28]	; (8001338 <_Z21setPulseFromDutyValued+0x1bc>)
 800131c:	680c      	ldr	r4, [r1, #0]
 800131e:	4610      	mov	r0, r2
 8001320:	4619      	mov	r1, r3
 8001322:	f7ff fc49 	bl	8000bb8 <__aeabi_d2uiz>
 8001326:	4603      	mov	r3, r0
 8001328:	6423      	str	r3, [r4, #64]	; 0x40
}
 800132a:	bf00      	nop
 800132c:	3710      	adds	r7, #16
 800132e:	46bd      	mov	sp, r7
 8001330:	bdb0      	pop	{r4, r5, r7, pc}
 8001332:	bf00      	nop
 8001334:	40020000 	.word	0x40020000
 8001338:	200002e4 	.word	0x200002e4
 800133c:	40590000 	.word	0x40590000

08001340 <_Z15getSpeedByDeltadd>:

double getSpeedByDelta(double ticksDelta, double Ts) {
 8001340:	b5b0      	push	{r4, r5, r7, lr}
 8001342:	b084      	sub	sp, #16
 8001344:	af00      	add	r7, sp, #0
 8001346:	ed87 0b02 	vstr	d0, [r7, #8]
 800134a:	ed87 1b00 	vstr	d1, [r7]
	return ticksDelta * 60 / (3591.84 * Ts);
 800134e:	f04f 0200 	mov.w	r2, #0
 8001352:	4b13      	ldr	r3, [pc, #76]	; (80013a0 <_Z15getSpeedByDeltadd+0x60>)
 8001354:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001358:	f7ff f956 	bl	8000608 <__aeabi_dmul>
 800135c:	4602      	mov	r2, r0
 800135e:	460b      	mov	r3, r1
 8001360:	4614      	mov	r4, r2
 8001362:	461d      	mov	r5, r3
 8001364:	a30c      	add	r3, pc, #48	; (adr r3, 8001398 <_Z15getSpeedByDeltadd+0x58>)
 8001366:	e9d3 2300 	ldrd	r2, r3, [r3]
 800136a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800136e:	f7ff f94b 	bl	8000608 <__aeabi_dmul>
 8001372:	4602      	mov	r2, r0
 8001374:	460b      	mov	r3, r1
 8001376:	4620      	mov	r0, r4
 8001378:	4629      	mov	r1, r5
 800137a:	f7ff fa6f 	bl	800085c <__aeabi_ddiv>
 800137e:	4602      	mov	r2, r0
 8001380:	460b      	mov	r3, r1
 8001382:	ec43 2b17 	vmov	d7, r2, r3
}
 8001386:	eeb0 0a47 	vmov.f32	s0, s14
 800138a:	eef0 0a67 	vmov.f32	s1, s15
 800138e:	3710      	adds	r7, #16
 8001390:	46bd      	mov	sp, r7
 8001392:	bdb0      	pop	{r4, r5, r7, pc}
 8001394:	f3af 8000 	nop.w
 8001398:	147ae148 	.word	0x147ae148
 800139c:	40ac0fae 	.word	0x40ac0fae
 80013a0:	404e0000 	.word	0x404e0000
 80013a4:	00000000 	.word	0x00000000

080013a8 <_Z13getTicksDeltaddd>:

double getTicksDelta(double currentTicks, double lastTicks, double Ts) {
 80013a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80013aa:	b089      	sub	sp, #36	; 0x24
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	ed87 0b04 	vstr	d0, [r7, #16]
 80013b2:	ed87 1b02 	vstr	d1, [r7, #8]
 80013b6:	ed87 2b00 	vstr	d2, [r7]
	double delta;

	if (abs(currentTicks - lastTicks) <= ceil(8400 * Ts))
 80013ba:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80013be:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80013c2:	f7fe ff69 	bl	8000298 <__aeabi_dsub>
 80013c6:	4602      	mov	r2, r0
 80013c8:	460b      	mov	r3, r1
 80013ca:	ec43 2b17 	vmov	d7, r2, r3
 80013ce:	eeb0 0a47 	vmov.f32	s0, s14
 80013d2:	eef0 0a67 	vmov.f32	s1, s15
 80013d6:	f7ff fe17 	bl	8001008 <_ZSt3absd>
 80013da:	ec55 4b10 	vmov	r4, r5, d0
 80013de:	a341      	add	r3, pc, #260	; (adr r3, 80014e4 <_Z13getTicksDeltaddd+0x13c>)
 80013e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80013e4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80013e8:	f7ff f90e 	bl	8000608 <__aeabi_dmul>
 80013ec:	4602      	mov	r2, r0
 80013ee:	460b      	mov	r3, r1
 80013f0:	ec43 2b17 	vmov	d7, r2, r3
 80013f4:	eeb0 0a47 	vmov.f32	s0, s14
 80013f8:	eef0 0a67 	vmov.f32	s1, s15
 80013fc:	f003 fdac 	bl	8004f58 <ceil>
 8001400:	ec53 2b10 	vmov	r2, r3, d0
 8001404:	2101      	movs	r1, #1
 8001406:	460e      	mov	r6, r1
 8001408:	4620      	mov	r0, r4
 800140a:	4629      	mov	r1, r5
 800140c:	f7ff fb78 	bl	8000b00 <__aeabi_dcmple>
 8001410:	4603      	mov	r3, r0
 8001412:	2b00      	cmp	r3, #0
 8001414:	d101      	bne.n	800141a <_Z13getTicksDeltaddd+0x72>
 8001416:	2300      	movs	r3, #0
 8001418:	461e      	mov	r6, r3
 800141a:	b2f3      	uxtb	r3, r6
 800141c:	2b00      	cmp	r3, #0
 800141e:	d00a      	beq.n	8001436 <_Z13getTicksDeltaddd+0x8e>
		delta = currentTicks - lastTicks;
 8001420:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001424:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001428:	f7fe ff36 	bl	8000298 <__aeabi_dsub>
 800142c:	4602      	mov	r2, r0
 800142e:	460b      	mov	r3, r1
 8001430:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8001434:	e047      	b.n	80014c6 <_Z13getTicksDeltaddd+0x11e>
	else {
		if (lastTicks > currentTicks)
 8001436:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800143a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800143e:	f7ff fb73 	bl	8000b28 <__aeabi_dcmpgt>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d01f      	beq.n	8001488 <_Z13getTicksDeltaddd+0xe0>
			delta = currentTicks + pow(2, 16) - 1 - lastTicks;
 8001448:	2110      	movs	r1, #16
 800144a:	2002      	movs	r0, #2
 800144c:	f000 ffd7 	bl	80023fe <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001450:	ec51 0b10 	vmov	r0, r1, d0
 8001454:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8001458:	f7fe ff20 	bl	800029c <__adddf3>
 800145c:	4602      	mov	r2, r0
 800145e:	460b      	mov	r3, r1
 8001460:	4610      	mov	r0, r2
 8001462:	4619      	mov	r1, r3
 8001464:	f04f 0200 	mov.w	r2, #0
 8001468:	4b1d      	ldr	r3, [pc, #116]	; (80014e0 <_Z13getTicksDeltaddd+0x138>)
 800146a:	f7fe ff15 	bl	8000298 <__aeabi_dsub>
 800146e:	4602      	mov	r2, r0
 8001470:	460b      	mov	r3, r1
 8001472:	4610      	mov	r0, r2
 8001474:	4619      	mov	r1, r3
 8001476:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800147a:	f7fe ff0d 	bl	8000298 <__aeabi_dsub>
 800147e:	4602      	mov	r2, r0
 8001480:	460b      	mov	r3, r1
 8001482:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8001486:	e01e      	b.n	80014c6 <_Z13getTicksDeltaddd+0x11e>
		else
			delta = currentTicks - pow(2, 16) + 1 - lastTicks;
 8001488:	2110      	movs	r1, #16
 800148a:	2002      	movs	r0, #2
 800148c:	f000 ffb7 	bl	80023fe <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>
 8001490:	ec53 2b10 	vmov	r2, r3, d0
 8001494:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001498:	f7fe fefe 	bl	8000298 <__aeabi_dsub>
 800149c:	4602      	mov	r2, r0
 800149e:	460b      	mov	r3, r1
 80014a0:	4610      	mov	r0, r2
 80014a2:	4619      	mov	r1, r3
 80014a4:	f04f 0200 	mov.w	r2, #0
 80014a8:	4b0d      	ldr	r3, [pc, #52]	; (80014e0 <_Z13getTicksDeltaddd+0x138>)
 80014aa:	f7fe fef7 	bl	800029c <__adddf3>
 80014ae:	4602      	mov	r2, r0
 80014b0:	460b      	mov	r3, r1
 80014b2:	4610      	mov	r0, r2
 80014b4:	4619      	mov	r1, r3
 80014b6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80014ba:	f7fe feed 	bl	8000298 <__aeabi_dsub>
 80014be:	4602      	mov	r2, r0
 80014c0:	460b      	mov	r3, r1
 80014c2:	e9c7 2306 	strd	r2, r3, [r7, #24]
	}
	return delta;
 80014c6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80014ca:	ec43 2b17 	vmov	d7, r2, r3
}
 80014ce:	eeb0 0a47 	vmov.f32	s0, s14
 80014d2:	eef0 0a67 	vmov.f32	s1, s15
 80014d6:	3724      	adds	r7, #36	; 0x24
 80014d8:	46bd      	mov	sp, r7
 80014da:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80014dc:	f3af 8000 	nop.w
 80014e0:	3ff00000 	.word	0x3ff00000
 80014e4:	00000000 	.word	0x00000000
 80014e8:	40c06800 	.word	0x40c06800

080014ec <_Z12createMatrixii>:
double ki = 0.042;
double y_integrator = 0;
double y_integrator_last = 0;
double error_integrator_last = 0;

double** createMatrix(int n, int m) {
 80014ec:	b580      	push	{r7, lr}
 80014ee:	b086      	sub	sp, #24
 80014f0:	af00      	add	r7, sp, #0
 80014f2:	6078      	str	r0, [r7, #4]
 80014f4:	6039      	str	r1, [r7, #0]
	double *values = (double*) calloc(m * n, sizeof(double));
 80014f6:	683b      	ldr	r3, [r7, #0]
 80014f8:	687a      	ldr	r2, [r7, #4]
 80014fa:	fb02 f303 	mul.w	r3, r2, r3
 80014fe:	2108      	movs	r1, #8
 8001500:	4618      	mov	r0, r3
 8001502:	f004 fcc7 	bl	8005e94 <calloc>
 8001506:	4603      	mov	r3, r0
 8001508:	613b      	str	r3, [r7, #16]
	double **rows = (double**) malloc(n * sizeof(double*));
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	009b      	lsls	r3, r3, #2
 800150e:	4618      	mov	r0, r3
 8001510:	f004 fcf2 	bl	8005ef8 <malloc>
 8001514:	4603      	mov	r3, r0
 8001516:	60fb      	str	r3, [r7, #12]
	for (int i = 0; i < n; ++i) {
 8001518:	2300      	movs	r3, #0
 800151a:	617b      	str	r3, [r7, #20]
 800151c:	697a      	ldr	r2, [r7, #20]
 800151e:	687b      	ldr	r3, [r7, #4]
 8001520:	429a      	cmp	r2, r3
 8001522:	da0f      	bge.n	8001544 <_Z12createMatrixii+0x58>
		rows[i] = values + i * m;
 8001524:	697b      	ldr	r3, [r7, #20]
 8001526:	683a      	ldr	r2, [r7, #0]
 8001528:	fb02 f303 	mul.w	r3, r2, r3
 800152c:	00da      	lsls	r2, r3, #3
 800152e:	697b      	ldr	r3, [r7, #20]
 8001530:	009b      	lsls	r3, r3, #2
 8001532:	68f9      	ldr	r1, [r7, #12]
 8001534:	440b      	add	r3, r1
 8001536:	6939      	ldr	r1, [r7, #16]
 8001538:	440a      	add	r2, r1
 800153a:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < n; ++i) {
 800153c:	697b      	ldr	r3, [r7, #20]
 800153e:	3301      	adds	r3, #1
 8001540:	617b      	str	r3, [r7, #20]
 8001542:	e7eb      	b.n	800151c <_Z12createMatrixii+0x30>
	}
	return rows;
 8001544:	68fb      	ldr	r3, [r7, #12]
}
 8001546:	4618      	mov	r0, r3
 8001548:	3718      	adds	r7, #24
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}

0800154e <_Z18multiply_matriciesPPdS0_iiiiS0_>:

void multiply_matricies(double **m1, double **m2, int m1_rows, int m1_columns,
		int m2_rows, int m2_columns, double **m3) {
 800154e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001550:	b089      	sub	sp, #36	; 0x24
 8001552:	af00      	add	r7, sp, #0
 8001554:	60f8      	str	r0, [r7, #12]
 8001556:	60b9      	str	r1, [r7, #8]
 8001558:	607a      	str	r2, [r7, #4]
 800155a:	603b      	str	r3, [r7, #0]

	for (int i = 0; i < m1_rows; i++) {
 800155c:	2300      	movs	r3, #0
 800155e:	61fb      	str	r3, [r7, #28]
 8001560:	69fa      	ldr	r2, [r7, #28]
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	429a      	cmp	r2, r3
 8001566:	da5f      	bge.n	8001628 <_Z18multiply_matriciesPPdS0_iiiiS0_+0xda>
		for (int j = 0; j < m2_columns; j++) {
 8001568:	2300      	movs	r3, #0
 800156a:	61bb      	str	r3, [r7, #24]
 800156c:	69ba      	ldr	r2, [r7, #24]
 800156e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001570:	429a      	cmp	r2, r3
 8001572:	da55      	bge.n	8001620 <_Z18multiply_matriciesPPdS0_iiiiS0_+0xd2>
			m3[i][j] = 0;
 8001574:	69fb      	ldr	r3, [r7, #28]
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800157a:	4413      	add	r3, r2
 800157c:	681a      	ldr	r2, [r3, #0]
 800157e:	69bb      	ldr	r3, [r7, #24]
 8001580:	00db      	lsls	r3, r3, #3
 8001582:	18d1      	adds	r1, r2, r3
 8001584:	f04f 0200 	mov.w	r2, #0
 8001588:	f04f 0300 	mov.w	r3, #0
 800158c:	e9c1 2300 	strd	r2, r3, [r1]
			for (int k = 0; k < m1_rows && k<m2_rows; k++) {
 8001590:	2300      	movs	r3, #0
 8001592:	617b      	str	r3, [r7, #20]
 8001594:	697a      	ldr	r2, [r7, #20]
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	429a      	cmp	r2, r3
 800159a:	da3d      	bge.n	8001618 <_Z18multiply_matriciesPPdS0_iiiiS0_+0xca>
 800159c:	697a      	ldr	r2, [r7, #20]
 800159e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80015a0:	429a      	cmp	r2, r3
 80015a2:	da39      	bge.n	8001618 <_Z18multiply_matriciesPPdS0_iiiiS0_+0xca>
				m3[i][j] += m1[i][k] * m2[k][j];
 80015a4:	69fb      	ldr	r3, [r7, #28]
 80015a6:	009b      	lsls	r3, r3, #2
 80015a8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80015aa:	4413      	add	r3, r2
 80015ac:	681a      	ldr	r2, [r3, #0]
 80015ae:	69bb      	ldr	r3, [r7, #24]
 80015b0:	00db      	lsls	r3, r3, #3
 80015b2:	4413      	add	r3, r2
 80015b4:	e9d3 4500 	ldrd	r4, r5, [r3]
 80015b8:	69fb      	ldr	r3, [r7, #28]
 80015ba:	009b      	lsls	r3, r3, #2
 80015bc:	68fa      	ldr	r2, [r7, #12]
 80015be:	4413      	add	r3, r2
 80015c0:	681a      	ldr	r2, [r3, #0]
 80015c2:	697b      	ldr	r3, [r7, #20]
 80015c4:	00db      	lsls	r3, r3, #3
 80015c6:	4413      	add	r3, r2
 80015c8:	e9d3 0100 	ldrd	r0, r1, [r3]
 80015cc:	697b      	ldr	r3, [r7, #20]
 80015ce:	009b      	lsls	r3, r3, #2
 80015d0:	68ba      	ldr	r2, [r7, #8]
 80015d2:	4413      	add	r3, r2
 80015d4:	681a      	ldr	r2, [r3, #0]
 80015d6:	69bb      	ldr	r3, [r7, #24]
 80015d8:	00db      	lsls	r3, r3, #3
 80015da:	4413      	add	r3, r2
 80015dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015e0:	f7ff f812 	bl	8000608 <__aeabi_dmul>
 80015e4:	4602      	mov	r2, r0
 80015e6:	460b      	mov	r3, r1
 80015e8:	4610      	mov	r0, r2
 80015ea:	4619      	mov	r1, r3
 80015ec:	69fb      	ldr	r3, [r7, #28]
 80015ee:	009b      	lsls	r3, r3, #2
 80015f0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80015f2:	4413      	add	r3, r2
 80015f4:	681a      	ldr	r2, [r3, #0]
 80015f6:	69bb      	ldr	r3, [r7, #24]
 80015f8:	00db      	lsls	r3, r3, #3
 80015fa:	18d6      	adds	r6, r2, r3
 80015fc:	4602      	mov	r2, r0
 80015fe:	460b      	mov	r3, r1
 8001600:	4620      	mov	r0, r4
 8001602:	4629      	mov	r1, r5
 8001604:	f7fe fe4a 	bl	800029c <__adddf3>
 8001608:	4602      	mov	r2, r0
 800160a:	460b      	mov	r3, r1
 800160c:	e9c6 2300 	strd	r2, r3, [r6]
			for (int k = 0; k < m1_rows && k<m2_rows; k++) {
 8001610:	697b      	ldr	r3, [r7, #20]
 8001612:	3301      	adds	r3, #1
 8001614:	617b      	str	r3, [r7, #20]
 8001616:	e7bd      	b.n	8001594 <_Z18multiply_matriciesPPdS0_iiiiS0_+0x46>
		for (int j = 0; j < m2_columns; j++) {
 8001618:	69bb      	ldr	r3, [r7, #24]
 800161a:	3301      	adds	r3, #1
 800161c:	61bb      	str	r3, [r7, #24]
 800161e:	e7a5      	b.n	800156c <_Z18multiply_matriciesPPdS0_iiiiS0_+0x1e>
	for (int i = 0; i < m1_rows; i++) {
 8001620:	69fb      	ldr	r3, [r7, #28]
 8001622:	3301      	adds	r3, #1
 8001624:	61fb      	str	r3, [r7, #28]
 8001626:	e79b      	b.n	8001560 <_Z18multiply_matriciesPPdS0_iiiiS0_+0x12>
			}
		}
	}
}
 8001628:	bf00      	nop
 800162a:	3724      	adds	r7, #36	; 0x24
 800162c:	46bd      	mov	sp, r7
 800162e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001630 <_Z12destroyArrayPPd>:

void destroyArray(double **arr) {
 8001630:	b580      	push	{r7, lr}
 8001632:	b082      	sub	sp, #8
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
	free(*arr);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	4618      	mov	r0, r3
 800163e:	f004 fc63 	bl	8005f08 <free>
	free(arr);
 8001642:	6878      	ldr	r0, [r7, #4]
 8001644:	f004 fc60 	bl	8005f08 <free>
}
 8001648:	bf00      	nop
 800164a:	3708      	adds	r7, #8
 800164c:	46bd      	mov	sp, r7
 800164e:	bd80      	pop	{r7, pc}

08001650 <_Z21matrix_inizializationv>:

void matrix_inizialization() {
 8001650:	b580      	push	{r7, lr}
 8001652:	af00      	add	r7, sp, #0
	Ad = createMatrix(Ad_rows, Ad_columns);
 8001654:	4b62      	ldr	r3, [pc, #392]	; (80017e0 <_Z21matrix_inizializationv+0x190>)
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a62      	ldr	r2, [pc, #392]	; (80017e4 <_Z21matrix_inizializationv+0x194>)
 800165a:	6812      	ldr	r2, [r2, #0]
 800165c:	4611      	mov	r1, r2
 800165e:	4618      	mov	r0, r3
 8001660:	f7ff ff44 	bl	80014ec <_Z12createMatrixii>
 8001664:	4603      	mov	r3, r0
 8001666:	4a60      	ldr	r2, [pc, #384]	; (80017e8 <_Z21matrix_inizializationv+0x198>)
 8001668:	6013      	str	r3, [r2, #0]
	Ad[0][0] = 0.8645;
 800166a:	4b5f      	ldr	r3, [pc, #380]	; (80017e8 <_Z21matrix_inizializationv+0x198>)
 800166c:	681b      	ldr	r3, [r3, #0]
 800166e:	6819      	ldr	r1, [r3, #0]
 8001670:	a34f      	add	r3, pc, #316	; (adr r3, 80017b0 <_Z21matrix_inizializationv+0x160>)
 8001672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001676:	e9c1 2300 	strd	r2, r3, [r1]
	Ad[0][1] = -0.0565;
 800167a:	4b5b      	ldr	r3, [pc, #364]	; (80017e8 <_Z21matrix_inizializationv+0x198>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f103 0108 	add.w	r1, r3, #8
 8001684:	a34c      	add	r3, pc, #304	; (adr r3, 80017b8 <_Z21matrix_inizializationv+0x168>)
 8001686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800168a:	e9c1 2300 	strd	r2, r3, [r1]
	Ad[1][0] = 1.0;
 800168e:	4b56      	ldr	r3, [pc, #344]	; (80017e8 <_Z21matrix_inizializationv+0x198>)
 8001690:	681b      	ldr	r3, [r3, #0]
 8001692:	3304      	adds	r3, #4
 8001694:	6819      	ldr	r1, [r3, #0]
 8001696:	f04f 0200 	mov.w	r2, #0
 800169a:	4b54      	ldr	r3, [pc, #336]	; (80017ec <_Z21matrix_inizializationv+0x19c>)
 800169c:	e9c1 2300 	strd	r2, r3, [r1]
	Ad[1][1] = 0;
 80016a0:	4b51      	ldr	r3, [pc, #324]	; (80017e8 <_Z21matrix_inizializationv+0x198>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	3304      	adds	r3, #4
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f103 0108 	add.w	r1, r3, #8
 80016ac:	f04f 0200 	mov.w	r2, #0
 80016b0:	f04f 0300 	mov.w	r3, #0
 80016b4:	e9c1 2300 	strd	r2, r3, [r1]

	Bd = createMatrix(Bd_rows, Bd_columns);
 80016b8:	4b4d      	ldr	r3, [pc, #308]	; (80017f0 <_Z21matrix_inizializationv+0x1a0>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	4a4d      	ldr	r2, [pc, #308]	; (80017f4 <_Z21matrix_inizializationv+0x1a4>)
 80016be:	6812      	ldr	r2, [r2, #0]
 80016c0:	4611      	mov	r1, r2
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7ff ff12 	bl	80014ec <_Z12createMatrixii>
 80016c8:	4603      	mov	r3, r0
 80016ca:	4a4b      	ldr	r2, [pc, #300]	; (80017f8 <_Z21matrix_inizializationv+0x1a8>)
 80016cc:	6013      	str	r3, [r2, #0]
	Bd[0][0] = 1;
 80016ce:	4b4a      	ldr	r3, [pc, #296]	; (80017f8 <_Z21matrix_inizializationv+0x1a8>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	6819      	ldr	r1, [r3, #0]
 80016d4:	f04f 0200 	mov.w	r2, #0
 80016d8:	4b44      	ldr	r3, [pc, #272]	; (80017ec <_Z21matrix_inizializationv+0x19c>)
 80016da:	e9c1 2300 	strd	r2, r3, [r1]
	Bd[1][0] = 0;
 80016de:	4b46      	ldr	r3, [pc, #280]	; (80017f8 <_Z21matrix_inizializationv+0x1a8>)
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	3304      	adds	r3, #4
 80016e4:	6819      	ldr	r1, [r3, #0]
 80016e6:	f04f 0200 	mov.w	r2, #0
 80016ea:	f04f 0300 	mov.w	r3, #0
 80016ee:	e9c1 2300 	strd	r2, r3, [r1]

	Cd = createMatrix(Cd_rows, Cd_columns);
 80016f2:	4b42      	ldr	r3, [pc, #264]	; (80017fc <_Z21matrix_inizializationv+0x1ac>)
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	4a42      	ldr	r2, [pc, #264]	; (8001800 <_Z21matrix_inizializationv+0x1b0>)
 80016f8:	6812      	ldr	r2, [r2, #0]
 80016fa:	4611      	mov	r1, r2
 80016fc:	4618      	mov	r0, r3
 80016fe:	f7ff fef5 	bl	80014ec <_Z12createMatrixii>
 8001702:	4603      	mov	r3, r0
 8001704:	4a3f      	ldr	r2, [pc, #252]	; (8001804 <_Z21matrix_inizializationv+0x1b4>)
 8001706:	6013      	str	r3, [r2, #0]
	Cd[0][0] = 1.4424;
 8001708:	4b3e      	ldr	r3, [pc, #248]	; (8001804 <_Z21matrix_inizializationv+0x1b4>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	6819      	ldr	r1, [r3, #0]
 800170e:	a32c      	add	r3, pc, #176	; (adr r3, 80017c0 <_Z21matrix_inizializationv+0x170>)
 8001710:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001714:	e9c1 2300 	strd	r2, r3, [r1]
	Cd[0][1] = 0.4751;
 8001718:	4b3a      	ldr	r3, [pc, #232]	; (8001804 <_Z21matrix_inizializationv+0x1b4>)
 800171a:	681b      	ldr	r3, [r3, #0]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f103 0108 	add.w	r1, r3, #8
 8001722:	a329      	add	r3, pc, #164	; (adr r3, 80017c8 <_Z21matrix_inizializationv+0x178>)
 8001724:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001728:	e9c1 2300 	strd	r2, r3, [r1]

	L = createMatrix(L_rows, L_columns);
 800172c:	4b36      	ldr	r3, [pc, #216]	; (8001808 <_Z21matrix_inizializationv+0x1b8>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	4a36      	ldr	r2, [pc, #216]	; (800180c <_Z21matrix_inizializationv+0x1bc>)
 8001732:	6812      	ldr	r2, [r2, #0]
 8001734:	4611      	mov	r1, r2
 8001736:	4618      	mov	r0, r3
 8001738:	f7ff fed8 	bl	80014ec <_Z12createMatrixii>
 800173c:	4603      	mov	r3, r0
 800173e:	4a34      	ldr	r2, [pc, #208]	; (8001810 <_Z21matrix_inizializationv+0x1c0>)
 8001740:	6013      	str	r3, [r2, #0]
	L[0][0] = 0.3789;
 8001742:	4b33      	ldr	r3, [pc, #204]	; (8001810 <_Z21matrix_inizializationv+0x1c0>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	6819      	ldr	r1, [r3, #0]
 8001748:	a321      	add	r3, pc, #132	; (adr r3, 80017d0 <_Z21matrix_inizializationv+0x180>)
 800174a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800174e:	e9c1 2300 	strd	r2, r3, [r1]
	L[1][0] = 0.4549;
 8001752:	4b2f      	ldr	r3, [pc, #188]	; (8001810 <_Z21matrix_inizializationv+0x1c0>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	3304      	adds	r3, #4
 8001758:	6819      	ldr	r1, [r3, #0]
 800175a:	a31f      	add	r3, pc, #124	; (adr r3, 80017d8 <_Z21matrix_inizializationv+0x188>)
 800175c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001760:	e9c1 2300 	strd	r2, r3, [r1]

	state_kplus1 = createMatrix(state_rows, state_columns);
 8001764:	4b2b      	ldr	r3, [pc, #172]	; (8001814 <_Z21matrix_inizializationv+0x1c4>)
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	4a2b      	ldr	r2, [pc, #172]	; (8001818 <_Z21matrix_inizializationv+0x1c8>)
 800176a:	6812      	ldr	r2, [r2, #0]
 800176c:	4611      	mov	r1, r2
 800176e:	4618      	mov	r0, r3
 8001770:	f7ff febc 	bl	80014ec <_Z12createMatrixii>
 8001774:	4603      	mov	r3, r0
 8001776:	4a29      	ldr	r2, [pc, #164]	; (800181c <_Z21matrix_inizializationv+0x1cc>)
 8001778:	6013      	str	r3, [r2, #0]
	state_k = createMatrix(state_rows, state_columns);
 800177a:	4b26      	ldr	r3, [pc, #152]	; (8001814 <_Z21matrix_inizializationv+0x1c4>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	4a26      	ldr	r2, [pc, #152]	; (8001818 <_Z21matrix_inizializationv+0x1c8>)
 8001780:	6812      	ldr	r2, [r2, #0]
 8001782:	4611      	mov	r1, r2
 8001784:	4618      	mov	r0, r3
 8001786:	f7ff feb1 	bl	80014ec <_Z12createMatrixii>
 800178a:	4603      	mov	r3, r0
 800178c:	4a24      	ldr	r2, [pc, #144]	; (8001820 <_Z21matrix_inizializationv+0x1d0>)
 800178e:	6013      	str	r3, [r2, #0]
	y_k_expected = createMatrix(y_k_expected_rows, y_k_expected_columns);
 8001790:	4b24      	ldr	r3, [pc, #144]	; (8001824 <_Z21matrix_inizializationv+0x1d4>)
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4a24      	ldr	r2, [pc, #144]	; (8001828 <_Z21matrix_inizializationv+0x1d8>)
 8001796:	6812      	ldr	r2, [r2, #0]
 8001798:	4611      	mov	r1, r2
 800179a:	4618      	mov	r0, r3
 800179c:	f7ff fea6 	bl	80014ec <_Z12createMatrixii>
 80017a0:	4603      	mov	r3, r0
 80017a2:	4a22      	ldr	r2, [pc, #136]	; (800182c <_Z21matrix_inizializationv+0x1dc>)
 80017a4:	6013      	str	r3, [r2, #0]

}
 80017a6:	bf00      	nop
 80017a8:	bd80      	pop	{r7, pc}
 80017aa:	bf00      	nop
 80017ac:	f3af 8000 	nop.w
 80017b0:	e76c8b44 	.word	0xe76c8b44
 80017b4:	3feba9fb 	.word	0x3feba9fb
 80017b8:	6872b021 	.word	0x6872b021
 80017bc:	bfaced91 	.word	0xbfaced91
 80017c0:	05bc01a3 	.word	0x05bc01a3
 80017c4:	3ff71412 	.word	0x3ff71412
 80017c8:	d495182b 	.word	0xd495182b
 80017cc:	3fde6809 	.word	0x3fde6809
 80017d0:	c91d14e4 	.word	0xc91d14e4
 80017d4:	3fd83fe5 	.word	0x3fd83fe5
 80017d8:	e3bcd35b 	.word	0xe3bcd35b
 80017dc:	3fdd1d14 	.word	0x3fdd1d14
 80017e0:	20000050 	.word	0x20000050
 80017e4:	20000054 	.word	0x20000054
 80017e8:	2000040c 	.word	0x2000040c
 80017ec:	3ff00000 	.word	0x3ff00000
 80017f0:	20000058 	.word	0x20000058
 80017f4:	2000005c 	.word	0x2000005c
 80017f8:	20000410 	.word	0x20000410
 80017fc:	20000060 	.word	0x20000060
 8001800:	20000064 	.word	0x20000064
 8001804:	20000414 	.word	0x20000414
 8001808:	20000068 	.word	0x20000068
 800180c:	2000006c 	.word	0x2000006c
 8001810:	20000424 	.word	0x20000424
 8001814:	20000070 	.word	0x20000070
 8001818:	20000074 	.word	0x20000074
 800181c:	20000418 	.word	0x20000418
 8001820:	2000041c 	.word	0x2000041c
 8001824:	20000078 	.word	0x20000078
 8001828:	2000007c 	.word	0x2000007c
 800182c:	20000420 	.word	0x20000420

08001830 <_Z10matrix_sumPPdS0_dd>:

/**
 * Return the result in the matrix m1
 */
void matrix_sum(double **m1, double **m2, double rows, double columns) {
 8001830:	b5b0      	push	{r4, r5, r7, lr}
 8001832:	b088      	sub	sp, #32
 8001834:	af00      	add	r7, sp, #0
 8001836:	6178      	str	r0, [r7, #20]
 8001838:	6139      	str	r1, [r7, #16]
 800183a:	ed87 0b02 	vstr	d0, [r7, #8]
 800183e:	ed87 1b00 	vstr	d1, [r7]

	for (int i = 0; i < rows; i++) {
 8001842:	2300      	movs	r3, #0
 8001844:	61fb      	str	r3, [r7, #28]
 8001846:	69f8      	ldr	r0, [r7, #28]
 8001848:	f7fe fe74 	bl	8000534 <__aeabi_i2d>
 800184c:	4602      	mov	r2, r0
 800184e:	460b      	mov	r3, r1
 8001850:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8001854:	f7ff f968 	bl	8000b28 <__aeabi_dcmpgt>
 8001858:	4603      	mov	r3, r0
 800185a:	2b00      	cmp	r3, #0
 800185c:	d100      	bne.n	8001860 <_Z10matrix_sumPPdS0_dd+0x30>
		for (int j = 0; j < columns; j++) {
			m1[i][j] = m1[i][j] + m2[i][j];
		}
	}
}
 800185e:	e037      	b.n	80018d0 <_Z10matrix_sumPPdS0_dd+0xa0>
		for (int j = 0; j < columns; j++) {
 8001860:	2300      	movs	r3, #0
 8001862:	61bb      	str	r3, [r7, #24]
 8001864:	69b8      	ldr	r0, [r7, #24]
 8001866:	f7fe fe65 	bl	8000534 <__aeabi_i2d>
 800186a:	4602      	mov	r2, r0
 800186c:	460b      	mov	r3, r1
 800186e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001872:	f7ff f959 	bl	8000b28 <__aeabi_dcmpgt>
 8001876:	4603      	mov	r3, r0
 8001878:	2b00      	cmp	r3, #0
 800187a:	d025      	beq.n	80018c8 <_Z10matrix_sumPPdS0_dd+0x98>
			m1[i][j] = m1[i][j] + m2[i][j];
 800187c:	69fb      	ldr	r3, [r7, #28]
 800187e:	009b      	lsls	r3, r3, #2
 8001880:	697a      	ldr	r2, [r7, #20]
 8001882:	4413      	add	r3, r2
 8001884:	681a      	ldr	r2, [r3, #0]
 8001886:	69bb      	ldr	r3, [r7, #24]
 8001888:	00db      	lsls	r3, r3, #3
 800188a:	4413      	add	r3, r2
 800188c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001890:	69fb      	ldr	r3, [r7, #28]
 8001892:	009b      	lsls	r3, r3, #2
 8001894:	693a      	ldr	r2, [r7, #16]
 8001896:	4413      	add	r3, r2
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	69bb      	ldr	r3, [r7, #24]
 800189c:	00db      	lsls	r3, r3, #3
 800189e:	4413      	add	r3, r2
 80018a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018a4:	69fc      	ldr	r4, [r7, #28]
 80018a6:	00a4      	lsls	r4, r4, #2
 80018a8:	697d      	ldr	r5, [r7, #20]
 80018aa:	442c      	add	r4, r5
 80018ac:	6825      	ldr	r5, [r4, #0]
 80018ae:	69bc      	ldr	r4, [r7, #24]
 80018b0:	00e4      	lsls	r4, r4, #3
 80018b2:	442c      	add	r4, r5
 80018b4:	f7fe fcf2 	bl	800029c <__adddf3>
 80018b8:	4602      	mov	r2, r0
 80018ba:	460b      	mov	r3, r1
 80018bc:	e9c4 2300 	strd	r2, r3, [r4]
		for (int j = 0; j < columns; j++) {
 80018c0:	69bb      	ldr	r3, [r7, #24]
 80018c2:	3301      	adds	r3, #1
 80018c4:	61bb      	str	r3, [r7, #24]
 80018c6:	e7cd      	b.n	8001864 <_Z10matrix_sumPPdS0_dd+0x34>
	for (int i = 0; i < rows; i++) {
 80018c8:	69fb      	ldr	r3, [r7, #28]
 80018ca:	3301      	adds	r3, #1
 80018cc:	61fb      	str	r3, [r7, #28]
 80018ce:	e7ba      	b.n	8001846 <_Z10matrix_sumPPdS0_dd+0x16>
}
 80018d0:	3720      	adds	r7, #32
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bdb0      	pop	{r4, r5, r7, pc}
	...

080018d8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80018d8:	b5b0      	push	{r4, r5, r7, lr}
 80018da:	b090      	sub	sp, #64	; 0x40
 80018dc:	af04      	add	r7, sp, #16
	/* USER CODE BEGIN 1 */
	/* USER CODE END 1 */
	/* MCU Configuration--------------------------------------------------------*/

	matrix_inizialization();
 80018de:	f7ff feb7 	bl	8001650 <_Z21matrix_inizializationv>
	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80018e2:	f001 f813 	bl	800290c <HAL_Init>

	/* USER CODE BEGIN Init */
	size_t bufferSize = (size_t) ceil(2 * WAITING / (Ts * samplingPrescaler));
 80018e6:	4b43      	ldr	r3, [pc, #268]	; (80019f4 <main+0x11c>)
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	4618      	mov	r0, r3
 80018ec:	f7fe fe22 	bl	8000534 <__aeabi_i2d>
 80018f0:	4b41      	ldr	r3, [pc, #260]	; (80019f8 <main+0x120>)
 80018f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018f6:	f7fe fe87 	bl	8000608 <__aeabi_dmul>
 80018fa:	4602      	mov	r2, r0
 80018fc:	460b      	mov	r3, r1
 80018fe:	f04f 0000 	mov.w	r0, #0
 8001902:	493e      	ldr	r1, [pc, #248]	; (80019fc <main+0x124>)
 8001904:	f7fe ffaa 	bl	800085c <__aeabi_ddiv>
 8001908:	4602      	mov	r2, r0
 800190a:	460b      	mov	r3, r1
 800190c:	ec43 2b17 	vmov	d7, r2, r3
 8001910:	eeb0 0a47 	vmov.f32	s0, s14
 8001914:	eef0 0a67 	vmov.f32	s1, s15
 8001918:	f003 fb1e 	bl	8004f58 <ceil>
 800191c:	ec53 2b10 	vmov	r2, r3, d0
 8001920:	4610      	mov	r0, r2
 8001922:	4619      	mov	r1, r3
 8001924:	f7ff f948 	bl	8000bb8 <__aeabi_d2uiz>
 8001928:	4603      	mov	r3, r0
 800192a:	627b      	str	r3, [r7, #36]	; 0x24
	cb_init(&myBuff, bufferSize, sizeof(record));
 800192c:	2220      	movs	r2, #32
 800192e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001930:	4833      	ldr	r0, [pc, #204]	; (8001a00 <main+0x128>)
 8001932:	f7ff fb7d 	bl	8001030 <_Z7cb_initP15circular_bufferjj>

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001936:	f000 f873 	bl	8001a20 <_Z18SystemClock_Configv>

	/* USER CODE BEGIN SysInit */
	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800193a:	f000 fa73 	bl	8001e24 <_ZL12MX_GPIO_Initv>
	MX_USART2_UART_Init();
 800193e:	f000 fa43 	bl	8001dc8 <_ZL19MX_USART2_UART_Initv>
	MX_TIM3_Init();
 8001942:	f000 f945 	bl	8001bd0 <_ZL12MX_TIM3_Initv>
	MX_TIM1_Init();
 8001946:	f000 f8e1 	bl	8001b0c <_ZL12MX_TIM1_Initv>
	MX_TIM4_Init();
 800194a:	f000 f9e1 	bl	8001d10 <_ZL12MX_TIM4_Initv>
	/* USER CODE BEGIN 2 */
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800194e:	2100      	movs	r1, #0
 8001950:	482c      	ldr	r0, [pc, #176]	; (8001a04 <main+0x12c>)
 8001952:	f002 f8df 	bl	8003b14 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8001956:	2104      	movs	r1, #4
 8001958:	482a      	ldr	r0, [pc, #168]	; (8001a04 <main+0x12c>)
 800195a:	f002 f8db 	bl	8003b14 <HAL_TIM_PWM_Start>
	HAL_TIM_Base_Start(&htim1);
 800195e:	482a      	ldr	r0, [pc, #168]	; (8001a08 <main+0x130>)
 8001960:	f001 ffc2 	bl	80038e8 <HAL_TIM_Base_Start>
	HAL_TIM_Base_Start_IT(&htim4);
 8001964:	4829      	ldr	r0, [pc, #164]	; (8001a0c <main+0x134>)
 8001966:	f002 f819 	bl	800399c <HAL_TIM_Base_Start_IT>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */



	int referenceIndex = 0;
 800196a:	2300      	movs	r3, #0
 800196c:	62fb      	str	r3, [r7, #44]	; 0x2c

	referenceVal = referenceVals[referenceIndex];
 800196e:	4a28      	ldr	r2, [pc, #160]	; (8001a10 <main+0x138>)
 8001970:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001972:	00db      	lsls	r3, r3, #3
 8001974:	4413      	add	r3, r2
 8001976:	e9d3 2300 	ldrd	r2, r3, [r3]
 800197a:	4926      	ldr	r1, [pc, #152]	; (8001a14 <main+0x13c>)
 800197c:	e9c1 2300 	strd	r2, r3, [r1]
	printf("INIT\n\r"); // initialize the Matlab tool for COM data acquiring
 8001980:	4825      	ldr	r0, [pc, #148]	; (8001a18 <main+0x140>)
 8001982:	f005 fa5b 	bl	8006e3c <iprintf>

	while (1) {
		size_t nEntriesToSend = myBuff.count; //number of samples not read yet
 8001986:	4b1e      	ldr	r3, [pc, #120]	; (8001a00 <main+0x128>)
 8001988:	68db      	ldr	r3, [r3, #12]
 800198a:	623b      	str	r3, [r7, #32]
		record retrieved; //buffer entry

		for (size_t count = 0; count < nEntriesToSend; count++) {
 800198c:	2300      	movs	r3, #0
 800198e:	62bb      	str	r3, [r7, #40]	; 0x28
 8001990:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001992:	6a3b      	ldr	r3, [r7, #32]
 8001994:	429a      	cmp	r2, r3
 8001996:	d217      	bcs.n	80019c8 <main+0xf0>
			cb_pop_front(&myBuff, &retrieved); //take entry from the buffer
 8001998:	463b      	mov	r3, r7
 800199a:	4619      	mov	r1, r3
 800199c:	4818      	ldr	r0, [pc, #96]	; (8001a00 <main+0x128>)
 800199e:	f7ff fbb7 	bl	8001110 <_Z12cb_pop_frontP15circular_bufferPv>
			printf("%lu, %f, %f, %lu\n\r", retrieved.currentTimestamp,
 80019a2:	69bd      	ldr	r5, [r7, #24]
 80019a4:	e9d7 0100 	ldrd	r0, r1, [r7]
 80019a8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80019ac:	693c      	ldr	r4, [r7, #16]
 80019ae:	9402      	str	r4, [sp, #8]
 80019b0:	e9cd 2300 	strd	r2, r3, [sp]
 80019b4:	4602      	mov	r2, r0
 80019b6:	460b      	mov	r3, r1
 80019b8:	4629      	mov	r1, r5
 80019ba:	4818      	ldr	r0, [pc, #96]	; (8001a1c <main+0x144>)
 80019bc:	f005 fa3e 	bl	8006e3c <iprintf>
		for (size_t count = 0; count < nEntriesToSend; count++) {
 80019c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80019c2:	3301      	adds	r3, #1
 80019c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80019c6:	e7e3      	b.n	8001990 <main+0xb8>
					retrieved.current_u, retrieved.current_y,
					retrieved.cycleCoreDuration); // send values via USART using format: value1, value2, value3, ... valuen \n \r
		}
		referenceVal = referenceVals[referenceIndex];
 80019c8:	4a11      	ldr	r2, [pc, #68]	; (8001a10 <main+0x138>)
 80019ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019cc:	00db      	lsls	r3, r3, #3
 80019ce:	4413      	add	r3, r2
 80019d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019d4:	490f      	ldr	r1, [pc, #60]	; (8001a14 <main+0x13c>)
 80019d6:	e9c1 2300 	strd	r2, r3, [r1]
		referenceIndex = referenceIndex + 1;
 80019da:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019dc:	3301      	adds	r3, #1
 80019de:	62fb      	str	r3, [r7, #44]	; 0x2c
		HAL_Delay(WAITING * 1000); // takes a time value in ms
 80019e0:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80019e4:	f001 f804 	bl	80029f0 <HAL_Delay>
		if (referenceIndex > 7)
 80019e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80019ea:	2b07      	cmp	r3, #7
 80019ec:	ddcb      	ble.n	8001986 <main+0xae>
			referenceIndex = 0;
 80019ee:	2300      	movs	r3, #0
 80019f0:	62fb      	str	r3, [r7, #44]	; 0x2c

		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
	}
 80019f2:	e7c8      	b.n	8001986 <main+0xae>
 80019f4:	2000004c 	.word	0x2000004c
 80019f8:	20000000 	.word	0x20000000
 80019fc:	40100000 	.word	0x40100000
 8001a00:	200003b8 	.word	0x200003b8
 8001a04:	200002e4 	.word	0x200002e4
 8001a08:	2000029c 	.word	0x2000029c
 8001a0c:	2000032c 	.word	0x2000032c
 8001a10:	20000008 	.word	0x20000008
 8001a14:	20000400 	.word	0x20000400
 8001a18:	0800a868 	.word	0x0800a868
 8001a1c:	0800a870 	.word	0x0800a870

08001a20 <_Z18SystemClock_Configv>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b094      	sub	sp, #80	; 0x50
 8001a24:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8001a26:	f107 0320 	add.w	r3, r7, #32
 8001a2a:	2230      	movs	r2, #48	; 0x30
 8001a2c:	2100      	movs	r1, #0
 8001a2e:	4618      	mov	r0, r3
 8001a30:	f004 fa8c 	bl	8005f4c <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001a34:	f107 030c 	add.w	r3, r7, #12
 8001a38:	2200      	movs	r2, #0
 8001a3a:	601a      	str	r2, [r3, #0]
 8001a3c:	605a      	str	r2, [r3, #4]
 8001a3e:	609a      	str	r2, [r3, #8]
 8001a40:	60da      	str	r2, [r3, #12]
 8001a42:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001a44:	2300      	movs	r3, #0
 8001a46:	60bb      	str	r3, [r7, #8]
 8001a48:	4b2e      	ldr	r3, [pc, #184]	; (8001b04 <_Z18SystemClock_Configv+0xe4>)
 8001a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a4c:	4a2d      	ldr	r2, [pc, #180]	; (8001b04 <_Z18SystemClock_Configv+0xe4>)
 8001a4e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a52:	6413      	str	r3, [r2, #64]	; 0x40
 8001a54:	4b2b      	ldr	r3, [pc, #172]	; (8001b04 <_Z18SystemClock_Configv+0xe4>)
 8001a56:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a58:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a5c:	60bb      	str	r3, [r7, #8]
 8001a5e:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001a60:	2300      	movs	r3, #0
 8001a62:	607b      	str	r3, [r7, #4]
 8001a64:	4b28      	ldr	r3, [pc, #160]	; (8001b08 <_Z18SystemClock_Configv+0xe8>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001a6c:	4a26      	ldr	r2, [pc, #152]	; (8001b08 <_Z18SystemClock_Configv+0xe8>)
 8001a6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a72:	6013      	str	r3, [r2, #0]
 8001a74:	4b24      	ldr	r3, [pc, #144]	; (8001b08 <_Z18SystemClock_Configv+0xe8>)
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001a7c:	607b      	str	r3, [r7, #4]
 8001a7e:	687b      	ldr	r3, [r7, #4]
	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001a80:	2302      	movs	r3, #2
 8001a82:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a84:	2301      	movs	r3, #1
 8001a86:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001a88:	2310      	movs	r3, #16
 8001a8a:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a8c:	2302      	movs	r3, #2
 8001a8e:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001a90:	2300      	movs	r3, #0
 8001a92:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 16;
 8001a94:	2310      	movs	r3, #16
 8001a96:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 336;
 8001a98:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001a9c:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001a9e:	2304      	movs	r3, #4
 8001aa0:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001aa2:	2304      	movs	r3, #4
 8001aa4:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001aa6:	f107 0320 	add.w	r3, r7, #32
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f001 fa74 	bl	8002f98 <HAL_RCC_OscConfig>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	bf14      	ite	ne
 8001ab6:	2301      	movne	r3, #1
 8001ab8:	2300      	moveq	r3, #0
 8001aba:	b2db      	uxtb	r3, r3
 8001abc:	2b00      	cmp	r3, #0
 8001abe:	d001      	beq.n	8001ac4 <_Z18SystemClock_Configv+0xa4>
		Error_Handler();
 8001ac0:	f000 fc98 	bl	80023f4 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001ac4:	230f      	movs	r3, #15
 8001ac6:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001ac8:	2302      	movs	r3, #2
 8001aca:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001acc:	2300      	movs	r3, #0
 8001ace:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001ad0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ad4:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001ada:	f107 030c 	add.w	r3, r7, #12
 8001ade:	2102      	movs	r1, #2
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	f001 fcd1 	bl	8003488 <HAL_RCC_ClockConfig>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	bf14      	ite	ne
 8001aec:	2301      	movne	r3, #1
 8001aee:	2300      	moveq	r3, #0
 8001af0:	b2db      	uxtb	r3, r3
 8001af2:	2b00      	cmp	r3, #0
 8001af4:	d001      	beq.n	8001afa <_Z18SystemClock_Configv+0xda>
		Error_Handler();
 8001af6:	f000 fc7d 	bl	80023f4 <Error_Handler>
	}
}
 8001afa:	bf00      	nop
 8001afc:	3750      	adds	r7, #80	; 0x50
 8001afe:	46bd      	mov	sp, r7
 8001b00:	bd80      	pop	{r7, pc}
 8001b02:	bf00      	nop
 8001b04:	40023800 	.word	0x40023800
 8001b08:	40007000 	.word	0x40007000

08001b0c <_ZL12MX_TIM1_Initv>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b08c      	sub	sp, #48	; 0x30
 8001b10:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_Encoder_InitTypeDef sConfig = { 0 };
 8001b12:	f107 030c 	add.w	r3, r7, #12
 8001b16:	2224      	movs	r2, #36	; 0x24
 8001b18:	2100      	movs	r1, #0
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f004 fa16 	bl	8005f4c <memset>
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001b20:	1d3b      	adds	r3, r7, #4
 8001b22:	2200      	movs	r2, #0
 8001b24:	601a      	str	r2, [r3, #0]
 8001b26:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8001b28:	4b27      	ldr	r3, [pc, #156]	; (8001bc8 <_ZL12MX_TIM1_Initv+0xbc>)
 8001b2a:	4a28      	ldr	r2, [pc, #160]	; (8001bcc <_ZL12MX_TIM1_Initv+0xc0>)
 8001b2c:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 0;
 8001b2e:	4b26      	ldr	r3, [pc, #152]	; (8001bc8 <_ZL12MX_TIM1_Initv+0xbc>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b34:	4b24      	ldr	r3, [pc, #144]	; (8001bc8 <_ZL12MX_TIM1_Initv+0xbc>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535;
 8001b3a:	4b23      	ldr	r3, [pc, #140]	; (8001bc8 <_ZL12MX_TIM1_Initv+0xbc>)
 8001b3c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001b40:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b42:	4b21      	ldr	r3, [pc, #132]	; (8001bc8 <_ZL12MX_TIM1_Initv+0xbc>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001b48:	4b1f      	ldr	r3, [pc, #124]	; (8001bc8 <_ZL12MX_TIM1_Initv+0xbc>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b4e:	4b1e      	ldr	r3, [pc, #120]	; (8001bc8 <_ZL12MX_TIM1_Initv+0xbc>)
 8001b50:	2200      	movs	r2, #0
 8001b52:	619a      	str	r2, [r3, #24]
	sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001b54:	2303      	movs	r3, #3
 8001b56:	60fb      	str	r3, [r7, #12]
	sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	613b      	str	r3, [r7, #16]
	sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b5c:	2301      	movs	r3, #1
 8001b5e:	617b      	str	r3, [r7, #20]
	sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b60:	2300      	movs	r3, #0
 8001b62:	61bb      	str	r3, [r7, #24]
	sConfig.IC1Filter = 0;
 8001b64:	2300      	movs	r3, #0
 8001b66:	61fb      	str	r3, [r7, #28]
	sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b68:	2300      	movs	r3, #0
 8001b6a:	623b      	str	r3, [r7, #32]
	sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b6c:	2301      	movs	r3, #1
 8001b6e:	627b      	str	r3, [r7, #36]	; 0x24
	sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b70:	2300      	movs	r3, #0
 8001b72:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfig.IC2Filter = 0;
 8001b74:	2300      	movs	r3, #0
 8001b76:	62fb      	str	r3, [r7, #44]	; 0x2c
	if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK) {
 8001b78:	f107 030c 	add.w	r3, r7, #12
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	4812      	ldr	r0, [pc, #72]	; (8001bc8 <_ZL12MX_TIM1_Initv+0xbc>)
 8001b80:	f002 f878 	bl	8003c74 <HAL_TIM_Encoder_Init>
 8001b84:	4603      	mov	r3, r0
 8001b86:	2b00      	cmp	r3, #0
 8001b88:	bf14      	ite	ne
 8001b8a:	2301      	movne	r3, #1
 8001b8c:	2300      	moveq	r3, #0
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d001      	beq.n	8001b98 <_ZL12MX_TIM1_Initv+0x8c>
		Error_Handler();
 8001b94:	f000 fc2e 	bl	80023f4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	607b      	str	r3, [r7, #4]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b9c:	2300      	movs	r3, #0
 8001b9e:	60bb      	str	r3, [r7, #8]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001ba0:	1d3b      	adds	r3, r7, #4
 8001ba2:	4619      	mov	r1, r3
 8001ba4:	4808      	ldr	r0, [pc, #32]	; (8001bc8 <_ZL12MX_TIM1_Initv+0xbc>)
 8001ba6:	f002 fe91 	bl	80048cc <HAL_TIMEx_MasterConfigSynchronization>
 8001baa:	4603      	mov	r3, r0
			!= HAL_OK) {
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	bf14      	ite	ne
 8001bb0:	2301      	movne	r3, #1
 8001bb2:	2300      	moveq	r3, #0
 8001bb4:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d001      	beq.n	8001bbe <_ZL12MX_TIM1_Initv+0xb2>
		Error_Handler();
 8001bba:	f000 fc1b 	bl	80023f4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 8001bbe:	bf00      	nop
 8001bc0:	3730      	adds	r7, #48	; 0x30
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	2000029c 	.word	0x2000029c
 8001bcc:	40010000 	.word	0x40010000

08001bd0 <_ZL12MX_TIM3_Initv>:
/**
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void) {
 8001bd0:	b580      	push	{r7, lr}
 8001bd2:	b08e      	sub	sp, #56	; 0x38
 8001bd4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001bd6:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001bda:	2200      	movs	r2, #0
 8001bdc:	601a      	str	r2, [r3, #0]
 8001bde:	605a      	str	r2, [r3, #4]
 8001be0:	609a      	str	r2, [r3, #8]
 8001be2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001be4:	f107 0320 	add.w	r3, r7, #32
 8001be8:	2200      	movs	r2, #0
 8001bea:	601a      	str	r2, [r3, #0]
 8001bec:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001bee:	1d3b      	adds	r3, r7, #4
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	601a      	str	r2, [r3, #0]
 8001bf4:	605a      	str	r2, [r3, #4]
 8001bf6:	609a      	str	r2, [r3, #8]
 8001bf8:	60da      	str	r2, [r3, #12]
 8001bfa:	611a      	str	r2, [r3, #16]
 8001bfc:	615a      	str	r2, [r3, #20]
 8001bfe:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001c00:	4b41      	ldr	r3, [pc, #260]	; (8001d08 <_ZL12MX_TIM3_Initv+0x138>)
 8001c02:	4a42      	ldr	r2, [pc, #264]	; (8001d0c <_ZL12MX_TIM3_Initv+0x13c>)
 8001c04:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 84 - 1;
 8001c06:	4b40      	ldr	r3, [pc, #256]	; (8001d08 <_ZL12MX_TIM3_Initv+0x138>)
 8001c08:	2253      	movs	r2, #83	; 0x53
 8001c0a:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c0c:	4b3e      	ldr	r3, [pc, #248]	; (8001d08 <_ZL12MX_TIM3_Initv+0x138>)
 8001c0e:	2200      	movs	r2, #0
 8001c10:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 500 - 1;
 8001c12:	4b3d      	ldr	r3, [pc, #244]	; (8001d08 <_ZL12MX_TIM3_Initv+0x138>)
 8001c14:	f240 12f3 	movw	r2, #499	; 0x1f3
 8001c18:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c1a:	4b3b      	ldr	r3, [pc, #236]	; (8001d08 <_ZL12MX_TIM3_Initv+0x138>)
 8001c1c:	2200      	movs	r2, #0
 8001c1e:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001c20:	4b39      	ldr	r3, [pc, #228]	; (8001d08 <_ZL12MX_TIM3_Initv+0x138>)
 8001c22:	2280      	movs	r2, #128	; 0x80
 8001c24:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim3) != HAL_OK) {
 8001c26:	4838      	ldr	r0, [pc, #224]	; (8001d08 <_ZL12MX_TIM3_Initv+0x138>)
 8001c28:	f001 fe0e 	bl	8003848 <HAL_TIM_Base_Init>
 8001c2c:	4603      	mov	r3, r0
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	bf14      	ite	ne
 8001c32:	2301      	movne	r3, #1
 8001c34:	2300      	moveq	r3, #0
 8001c36:	b2db      	uxtb	r3, r3
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d001      	beq.n	8001c40 <_ZL12MX_TIM3_Initv+0x70>
		Error_Handler();
 8001c3c:	f000 fbda 	bl	80023f4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c40:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c44:	62bb      	str	r3, [r7, #40]	; 0x28
	if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK) {
 8001c46:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001c4a:	4619      	mov	r1, r3
 8001c4c:	482e      	ldr	r0, [pc, #184]	; (8001d08 <_ZL12MX_TIM3_Initv+0x138>)
 8001c4e:	f002 fa81 	bl	8004154 <HAL_TIM_ConfigClockSource>
 8001c52:	4603      	mov	r3, r0
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	bf14      	ite	ne
 8001c58:	2301      	movne	r3, #1
 8001c5a:	2300      	moveq	r3, #0
 8001c5c:	b2db      	uxtb	r3, r3
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	d001      	beq.n	8001c66 <_ZL12MX_TIM3_Initv+0x96>
		Error_Handler();
 8001c62:	f000 fbc7 	bl	80023f4 <Error_Handler>
	}
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK) {
 8001c66:	4828      	ldr	r0, [pc, #160]	; (8001d08 <_ZL12MX_TIM3_Initv+0x138>)
 8001c68:	f001 fefa 	bl	8003a60 <HAL_TIM_PWM_Init>
 8001c6c:	4603      	mov	r3, r0
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	bf14      	ite	ne
 8001c72:	2301      	movne	r3, #1
 8001c74:	2300      	moveq	r3, #0
 8001c76:	b2db      	uxtb	r3, r3
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d001      	beq.n	8001c80 <_ZL12MX_TIM3_Initv+0xb0>
		Error_Handler();
 8001c7c:	f000 fbba 	bl	80023f4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c80:	2300      	movs	r3, #0
 8001c82:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c84:	2300      	movs	r3, #0
 8001c86:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001c88:	f107 0320 	add.w	r3, r7, #32
 8001c8c:	4619      	mov	r1, r3
 8001c8e:	481e      	ldr	r0, [pc, #120]	; (8001d08 <_ZL12MX_TIM3_Initv+0x138>)
 8001c90:	f002 fe1c 	bl	80048cc <HAL_TIMEx_MasterConfigSynchronization>
 8001c94:	4603      	mov	r3, r0
			!= HAL_OK) {
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	bf14      	ite	ne
 8001c9a:	2301      	movne	r3, #1
 8001c9c:	2300      	moveq	r3, #0
 8001c9e:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig)
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d001      	beq.n	8001ca8 <_ZL12MX_TIM3_Initv+0xd8>
		Error_Handler();
 8001ca4:	f000 fba6 	bl	80023f4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001ca8:	2360      	movs	r3, #96	; 0x60
 8001caa:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8001cac:	2300      	movs	r3, #0
 8001cae:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cb0:	2300      	movs	r3, #0
 8001cb2:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cb4:	2300      	movs	r3, #0
 8001cb6:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)
 8001cb8:	1d3b      	adds	r3, r7, #4
 8001cba:	2200      	movs	r2, #0
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	4812      	ldr	r0, [pc, #72]	; (8001d08 <_ZL12MX_TIM3_Initv+0x138>)
 8001cc0:	f002 f986 	bl	8003fd0 <HAL_TIM_PWM_ConfigChannel>
 8001cc4:	4603      	mov	r3, r0
			!= HAL_OK) {
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	bf14      	ite	ne
 8001cca:	2301      	movne	r3, #1
 8001ccc:	2300      	moveq	r3, #0
 8001cce:	b2db      	uxtb	r3, r3
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1)
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d001      	beq.n	8001cd8 <_ZL12MX_TIM3_Initv+0x108>
		Error_Handler();
 8001cd4:	f000 fb8e 	bl	80023f4 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 8001cd8:	1d3b      	adds	r3, r7, #4
 8001cda:	2204      	movs	r2, #4
 8001cdc:	4619      	mov	r1, r3
 8001cde:	480a      	ldr	r0, [pc, #40]	; (8001d08 <_ZL12MX_TIM3_Initv+0x138>)
 8001ce0:	f002 f976 	bl	8003fd0 <HAL_TIM_PWM_ConfigChannel>
 8001ce4:	4603      	mov	r3, r0
			!= HAL_OK) {
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	bf14      	ite	ne
 8001cea:	2301      	movne	r3, #1
 8001cec:	2300      	moveq	r3, #0
 8001cee:	b2db      	uxtb	r3, r3
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2)
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	d001      	beq.n	8001cf8 <_ZL12MX_TIM3_Initv+0x128>
		Error_Handler();
 8001cf4:	f000 fb7e 	bl	80023f4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8001cf8:	4803      	ldr	r0, [pc, #12]	; (8001d08 <_ZL12MX_TIM3_Initv+0x138>)
 8001cfa:	f000 fc4f 	bl	800259c <HAL_TIM_MspPostInit>

}
 8001cfe:	bf00      	nop
 8001d00:	3738      	adds	r7, #56	; 0x38
 8001d02:	46bd      	mov	sp, r7
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	200002e4 	.word	0x200002e4
 8001d0c:	40000400 	.word	0x40000400

08001d10 <_ZL12MX_TIM4_Initv>:
/**
 * @brief TIM4 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM4_Init(void) {
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b086      	sub	sp, #24
 8001d14:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM4_Init 0 */

	/* USER CODE END TIM4_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001d16:	f107 0308 	add.w	r3, r7, #8
 8001d1a:	2200      	movs	r2, #0
 8001d1c:	601a      	str	r2, [r3, #0]
 8001d1e:	605a      	str	r2, [r3, #4]
 8001d20:	609a      	str	r2, [r3, #8]
 8001d22:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001d24:	463b      	mov	r3, r7
 8001d26:	2200      	movs	r2, #0
 8001d28:	601a      	str	r2, [r3, #0]
 8001d2a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM4_Init 1 */

	/* USER CODE END TIM4_Init 1 */
	htim4.Instance = TIM4;
 8001d2c:	4b24      	ldr	r3, [pc, #144]	; (8001dc0 <_ZL12MX_TIM4_Initv+0xb0>)
 8001d2e:	4a25      	ldr	r2, [pc, #148]	; (8001dc4 <_ZL12MX_TIM4_Initv+0xb4>)
 8001d30:	601a      	str	r2, [r3, #0]
	htim4.Init.Prescaler = 84 - 1;
 8001d32:	4b23      	ldr	r3, [pc, #140]	; (8001dc0 <_ZL12MX_TIM4_Initv+0xb0>)
 8001d34:	2253      	movs	r2, #83	; 0x53
 8001d36:	605a      	str	r2, [r3, #4]
	htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d38:	4b21      	ldr	r3, [pc, #132]	; (8001dc0 <_ZL12MX_TIM4_Initv+0xb0>)
 8001d3a:	2200      	movs	r2, #0
 8001d3c:	609a      	str	r2, [r3, #8]
	htim4.Init.Period = 5000 - 1;
 8001d3e:	4b20      	ldr	r3, [pc, #128]	; (8001dc0 <_ZL12MX_TIM4_Initv+0xb0>)
 8001d40:	f241 3287 	movw	r2, #4999	; 0x1387
 8001d44:	60da      	str	r2, [r3, #12]
	htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d46:	4b1e      	ldr	r3, [pc, #120]	; (8001dc0 <_ZL12MX_TIM4_Initv+0xb0>)
 8001d48:	2200      	movs	r2, #0
 8001d4a:	611a      	str	r2, [r3, #16]
	htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d4c:	4b1c      	ldr	r3, [pc, #112]	; (8001dc0 <_ZL12MX_TIM4_Initv+0xb0>)
 8001d4e:	2200      	movs	r2, #0
 8001d50:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim4) != HAL_OK) {
 8001d52:	481b      	ldr	r0, [pc, #108]	; (8001dc0 <_ZL12MX_TIM4_Initv+0xb0>)
 8001d54:	f001 fd78 	bl	8003848 <HAL_TIM_Base_Init>
 8001d58:	4603      	mov	r3, r0
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	bf14      	ite	ne
 8001d5e:	2301      	movne	r3, #1
 8001d60:	2300      	moveq	r3, #0
 8001d62:	b2db      	uxtb	r3, r3
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d001      	beq.n	8001d6c <_ZL12MX_TIM4_Initv+0x5c>
		Error_Handler();
 8001d68:	f000 fb44 	bl	80023f4 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d6c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001d70:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK) {
 8001d72:	f107 0308 	add.w	r3, r7, #8
 8001d76:	4619      	mov	r1, r3
 8001d78:	4811      	ldr	r0, [pc, #68]	; (8001dc0 <_ZL12MX_TIM4_Initv+0xb0>)
 8001d7a:	f002 f9eb 	bl	8004154 <HAL_TIM_ConfigClockSource>
 8001d7e:	4603      	mov	r3, r0
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	bf14      	ite	ne
 8001d84:	2301      	movne	r3, #1
 8001d86:	2300      	moveq	r3, #0
 8001d88:	b2db      	uxtb	r3, r3
 8001d8a:	2b00      	cmp	r3, #0
 8001d8c:	d001      	beq.n	8001d92 <_ZL12MX_TIM4_Initv+0x82>
		Error_Handler();
 8001d8e:	f000 fb31 	bl	80023f4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d92:	2300      	movs	r3, #0
 8001d94:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d96:	2300      	movs	r3, #0
 8001d98:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8001d9a:	463b      	mov	r3, r7
 8001d9c:	4619      	mov	r1, r3
 8001d9e:	4808      	ldr	r0, [pc, #32]	; (8001dc0 <_ZL12MX_TIM4_Initv+0xb0>)
 8001da0:	f002 fd94 	bl	80048cc <HAL_TIMEx_MasterConfigSynchronization>
 8001da4:	4603      	mov	r3, r0
			!= HAL_OK) {
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	bf14      	ite	ne
 8001daa:	2301      	movne	r3, #1
 8001dac:	2300      	moveq	r3, #0
 8001dae:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig)
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d001      	beq.n	8001db8 <_ZL12MX_TIM4_Initv+0xa8>
		Error_Handler();
 8001db4:	f000 fb1e 	bl	80023f4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM4_Init 2 */

	/* USER CODE END TIM4_Init 2 */

}
 8001db8:	bf00      	nop
 8001dba:	3718      	adds	r7, #24
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	2000032c 	.word	0x2000032c
 8001dc4:	40000800 	.word	0x40000800

08001dc8 <_ZL19MX_USART2_UART_Initv>:
/**
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void) {
 8001dc8:	b580      	push	{r7, lr}
 8001dca:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 8001dcc:	4b13      	ldr	r3, [pc, #76]	; (8001e1c <_ZL19MX_USART2_UART_Initv+0x54>)
 8001dce:	4a14      	ldr	r2, [pc, #80]	; (8001e20 <_ZL19MX_USART2_UART_Initv+0x58>)
 8001dd0:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 8001dd2:	4b12      	ldr	r3, [pc, #72]	; (8001e1c <_ZL19MX_USART2_UART_Initv+0x54>)
 8001dd4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001dd8:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001dda:	4b10      	ldr	r3, [pc, #64]	; (8001e1c <_ZL19MX_USART2_UART_Initv+0x54>)
 8001ddc:	2200      	movs	r2, #0
 8001dde:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8001de0:	4b0e      	ldr	r3, [pc, #56]	; (8001e1c <_ZL19MX_USART2_UART_Initv+0x54>)
 8001de2:	2200      	movs	r2, #0
 8001de4:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 8001de6:	4b0d      	ldr	r3, [pc, #52]	; (8001e1c <_ZL19MX_USART2_UART_Initv+0x54>)
 8001de8:	2200      	movs	r2, #0
 8001dea:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8001dec:	4b0b      	ldr	r3, [pc, #44]	; (8001e1c <_ZL19MX_USART2_UART_Initv+0x54>)
 8001dee:	220c      	movs	r2, #12
 8001df0:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001df2:	4b0a      	ldr	r3, [pc, #40]	; (8001e1c <_ZL19MX_USART2_UART_Initv+0x54>)
 8001df4:	2200      	movs	r2, #0
 8001df6:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001df8:	4b08      	ldr	r3, [pc, #32]	; (8001e1c <_ZL19MX_USART2_UART_Initv+0x54>)
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK) {
 8001dfe:	4807      	ldr	r0, [pc, #28]	; (8001e1c <_ZL19MX_USART2_UART_Initv+0x54>)
 8001e00:	f002 fde6 	bl	80049d0 <HAL_UART_Init>
 8001e04:	4603      	mov	r3, r0
 8001e06:	2b00      	cmp	r3, #0
 8001e08:	bf14      	ite	ne
 8001e0a:	2301      	movne	r3, #1
 8001e0c:	2300      	moveq	r3, #0
 8001e0e:	b2db      	uxtb	r3, r3
 8001e10:	2b00      	cmp	r3, #0
 8001e12:	d001      	beq.n	8001e18 <_ZL19MX_USART2_UART_Initv+0x50>
		Error_Handler();
 8001e14:	f000 faee 	bl	80023f4 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8001e18:	bf00      	nop
 8001e1a:	bd80      	pop	{r7, pc}
 8001e1c:	20000374 	.word	0x20000374
 8001e20:	40004400 	.word	0x40004400

08001e24 <_ZL12MX_GPIO_Initv>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b088      	sub	sp, #32
 8001e28:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001e2a:	f107 030c 	add.w	r3, r7, #12
 8001e2e:	2200      	movs	r2, #0
 8001e30:	601a      	str	r2, [r3, #0]
 8001e32:	605a      	str	r2, [r3, #4]
 8001e34:	609a      	str	r2, [r3, #8]
 8001e36:	60da      	str	r2, [r3, #12]
 8001e38:	611a      	str	r2, [r3, #16]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	60bb      	str	r3, [r7, #8]
 8001e3e:	4b19      	ldr	r3, [pc, #100]	; (8001ea4 <_ZL12MX_GPIO_Initv+0x80>)
 8001e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e42:	4a18      	ldr	r2, [pc, #96]	; (8001ea4 <_ZL12MX_GPIO_Initv+0x80>)
 8001e44:	f043 0301 	orr.w	r3, r3, #1
 8001e48:	6313      	str	r3, [r2, #48]	; 0x30
 8001e4a:	4b16      	ldr	r3, [pc, #88]	; (8001ea4 <_ZL12MX_GPIO_Initv+0x80>)
 8001e4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e4e:	f003 0301 	and.w	r3, r3, #1
 8001e52:	60bb      	str	r3, [r7, #8]
 8001e54:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001e56:	2300      	movs	r3, #0
 8001e58:	607b      	str	r3, [r7, #4]
 8001e5a:	4b12      	ldr	r3, [pc, #72]	; (8001ea4 <_ZL12MX_GPIO_Initv+0x80>)
 8001e5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e5e:	4a11      	ldr	r2, [pc, #68]	; (8001ea4 <_ZL12MX_GPIO_Initv+0x80>)
 8001e60:	f043 0302 	orr.w	r3, r3, #2
 8001e64:	6313      	str	r3, [r2, #48]	; 0x30
 8001e66:	4b0f      	ldr	r3, [pc, #60]	; (8001ea4 <_ZL12MX_GPIO_Initv+0x80>)
 8001e68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e6a:	f003 0302 	and.w	r3, r3, #2
 8001e6e:	607b      	str	r3, [r7, #4]
 8001e70:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_10, GPIO_PIN_RESET);
 8001e72:	2200      	movs	r2, #0
 8001e74:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001e78:	480b      	ldr	r0, [pc, #44]	; (8001ea8 <_ZL12MX_GPIO_Initv+0x84>)
 8001e7a:	f001 f873 	bl	8002f64 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PA10 */
	GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001e7e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001e82:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e84:	2301      	movs	r3, #1
 8001e86:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e88:	2300      	movs	r3, #0
 8001e8a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e90:	f107 030c 	add.w	r3, r7, #12
 8001e94:	4619      	mov	r1, r3
 8001e96:	4804      	ldr	r0, [pc, #16]	; (8001ea8 <_ZL12MX_GPIO_Initv+0x84>)
 8001e98:	f000 fee0 	bl	8002c5c <HAL_GPIO_Init>

}
 8001e9c:	bf00      	nop
 8001e9e:	3720      	adds	r7, #32
 8001ea0:	46bd      	mov	sp, r7
 8001ea2:	bd80      	pop	{r7, pc}
 8001ea4:	40023800 	.word	0x40023800
 8001ea8:	40020000 	.word	0x40020000

08001eac <_Z19luenberger_observerdd>:

void luenberger_observer(double u_last, double y) {
 8001eac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001eb0:	b091      	sub	sp, #68	; 0x44
 8001eb2:	af04      	add	r7, sp, #16
 8001eb4:	ed87 0b02 	vstr	d0, [r7, #8]
 8001eb8:	ed87 1b00 	vstr	d1, [r7]

	for(int i=0; i<state_rows;i++){
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001ec0:	4b89      	ldr	r3, [pc, #548]	; (80020e8 <_Z19luenberger_observerdd+0x23c>)
 8001ec2:	681b      	ldr	r3, [r3, #0]
 8001ec4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001ec6:	429a      	cmp	r2, r3
 8001ec8:	da24      	bge.n	8001f14 <_Z19luenberger_observerdd+0x68>
		for(int j =0; j< state_columns; j++){
 8001eca:	2300      	movs	r3, #0
 8001ecc:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ece:	4b87      	ldr	r3, [pc, #540]	; (80020ec <_Z19luenberger_observerdd+0x240>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001ed4:	429a      	cmp	r2, r3
 8001ed6:	da19      	bge.n	8001f0c <_Z19luenberger_observerdd+0x60>
			state_k[i][j] = state_kplus1[i][j];
 8001ed8:	4b85      	ldr	r3, [pc, #532]	; (80020f0 <_Z19luenberger_observerdd+0x244>)
 8001eda:	681a      	ldr	r2, [r3, #0]
 8001edc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001ede:	009b      	lsls	r3, r3, #2
 8001ee0:	4413      	add	r3, r2
 8001ee2:	681a      	ldr	r2, [r3, #0]
 8001ee4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ee6:	00db      	lsls	r3, r3, #3
 8001ee8:	4413      	add	r3, r2
 8001eea:	4a82      	ldr	r2, [pc, #520]	; (80020f4 <_Z19luenberger_observerdd+0x248>)
 8001eec:	6811      	ldr	r1, [r2, #0]
 8001eee:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001ef0:	0092      	lsls	r2, r2, #2
 8001ef2:	440a      	add	r2, r1
 8001ef4:	6811      	ldr	r1, [r2, #0]
 8001ef6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001ef8:	00d2      	lsls	r2, r2, #3
 8001efa:	4411      	add	r1, r2
 8001efc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001f00:	e9c1 2300 	strd	r2, r3, [r1]
		for(int j =0; j< state_columns; j++){
 8001f04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001f06:	3301      	adds	r3, #1
 8001f08:	62bb      	str	r3, [r7, #40]	; 0x28
 8001f0a:	e7e0      	b.n	8001ece <_Z19luenberger_observerdd+0x22>
	for(int i=0; i<state_rows;i++){
 8001f0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001f0e:	3301      	adds	r3, #1
 8001f10:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001f12:	e7d5      	b.n	8001ec0 <_Z19luenberger_observerdd+0x14>
		}
	}

	double **u_matrix = createMatrix(u_rows, u_columns);
 8001f14:	4b78      	ldr	r3, [pc, #480]	; (80020f8 <_Z19luenberger_observerdd+0x24c>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	4a78      	ldr	r2, [pc, #480]	; (80020fc <_Z19luenberger_observerdd+0x250>)
 8001f1a:	6812      	ldr	r2, [r2, #0]
 8001f1c:	4611      	mov	r1, r2
 8001f1e:	4618      	mov	r0, r3
 8001f20:	f7ff fae4 	bl	80014ec <_Z12createMatrixii>
 8001f24:	6278      	str	r0, [r7, #36]	; 0x24
	u_matrix[0][0] = u_last;
 8001f26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f28:	6819      	ldr	r1, [r3, #0]
 8001f2a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001f2e:	e9c1 2300 	strd	r2, r3, [r1]

	double **sum_center = createMatrix(Bd_rows, u_columns);
 8001f32:	4b73      	ldr	r3, [pc, #460]	; (8002100 <_Z19luenberger_observerdd+0x254>)
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	4a71      	ldr	r2, [pc, #452]	; (80020fc <_Z19luenberger_observerdd+0x250>)
 8001f38:	6812      	ldr	r2, [r2, #0]
 8001f3a:	4611      	mov	r1, r2
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7ff fad5 	bl	80014ec <_Z12createMatrixii>
 8001f42:	6238      	str	r0, [r7, #32]
	multiply_matricies(Bd, u_matrix, Bd_rows, Bd_columns, 1, 1, sum_center);
 8001f44:	4b6f      	ldr	r3, [pc, #444]	; (8002104 <_Z19luenberger_observerdd+0x258>)
 8001f46:	6818      	ldr	r0, [r3, #0]
 8001f48:	4b6d      	ldr	r3, [pc, #436]	; (8002100 <_Z19luenberger_observerdd+0x254>)
 8001f4a:	681a      	ldr	r2, [r3, #0]
 8001f4c:	4b6e      	ldr	r3, [pc, #440]	; (8002108 <_Z19luenberger_observerdd+0x25c>)
 8001f4e:	6819      	ldr	r1, [r3, #0]
 8001f50:	6a3b      	ldr	r3, [r7, #32]
 8001f52:	9302      	str	r3, [sp, #8]
 8001f54:	2301      	movs	r3, #1
 8001f56:	9301      	str	r3, [sp, #4]
 8001f58:	2301      	movs	r3, #1
 8001f5a:	9300      	str	r3, [sp, #0]
 8001f5c:	460b      	mov	r3, r1
 8001f5e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001f60:	f7ff faf5 	bl	800154e <_Z18multiply_matriciesPPdS0_iiiiS0_>

	double **sub_y = createMatrix(y_k_expected_rows, y_k_expected_columns);
 8001f64:	4b69      	ldr	r3, [pc, #420]	; (800210c <_Z19luenberger_observerdd+0x260>)
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	4a69      	ldr	r2, [pc, #420]	; (8002110 <_Z19luenberger_observerdd+0x264>)
 8001f6a:	6812      	ldr	r2, [r2, #0]
 8001f6c:	4611      	mov	r1, r2
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7ff fabc 	bl	80014ec <_Z12createMatrixii>
 8001f74:	61f8      	str	r0, [r7, #28]
	multiply_matricies(Cd, state_k, Cd_rows, Cd_columns, state_rows, state_columns, y_k_expected);
 8001f76:	4b67      	ldr	r3, [pc, #412]	; (8002114 <_Z19luenberger_observerdd+0x268>)
 8001f78:	6818      	ldr	r0, [r3, #0]
 8001f7a:	4b5e      	ldr	r3, [pc, #376]	; (80020f4 <_Z19luenberger_observerdd+0x248>)
 8001f7c:	681c      	ldr	r4, [r3, #0]
 8001f7e:	4b66      	ldr	r3, [pc, #408]	; (8002118 <_Z19luenberger_observerdd+0x26c>)
 8001f80:	681d      	ldr	r5, [r3, #0]
 8001f82:	4b66      	ldr	r3, [pc, #408]	; (800211c <_Z19luenberger_observerdd+0x270>)
 8001f84:	681e      	ldr	r6, [r3, #0]
 8001f86:	4b58      	ldr	r3, [pc, #352]	; (80020e8 <_Z19luenberger_observerdd+0x23c>)
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	4a58      	ldr	r2, [pc, #352]	; (80020ec <_Z19luenberger_observerdd+0x240>)
 8001f8c:	6812      	ldr	r2, [r2, #0]
 8001f8e:	4964      	ldr	r1, [pc, #400]	; (8002120 <_Z19luenberger_observerdd+0x274>)
 8001f90:	6809      	ldr	r1, [r1, #0]
 8001f92:	9102      	str	r1, [sp, #8]
 8001f94:	9201      	str	r2, [sp, #4]
 8001f96:	9300      	str	r3, [sp, #0]
 8001f98:	4633      	mov	r3, r6
 8001f9a:	462a      	mov	r2, r5
 8001f9c:	4621      	mov	r1, r4
 8001f9e:	f7ff fad6 	bl	800154e <_Z18multiply_matriciesPPdS0_iiiiS0_>
	sub_y[0][0] = y - y_k_expected[0][0];
 8001fa2:	4b5f      	ldr	r3, [pc, #380]	; (8002120 <_Z19luenberger_observerdd+0x274>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	681b      	ldr	r3, [r3, #0]
 8001fa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001fac:	69f9      	ldr	r1, [r7, #28]
 8001fae:	680c      	ldr	r4, [r1, #0]
 8001fb0:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001fb4:	f7fe f970 	bl	8000298 <__aeabi_dsub>
 8001fb8:	4602      	mov	r2, r0
 8001fba:	460b      	mov	r3, r1
 8001fbc:	e9c4 2300 	strd	r2, r3, [r4]

	double **sum_top = createMatrix(L_rows, y_k_expected_columns);
 8001fc0:	4b58      	ldr	r3, [pc, #352]	; (8002124 <_Z19luenberger_observerdd+0x278>)
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	4a52      	ldr	r2, [pc, #328]	; (8002110 <_Z19luenberger_observerdd+0x264>)
 8001fc6:	6812      	ldr	r2, [r2, #0]
 8001fc8:	4611      	mov	r1, r2
 8001fca:	4618      	mov	r0, r3
 8001fcc:	f7ff fa8e 	bl	80014ec <_Z12createMatrixii>
 8001fd0:	61b8      	str	r0, [r7, #24]
	multiply_matricies(L, sub_y, L_rows, L_columns, y_k_expected_rows, y_k_expected_columns, sum_top);
 8001fd2:	4b55      	ldr	r3, [pc, #340]	; (8002128 <_Z19luenberger_observerdd+0x27c>)
 8001fd4:	6818      	ldr	r0, [r3, #0]
 8001fd6:	4b53      	ldr	r3, [pc, #332]	; (8002124 <_Z19luenberger_observerdd+0x278>)
 8001fd8:	681c      	ldr	r4, [r3, #0]
 8001fda:	4b54      	ldr	r3, [pc, #336]	; (800212c <_Z19luenberger_observerdd+0x280>)
 8001fdc:	681d      	ldr	r5, [r3, #0]
 8001fde:	4b4b      	ldr	r3, [pc, #300]	; (800210c <_Z19luenberger_observerdd+0x260>)
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	4a4b      	ldr	r2, [pc, #300]	; (8002110 <_Z19luenberger_observerdd+0x264>)
 8001fe4:	6812      	ldr	r2, [r2, #0]
 8001fe6:	69b9      	ldr	r1, [r7, #24]
 8001fe8:	9102      	str	r1, [sp, #8]
 8001fea:	9201      	str	r2, [sp, #4]
 8001fec:	9300      	str	r3, [sp, #0]
 8001fee:	462b      	mov	r3, r5
 8001ff0:	4622      	mov	r2, r4
 8001ff2:	69f9      	ldr	r1, [r7, #28]
 8001ff4:	f7ff faab 	bl	800154e <_Z18multiply_matriciesPPdS0_iiiiS0_>

	double **sum_bottom = createMatrix(Ad_rows, state_columns);
 8001ff8:	4b4d      	ldr	r3, [pc, #308]	; (8002130 <_Z19luenberger_observerdd+0x284>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4a3b      	ldr	r2, [pc, #236]	; (80020ec <_Z19luenberger_observerdd+0x240>)
 8001ffe:	6812      	ldr	r2, [r2, #0]
 8002000:	4611      	mov	r1, r2
 8002002:	4618      	mov	r0, r3
 8002004:	f7ff fa72 	bl	80014ec <_Z12createMatrixii>
 8002008:	6178      	str	r0, [r7, #20]
	multiply_matricies(Ad, state_k, Ad_rows,Ad_columns, state_rows, state_columns, sum_bottom);
 800200a:	4b4a      	ldr	r3, [pc, #296]	; (8002134 <_Z19luenberger_observerdd+0x288>)
 800200c:	6818      	ldr	r0, [r3, #0]
 800200e:	4b39      	ldr	r3, [pc, #228]	; (80020f4 <_Z19luenberger_observerdd+0x248>)
 8002010:	681c      	ldr	r4, [r3, #0]
 8002012:	4b47      	ldr	r3, [pc, #284]	; (8002130 <_Z19luenberger_observerdd+0x284>)
 8002014:	681d      	ldr	r5, [r3, #0]
 8002016:	4b48      	ldr	r3, [pc, #288]	; (8002138 <_Z19luenberger_observerdd+0x28c>)
 8002018:	681e      	ldr	r6, [r3, #0]
 800201a:	4b33      	ldr	r3, [pc, #204]	; (80020e8 <_Z19luenberger_observerdd+0x23c>)
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a33      	ldr	r2, [pc, #204]	; (80020ec <_Z19luenberger_observerdd+0x240>)
 8002020:	6812      	ldr	r2, [r2, #0]
 8002022:	6979      	ldr	r1, [r7, #20]
 8002024:	9102      	str	r1, [sp, #8]
 8002026:	9201      	str	r2, [sp, #4]
 8002028:	9300      	str	r3, [sp, #0]
 800202a:	4633      	mov	r3, r6
 800202c:	462a      	mov	r2, r5
 800202e:	4621      	mov	r1, r4
 8002030:	f7ff fa8d 	bl	800154e <_Z18multiply_matriciesPPdS0_iiiiS0_>

	matrix_sum(state_kplus1, sum_top, L_rows, y_k_expected_columns);
 8002034:	4b2e      	ldr	r3, [pc, #184]	; (80020f0 <_Z19luenberger_observerdd+0x244>)
 8002036:	681c      	ldr	r4, [r3, #0]
 8002038:	4b3a      	ldr	r3, [pc, #232]	; (8002124 <_Z19luenberger_observerdd+0x278>)
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4618      	mov	r0, r3
 800203e:	f7fe fa79 	bl	8000534 <__aeabi_i2d>
 8002042:	4680      	mov	r8, r0
 8002044:	4689      	mov	r9, r1
 8002046:	4b32      	ldr	r3, [pc, #200]	; (8002110 <_Z19luenberger_observerdd+0x264>)
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	4618      	mov	r0, r3
 800204c:	f7fe fa72 	bl	8000534 <__aeabi_i2d>
 8002050:	4602      	mov	r2, r0
 8002052:	460b      	mov	r3, r1
 8002054:	ec43 2b11 	vmov	d1, r2, r3
 8002058:	ec49 8b10 	vmov	d0, r8, r9
 800205c:	69b9      	ldr	r1, [r7, #24]
 800205e:	4620      	mov	r0, r4
 8002060:	f7ff fbe6 	bl	8001830 <_Z10matrix_sumPPdS0_dd>
	matrix_sum(state_kplus1, sum_center, L_rows, y_k_expected_columns);
 8002064:	4b22      	ldr	r3, [pc, #136]	; (80020f0 <_Z19luenberger_observerdd+0x244>)
 8002066:	681c      	ldr	r4, [r3, #0]
 8002068:	4b2e      	ldr	r3, [pc, #184]	; (8002124 <_Z19luenberger_observerdd+0x278>)
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	4618      	mov	r0, r3
 800206e:	f7fe fa61 	bl	8000534 <__aeabi_i2d>
 8002072:	4680      	mov	r8, r0
 8002074:	4689      	mov	r9, r1
 8002076:	4b26      	ldr	r3, [pc, #152]	; (8002110 <_Z19luenberger_observerdd+0x264>)
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4618      	mov	r0, r3
 800207c:	f7fe fa5a 	bl	8000534 <__aeabi_i2d>
 8002080:	4602      	mov	r2, r0
 8002082:	460b      	mov	r3, r1
 8002084:	ec43 2b11 	vmov	d1, r2, r3
 8002088:	ec49 8b10 	vmov	d0, r8, r9
 800208c:	6a39      	ldr	r1, [r7, #32]
 800208e:	4620      	mov	r0, r4
 8002090:	f7ff fbce 	bl	8001830 <_Z10matrix_sumPPdS0_dd>
	matrix_sum(state_kplus1, sum_bottom, L_rows, y_k_expected_columns);
 8002094:	4b16      	ldr	r3, [pc, #88]	; (80020f0 <_Z19luenberger_observerdd+0x244>)
 8002096:	681c      	ldr	r4, [r3, #0]
 8002098:	4b22      	ldr	r3, [pc, #136]	; (8002124 <_Z19luenberger_observerdd+0x278>)
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	4618      	mov	r0, r3
 800209e:	f7fe fa49 	bl	8000534 <__aeabi_i2d>
 80020a2:	4680      	mov	r8, r0
 80020a4:	4689      	mov	r9, r1
 80020a6:	4b1a      	ldr	r3, [pc, #104]	; (8002110 <_Z19luenberger_observerdd+0x264>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4618      	mov	r0, r3
 80020ac:	f7fe fa42 	bl	8000534 <__aeabi_i2d>
 80020b0:	4602      	mov	r2, r0
 80020b2:	460b      	mov	r3, r1
 80020b4:	ec43 2b11 	vmov	d1, r2, r3
 80020b8:	ec49 8b10 	vmov	d0, r8, r9
 80020bc:	6979      	ldr	r1, [r7, #20]
 80020be:	4620      	mov	r0, r4
 80020c0:	f7ff fbb6 	bl	8001830 <_Z10matrix_sumPPdS0_dd>


	destroyArray(sub_y);
 80020c4:	69f8      	ldr	r0, [r7, #28]
 80020c6:	f7ff fab3 	bl	8001630 <_Z12destroyArrayPPd>
	destroyArray(sum_top);
 80020ca:	69b8      	ldr	r0, [r7, #24]
 80020cc:	f7ff fab0 	bl	8001630 <_Z12destroyArrayPPd>
	destroyArray(sum_center);
 80020d0:	6a38      	ldr	r0, [r7, #32]
 80020d2:	f7ff faad 	bl	8001630 <_Z12destroyArrayPPd>
	destroyArray(sum_bottom);
 80020d6:	6978      	ldr	r0, [r7, #20]
 80020d8:	f7ff faaa 	bl	8001630 <_Z12destroyArrayPPd>
}
 80020dc:	bf00      	nop
 80020de:	3734      	adds	r7, #52	; 0x34
 80020e0:	46bd      	mov	sp, r7
 80020e2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80020e6:	bf00      	nop
 80020e8:	20000070 	.word	0x20000070
 80020ec:	20000074 	.word	0x20000074
 80020f0:	20000418 	.word	0x20000418
 80020f4:	2000041c 	.word	0x2000041c
 80020f8:	20000080 	.word	0x20000080
 80020fc:	20000084 	.word	0x20000084
 8002100:	20000058 	.word	0x20000058
 8002104:	20000410 	.word	0x20000410
 8002108:	2000005c 	.word	0x2000005c
 800210c:	20000078 	.word	0x20000078
 8002110:	2000007c 	.word	0x2000007c
 8002114:	20000414 	.word	0x20000414
 8002118:	20000060 	.word	0x20000060
 800211c:	20000064 	.word	0x20000064
 8002120:	20000420 	.word	0x20000420
 8002124:	20000068 	.word	0x20000068
 8002128:	20000424 	.word	0x20000424
 800212c:	2000006c 	.word	0x2000006c
 8002130:	20000050 	.word	0x20000050
 8002134:	2000040c 	.word	0x2000040c
 8002138:	20000054 	.word	0x20000054

0800213c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800213c:	b5b0      	push	{r4, r5, r7, lr}
 800213e:	b092      	sub	sp, #72	; 0x48
 8002140:	af00      	add	r7, sp, #0
 8002142:	6078      	str	r0, [r7, #4]
	if (htim == &htim4) {
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	4a93      	ldr	r2, [pc, #588]	; (8002394 <HAL_TIM_PeriodElapsedCallback+0x258>)
 8002148:	4293      	cmp	r3, r2
 800214a:	f040 811f 	bne.w	800238c <HAL_TIM_PeriodElapsedCallback+0x250>
		k_controller = k_controller + 1;
 800214e:	4b92      	ldr	r3, [pc, #584]	; (8002398 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	3301      	adds	r3, #1
 8002154:	4a90      	ldr	r2, [pc, #576]	; (8002398 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8002156:	6013      	str	r3, [r2, #0]
		if (k_controller == 0) {
 8002158:	4b8f      	ldr	r3, [pc, #572]	; (8002398 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	2b00      	cmp	r3, #0
 800215e:	d104      	bne.n	800216a <HAL_TIM_PeriodElapsedCallback+0x2e>
			ticControlStep = HAL_GetTick();
 8002160:	f000 fc3a 	bl	80029d8 <HAL_GetTick>
 8002164:	4603      	mov	r3, r0
 8002166:	4a8d      	ldr	r2, [pc, #564]	; (800239c <HAL_TIM_PeriodElapsedCallback+0x260>)
 8002168:	6013      	str	r3, [r2, #0]
		}
		tocControlStep = HAL_GetTick();
 800216a:	f000 fc35 	bl	80029d8 <HAL_GetTick>
 800216e:	4603      	mov	r3, r0
 8002170:	4a8b      	ldr	r2, [pc, #556]	; (80023a0 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8002172:	6013      	str	r3, [r2, #0]

		currentTicks = (double) __HAL_TIM_GET_COUNTER(&htim1); //take current value of ticks counting the encoder edges
 8002174:	4b8b      	ldr	r3, [pc, #556]	; (80023a4 <HAL_TIM_PeriodElapsedCallback+0x268>)
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800217a:	4618      	mov	r0, r3
 800217c:	f7fe f9ca 	bl	8000514 <__aeabi_ui2d>
 8002180:	4602      	mov	r2, r0
 8002182:	460b      	mov	r3, r1
 8002184:	4988      	ldr	r1, [pc, #544]	; (80023a8 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 8002186:	e9c1 2300 	strd	r2, r3, [r1]

		//take the current motor speed
		double speed = getSpeedByDelta(
 800218a:	4b87      	ldr	r3, [pc, #540]	; (80023a8 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 800218c:	ed93 7b00 	vldr	d7, [r3]
 8002190:	4b86      	ldr	r3, [pc, #536]	; (80023ac <HAL_TIM_PeriodElapsedCallback+0x270>)
 8002192:	ed93 6b00 	vldr	d6, [r3]
 8002196:	4b86      	ldr	r3, [pc, #536]	; (80023b0 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8002198:	ed93 5b00 	vldr	d5, [r3]
 800219c:	eeb0 2a45 	vmov.f32	s4, s10
 80021a0:	eef0 2a65 	vmov.f32	s5, s11
 80021a4:	eeb0 1a46 	vmov.f32	s2, s12
 80021a8:	eef0 1a66 	vmov.f32	s3, s13
 80021ac:	eeb0 0a47 	vmov.f32	s0, s14
 80021b0:	eef0 0a67 	vmov.f32	s1, s15
 80021b4:	f7ff f8f8 	bl	80013a8 <_Z13getTicksDeltaddd>
 80021b8:	eeb0 6a40 	vmov.f32	s12, s0
 80021bc:	eef0 6a60 	vmov.f32	s13, s1
 80021c0:	4b7b      	ldr	r3, [pc, #492]	; (80023b0 <HAL_TIM_PeriodElapsedCallback+0x274>)
 80021c2:	ed93 7b00 	vldr	d7, [r3]
 80021c6:	eeb0 1a47 	vmov.f32	s2, s14
 80021ca:	eef0 1a67 	vmov.f32	s3, s15
 80021ce:	eeb0 0a46 	vmov.f32	s0, s12
 80021d2:	eef0 0a66 	vmov.f32	s1, s13
 80021d6:	f7ff f8b3 	bl	8001340 <_Z15getSpeedByDeltadd>
 80021da:	ed87 0b10 	vstr	d0, [r7, #64]	; 0x40
				getTicksDelta(currentTicks, lastTicks, Ts), Ts);

		// state estimation with Luenberger observer, after this function the state_k is updated
		luenberger_observer(u_last, speed);
 80021de:	4b75      	ldr	r3, [pc, #468]	; (80023b4 <HAL_TIM_PeriodElapsedCallback+0x278>)
 80021e0:	ed93 7b00 	vldr	d7, [r3]
 80021e4:	ed97 1b10 	vldr	d1, [r7, #64]	; 0x40
 80021e8:	eeb0 0a47 	vmov.f32	s0, s14
 80021ec:	eef0 0a67 	vmov.f32	s1, s15
 80021f0:	f7ff fe5c 	bl	8001eac <_Z19luenberger_observerdd>

		// State Feedback --------------------------------------------
		double error = speed - referenceVal;
 80021f4:	4b70      	ldr	r3, [pc, #448]	; (80023b8 <HAL_TIM_PeriodElapsedCallback+0x27c>)
 80021f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021fa:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 80021fe:	f7fe f84b 	bl	8000298 <__aeabi_dsub>
 8002202:	4602      	mov	r2, r0
 8002204:	460b      	mov	r3, r1
 8002206:	e9c7 230e 	strd	r2, r3, [r7, #56]	; 0x38
		y_integrator = y_integrator_last -ki*error_integrator_last;
 800220a:	4b6c      	ldr	r3, [pc, #432]	; (80023bc <HAL_TIM_PeriodElapsedCallback+0x280>)
 800220c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8002210:	4b6b      	ldr	r3, [pc, #428]	; (80023c0 <HAL_TIM_PeriodElapsedCallback+0x284>)
 8002212:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002216:	4b6b      	ldr	r3, [pc, #428]	; (80023c4 <HAL_TIM_PeriodElapsedCallback+0x288>)
 8002218:	e9d3 2300 	ldrd	r2, r3, [r3]
 800221c:	f7fe f9f4 	bl	8000608 <__aeabi_dmul>
 8002220:	4602      	mov	r2, r0
 8002222:	460b      	mov	r3, r1
 8002224:	4620      	mov	r0, r4
 8002226:	4629      	mov	r1, r5
 8002228:	f7fe f836 	bl	8000298 <__aeabi_dsub>
 800222c:	4602      	mov	r2, r0
 800222e:	460b      	mov	r3, r1
 8002230:	4965      	ldr	r1, [pc, #404]	; (80023c8 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 8002232:	e9c1 2300 	strd	r2, r3, [r1]

		double kx = kp_1*state_k[0][0] + kp_2*state_k[1][0];
 8002236:	4b65      	ldr	r3, [pc, #404]	; (80023cc <HAL_TIM_PeriodElapsedCallback+0x290>)
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002240:	4b63      	ldr	r3, [pc, #396]	; (80023d0 <HAL_TIM_PeriodElapsedCallback+0x294>)
 8002242:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002246:	f7fe f9df 	bl	8000608 <__aeabi_dmul>
 800224a:	4602      	mov	r2, r0
 800224c:	460b      	mov	r3, r1
 800224e:	4614      	mov	r4, r2
 8002250:	461d      	mov	r5, r3
 8002252:	4b5e      	ldr	r3, [pc, #376]	; (80023cc <HAL_TIM_PeriodElapsedCallback+0x290>)
 8002254:	681b      	ldr	r3, [r3, #0]
 8002256:	3304      	adds	r3, #4
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800225e:	4b5d      	ldr	r3, [pc, #372]	; (80023d4 <HAL_TIM_PeriodElapsedCallback+0x298>)
 8002260:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002264:	f7fe f9d0 	bl	8000608 <__aeabi_dmul>
 8002268:	4602      	mov	r2, r0
 800226a:	460b      	mov	r3, r1
 800226c:	4620      	mov	r0, r4
 800226e:	4629      	mov	r1, r5
 8002270:	f7fe f814 	bl	800029c <__adddf3>
 8002274:	4602      	mov	r2, r0
 8002276:	460b      	mov	r3, r1
 8002278:	e9c7 230c 	strd	r2, r3, [r7, #48]	; 0x30

		double u = y_integrator - kx;
 800227c:	4b52      	ldr	r3, [pc, #328]	; (80023c8 <HAL_TIM_PeriodElapsedCallback+0x28c>)
 800227e:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002282:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002286:	f7fe f807 	bl	8000298 <__aeabi_dsub>
 800228a:	4602      	mov	r2, r0
 800228c:	460b      	mov	r3, r1
 800228e:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28

		setPulseFromDutyValue(u * 100 / 12);
 8002292:	f04f 0200 	mov.w	r2, #0
 8002296:	4b50      	ldr	r3, [pc, #320]	; (80023d8 <HAL_TIM_PeriodElapsedCallback+0x29c>)
 8002298:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800229c:	f7fe f9b4 	bl	8000608 <__aeabi_dmul>
 80022a0:	4602      	mov	r2, r0
 80022a2:	460b      	mov	r3, r1
 80022a4:	4610      	mov	r0, r2
 80022a6:	4619      	mov	r1, r3
 80022a8:	f04f 0200 	mov.w	r2, #0
 80022ac:	4b4b      	ldr	r3, [pc, #300]	; (80023dc <HAL_TIM_PeriodElapsedCallback+0x2a0>)
 80022ae:	f7fe fad5 	bl	800085c <__aeabi_ddiv>
 80022b2:	4602      	mov	r2, r0
 80022b4:	460b      	mov	r3, r1
 80022b6:	ec43 2b17 	vmov	d7, r2, r3
 80022ba:	eeb0 0a47 	vmov.f32	s0, s14
 80022be:	eef0 0a67 	vmov.f32	s1, s15
 80022c2:	f7fe ff5b 	bl	800117c <_Z21setPulseFromDutyValued>

		//------------------------------------------------------------

		error_integrator_last = error;
 80022c6:	493f      	ldr	r1, [pc, #252]	; (80023c4 <HAL_TIM_PeriodElapsedCallback+0x288>)
 80022c8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80022cc:	e9c1 2300 	strd	r2, r3, [r1]

		controlComputationDuration = HAL_GetTick() - tocControlStep;
 80022d0:	f000 fb82 	bl	80029d8 <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	4b32      	ldr	r3, [pc, #200]	; (80023a0 <HAL_TIM_PeriodElapsedCallback+0x264>)
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	4a40      	ldr	r2, [pc, #256]	; (80023e0 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 80022de:	6013      	str	r3, [r2, #0]
		lastTicks = currentTicks;
 80022e0:	4b31      	ldr	r3, [pc, #196]	; (80023a8 <HAL_TIM_PeriodElapsedCallback+0x26c>)
 80022e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022e6:	4931      	ldr	r1, [pc, #196]	; (80023ac <HAL_TIM_PeriodElapsedCallback+0x270>)
 80022e8:	e9c1 2300 	strd	r2, r3, [r1]
		// recording data in the buffer
		record r;
		r.current_u = u;
 80022ec:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80022f0:	e9c7 2302 	strd	r2, r3, [r7, #8]
		r.current_y = speed;
 80022f4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80022f8:	e9c7 2304 	strd	r2, r3, [r7, #16]
		r.cycleCoreDuration = controlComputationDuration;
 80022fc:	4b38      	ldr	r3, [pc, #224]	; (80023e0 <HAL_TIM_PeriodElapsedCallback+0x2a4>)
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	61bb      	str	r3, [r7, #24]
		r.cycleBeginDelay = tocControlStep - ticControlStep
 8002302:	4b27      	ldr	r3, [pc, #156]	; (80023a0 <HAL_TIM_PeriodElapsedCallback+0x264>)
 8002304:	681a      	ldr	r2, [r3, #0]
 8002306:	4b25      	ldr	r3, [pc, #148]	; (800239c <HAL_TIM_PeriodElapsedCallback+0x260>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	1ad3      	subs	r3, r2, r3
				- (k_controller * Ts * 1000);
 800230c:	4618      	mov	r0, r3
 800230e:	f7fe f901 	bl	8000514 <__aeabi_ui2d>
 8002312:	4604      	mov	r4, r0
 8002314:	460d      	mov	r5, r1
 8002316:	4b20      	ldr	r3, [pc, #128]	; (8002398 <HAL_TIM_PeriodElapsedCallback+0x25c>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	4618      	mov	r0, r3
 800231c:	f7fe f8fa 	bl	8000514 <__aeabi_ui2d>
 8002320:	4b23      	ldr	r3, [pc, #140]	; (80023b0 <HAL_TIM_PeriodElapsedCallback+0x274>)
 8002322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002326:	f7fe f96f 	bl	8000608 <__aeabi_dmul>
 800232a:	4602      	mov	r2, r0
 800232c:	460b      	mov	r3, r1
 800232e:	4610      	mov	r0, r2
 8002330:	4619      	mov	r1, r3
 8002332:	f04f 0200 	mov.w	r2, #0
 8002336:	4b2b      	ldr	r3, [pc, #172]	; (80023e4 <HAL_TIM_PeriodElapsedCallback+0x2a8>)
 8002338:	f7fe f966 	bl	8000608 <__aeabi_dmul>
 800233c:	4602      	mov	r2, r0
 800233e:	460b      	mov	r3, r1
 8002340:	4620      	mov	r0, r4
 8002342:	4629      	mov	r1, r5
 8002344:	f7fd ffa8 	bl	8000298 <__aeabi_dsub>
 8002348:	4602      	mov	r2, r0
 800234a:	460b      	mov	r3, r1
		r.cycleBeginDelay = tocControlStep - ticControlStep
 800234c:	4610      	mov	r0, r2
 800234e:	4619      	mov	r1, r3
 8002350:	f7fe fc32 	bl	8000bb8 <__aeabi_d2uiz>
 8002354:	4603      	mov	r3, r0
 8002356:	61fb      	str	r3, [r7, #28]
		r.currentTimestamp = HAL_GetTick();
 8002358:	f000 fb3e 	bl	80029d8 <HAL_GetTick>
 800235c:	4603      	mov	r3, r0
 800235e:	623b      	str	r3, [r7, #32]
		if (samplingPrescalerCounter == (samplingPrescaler - 1)) {
 8002360:	4b21      	ldr	r3, [pc, #132]	; (80023e8 <HAL_TIM_PeriodElapsedCallback+0x2ac>)
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	1e5a      	subs	r2, r3, #1
 8002366:	4b21      	ldr	r3, [pc, #132]	; (80023ec <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	429a      	cmp	r2, r3
 800236c:	d109      	bne.n	8002382 <HAL_TIM_PeriodElapsedCallback+0x246>
			cb_push_back(&myBuff, &r);
 800236e:	f107 0308 	add.w	r3, r7, #8
 8002372:	4619      	mov	r1, r3
 8002374:	481e      	ldr	r0, [pc, #120]	; (80023f0 <HAL_TIM_PeriodElapsedCallback+0x2b4>)
 8002376:	f7fe fe93 	bl	80010a0 <_Z12cb_push_backP15circular_bufferPKv>
			samplingPrescalerCounter = -1;
 800237a:	4b1c      	ldr	r3, [pc, #112]	; (80023ec <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 800237c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002380:	601a      	str	r2, [r3, #0]
		}
		samplingPrescalerCounter++;
 8002382:	4b1a      	ldr	r3, [pc, #104]	; (80023ec <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	3301      	adds	r3, #1
 8002388:	4a18      	ldr	r2, [pc, #96]	; (80023ec <HAL_TIM_PeriodElapsedCallback+0x2b0>)
 800238a:	6013      	str	r3, [r2, #0]
	}
}
 800238c:	bf00      	nop
 800238e:	3748      	adds	r7, #72	; 0x48
 8002390:	46bd      	mov	sp, r7
 8002392:	bdb0      	pop	{r4, r5, r7, pc}
 8002394:	2000032c 	.word	0x2000032c
 8002398:	20000048 	.word	0x20000048
 800239c:	200003e8 	.word	0x200003e8
 80023a0:	200003ec 	.word	0x200003ec
 80023a4:	2000029c 	.word	0x2000029c
 80023a8:	200003e0 	.word	0x200003e0
 80023ac:	200003d8 	.word	0x200003d8
 80023b0:	20000000 	.word	0x20000000
 80023b4:	200003f8 	.word	0x200003f8
 80023b8:	20000400 	.word	0x20000400
 80023bc:	20000430 	.word	0x20000430
 80023c0:	20000098 	.word	0x20000098
 80023c4:	20000438 	.word	0x20000438
 80023c8:	20000428 	.word	0x20000428
 80023cc:	2000041c 	.word	0x2000041c
 80023d0:	20000088 	.word	0x20000088
 80023d4:	20000090 	.word	0x20000090
 80023d8:	40590000 	.word	0x40590000
 80023dc:	40280000 	.word	0x40280000
 80023e0:	200003f0 	.word	0x200003f0
 80023e4:	408f4000 	.word	0x408f4000
 80023e8:	2000004c 	.word	0x2000004c
 80023ec:	20000408 	.word	0x20000408
 80023f0:	200003b8 	.word	0x200003b8

080023f4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023f8:	b672      	cpsid	i
}
 80023fa:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80023fc:	e7fe      	b.n	80023fc <Error_Handler+0x8>

080023fe <_ZSt3powIiiEN9__gnu_cxx11__promote_2IT_T0_NS0_9__promoteIS2_XsrSt12__is_integerIS2_E7__valueEE6__typeENS4_IS3_XsrS5_IS3_E7__valueEE6__typeEE6__typeES2_S3_>:
#endif

  template<typename _Tp, typename _Up>
    inline _GLIBCXX_CONSTEXPR
    typename __gnu_cxx::__promote_2<_Tp, _Up>::__type
    pow(_Tp __x, _Up __y)
 80023fe:	b5b0      	push	{r4, r5, r7, lr}
 8002400:	b082      	sub	sp, #8
 8002402:	af00      	add	r7, sp, #0
 8002404:	6078      	str	r0, [r7, #4]
 8002406:	6039      	str	r1, [r7, #0]
    {
      typedef typename __gnu_cxx::__promote_2<_Tp, _Up>::__type __type;
      return pow(__type(__x), __type(__y));
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	f7fe f893 	bl	8000534 <__aeabi_i2d>
 800240e:	4604      	mov	r4, r0
 8002410:	460d      	mov	r5, r1
 8002412:	6838      	ldr	r0, [r7, #0]
 8002414:	f7fe f88e 	bl	8000534 <__aeabi_i2d>
 8002418:	4602      	mov	r2, r0
 800241a:	460b      	mov	r3, r1
 800241c:	ec43 2b11 	vmov	d1, r2, r3
 8002420:	ec45 4b10 	vmov	d0, r4, r5
 8002424:	f002 fe1c 	bl	8005060 <pow>
 8002428:	eeb0 7a40 	vmov.f32	s14, s0
 800242c:	eef0 7a60 	vmov.f32	s15, s1
    }
 8002430:	eeb0 0a47 	vmov.f32	s0, s14
 8002434:	eef0 0a67 	vmov.f32	s1, s15
 8002438:	3708      	adds	r7, #8
 800243a:	46bd      	mov	sp, r7
 800243c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002440 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002440:	b480      	push	{r7}
 8002442:	b083      	sub	sp, #12
 8002444:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002446:	2300      	movs	r3, #0
 8002448:	607b      	str	r3, [r7, #4]
 800244a:	4b10      	ldr	r3, [pc, #64]	; (800248c <HAL_MspInit+0x4c>)
 800244c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800244e:	4a0f      	ldr	r2, [pc, #60]	; (800248c <HAL_MspInit+0x4c>)
 8002450:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002454:	6453      	str	r3, [r2, #68]	; 0x44
 8002456:	4b0d      	ldr	r3, [pc, #52]	; (800248c <HAL_MspInit+0x4c>)
 8002458:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800245a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800245e:	607b      	str	r3, [r7, #4]
 8002460:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002462:	2300      	movs	r3, #0
 8002464:	603b      	str	r3, [r7, #0]
 8002466:	4b09      	ldr	r3, [pc, #36]	; (800248c <HAL_MspInit+0x4c>)
 8002468:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800246a:	4a08      	ldr	r2, [pc, #32]	; (800248c <HAL_MspInit+0x4c>)
 800246c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002470:	6413      	str	r3, [r2, #64]	; 0x40
 8002472:	4b06      	ldr	r3, [pc, #24]	; (800248c <HAL_MspInit+0x4c>)
 8002474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002476:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800247a:	603b      	str	r3, [r7, #0]
 800247c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800247e:	bf00      	nop
 8002480:	370c      	adds	r7, #12
 8002482:	46bd      	mov	sp, r7
 8002484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002488:	4770      	bx	lr
 800248a:	bf00      	nop
 800248c:	40023800 	.word	0x40023800

08002490 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b08a      	sub	sp, #40	; 0x28
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002498:	f107 0314 	add.w	r3, r7, #20
 800249c:	2200      	movs	r2, #0
 800249e:	601a      	str	r2, [r3, #0]
 80024a0:	605a      	str	r2, [r3, #4]
 80024a2:	609a      	str	r2, [r3, #8]
 80024a4:	60da      	str	r2, [r3, #12]
 80024a6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4a19      	ldr	r2, [pc, #100]	; (8002514 <HAL_TIM_Encoder_MspInit+0x84>)
 80024ae:	4293      	cmp	r3, r2
 80024b0:	d12c      	bne.n	800250c <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80024b2:	2300      	movs	r3, #0
 80024b4:	613b      	str	r3, [r7, #16]
 80024b6:	4b18      	ldr	r3, [pc, #96]	; (8002518 <HAL_TIM_Encoder_MspInit+0x88>)
 80024b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024ba:	4a17      	ldr	r2, [pc, #92]	; (8002518 <HAL_TIM_Encoder_MspInit+0x88>)
 80024bc:	f043 0301 	orr.w	r3, r3, #1
 80024c0:	6453      	str	r3, [r2, #68]	; 0x44
 80024c2:	4b15      	ldr	r3, [pc, #84]	; (8002518 <HAL_TIM_Encoder_MspInit+0x88>)
 80024c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024c6:	f003 0301 	and.w	r3, r3, #1
 80024ca:	613b      	str	r3, [r7, #16]
 80024cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80024ce:	2300      	movs	r3, #0
 80024d0:	60fb      	str	r3, [r7, #12]
 80024d2:	4b11      	ldr	r3, [pc, #68]	; (8002518 <HAL_TIM_Encoder_MspInit+0x88>)
 80024d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024d6:	4a10      	ldr	r2, [pc, #64]	; (8002518 <HAL_TIM_Encoder_MspInit+0x88>)
 80024d8:	f043 0301 	orr.w	r3, r3, #1
 80024dc:	6313      	str	r3, [r2, #48]	; 0x30
 80024de:	4b0e      	ldr	r3, [pc, #56]	; (8002518 <HAL_TIM_Encoder_MspInit+0x88>)
 80024e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80024e2:	f003 0301 	and.w	r3, r3, #1
 80024e6:	60fb      	str	r3, [r7, #12]
 80024e8:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80024ea:	f44f 7340 	mov.w	r3, #768	; 0x300
 80024ee:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024f0:	2302      	movs	r3, #2
 80024f2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024f4:	2300      	movs	r3, #0
 80024f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024f8:	2300      	movs	r3, #0
 80024fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80024fc:	2301      	movs	r3, #1
 80024fe:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002500:	f107 0314 	add.w	r3, r7, #20
 8002504:	4619      	mov	r1, r3
 8002506:	4805      	ldr	r0, [pc, #20]	; (800251c <HAL_TIM_Encoder_MspInit+0x8c>)
 8002508:	f000 fba8 	bl	8002c5c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800250c:	bf00      	nop
 800250e:	3728      	adds	r7, #40	; 0x28
 8002510:	46bd      	mov	sp, r7
 8002512:	bd80      	pop	{r7, pc}
 8002514:	40010000 	.word	0x40010000
 8002518:	40023800 	.word	0x40023800
 800251c:	40020000 	.word	0x40020000

08002520 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002520:	b580      	push	{r7, lr}
 8002522:	b084      	sub	sp, #16
 8002524:	af00      	add	r7, sp, #0
 8002526:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	4a18      	ldr	r2, [pc, #96]	; (8002590 <HAL_TIM_Base_MspInit+0x70>)
 800252e:	4293      	cmp	r3, r2
 8002530:	d10e      	bne.n	8002550 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8002532:	2300      	movs	r3, #0
 8002534:	60fb      	str	r3, [r7, #12]
 8002536:	4b17      	ldr	r3, [pc, #92]	; (8002594 <HAL_TIM_Base_MspInit+0x74>)
 8002538:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800253a:	4a16      	ldr	r2, [pc, #88]	; (8002594 <HAL_TIM_Base_MspInit+0x74>)
 800253c:	f043 0302 	orr.w	r3, r3, #2
 8002540:	6413      	str	r3, [r2, #64]	; 0x40
 8002542:	4b14      	ldr	r3, [pc, #80]	; (8002594 <HAL_TIM_Base_MspInit+0x74>)
 8002544:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002546:	f003 0302 	and.w	r3, r3, #2
 800254a:	60fb      	str	r3, [r7, #12]
 800254c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800254e:	e01a      	b.n	8002586 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM4)
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681b      	ldr	r3, [r3, #0]
 8002554:	4a10      	ldr	r2, [pc, #64]	; (8002598 <HAL_TIM_Base_MspInit+0x78>)
 8002556:	4293      	cmp	r3, r2
 8002558:	d115      	bne.n	8002586 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800255a:	2300      	movs	r3, #0
 800255c:	60bb      	str	r3, [r7, #8]
 800255e:	4b0d      	ldr	r3, [pc, #52]	; (8002594 <HAL_TIM_Base_MspInit+0x74>)
 8002560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002562:	4a0c      	ldr	r2, [pc, #48]	; (8002594 <HAL_TIM_Base_MspInit+0x74>)
 8002564:	f043 0304 	orr.w	r3, r3, #4
 8002568:	6413      	str	r3, [r2, #64]	; 0x40
 800256a:	4b0a      	ldr	r3, [pc, #40]	; (8002594 <HAL_TIM_Base_MspInit+0x74>)
 800256c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800256e:	f003 0304 	and.w	r3, r3, #4
 8002572:	60bb      	str	r3, [r7, #8]
 8002574:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002576:	2200      	movs	r2, #0
 8002578:	2100      	movs	r1, #0
 800257a:	201e      	movs	r0, #30
 800257c:	f000 fb37 	bl	8002bee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002580:	201e      	movs	r0, #30
 8002582:	f000 fb50 	bl	8002c26 <HAL_NVIC_EnableIRQ>
}
 8002586:	bf00      	nop
 8002588:	3710      	adds	r7, #16
 800258a:	46bd      	mov	sp, r7
 800258c:	bd80      	pop	{r7, pc}
 800258e:	bf00      	nop
 8002590:	40000400 	.word	0x40000400
 8002594:	40023800 	.word	0x40023800
 8002598:	40000800 	.word	0x40000800

0800259c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b088      	sub	sp, #32
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80025a4:	f107 030c 	add.w	r3, r7, #12
 80025a8:	2200      	movs	r2, #0
 80025aa:	601a      	str	r2, [r3, #0]
 80025ac:	605a      	str	r2, [r3, #4]
 80025ae:	609a      	str	r2, [r3, #8]
 80025b0:	60da      	str	r2, [r3, #12]
 80025b2:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	4a12      	ldr	r2, [pc, #72]	; (8002604 <HAL_TIM_MspPostInit+0x68>)
 80025ba:	4293      	cmp	r3, r2
 80025bc:	d11d      	bne.n	80025fa <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80025be:	2300      	movs	r3, #0
 80025c0:	60bb      	str	r3, [r7, #8]
 80025c2:	4b11      	ldr	r3, [pc, #68]	; (8002608 <HAL_TIM_MspPostInit+0x6c>)
 80025c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025c6:	4a10      	ldr	r2, [pc, #64]	; (8002608 <HAL_TIM_MspPostInit+0x6c>)
 80025c8:	f043 0302 	orr.w	r3, r3, #2
 80025cc:	6313      	str	r3, [r2, #48]	; 0x30
 80025ce:	4b0e      	ldr	r3, [pc, #56]	; (8002608 <HAL_TIM_MspPostInit+0x6c>)
 80025d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025d2:	f003 0302 	and.w	r3, r3, #2
 80025d6:	60bb      	str	r3, [r7, #8]
 80025d8:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80025da:	2330      	movs	r3, #48	; 0x30
 80025dc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025de:	2302      	movs	r3, #2
 80025e0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025e2:	2300      	movs	r3, #0
 80025e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80025e6:	2300      	movs	r3, #0
 80025e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80025ea:	2302      	movs	r3, #2
 80025ec:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025ee:	f107 030c 	add.w	r3, r7, #12
 80025f2:	4619      	mov	r1, r3
 80025f4:	4805      	ldr	r0, [pc, #20]	; (800260c <HAL_TIM_MspPostInit+0x70>)
 80025f6:	f000 fb31 	bl	8002c5c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80025fa:	bf00      	nop
 80025fc:	3720      	adds	r7, #32
 80025fe:	46bd      	mov	sp, r7
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	40000400 	.word	0x40000400
 8002608:	40023800 	.word	0x40023800
 800260c:	40020400 	.word	0x40020400

08002610 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b08a      	sub	sp, #40	; 0x28
 8002614:	af00      	add	r7, sp, #0
 8002616:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002618:	f107 0314 	add.w	r3, r7, #20
 800261c:	2200      	movs	r2, #0
 800261e:	601a      	str	r2, [r3, #0]
 8002620:	605a      	str	r2, [r3, #4]
 8002622:	609a      	str	r2, [r3, #8]
 8002624:	60da      	str	r2, [r3, #12]
 8002626:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a19      	ldr	r2, [pc, #100]	; (8002694 <HAL_UART_MspInit+0x84>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d12b      	bne.n	800268a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002632:	2300      	movs	r3, #0
 8002634:	613b      	str	r3, [r7, #16]
 8002636:	4b18      	ldr	r3, [pc, #96]	; (8002698 <HAL_UART_MspInit+0x88>)
 8002638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800263a:	4a17      	ldr	r2, [pc, #92]	; (8002698 <HAL_UART_MspInit+0x88>)
 800263c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002640:	6413      	str	r3, [r2, #64]	; 0x40
 8002642:	4b15      	ldr	r3, [pc, #84]	; (8002698 <HAL_UART_MspInit+0x88>)
 8002644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002646:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800264a:	613b      	str	r3, [r7, #16]
 800264c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800264e:	2300      	movs	r3, #0
 8002650:	60fb      	str	r3, [r7, #12]
 8002652:	4b11      	ldr	r3, [pc, #68]	; (8002698 <HAL_UART_MspInit+0x88>)
 8002654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002656:	4a10      	ldr	r2, [pc, #64]	; (8002698 <HAL_UART_MspInit+0x88>)
 8002658:	f043 0301 	orr.w	r3, r3, #1
 800265c:	6313      	str	r3, [r2, #48]	; 0x30
 800265e:	4b0e      	ldr	r3, [pc, #56]	; (8002698 <HAL_UART_MspInit+0x88>)
 8002660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002662:	f003 0301 	and.w	r3, r3, #1
 8002666:	60fb      	str	r3, [r7, #12]
 8002668:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800266a:	230c      	movs	r3, #12
 800266c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800266e:	2302      	movs	r3, #2
 8002670:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002672:	2300      	movs	r3, #0
 8002674:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002676:	2303      	movs	r3, #3
 8002678:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800267a:	2307      	movs	r3, #7
 800267c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800267e:	f107 0314 	add.w	r3, r7, #20
 8002682:	4619      	mov	r1, r3
 8002684:	4805      	ldr	r0, [pc, #20]	; (800269c <HAL_UART_MspInit+0x8c>)
 8002686:	f000 fae9 	bl	8002c5c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800268a:	bf00      	nop
 800268c:	3728      	adds	r7, #40	; 0x28
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}
 8002692:	bf00      	nop
 8002694:	40004400 	.word	0x40004400
 8002698:	40023800 	.word	0x40023800
 800269c:	40020000 	.word	0x40020000

080026a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80026a4:	e7fe      	b.n	80026a4 <NMI_Handler+0x4>

080026a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80026a6:	b480      	push	{r7}
 80026a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80026aa:	e7fe      	b.n	80026aa <HardFault_Handler+0x4>

080026ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026b0:	e7fe      	b.n	80026b0 <MemManage_Handler+0x4>

080026b2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026b2:	b480      	push	{r7}
 80026b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026b6:	e7fe      	b.n	80026b6 <BusFault_Handler+0x4>

080026b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026b8:	b480      	push	{r7}
 80026ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026bc:	e7fe      	b.n	80026bc <UsageFault_Handler+0x4>

080026be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026be:	b480      	push	{r7}
 80026c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026c2:	bf00      	nop
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr

080026cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026d0:	bf00      	nop
 80026d2:	46bd      	mov	sp, r7
 80026d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026d8:	4770      	bx	lr

080026da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026da:	b480      	push	{r7}
 80026dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026de:	bf00      	nop
 80026e0:	46bd      	mov	sp, r7
 80026e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e6:	4770      	bx	lr

080026e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026ec:	f000 f960 	bl	80029b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026f0:	bf00      	nop
 80026f2:	bd80      	pop	{r7, pc}

080026f4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80026f8:	4802      	ldr	r0, [pc, #8]	; (8002704 <TIM4_IRQHandler+0x10>)
 80026fa:	f001 fb61 	bl	8003dc0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80026fe:	bf00      	nop
 8002700:	bd80      	pop	{r7, pc}
 8002702:	bf00      	nop
 8002704:	2000032c 	.word	0x2000032c

08002708 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002708:	b480      	push	{r7}
 800270a:	af00      	add	r7, sp, #0
	return 1;
 800270c:	2301      	movs	r3, #1
}
 800270e:	4618      	mov	r0, r3
 8002710:	46bd      	mov	sp, r7
 8002712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002716:	4770      	bx	lr

08002718 <_kill>:

int _kill(int pid, int sig)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	b082      	sub	sp, #8
 800271c:	af00      	add	r7, sp, #0
 800271e:	6078      	str	r0, [r7, #4]
 8002720:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002722:	f003 fbbf 	bl	8005ea4 <__errno>
 8002726:	4603      	mov	r3, r0
 8002728:	2216      	movs	r2, #22
 800272a:	601a      	str	r2, [r3, #0]
	return -1;
 800272c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002730:	4618      	mov	r0, r3
 8002732:	3708      	adds	r7, #8
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}

08002738 <_exit>:

void _exit (int status)
{
 8002738:	b580      	push	{r7, lr}
 800273a:	b082      	sub	sp, #8
 800273c:	af00      	add	r7, sp, #0
 800273e:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002740:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002744:	6878      	ldr	r0, [r7, #4]
 8002746:	f7ff ffe7 	bl	8002718 <_kill>
	while (1) {}		/* Make sure we hang here */
 800274a:	e7fe      	b.n	800274a <_exit+0x12>

0800274c <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800274c:	b580      	push	{r7, lr}
 800274e:	b086      	sub	sp, #24
 8002750:	af00      	add	r7, sp, #0
 8002752:	60f8      	str	r0, [r7, #12]
 8002754:	60b9      	str	r1, [r7, #8]
 8002756:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002758:	2300      	movs	r3, #0
 800275a:	617b      	str	r3, [r7, #20]
 800275c:	e00a      	b.n	8002774 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800275e:	f3af 8000 	nop.w
 8002762:	4601      	mov	r1, r0
 8002764:	68bb      	ldr	r3, [r7, #8]
 8002766:	1c5a      	adds	r2, r3, #1
 8002768:	60ba      	str	r2, [r7, #8]
 800276a:	b2ca      	uxtb	r2, r1
 800276c:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	3301      	adds	r3, #1
 8002772:	617b      	str	r3, [r7, #20]
 8002774:	697a      	ldr	r2, [r7, #20]
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	429a      	cmp	r2, r3
 800277a:	dbf0      	blt.n	800275e <_read+0x12>
	}

return len;
 800277c:	687b      	ldr	r3, [r7, #4]
}
 800277e:	4618      	mov	r0, r3
 8002780:	3718      	adds	r7, #24
 8002782:	46bd      	mov	sp, r7
 8002784:	bd80      	pop	{r7, pc}

08002786 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002786:	b580      	push	{r7, lr}
 8002788:	b086      	sub	sp, #24
 800278a:	af00      	add	r7, sp, #0
 800278c:	60f8      	str	r0, [r7, #12]
 800278e:	60b9      	str	r1, [r7, #8]
 8002790:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002792:	2300      	movs	r3, #0
 8002794:	617b      	str	r3, [r7, #20]
 8002796:	e009      	b.n	80027ac <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002798:	68bb      	ldr	r3, [r7, #8]
 800279a:	1c5a      	adds	r2, r3, #1
 800279c:	60ba      	str	r2, [r7, #8]
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	4618      	mov	r0, r3
 80027a2:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80027a6:	697b      	ldr	r3, [r7, #20]
 80027a8:	3301      	adds	r3, #1
 80027aa:	617b      	str	r3, [r7, #20]
 80027ac:	697a      	ldr	r2, [r7, #20]
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	429a      	cmp	r2, r3
 80027b2:	dbf1      	blt.n	8002798 <_write+0x12>
	}
	return len;
 80027b4:	687b      	ldr	r3, [r7, #4]
}
 80027b6:	4618      	mov	r0, r3
 80027b8:	3718      	adds	r7, #24
 80027ba:	46bd      	mov	sp, r7
 80027bc:	bd80      	pop	{r7, pc}

080027be <_close>:

int _close(int file)
{
 80027be:	b480      	push	{r7}
 80027c0:	b083      	sub	sp, #12
 80027c2:	af00      	add	r7, sp, #0
 80027c4:	6078      	str	r0, [r7, #4]
	return -1;
 80027c6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80027ca:	4618      	mov	r0, r3
 80027cc:	370c      	adds	r7, #12
 80027ce:	46bd      	mov	sp, r7
 80027d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d4:	4770      	bx	lr

080027d6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80027d6:	b480      	push	{r7}
 80027d8:	b083      	sub	sp, #12
 80027da:	af00      	add	r7, sp, #0
 80027dc:	6078      	str	r0, [r7, #4]
 80027de:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80027e6:	605a      	str	r2, [r3, #4]
	return 0;
 80027e8:	2300      	movs	r3, #0
}
 80027ea:	4618      	mov	r0, r3
 80027ec:	370c      	adds	r7, #12
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr

080027f6 <_isatty>:

int _isatty(int file)
{
 80027f6:	b480      	push	{r7}
 80027f8:	b083      	sub	sp, #12
 80027fa:	af00      	add	r7, sp, #0
 80027fc:	6078      	str	r0, [r7, #4]
	return 1;
 80027fe:	2301      	movs	r3, #1
}
 8002800:	4618      	mov	r0, r3
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr

0800280c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800280c:	b480      	push	{r7}
 800280e:	b085      	sub	sp, #20
 8002810:	af00      	add	r7, sp, #0
 8002812:	60f8      	str	r0, [r7, #12]
 8002814:	60b9      	str	r1, [r7, #8]
 8002816:	607a      	str	r2, [r7, #4]
	return 0;
 8002818:	2300      	movs	r3, #0
}
 800281a:	4618      	mov	r0, r3
 800281c:	3714      	adds	r7, #20
 800281e:	46bd      	mov	sp, r7
 8002820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002824:	4770      	bx	lr
	...

08002828 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b086      	sub	sp, #24
 800282c:	af00      	add	r7, sp, #0
 800282e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002830:	4a14      	ldr	r2, [pc, #80]	; (8002884 <_sbrk+0x5c>)
 8002832:	4b15      	ldr	r3, [pc, #84]	; (8002888 <_sbrk+0x60>)
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002838:	697b      	ldr	r3, [r7, #20]
 800283a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800283c:	4b13      	ldr	r3, [pc, #76]	; (800288c <_sbrk+0x64>)
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	2b00      	cmp	r3, #0
 8002842:	d102      	bne.n	800284a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002844:	4b11      	ldr	r3, [pc, #68]	; (800288c <_sbrk+0x64>)
 8002846:	4a12      	ldr	r2, [pc, #72]	; (8002890 <_sbrk+0x68>)
 8002848:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800284a:	4b10      	ldr	r3, [pc, #64]	; (800288c <_sbrk+0x64>)
 800284c:	681a      	ldr	r2, [r3, #0]
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	4413      	add	r3, r2
 8002852:	693a      	ldr	r2, [r7, #16]
 8002854:	429a      	cmp	r2, r3
 8002856:	d207      	bcs.n	8002868 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002858:	f003 fb24 	bl	8005ea4 <__errno>
 800285c:	4603      	mov	r3, r0
 800285e:	220c      	movs	r2, #12
 8002860:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002862:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8002866:	e009      	b.n	800287c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002868:	4b08      	ldr	r3, [pc, #32]	; (800288c <_sbrk+0x64>)
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800286e:	4b07      	ldr	r3, [pc, #28]	; (800288c <_sbrk+0x64>)
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4413      	add	r3, r2
 8002876:	4a05      	ldr	r2, [pc, #20]	; (800288c <_sbrk+0x64>)
 8002878:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800287a:	68fb      	ldr	r3, [r7, #12]
}
 800287c:	4618      	mov	r0, r3
 800287e:	3718      	adds	r7, #24
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}
 8002884:	20018000 	.word	0x20018000
 8002888:	00000400 	.word	0x00000400
 800288c:	20000440 	.word	0x20000440
 8002890:	20000458 	.word	0x20000458

08002894 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002894:	b480      	push	{r7}
 8002896:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002898:	4b06      	ldr	r3, [pc, #24]	; (80028b4 <SystemInit+0x20>)
 800289a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800289e:	4a05      	ldr	r2, [pc, #20]	; (80028b4 <SystemInit+0x20>)
 80028a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80028a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028a8:	bf00      	nop
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr
 80028b2:	bf00      	nop
 80028b4:	e000ed00 	.word	0xe000ed00

080028b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80028b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80028f0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80028bc:	480d      	ldr	r0, [pc, #52]	; (80028f4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80028be:	490e      	ldr	r1, [pc, #56]	; (80028f8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80028c0:	4a0e      	ldr	r2, [pc, #56]	; (80028fc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80028c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80028c4:	e002      	b.n	80028cc <LoopCopyDataInit>

080028c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80028c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80028c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80028ca:	3304      	adds	r3, #4

080028cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80028cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80028ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80028d0:	d3f9      	bcc.n	80028c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80028d2:	4a0b      	ldr	r2, [pc, #44]	; (8002900 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80028d4:	4c0b      	ldr	r4, [pc, #44]	; (8002904 <LoopFillZerobss+0x26>)
  movs r3, #0
 80028d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80028d8:	e001      	b.n	80028de <LoopFillZerobss>

080028da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80028da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80028dc:	3204      	adds	r2, #4

080028de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80028de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80028e0:	d3fb      	bcc.n	80028da <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80028e2:	f7ff ffd7 	bl	8002894 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80028e6:	f003 fae3 	bl	8005eb0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80028ea:	f7fe fff5 	bl	80018d8 <main>
  bx  lr    
 80028ee:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80028f0:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 80028f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80028f8:	20000280 	.word	0x20000280
  ldr r2, =_sidata
 80028fc:	0800ad8c 	.word	0x0800ad8c
  ldr r2, =_sbss
 8002900:	20000280 	.word	0x20000280
  ldr r4, =_ebss
 8002904:	20000458 	.word	0x20000458

08002908 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002908:	e7fe      	b.n	8002908 <ADC_IRQHandler>
	...

0800290c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800290c:	b580      	push	{r7, lr}
 800290e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002910:	4b0e      	ldr	r3, [pc, #56]	; (800294c <HAL_Init+0x40>)
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a0d      	ldr	r2, [pc, #52]	; (800294c <HAL_Init+0x40>)
 8002916:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800291a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800291c:	4b0b      	ldr	r3, [pc, #44]	; (800294c <HAL_Init+0x40>)
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	4a0a      	ldr	r2, [pc, #40]	; (800294c <HAL_Init+0x40>)
 8002922:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002926:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002928:	4b08      	ldr	r3, [pc, #32]	; (800294c <HAL_Init+0x40>)
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	4a07      	ldr	r2, [pc, #28]	; (800294c <HAL_Init+0x40>)
 800292e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002932:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002934:	2003      	movs	r0, #3
 8002936:	f000 f94f 	bl	8002bd8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800293a:	200f      	movs	r0, #15
 800293c:	f000 f808 	bl	8002950 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002940:	f7ff fd7e 	bl	8002440 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002944:	2300      	movs	r3, #0
}
 8002946:	4618      	mov	r0, r3
 8002948:	bd80      	pop	{r7, pc}
 800294a:	bf00      	nop
 800294c:	40023c00 	.word	0x40023c00

08002950 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002950:	b580      	push	{r7, lr}
 8002952:	b082      	sub	sp, #8
 8002954:	af00      	add	r7, sp, #0
 8002956:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002958:	4b12      	ldr	r3, [pc, #72]	; (80029a4 <HAL_InitTick+0x54>)
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	4b12      	ldr	r3, [pc, #72]	; (80029a8 <HAL_InitTick+0x58>)
 800295e:	781b      	ldrb	r3, [r3, #0]
 8002960:	4619      	mov	r1, r3
 8002962:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002966:	fbb3 f3f1 	udiv	r3, r3, r1
 800296a:	fbb2 f3f3 	udiv	r3, r2, r3
 800296e:	4618      	mov	r0, r3
 8002970:	f000 f967 	bl	8002c42 <HAL_SYSTICK_Config>
 8002974:	4603      	mov	r3, r0
 8002976:	2b00      	cmp	r3, #0
 8002978:	d001      	beq.n	800297e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800297a:	2301      	movs	r3, #1
 800297c:	e00e      	b.n	800299c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2b0f      	cmp	r3, #15
 8002982:	d80a      	bhi.n	800299a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002984:	2200      	movs	r2, #0
 8002986:	6879      	ldr	r1, [r7, #4]
 8002988:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800298c:	f000 f92f 	bl	8002bee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002990:	4a06      	ldr	r2, [pc, #24]	; (80029ac <HAL_InitTick+0x5c>)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002996:	2300      	movs	r3, #0
 8002998:	e000      	b.n	800299c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800299a:	2301      	movs	r3, #1
}
 800299c:	4618      	mov	r0, r3
 800299e:	3708      	adds	r7, #8
 80029a0:	46bd      	mov	sp, r7
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	200000a0 	.word	0x200000a0
 80029a8:	200000a8 	.word	0x200000a8
 80029ac:	200000a4 	.word	0x200000a4

080029b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029b0:	b480      	push	{r7}
 80029b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80029b4:	4b06      	ldr	r3, [pc, #24]	; (80029d0 <HAL_IncTick+0x20>)
 80029b6:	781b      	ldrb	r3, [r3, #0]
 80029b8:	461a      	mov	r2, r3
 80029ba:	4b06      	ldr	r3, [pc, #24]	; (80029d4 <HAL_IncTick+0x24>)
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4413      	add	r3, r2
 80029c0:	4a04      	ldr	r2, [pc, #16]	; (80029d4 <HAL_IncTick+0x24>)
 80029c2:	6013      	str	r3, [r2, #0]
}
 80029c4:	bf00      	nop
 80029c6:	46bd      	mov	sp, r7
 80029c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029cc:	4770      	bx	lr
 80029ce:	bf00      	nop
 80029d0:	200000a8 	.word	0x200000a8
 80029d4:	20000444 	.word	0x20000444

080029d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029d8:	b480      	push	{r7}
 80029da:	af00      	add	r7, sp, #0
  return uwTick;
 80029dc:	4b03      	ldr	r3, [pc, #12]	; (80029ec <HAL_GetTick+0x14>)
 80029de:	681b      	ldr	r3, [r3, #0]
}
 80029e0:	4618      	mov	r0, r3
 80029e2:	46bd      	mov	sp, r7
 80029e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029e8:	4770      	bx	lr
 80029ea:	bf00      	nop
 80029ec:	20000444 	.word	0x20000444

080029f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80029f0:	b580      	push	{r7, lr}
 80029f2:	b084      	sub	sp, #16
 80029f4:	af00      	add	r7, sp, #0
 80029f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80029f8:	f7ff ffee 	bl	80029d8 <HAL_GetTick>
 80029fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002a08:	d005      	beq.n	8002a16 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a0a:	4b0a      	ldr	r3, [pc, #40]	; (8002a34 <HAL_Delay+0x44>)
 8002a0c:	781b      	ldrb	r3, [r3, #0]
 8002a0e:	461a      	mov	r2, r3
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	4413      	add	r3, r2
 8002a14:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a16:	bf00      	nop
 8002a18:	f7ff ffde 	bl	80029d8 <HAL_GetTick>
 8002a1c:	4602      	mov	r2, r0
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	1ad3      	subs	r3, r2, r3
 8002a22:	68fa      	ldr	r2, [r7, #12]
 8002a24:	429a      	cmp	r2, r3
 8002a26:	d8f7      	bhi.n	8002a18 <HAL_Delay+0x28>
  {
  }
}
 8002a28:	bf00      	nop
 8002a2a:	bf00      	nop
 8002a2c:	3710      	adds	r7, #16
 8002a2e:	46bd      	mov	sp, r7
 8002a30:	bd80      	pop	{r7, pc}
 8002a32:	bf00      	nop
 8002a34:	200000a8 	.word	0x200000a8

08002a38 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b085      	sub	sp, #20
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	f003 0307 	and.w	r3, r3, #7
 8002a46:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a48:	4b0c      	ldr	r3, [pc, #48]	; (8002a7c <__NVIC_SetPriorityGrouping+0x44>)
 8002a4a:	68db      	ldr	r3, [r3, #12]
 8002a4c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a4e:	68ba      	ldr	r2, [r7, #8]
 8002a50:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a54:	4013      	ands	r3, r2
 8002a56:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a60:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a64:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a68:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a6a:	4a04      	ldr	r2, [pc, #16]	; (8002a7c <__NVIC_SetPriorityGrouping+0x44>)
 8002a6c:	68bb      	ldr	r3, [r7, #8]
 8002a6e:	60d3      	str	r3, [r2, #12]
}
 8002a70:	bf00      	nop
 8002a72:	3714      	adds	r7, #20
 8002a74:	46bd      	mov	sp, r7
 8002a76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a7a:	4770      	bx	lr
 8002a7c:	e000ed00 	.word	0xe000ed00

08002a80 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a80:	b480      	push	{r7}
 8002a82:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a84:	4b04      	ldr	r3, [pc, #16]	; (8002a98 <__NVIC_GetPriorityGrouping+0x18>)
 8002a86:	68db      	ldr	r3, [r3, #12]
 8002a88:	0a1b      	lsrs	r3, r3, #8
 8002a8a:	f003 0307 	and.w	r3, r3, #7
}
 8002a8e:	4618      	mov	r0, r3
 8002a90:	46bd      	mov	sp, r7
 8002a92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a96:	4770      	bx	lr
 8002a98:	e000ed00 	.word	0xe000ed00

08002a9c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a9c:	b480      	push	{r7}
 8002a9e:	b083      	sub	sp, #12
 8002aa0:	af00      	add	r7, sp, #0
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002aa6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	db0b      	blt.n	8002ac6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002aae:	79fb      	ldrb	r3, [r7, #7]
 8002ab0:	f003 021f 	and.w	r2, r3, #31
 8002ab4:	4907      	ldr	r1, [pc, #28]	; (8002ad4 <__NVIC_EnableIRQ+0x38>)
 8002ab6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aba:	095b      	lsrs	r3, r3, #5
 8002abc:	2001      	movs	r0, #1
 8002abe:	fa00 f202 	lsl.w	r2, r0, r2
 8002ac2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002ac6:	bf00      	nop
 8002ac8:	370c      	adds	r7, #12
 8002aca:	46bd      	mov	sp, r7
 8002acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ad0:	4770      	bx	lr
 8002ad2:	bf00      	nop
 8002ad4:	e000e100 	.word	0xe000e100

08002ad8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b083      	sub	sp, #12
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	4603      	mov	r3, r0
 8002ae0:	6039      	str	r1, [r7, #0]
 8002ae2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ae4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae8:	2b00      	cmp	r3, #0
 8002aea:	db0a      	blt.n	8002b02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002aec:	683b      	ldr	r3, [r7, #0]
 8002aee:	b2da      	uxtb	r2, r3
 8002af0:	490c      	ldr	r1, [pc, #48]	; (8002b24 <__NVIC_SetPriority+0x4c>)
 8002af2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002af6:	0112      	lsls	r2, r2, #4
 8002af8:	b2d2      	uxtb	r2, r2
 8002afa:	440b      	add	r3, r1
 8002afc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b00:	e00a      	b.n	8002b18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	b2da      	uxtb	r2, r3
 8002b06:	4908      	ldr	r1, [pc, #32]	; (8002b28 <__NVIC_SetPriority+0x50>)
 8002b08:	79fb      	ldrb	r3, [r7, #7]
 8002b0a:	f003 030f 	and.w	r3, r3, #15
 8002b0e:	3b04      	subs	r3, #4
 8002b10:	0112      	lsls	r2, r2, #4
 8002b12:	b2d2      	uxtb	r2, r2
 8002b14:	440b      	add	r3, r1
 8002b16:	761a      	strb	r2, [r3, #24]
}
 8002b18:	bf00      	nop
 8002b1a:	370c      	adds	r7, #12
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b22:	4770      	bx	lr
 8002b24:	e000e100 	.word	0xe000e100
 8002b28:	e000ed00 	.word	0xe000ed00

08002b2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b089      	sub	sp, #36	; 0x24
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	60f8      	str	r0, [r7, #12]
 8002b34:	60b9      	str	r1, [r7, #8]
 8002b36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	f003 0307 	and.w	r3, r3, #7
 8002b3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b40:	69fb      	ldr	r3, [r7, #28]
 8002b42:	f1c3 0307 	rsb	r3, r3, #7
 8002b46:	2b04      	cmp	r3, #4
 8002b48:	bf28      	it	cs
 8002b4a:	2304      	movcs	r3, #4
 8002b4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b4e:	69fb      	ldr	r3, [r7, #28]
 8002b50:	3304      	adds	r3, #4
 8002b52:	2b06      	cmp	r3, #6
 8002b54:	d902      	bls.n	8002b5c <NVIC_EncodePriority+0x30>
 8002b56:	69fb      	ldr	r3, [r7, #28]
 8002b58:	3b03      	subs	r3, #3
 8002b5a:	e000      	b.n	8002b5e <NVIC_EncodePriority+0x32>
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b60:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002b64:	69bb      	ldr	r3, [r7, #24]
 8002b66:	fa02 f303 	lsl.w	r3, r2, r3
 8002b6a:	43da      	mvns	r2, r3
 8002b6c:	68bb      	ldr	r3, [r7, #8]
 8002b6e:	401a      	ands	r2, r3
 8002b70:	697b      	ldr	r3, [r7, #20]
 8002b72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b74:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8002b78:	697b      	ldr	r3, [r7, #20]
 8002b7a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b7e:	43d9      	mvns	r1, r3
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b84:	4313      	orrs	r3, r2
         );
}
 8002b86:	4618      	mov	r0, r3
 8002b88:	3724      	adds	r7, #36	; 0x24
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b90:	4770      	bx	lr
	...

08002b94 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b082      	sub	sp, #8
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	3b01      	subs	r3, #1
 8002ba0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ba4:	d301      	bcc.n	8002baa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002ba6:	2301      	movs	r3, #1
 8002ba8:	e00f      	b.n	8002bca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002baa:	4a0a      	ldr	r2, [pc, #40]	; (8002bd4 <SysTick_Config+0x40>)
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	3b01      	subs	r3, #1
 8002bb0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bb2:	210f      	movs	r1, #15
 8002bb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8002bb8:	f7ff ff8e 	bl	8002ad8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002bbc:	4b05      	ldr	r3, [pc, #20]	; (8002bd4 <SysTick_Config+0x40>)
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bc2:	4b04      	ldr	r3, [pc, #16]	; (8002bd4 <SysTick_Config+0x40>)
 8002bc4:	2207      	movs	r2, #7
 8002bc6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bc8:	2300      	movs	r3, #0
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3708      	adds	r7, #8
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	e000e010 	.word	0xe000e010

08002bd8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b082      	sub	sp, #8
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002be0:	6878      	ldr	r0, [r7, #4]
 8002be2:	f7ff ff29 	bl	8002a38 <__NVIC_SetPriorityGrouping>
}
 8002be6:	bf00      	nop
 8002be8:	3708      	adds	r7, #8
 8002bea:	46bd      	mov	sp, r7
 8002bec:	bd80      	pop	{r7, pc}

08002bee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002bee:	b580      	push	{r7, lr}
 8002bf0:	b086      	sub	sp, #24
 8002bf2:	af00      	add	r7, sp, #0
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	60b9      	str	r1, [r7, #8]
 8002bf8:	607a      	str	r2, [r7, #4]
 8002bfa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002bfc:	2300      	movs	r3, #0
 8002bfe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c00:	f7ff ff3e 	bl	8002a80 <__NVIC_GetPriorityGrouping>
 8002c04:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c06:	687a      	ldr	r2, [r7, #4]
 8002c08:	68b9      	ldr	r1, [r7, #8]
 8002c0a:	6978      	ldr	r0, [r7, #20]
 8002c0c:	f7ff ff8e 	bl	8002b2c <NVIC_EncodePriority>
 8002c10:	4602      	mov	r2, r0
 8002c12:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c16:	4611      	mov	r1, r2
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f7ff ff5d 	bl	8002ad8 <__NVIC_SetPriority>
}
 8002c1e:	bf00      	nop
 8002c20:	3718      	adds	r7, #24
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}

08002c26 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c26:	b580      	push	{r7, lr}
 8002c28:	b082      	sub	sp, #8
 8002c2a:	af00      	add	r7, sp, #0
 8002c2c:	4603      	mov	r3, r0
 8002c2e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c34:	4618      	mov	r0, r3
 8002c36:	f7ff ff31 	bl	8002a9c <__NVIC_EnableIRQ>
}
 8002c3a:	bf00      	nop
 8002c3c:	3708      	adds	r7, #8
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}

08002c42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c42:	b580      	push	{r7, lr}
 8002c44:	b082      	sub	sp, #8
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c4a:	6878      	ldr	r0, [r7, #4]
 8002c4c:	f7ff ffa2 	bl	8002b94 <SysTick_Config>
 8002c50:	4603      	mov	r3, r0
}
 8002c52:	4618      	mov	r0, r3
 8002c54:	3708      	adds	r7, #8
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
	...

08002c5c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c5c:	b480      	push	{r7}
 8002c5e:	b089      	sub	sp, #36	; 0x24
 8002c60:	af00      	add	r7, sp, #0
 8002c62:	6078      	str	r0, [r7, #4]
 8002c64:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c66:	2300      	movs	r3, #0
 8002c68:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c6a:	2300      	movs	r3, #0
 8002c6c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c6e:	2300      	movs	r3, #0
 8002c70:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c72:	2300      	movs	r3, #0
 8002c74:	61fb      	str	r3, [r7, #28]
 8002c76:	e159      	b.n	8002f2c <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002c78:	2201      	movs	r2, #1
 8002c7a:	69fb      	ldr	r3, [r7, #28]
 8002c7c:	fa02 f303 	lsl.w	r3, r2, r3
 8002c80:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002c82:	683b      	ldr	r3, [r7, #0]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	697a      	ldr	r2, [r7, #20]
 8002c88:	4013      	ands	r3, r2
 8002c8a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002c8c:	693a      	ldr	r2, [r7, #16]
 8002c8e:	697b      	ldr	r3, [r7, #20]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	f040 8148 	bne.w	8002f26 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	f003 0303 	and.w	r3, r3, #3
 8002c9e:	2b01      	cmp	r3, #1
 8002ca0:	d005      	beq.n	8002cae <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ca2:	683b      	ldr	r3, [r7, #0]
 8002ca4:	685b      	ldr	r3, [r3, #4]
 8002ca6:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002caa:	2b02      	cmp	r3, #2
 8002cac:	d130      	bne.n	8002d10 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002cb4:	69fb      	ldr	r3, [r7, #28]
 8002cb6:	005b      	lsls	r3, r3, #1
 8002cb8:	2203      	movs	r2, #3
 8002cba:	fa02 f303 	lsl.w	r3, r2, r3
 8002cbe:	43db      	mvns	r3, r3
 8002cc0:	69ba      	ldr	r2, [r7, #24]
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002cc6:	683b      	ldr	r3, [r7, #0]
 8002cc8:	68da      	ldr	r2, [r3, #12]
 8002cca:	69fb      	ldr	r3, [r7, #28]
 8002ccc:	005b      	lsls	r3, r3, #1
 8002cce:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd2:	69ba      	ldr	r2, [r7, #24]
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	69ba      	ldr	r2, [r7, #24]
 8002cdc:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002ce4:	2201      	movs	r2, #1
 8002ce6:	69fb      	ldr	r3, [r7, #28]
 8002ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cec:	43db      	mvns	r3, r3
 8002cee:	69ba      	ldr	r2, [r7, #24]
 8002cf0:	4013      	ands	r3, r2
 8002cf2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002cf4:	683b      	ldr	r3, [r7, #0]
 8002cf6:	685b      	ldr	r3, [r3, #4]
 8002cf8:	091b      	lsrs	r3, r3, #4
 8002cfa:	f003 0201 	and.w	r2, r3, #1
 8002cfe:	69fb      	ldr	r3, [r7, #28]
 8002d00:	fa02 f303 	lsl.w	r3, r2, r3
 8002d04:	69ba      	ldr	r2, [r7, #24]
 8002d06:	4313      	orrs	r3, r2
 8002d08:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	69ba      	ldr	r2, [r7, #24]
 8002d0e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d10:	683b      	ldr	r3, [r7, #0]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	f003 0303 	and.w	r3, r3, #3
 8002d18:	2b03      	cmp	r3, #3
 8002d1a:	d017      	beq.n	8002d4c <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	68db      	ldr	r3, [r3, #12]
 8002d20:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d22:	69fb      	ldr	r3, [r7, #28]
 8002d24:	005b      	lsls	r3, r3, #1
 8002d26:	2203      	movs	r2, #3
 8002d28:	fa02 f303 	lsl.w	r3, r2, r3
 8002d2c:	43db      	mvns	r3, r3
 8002d2e:	69ba      	ldr	r2, [r7, #24]
 8002d30:	4013      	ands	r3, r2
 8002d32:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d34:	683b      	ldr	r3, [r7, #0]
 8002d36:	689a      	ldr	r2, [r3, #8]
 8002d38:	69fb      	ldr	r3, [r7, #28]
 8002d3a:	005b      	lsls	r3, r3, #1
 8002d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d40:	69ba      	ldr	r2, [r7, #24]
 8002d42:	4313      	orrs	r3, r2
 8002d44:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	69ba      	ldr	r2, [r7, #24]
 8002d4a:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d4c:	683b      	ldr	r3, [r7, #0]
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	f003 0303 	and.w	r3, r3, #3
 8002d54:	2b02      	cmp	r3, #2
 8002d56:	d123      	bne.n	8002da0 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d58:	69fb      	ldr	r3, [r7, #28]
 8002d5a:	08da      	lsrs	r2, r3, #3
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	3208      	adds	r2, #8
 8002d60:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d64:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d66:	69fb      	ldr	r3, [r7, #28]
 8002d68:	f003 0307 	and.w	r3, r3, #7
 8002d6c:	009b      	lsls	r3, r3, #2
 8002d6e:	220f      	movs	r2, #15
 8002d70:	fa02 f303 	lsl.w	r3, r2, r3
 8002d74:	43db      	mvns	r3, r3
 8002d76:	69ba      	ldr	r2, [r7, #24]
 8002d78:	4013      	ands	r3, r2
 8002d7a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002d7c:	683b      	ldr	r3, [r7, #0]
 8002d7e:	691a      	ldr	r2, [r3, #16]
 8002d80:	69fb      	ldr	r3, [r7, #28]
 8002d82:	f003 0307 	and.w	r3, r3, #7
 8002d86:	009b      	lsls	r3, r3, #2
 8002d88:	fa02 f303 	lsl.w	r3, r2, r3
 8002d8c:	69ba      	ldr	r2, [r7, #24]
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	08da      	lsrs	r2, r3, #3
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	3208      	adds	r2, #8
 8002d9a:	69b9      	ldr	r1, [r7, #24]
 8002d9c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002da6:	69fb      	ldr	r3, [r7, #28]
 8002da8:	005b      	lsls	r3, r3, #1
 8002daa:	2203      	movs	r2, #3
 8002dac:	fa02 f303 	lsl.w	r3, r2, r3
 8002db0:	43db      	mvns	r3, r3
 8002db2:	69ba      	ldr	r2, [r7, #24]
 8002db4:	4013      	ands	r3, r2
 8002db6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002db8:	683b      	ldr	r3, [r7, #0]
 8002dba:	685b      	ldr	r3, [r3, #4]
 8002dbc:	f003 0203 	and.w	r2, r3, #3
 8002dc0:	69fb      	ldr	r3, [r7, #28]
 8002dc2:	005b      	lsls	r3, r3, #1
 8002dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8002dc8:	69ba      	ldr	r2, [r7, #24]
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	69ba      	ldr	r2, [r7, #24]
 8002dd2:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002dd4:	683b      	ldr	r3, [r7, #0]
 8002dd6:	685b      	ldr	r3, [r3, #4]
 8002dd8:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	f000 80a2 	beq.w	8002f26 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002de2:	2300      	movs	r3, #0
 8002de4:	60fb      	str	r3, [r7, #12]
 8002de6:	4b57      	ldr	r3, [pc, #348]	; (8002f44 <HAL_GPIO_Init+0x2e8>)
 8002de8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dea:	4a56      	ldr	r2, [pc, #344]	; (8002f44 <HAL_GPIO_Init+0x2e8>)
 8002dec:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002df0:	6453      	str	r3, [r2, #68]	; 0x44
 8002df2:	4b54      	ldr	r3, [pc, #336]	; (8002f44 <HAL_GPIO_Init+0x2e8>)
 8002df4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002df6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002dfa:	60fb      	str	r3, [r7, #12]
 8002dfc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002dfe:	4a52      	ldr	r2, [pc, #328]	; (8002f48 <HAL_GPIO_Init+0x2ec>)
 8002e00:	69fb      	ldr	r3, [r7, #28]
 8002e02:	089b      	lsrs	r3, r3, #2
 8002e04:	3302      	adds	r3, #2
 8002e06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e0c:	69fb      	ldr	r3, [r7, #28]
 8002e0e:	f003 0303 	and.w	r3, r3, #3
 8002e12:	009b      	lsls	r3, r3, #2
 8002e14:	220f      	movs	r2, #15
 8002e16:	fa02 f303 	lsl.w	r3, r2, r3
 8002e1a:	43db      	mvns	r3, r3
 8002e1c:	69ba      	ldr	r2, [r7, #24]
 8002e1e:	4013      	ands	r3, r2
 8002e20:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	4a49      	ldr	r2, [pc, #292]	; (8002f4c <HAL_GPIO_Init+0x2f0>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d019      	beq.n	8002e5e <HAL_GPIO_Init+0x202>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	4a48      	ldr	r2, [pc, #288]	; (8002f50 <HAL_GPIO_Init+0x2f4>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d013      	beq.n	8002e5a <HAL_GPIO_Init+0x1fe>
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	4a47      	ldr	r2, [pc, #284]	; (8002f54 <HAL_GPIO_Init+0x2f8>)
 8002e36:	4293      	cmp	r3, r2
 8002e38:	d00d      	beq.n	8002e56 <HAL_GPIO_Init+0x1fa>
 8002e3a:	687b      	ldr	r3, [r7, #4]
 8002e3c:	4a46      	ldr	r2, [pc, #280]	; (8002f58 <HAL_GPIO_Init+0x2fc>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d007      	beq.n	8002e52 <HAL_GPIO_Init+0x1f6>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	4a45      	ldr	r2, [pc, #276]	; (8002f5c <HAL_GPIO_Init+0x300>)
 8002e46:	4293      	cmp	r3, r2
 8002e48:	d101      	bne.n	8002e4e <HAL_GPIO_Init+0x1f2>
 8002e4a:	2304      	movs	r3, #4
 8002e4c:	e008      	b.n	8002e60 <HAL_GPIO_Init+0x204>
 8002e4e:	2307      	movs	r3, #7
 8002e50:	e006      	b.n	8002e60 <HAL_GPIO_Init+0x204>
 8002e52:	2303      	movs	r3, #3
 8002e54:	e004      	b.n	8002e60 <HAL_GPIO_Init+0x204>
 8002e56:	2302      	movs	r3, #2
 8002e58:	e002      	b.n	8002e60 <HAL_GPIO_Init+0x204>
 8002e5a:	2301      	movs	r3, #1
 8002e5c:	e000      	b.n	8002e60 <HAL_GPIO_Init+0x204>
 8002e5e:	2300      	movs	r3, #0
 8002e60:	69fa      	ldr	r2, [r7, #28]
 8002e62:	f002 0203 	and.w	r2, r2, #3
 8002e66:	0092      	lsls	r2, r2, #2
 8002e68:	4093      	lsls	r3, r2
 8002e6a:	69ba      	ldr	r2, [r7, #24]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e70:	4935      	ldr	r1, [pc, #212]	; (8002f48 <HAL_GPIO_Init+0x2ec>)
 8002e72:	69fb      	ldr	r3, [r7, #28]
 8002e74:	089b      	lsrs	r3, r3, #2
 8002e76:	3302      	adds	r3, #2
 8002e78:	69ba      	ldr	r2, [r7, #24]
 8002e7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002e7e:	4b38      	ldr	r3, [pc, #224]	; (8002f60 <HAL_GPIO_Init+0x304>)
 8002e80:	689b      	ldr	r3, [r3, #8]
 8002e82:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002e84:	693b      	ldr	r3, [r7, #16]
 8002e86:	43db      	mvns	r3, r3
 8002e88:	69ba      	ldr	r2, [r7, #24]
 8002e8a:	4013      	ands	r3, r2
 8002e8c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d003      	beq.n	8002ea2 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002e9a:	69ba      	ldr	r2, [r7, #24]
 8002e9c:	693b      	ldr	r3, [r7, #16]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ea2:	4a2f      	ldr	r2, [pc, #188]	; (8002f60 <HAL_GPIO_Init+0x304>)
 8002ea4:	69bb      	ldr	r3, [r7, #24]
 8002ea6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ea8:	4b2d      	ldr	r3, [pc, #180]	; (8002f60 <HAL_GPIO_Init+0x304>)
 8002eaa:	68db      	ldr	r3, [r3, #12]
 8002eac:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eae:	693b      	ldr	r3, [r7, #16]
 8002eb0:	43db      	mvns	r3, r3
 8002eb2:	69ba      	ldr	r2, [r7, #24]
 8002eb4:	4013      	ands	r3, r2
 8002eb6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002eb8:	683b      	ldr	r3, [r7, #0]
 8002eba:	685b      	ldr	r3, [r3, #4]
 8002ebc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d003      	beq.n	8002ecc <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002ec4:	69ba      	ldr	r2, [r7, #24]
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	4313      	orrs	r3, r2
 8002eca:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ecc:	4a24      	ldr	r2, [pc, #144]	; (8002f60 <HAL_GPIO_Init+0x304>)
 8002ece:	69bb      	ldr	r3, [r7, #24]
 8002ed0:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ed2:	4b23      	ldr	r3, [pc, #140]	; (8002f60 <HAL_GPIO_Init+0x304>)
 8002ed4:	685b      	ldr	r3, [r3, #4]
 8002ed6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002ed8:	693b      	ldr	r3, [r7, #16]
 8002eda:	43db      	mvns	r3, r3
 8002edc:	69ba      	ldr	r2, [r7, #24]
 8002ede:	4013      	ands	r3, r2
 8002ee0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	685b      	ldr	r3, [r3, #4]
 8002ee6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	d003      	beq.n	8002ef6 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002eee:	69ba      	ldr	r2, [r7, #24]
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002ef6:	4a1a      	ldr	r2, [pc, #104]	; (8002f60 <HAL_GPIO_Init+0x304>)
 8002ef8:	69bb      	ldr	r3, [r7, #24]
 8002efa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002efc:	4b18      	ldr	r3, [pc, #96]	; (8002f60 <HAL_GPIO_Init+0x304>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f02:	693b      	ldr	r3, [r7, #16]
 8002f04:	43db      	mvns	r3, r3
 8002f06:	69ba      	ldr	r2, [r7, #24]
 8002f08:	4013      	ands	r3, r2
 8002f0a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	685b      	ldr	r3, [r3, #4]
 8002f10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d003      	beq.n	8002f20 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002f18:	69ba      	ldr	r2, [r7, #24]
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	4313      	orrs	r3, r2
 8002f1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f20:	4a0f      	ldr	r2, [pc, #60]	; (8002f60 <HAL_GPIO_Init+0x304>)
 8002f22:	69bb      	ldr	r3, [r7, #24]
 8002f24:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f26:	69fb      	ldr	r3, [r7, #28]
 8002f28:	3301      	adds	r3, #1
 8002f2a:	61fb      	str	r3, [r7, #28]
 8002f2c:	69fb      	ldr	r3, [r7, #28]
 8002f2e:	2b0f      	cmp	r3, #15
 8002f30:	f67f aea2 	bls.w	8002c78 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f34:	bf00      	nop
 8002f36:	bf00      	nop
 8002f38:	3724      	adds	r7, #36	; 0x24
 8002f3a:	46bd      	mov	sp, r7
 8002f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f40:	4770      	bx	lr
 8002f42:	bf00      	nop
 8002f44:	40023800 	.word	0x40023800
 8002f48:	40013800 	.word	0x40013800
 8002f4c:	40020000 	.word	0x40020000
 8002f50:	40020400 	.word	0x40020400
 8002f54:	40020800 	.word	0x40020800
 8002f58:	40020c00 	.word	0x40020c00
 8002f5c:	40021000 	.word	0x40021000
 8002f60:	40013c00 	.word	0x40013c00

08002f64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f64:	b480      	push	{r7}
 8002f66:	b083      	sub	sp, #12
 8002f68:	af00      	add	r7, sp, #0
 8002f6a:	6078      	str	r0, [r7, #4]
 8002f6c:	460b      	mov	r3, r1
 8002f6e:	807b      	strh	r3, [r7, #2]
 8002f70:	4613      	mov	r3, r2
 8002f72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002f74:	787b      	ldrb	r3, [r7, #1]
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d003      	beq.n	8002f82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002f7a:	887a      	ldrh	r2, [r7, #2]
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002f80:	e003      	b.n	8002f8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002f82:	887b      	ldrh	r3, [r7, #2]
 8002f84:	041a      	lsls	r2, r3, #16
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	619a      	str	r2, [r3, #24]
}
 8002f8a:	bf00      	nop
 8002f8c:	370c      	adds	r7, #12
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr
	...

08002f98 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002f98:	b580      	push	{r7, lr}
 8002f9a:	b086      	sub	sp, #24
 8002f9c:	af00      	add	r7, sp, #0
 8002f9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d101      	bne.n	8002faa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e267      	b.n	800347a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	f003 0301 	and.w	r3, r3, #1
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d075      	beq.n	80030a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002fb6:	4b88      	ldr	r3, [pc, #544]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 8002fb8:	689b      	ldr	r3, [r3, #8]
 8002fba:	f003 030c 	and.w	r3, r3, #12
 8002fbe:	2b04      	cmp	r3, #4
 8002fc0:	d00c      	beq.n	8002fdc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fc2:	4b85      	ldr	r3, [pc, #532]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 8002fc4:	689b      	ldr	r3, [r3, #8]
 8002fc6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002fca:	2b08      	cmp	r3, #8
 8002fcc:	d112      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fce:	4b82      	ldr	r3, [pc, #520]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002fd6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002fda:	d10b      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002fdc:	4b7e      	ldr	r3, [pc, #504]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d05b      	beq.n	80030a0 <HAL_RCC_OscConfig+0x108>
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	685b      	ldr	r3, [r3, #4]
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d157      	bne.n	80030a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002ff0:	2301      	movs	r3, #1
 8002ff2:	e242      	b.n	800347a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002ffc:	d106      	bne.n	800300c <HAL_RCC_OscConfig+0x74>
 8002ffe:	4b76      	ldr	r3, [pc, #472]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	4a75      	ldr	r2, [pc, #468]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 8003004:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003008:	6013      	str	r3, [r2, #0]
 800300a:	e01d      	b.n	8003048 <HAL_RCC_OscConfig+0xb0>
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003014:	d10c      	bne.n	8003030 <HAL_RCC_OscConfig+0x98>
 8003016:	4b70      	ldr	r3, [pc, #448]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a6f      	ldr	r2, [pc, #444]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 800301c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003020:	6013      	str	r3, [r2, #0]
 8003022:	4b6d      	ldr	r3, [pc, #436]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a6c      	ldr	r2, [pc, #432]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 8003028:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800302c:	6013      	str	r3, [r2, #0]
 800302e:	e00b      	b.n	8003048 <HAL_RCC_OscConfig+0xb0>
 8003030:	4b69      	ldr	r3, [pc, #420]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a68      	ldr	r2, [pc, #416]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 8003036:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800303a:	6013      	str	r3, [r2, #0]
 800303c:	4b66      	ldr	r3, [pc, #408]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	4a65      	ldr	r2, [pc, #404]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 8003042:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003046:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	685b      	ldr	r3, [r3, #4]
 800304c:	2b00      	cmp	r3, #0
 800304e:	d013      	beq.n	8003078 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003050:	f7ff fcc2 	bl	80029d8 <HAL_GetTick>
 8003054:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003056:	e008      	b.n	800306a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003058:	f7ff fcbe 	bl	80029d8 <HAL_GetTick>
 800305c:	4602      	mov	r2, r0
 800305e:	693b      	ldr	r3, [r7, #16]
 8003060:	1ad3      	subs	r3, r2, r3
 8003062:	2b64      	cmp	r3, #100	; 0x64
 8003064:	d901      	bls.n	800306a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003066:	2303      	movs	r3, #3
 8003068:	e207      	b.n	800347a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800306a:	4b5b      	ldr	r3, [pc, #364]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003072:	2b00      	cmp	r3, #0
 8003074:	d0f0      	beq.n	8003058 <HAL_RCC_OscConfig+0xc0>
 8003076:	e014      	b.n	80030a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003078:	f7ff fcae 	bl	80029d8 <HAL_GetTick>
 800307c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800307e:	e008      	b.n	8003092 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003080:	f7ff fcaa 	bl	80029d8 <HAL_GetTick>
 8003084:	4602      	mov	r2, r0
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	2b64      	cmp	r3, #100	; 0x64
 800308c:	d901      	bls.n	8003092 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800308e:	2303      	movs	r3, #3
 8003090:	e1f3      	b.n	800347a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003092:	4b51      	ldr	r3, [pc, #324]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d1f0      	bne.n	8003080 <HAL_RCC_OscConfig+0xe8>
 800309e:	e000      	b.n	80030a2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 0302 	and.w	r3, r3, #2
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d063      	beq.n	8003176 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80030ae:	4b4a      	ldr	r3, [pc, #296]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 80030b0:	689b      	ldr	r3, [r3, #8]
 80030b2:	f003 030c 	and.w	r3, r3, #12
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d00b      	beq.n	80030d2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030ba:	4b47      	ldr	r3, [pc, #284]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 80030bc:	689b      	ldr	r3, [r3, #8]
 80030be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80030c2:	2b08      	cmp	r3, #8
 80030c4:	d11c      	bne.n	8003100 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030c6:	4b44      	ldr	r3, [pc, #272]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 80030c8:	685b      	ldr	r3, [r3, #4]
 80030ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d116      	bne.n	8003100 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030d2:	4b41      	ldr	r3, [pc, #260]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f003 0302 	and.w	r3, r3, #2
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d005      	beq.n	80030ea <HAL_RCC_OscConfig+0x152>
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	68db      	ldr	r3, [r3, #12]
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d001      	beq.n	80030ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80030e6:	2301      	movs	r3, #1
 80030e8:	e1c7      	b.n	800347a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030ea:	4b3b      	ldr	r3, [pc, #236]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	691b      	ldr	r3, [r3, #16]
 80030f6:	00db      	lsls	r3, r3, #3
 80030f8:	4937      	ldr	r1, [pc, #220]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 80030fa:	4313      	orrs	r3, r2
 80030fc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030fe:	e03a      	b.n	8003176 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	68db      	ldr	r3, [r3, #12]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d020      	beq.n	800314a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003108:	4b34      	ldr	r3, [pc, #208]	; (80031dc <HAL_RCC_OscConfig+0x244>)
 800310a:	2201      	movs	r2, #1
 800310c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800310e:	f7ff fc63 	bl	80029d8 <HAL_GetTick>
 8003112:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003114:	e008      	b.n	8003128 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003116:	f7ff fc5f 	bl	80029d8 <HAL_GetTick>
 800311a:	4602      	mov	r2, r0
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	1ad3      	subs	r3, r2, r3
 8003120:	2b02      	cmp	r3, #2
 8003122:	d901      	bls.n	8003128 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003124:	2303      	movs	r3, #3
 8003126:	e1a8      	b.n	800347a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003128:	4b2b      	ldr	r3, [pc, #172]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f003 0302 	and.w	r3, r3, #2
 8003130:	2b00      	cmp	r3, #0
 8003132:	d0f0      	beq.n	8003116 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003134:	4b28      	ldr	r3, [pc, #160]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	691b      	ldr	r3, [r3, #16]
 8003140:	00db      	lsls	r3, r3, #3
 8003142:	4925      	ldr	r1, [pc, #148]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 8003144:	4313      	orrs	r3, r2
 8003146:	600b      	str	r3, [r1, #0]
 8003148:	e015      	b.n	8003176 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800314a:	4b24      	ldr	r3, [pc, #144]	; (80031dc <HAL_RCC_OscConfig+0x244>)
 800314c:	2200      	movs	r2, #0
 800314e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003150:	f7ff fc42 	bl	80029d8 <HAL_GetTick>
 8003154:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003156:	e008      	b.n	800316a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003158:	f7ff fc3e 	bl	80029d8 <HAL_GetTick>
 800315c:	4602      	mov	r2, r0
 800315e:	693b      	ldr	r3, [r7, #16]
 8003160:	1ad3      	subs	r3, r2, r3
 8003162:	2b02      	cmp	r3, #2
 8003164:	d901      	bls.n	800316a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003166:	2303      	movs	r3, #3
 8003168:	e187      	b.n	800347a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800316a:	4b1b      	ldr	r3, [pc, #108]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	f003 0302 	and.w	r3, r3, #2
 8003172:	2b00      	cmp	r3, #0
 8003174:	d1f0      	bne.n	8003158 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 0308 	and.w	r3, r3, #8
 800317e:	2b00      	cmp	r3, #0
 8003180:	d036      	beq.n	80031f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	695b      	ldr	r3, [r3, #20]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d016      	beq.n	80031b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800318a:	4b15      	ldr	r3, [pc, #84]	; (80031e0 <HAL_RCC_OscConfig+0x248>)
 800318c:	2201      	movs	r2, #1
 800318e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003190:	f7ff fc22 	bl	80029d8 <HAL_GetTick>
 8003194:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003196:	e008      	b.n	80031aa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003198:	f7ff fc1e 	bl	80029d8 <HAL_GetTick>
 800319c:	4602      	mov	r2, r0
 800319e:	693b      	ldr	r3, [r7, #16]
 80031a0:	1ad3      	subs	r3, r2, r3
 80031a2:	2b02      	cmp	r3, #2
 80031a4:	d901      	bls.n	80031aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80031a6:	2303      	movs	r3, #3
 80031a8:	e167      	b.n	800347a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031aa:	4b0b      	ldr	r3, [pc, #44]	; (80031d8 <HAL_RCC_OscConfig+0x240>)
 80031ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031ae:	f003 0302 	and.w	r3, r3, #2
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d0f0      	beq.n	8003198 <HAL_RCC_OscConfig+0x200>
 80031b6:	e01b      	b.n	80031f0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031b8:	4b09      	ldr	r3, [pc, #36]	; (80031e0 <HAL_RCC_OscConfig+0x248>)
 80031ba:	2200      	movs	r2, #0
 80031bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031be:	f7ff fc0b 	bl	80029d8 <HAL_GetTick>
 80031c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031c4:	e00e      	b.n	80031e4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031c6:	f7ff fc07 	bl	80029d8 <HAL_GetTick>
 80031ca:	4602      	mov	r2, r0
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	2b02      	cmp	r3, #2
 80031d2:	d907      	bls.n	80031e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80031d4:	2303      	movs	r3, #3
 80031d6:	e150      	b.n	800347a <HAL_RCC_OscConfig+0x4e2>
 80031d8:	40023800 	.word	0x40023800
 80031dc:	42470000 	.word	0x42470000
 80031e0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031e4:	4b88      	ldr	r3, [pc, #544]	; (8003408 <HAL_RCC_OscConfig+0x470>)
 80031e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031e8:	f003 0302 	and.w	r3, r3, #2
 80031ec:	2b00      	cmp	r3, #0
 80031ee:	d1ea      	bne.n	80031c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f003 0304 	and.w	r3, r3, #4
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	f000 8097 	beq.w	800332c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80031fe:	2300      	movs	r3, #0
 8003200:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003202:	4b81      	ldr	r3, [pc, #516]	; (8003408 <HAL_RCC_OscConfig+0x470>)
 8003204:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003206:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800320a:	2b00      	cmp	r3, #0
 800320c:	d10f      	bne.n	800322e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800320e:	2300      	movs	r3, #0
 8003210:	60bb      	str	r3, [r7, #8]
 8003212:	4b7d      	ldr	r3, [pc, #500]	; (8003408 <HAL_RCC_OscConfig+0x470>)
 8003214:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003216:	4a7c      	ldr	r2, [pc, #496]	; (8003408 <HAL_RCC_OscConfig+0x470>)
 8003218:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800321c:	6413      	str	r3, [r2, #64]	; 0x40
 800321e:	4b7a      	ldr	r3, [pc, #488]	; (8003408 <HAL_RCC_OscConfig+0x470>)
 8003220:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003222:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003226:	60bb      	str	r3, [r7, #8]
 8003228:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800322a:	2301      	movs	r3, #1
 800322c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800322e:	4b77      	ldr	r3, [pc, #476]	; (800340c <HAL_RCC_OscConfig+0x474>)
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003236:	2b00      	cmp	r3, #0
 8003238:	d118      	bne.n	800326c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800323a:	4b74      	ldr	r3, [pc, #464]	; (800340c <HAL_RCC_OscConfig+0x474>)
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	4a73      	ldr	r2, [pc, #460]	; (800340c <HAL_RCC_OscConfig+0x474>)
 8003240:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003244:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003246:	f7ff fbc7 	bl	80029d8 <HAL_GetTick>
 800324a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800324c:	e008      	b.n	8003260 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800324e:	f7ff fbc3 	bl	80029d8 <HAL_GetTick>
 8003252:	4602      	mov	r2, r0
 8003254:	693b      	ldr	r3, [r7, #16]
 8003256:	1ad3      	subs	r3, r2, r3
 8003258:	2b02      	cmp	r3, #2
 800325a:	d901      	bls.n	8003260 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800325c:	2303      	movs	r3, #3
 800325e:	e10c      	b.n	800347a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003260:	4b6a      	ldr	r3, [pc, #424]	; (800340c <HAL_RCC_OscConfig+0x474>)
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003268:	2b00      	cmp	r3, #0
 800326a:	d0f0      	beq.n	800324e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	2b01      	cmp	r3, #1
 8003272:	d106      	bne.n	8003282 <HAL_RCC_OscConfig+0x2ea>
 8003274:	4b64      	ldr	r3, [pc, #400]	; (8003408 <HAL_RCC_OscConfig+0x470>)
 8003276:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003278:	4a63      	ldr	r2, [pc, #396]	; (8003408 <HAL_RCC_OscConfig+0x470>)
 800327a:	f043 0301 	orr.w	r3, r3, #1
 800327e:	6713      	str	r3, [r2, #112]	; 0x70
 8003280:	e01c      	b.n	80032bc <HAL_RCC_OscConfig+0x324>
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	689b      	ldr	r3, [r3, #8]
 8003286:	2b05      	cmp	r3, #5
 8003288:	d10c      	bne.n	80032a4 <HAL_RCC_OscConfig+0x30c>
 800328a:	4b5f      	ldr	r3, [pc, #380]	; (8003408 <HAL_RCC_OscConfig+0x470>)
 800328c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800328e:	4a5e      	ldr	r2, [pc, #376]	; (8003408 <HAL_RCC_OscConfig+0x470>)
 8003290:	f043 0304 	orr.w	r3, r3, #4
 8003294:	6713      	str	r3, [r2, #112]	; 0x70
 8003296:	4b5c      	ldr	r3, [pc, #368]	; (8003408 <HAL_RCC_OscConfig+0x470>)
 8003298:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800329a:	4a5b      	ldr	r2, [pc, #364]	; (8003408 <HAL_RCC_OscConfig+0x470>)
 800329c:	f043 0301 	orr.w	r3, r3, #1
 80032a0:	6713      	str	r3, [r2, #112]	; 0x70
 80032a2:	e00b      	b.n	80032bc <HAL_RCC_OscConfig+0x324>
 80032a4:	4b58      	ldr	r3, [pc, #352]	; (8003408 <HAL_RCC_OscConfig+0x470>)
 80032a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032a8:	4a57      	ldr	r2, [pc, #348]	; (8003408 <HAL_RCC_OscConfig+0x470>)
 80032aa:	f023 0301 	bic.w	r3, r3, #1
 80032ae:	6713      	str	r3, [r2, #112]	; 0x70
 80032b0:	4b55      	ldr	r3, [pc, #340]	; (8003408 <HAL_RCC_OscConfig+0x470>)
 80032b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032b4:	4a54      	ldr	r2, [pc, #336]	; (8003408 <HAL_RCC_OscConfig+0x470>)
 80032b6:	f023 0304 	bic.w	r3, r3, #4
 80032ba:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	689b      	ldr	r3, [r3, #8]
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d015      	beq.n	80032f0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032c4:	f7ff fb88 	bl	80029d8 <HAL_GetTick>
 80032c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032ca:	e00a      	b.n	80032e2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032cc:	f7ff fb84 	bl	80029d8 <HAL_GetTick>
 80032d0:	4602      	mov	r2, r0
 80032d2:	693b      	ldr	r3, [r7, #16]
 80032d4:	1ad3      	subs	r3, r2, r3
 80032d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80032da:	4293      	cmp	r3, r2
 80032dc:	d901      	bls.n	80032e2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80032de:	2303      	movs	r3, #3
 80032e0:	e0cb      	b.n	800347a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032e2:	4b49      	ldr	r3, [pc, #292]	; (8003408 <HAL_RCC_OscConfig+0x470>)
 80032e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032e6:	f003 0302 	and.w	r3, r3, #2
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d0ee      	beq.n	80032cc <HAL_RCC_OscConfig+0x334>
 80032ee:	e014      	b.n	800331a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032f0:	f7ff fb72 	bl	80029d8 <HAL_GetTick>
 80032f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032f6:	e00a      	b.n	800330e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032f8:	f7ff fb6e 	bl	80029d8 <HAL_GetTick>
 80032fc:	4602      	mov	r2, r0
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	f241 3288 	movw	r2, #5000	; 0x1388
 8003306:	4293      	cmp	r3, r2
 8003308:	d901      	bls.n	800330e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800330a:	2303      	movs	r3, #3
 800330c:	e0b5      	b.n	800347a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800330e:	4b3e      	ldr	r3, [pc, #248]	; (8003408 <HAL_RCC_OscConfig+0x470>)
 8003310:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003312:	f003 0302 	and.w	r3, r3, #2
 8003316:	2b00      	cmp	r3, #0
 8003318:	d1ee      	bne.n	80032f8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800331a:	7dfb      	ldrb	r3, [r7, #23]
 800331c:	2b01      	cmp	r3, #1
 800331e:	d105      	bne.n	800332c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003320:	4b39      	ldr	r3, [pc, #228]	; (8003408 <HAL_RCC_OscConfig+0x470>)
 8003322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003324:	4a38      	ldr	r2, [pc, #224]	; (8003408 <HAL_RCC_OscConfig+0x470>)
 8003326:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800332a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	699b      	ldr	r3, [r3, #24]
 8003330:	2b00      	cmp	r3, #0
 8003332:	f000 80a1 	beq.w	8003478 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003336:	4b34      	ldr	r3, [pc, #208]	; (8003408 <HAL_RCC_OscConfig+0x470>)
 8003338:	689b      	ldr	r3, [r3, #8]
 800333a:	f003 030c 	and.w	r3, r3, #12
 800333e:	2b08      	cmp	r3, #8
 8003340:	d05c      	beq.n	80033fc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	699b      	ldr	r3, [r3, #24]
 8003346:	2b02      	cmp	r3, #2
 8003348:	d141      	bne.n	80033ce <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800334a:	4b31      	ldr	r3, [pc, #196]	; (8003410 <HAL_RCC_OscConfig+0x478>)
 800334c:	2200      	movs	r2, #0
 800334e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003350:	f7ff fb42 	bl	80029d8 <HAL_GetTick>
 8003354:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003356:	e008      	b.n	800336a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003358:	f7ff fb3e 	bl	80029d8 <HAL_GetTick>
 800335c:	4602      	mov	r2, r0
 800335e:	693b      	ldr	r3, [r7, #16]
 8003360:	1ad3      	subs	r3, r2, r3
 8003362:	2b02      	cmp	r3, #2
 8003364:	d901      	bls.n	800336a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003366:	2303      	movs	r3, #3
 8003368:	e087      	b.n	800347a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800336a:	4b27      	ldr	r3, [pc, #156]	; (8003408 <HAL_RCC_OscConfig+0x470>)
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003372:	2b00      	cmp	r3, #0
 8003374:	d1f0      	bne.n	8003358 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	69da      	ldr	r2, [r3, #28]
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6a1b      	ldr	r3, [r3, #32]
 800337e:	431a      	orrs	r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003384:	019b      	lsls	r3, r3, #6
 8003386:	431a      	orrs	r2, r3
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800338c:	085b      	lsrs	r3, r3, #1
 800338e:	3b01      	subs	r3, #1
 8003390:	041b      	lsls	r3, r3, #16
 8003392:	431a      	orrs	r2, r3
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003398:	061b      	lsls	r3, r3, #24
 800339a:	491b      	ldr	r1, [pc, #108]	; (8003408 <HAL_RCC_OscConfig+0x470>)
 800339c:	4313      	orrs	r3, r2
 800339e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033a0:	4b1b      	ldr	r3, [pc, #108]	; (8003410 <HAL_RCC_OscConfig+0x478>)
 80033a2:	2201      	movs	r2, #1
 80033a4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033a6:	f7ff fb17 	bl	80029d8 <HAL_GetTick>
 80033aa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033ac:	e008      	b.n	80033c0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033ae:	f7ff fb13 	bl	80029d8 <HAL_GetTick>
 80033b2:	4602      	mov	r2, r0
 80033b4:	693b      	ldr	r3, [r7, #16]
 80033b6:	1ad3      	subs	r3, r2, r3
 80033b8:	2b02      	cmp	r3, #2
 80033ba:	d901      	bls.n	80033c0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80033bc:	2303      	movs	r3, #3
 80033be:	e05c      	b.n	800347a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033c0:	4b11      	ldr	r3, [pc, #68]	; (8003408 <HAL_RCC_OscConfig+0x470>)
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d0f0      	beq.n	80033ae <HAL_RCC_OscConfig+0x416>
 80033cc:	e054      	b.n	8003478 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033ce:	4b10      	ldr	r3, [pc, #64]	; (8003410 <HAL_RCC_OscConfig+0x478>)
 80033d0:	2200      	movs	r2, #0
 80033d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033d4:	f7ff fb00 	bl	80029d8 <HAL_GetTick>
 80033d8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033da:	e008      	b.n	80033ee <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033dc:	f7ff fafc 	bl	80029d8 <HAL_GetTick>
 80033e0:	4602      	mov	r2, r0
 80033e2:	693b      	ldr	r3, [r7, #16]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	2b02      	cmp	r3, #2
 80033e8:	d901      	bls.n	80033ee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80033ea:	2303      	movs	r3, #3
 80033ec:	e045      	b.n	800347a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033ee:	4b06      	ldr	r3, [pc, #24]	; (8003408 <HAL_RCC_OscConfig+0x470>)
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d1f0      	bne.n	80033dc <HAL_RCC_OscConfig+0x444>
 80033fa:	e03d      	b.n	8003478 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033fc:	687b      	ldr	r3, [r7, #4]
 80033fe:	699b      	ldr	r3, [r3, #24]
 8003400:	2b01      	cmp	r3, #1
 8003402:	d107      	bne.n	8003414 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003404:	2301      	movs	r3, #1
 8003406:	e038      	b.n	800347a <HAL_RCC_OscConfig+0x4e2>
 8003408:	40023800 	.word	0x40023800
 800340c:	40007000 	.word	0x40007000
 8003410:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003414:	4b1b      	ldr	r3, [pc, #108]	; (8003484 <HAL_RCC_OscConfig+0x4ec>)
 8003416:	685b      	ldr	r3, [r3, #4]
 8003418:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	699b      	ldr	r3, [r3, #24]
 800341e:	2b01      	cmp	r3, #1
 8003420:	d028      	beq.n	8003474 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800342c:	429a      	cmp	r2, r3
 800342e:	d121      	bne.n	8003474 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003430:	68fb      	ldr	r3, [r7, #12]
 8003432:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800343a:	429a      	cmp	r2, r3
 800343c:	d11a      	bne.n	8003474 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800343e:	68fa      	ldr	r2, [r7, #12]
 8003440:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003444:	4013      	ands	r3, r2
 8003446:	687a      	ldr	r2, [r7, #4]
 8003448:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800344a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800344c:	4293      	cmp	r3, r2
 800344e:	d111      	bne.n	8003474 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800345a:	085b      	lsrs	r3, r3, #1
 800345c:	3b01      	subs	r3, #1
 800345e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003460:	429a      	cmp	r2, r3
 8003462:	d107      	bne.n	8003474 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800346e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003470:	429a      	cmp	r2, r3
 8003472:	d001      	beq.n	8003478 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	e000      	b.n	800347a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003478:	2300      	movs	r3, #0
}
 800347a:	4618      	mov	r0, r3
 800347c:	3718      	adds	r7, #24
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	40023800 	.word	0x40023800

08003488 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b084      	sub	sp, #16
 800348c:	af00      	add	r7, sp, #0
 800348e:	6078      	str	r0, [r7, #4]
 8003490:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	2b00      	cmp	r3, #0
 8003496:	d101      	bne.n	800349c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003498:	2301      	movs	r3, #1
 800349a:	e0cc      	b.n	8003636 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800349c:	4b68      	ldr	r3, [pc, #416]	; (8003640 <HAL_RCC_ClockConfig+0x1b8>)
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f003 0307 	and.w	r3, r3, #7
 80034a4:	683a      	ldr	r2, [r7, #0]
 80034a6:	429a      	cmp	r2, r3
 80034a8:	d90c      	bls.n	80034c4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034aa:	4b65      	ldr	r3, [pc, #404]	; (8003640 <HAL_RCC_ClockConfig+0x1b8>)
 80034ac:	683a      	ldr	r2, [r7, #0]
 80034ae:	b2d2      	uxtb	r2, r2
 80034b0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034b2:	4b63      	ldr	r3, [pc, #396]	; (8003640 <HAL_RCC_ClockConfig+0x1b8>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f003 0307 	and.w	r3, r3, #7
 80034ba:	683a      	ldr	r2, [r7, #0]
 80034bc:	429a      	cmp	r2, r3
 80034be:	d001      	beq.n	80034c4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80034c0:	2301      	movs	r3, #1
 80034c2:	e0b8      	b.n	8003636 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	f003 0302 	and.w	r3, r3, #2
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d020      	beq.n	8003512 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	f003 0304 	and.w	r3, r3, #4
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d005      	beq.n	80034e8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80034dc:	4b59      	ldr	r3, [pc, #356]	; (8003644 <HAL_RCC_ClockConfig+0x1bc>)
 80034de:	689b      	ldr	r3, [r3, #8]
 80034e0:	4a58      	ldr	r2, [pc, #352]	; (8003644 <HAL_RCC_ClockConfig+0x1bc>)
 80034e2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80034e6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 0308 	and.w	r3, r3, #8
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d005      	beq.n	8003500 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034f4:	4b53      	ldr	r3, [pc, #332]	; (8003644 <HAL_RCC_ClockConfig+0x1bc>)
 80034f6:	689b      	ldr	r3, [r3, #8]
 80034f8:	4a52      	ldr	r2, [pc, #328]	; (8003644 <HAL_RCC_ClockConfig+0x1bc>)
 80034fa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80034fe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003500:	4b50      	ldr	r3, [pc, #320]	; (8003644 <HAL_RCC_ClockConfig+0x1bc>)
 8003502:	689b      	ldr	r3, [r3, #8]
 8003504:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	494d      	ldr	r1, [pc, #308]	; (8003644 <HAL_RCC_ClockConfig+0x1bc>)
 800350e:	4313      	orrs	r3, r2
 8003510:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f003 0301 	and.w	r3, r3, #1
 800351a:	2b00      	cmp	r3, #0
 800351c:	d044      	beq.n	80035a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	685b      	ldr	r3, [r3, #4]
 8003522:	2b01      	cmp	r3, #1
 8003524:	d107      	bne.n	8003536 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003526:	4b47      	ldr	r3, [pc, #284]	; (8003644 <HAL_RCC_ClockConfig+0x1bc>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d119      	bne.n	8003566 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003532:	2301      	movs	r3, #1
 8003534:	e07f      	b.n	8003636 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	685b      	ldr	r3, [r3, #4]
 800353a:	2b02      	cmp	r3, #2
 800353c:	d003      	beq.n	8003546 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003542:	2b03      	cmp	r3, #3
 8003544:	d107      	bne.n	8003556 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003546:	4b3f      	ldr	r3, [pc, #252]	; (8003644 <HAL_RCC_ClockConfig+0x1bc>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800354e:	2b00      	cmp	r3, #0
 8003550:	d109      	bne.n	8003566 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e06f      	b.n	8003636 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003556:	4b3b      	ldr	r3, [pc, #236]	; (8003644 <HAL_RCC_ClockConfig+0x1bc>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f003 0302 	and.w	r3, r3, #2
 800355e:	2b00      	cmp	r3, #0
 8003560:	d101      	bne.n	8003566 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e067      	b.n	8003636 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003566:	4b37      	ldr	r3, [pc, #220]	; (8003644 <HAL_RCC_ClockConfig+0x1bc>)
 8003568:	689b      	ldr	r3, [r3, #8]
 800356a:	f023 0203 	bic.w	r2, r3, #3
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	4934      	ldr	r1, [pc, #208]	; (8003644 <HAL_RCC_ClockConfig+0x1bc>)
 8003574:	4313      	orrs	r3, r2
 8003576:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003578:	f7ff fa2e 	bl	80029d8 <HAL_GetTick>
 800357c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800357e:	e00a      	b.n	8003596 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003580:	f7ff fa2a 	bl	80029d8 <HAL_GetTick>
 8003584:	4602      	mov	r2, r0
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	1ad3      	subs	r3, r2, r3
 800358a:	f241 3288 	movw	r2, #5000	; 0x1388
 800358e:	4293      	cmp	r3, r2
 8003590:	d901      	bls.n	8003596 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003592:	2303      	movs	r3, #3
 8003594:	e04f      	b.n	8003636 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003596:	4b2b      	ldr	r3, [pc, #172]	; (8003644 <HAL_RCC_ClockConfig+0x1bc>)
 8003598:	689b      	ldr	r3, [r3, #8]
 800359a:	f003 020c 	and.w	r2, r3, #12
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	685b      	ldr	r3, [r3, #4]
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	429a      	cmp	r2, r3
 80035a6:	d1eb      	bne.n	8003580 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80035a8:	4b25      	ldr	r3, [pc, #148]	; (8003640 <HAL_RCC_ClockConfig+0x1b8>)
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	f003 0307 	and.w	r3, r3, #7
 80035b0:	683a      	ldr	r2, [r7, #0]
 80035b2:	429a      	cmp	r2, r3
 80035b4:	d20c      	bcs.n	80035d0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035b6:	4b22      	ldr	r3, [pc, #136]	; (8003640 <HAL_RCC_ClockConfig+0x1b8>)
 80035b8:	683a      	ldr	r2, [r7, #0]
 80035ba:	b2d2      	uxtb	r2, r2
 80035bc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035be:	4b20      	ldr	r3, [pc, #128]	; (8003640 <HAL_RCC_ClockConfig+0x1b8>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f003 0307 	and.w	r3, r3, #7
 80035c6:	683a      	ldr	r2, [r7, #0]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d001      	beq.n	80035d0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e032      	b.n	8003636 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	f003 0304 	and.w	r3, r3, #4
 80035d8:	2b00      	cmp	r3, #0
 80035da:	d008      	beq.n	80035ee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80035dc:	4b19      	ldr	r3, [pc, #100]	; (8003644 <HAL_RCC_ClockConfig+0x1bc>)
 80035de:	689b      	ldr	r3, [r3, #8]
 80035e0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	68db      	ldr	r3, [r3, #12]
 80035e8:	4916      	ldr	r1, [pc, #88]	; (8003644 <HAL_RCC_ClockConfig+0x1bc>)
 80035ea:	4313      	orrs	r3, r2
 80035ec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	f003 0308 	and.w	r3, r3, #8
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d009      	beq.n	800360e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80035fa:	4b12      	ldr	r3, [pc, #72]	; (8003644 <HAL_RCC_ClockConfig+0x1bc>)
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	691b      	ldr	r3, [r3, #16]
 8003606:	00db      	lsls	r3, r3, #3
 8003608:	490e      	ldr	r1, [pc, #56]	; (8003644 <HAL_RCC_ClockConfig+0x1bc>)
 800360a:	4313      	orrs	r3, r2
 800360c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800360e:	f000 f821 	bl	8003654 <HAL_RCC_GetSysClockFreq>
 8003612:	4602      	mov	r2, r0
 8003614:	4b0b      	ldr	r3, [pc, #44]	; (8003644 <HAL_RCC_ClockConfig+0x1bc>)
 8003616:	689b      	ldr	r3, [r3, #8]
 8003618:	091b      	lsrs	r3, r3, #4
 800361a:	f003 030f 	and.w	r3, r3, #15
 800361e:	490a      	ldr	r1, [pc, #40]	; (8003648 <HAL_RCC_ClockConfig+0x1c0>)
 8003620:	5ccb      	ldrb	r3, [r1, r3]
 8003622:	fa22 f303 	lsr.w	r3, r2, r3
 8003626:	4a09      	ldr	r2, [pc, #36]	; (800364c <HAL_RCC_ClockConfig+0x1c4>)
 8003628:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800362a:	4b09      	ldr	r3, [pc, #36]	; (8003650 <HAL_RCC_ClockConfig+0x1c8>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	4618      	mov	r0, r3
 8003630:	f7ff f98e 	bl	8002950 <HAL_InitTick>

  return HAL_OK;
 8003634:	2300      	movs	r3, #0
}
 8003636:	4618      	mov	r0, r3
 8003638:	3710      	adds	r7, #16
 800363a:	46bd      	mov	sp, r7
 800363c:	bd80      	pop	{r7, pc}
 800363e:	bf00      	nop
 8003640:	40023c00 	.word	0x40023c00
 8003644:	40023800 	.word	0x40023800
 8003648:	0800a884 	.word	0x0800a884
 800364c:	200000a0 	.word	0x200000a0
 8003650:	200000a4 	.word	0x200000a4

08003654 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003654:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003658:	b090      	sub	sp, #64	; 0x40
 800365a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800365c:	2300      	movs	r3, #0
 800365e:	637b      	str	r3, [r7, #52]	; 0x34
 8003660:	2300      	movs	r3, #0
 8003662:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003664:	2300      	movs	r3, #0
 8003666:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8003668:	2300      	movs	r3, #0
 800366a:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800366c:	4b59      	ldr	r3, [pc, #356]	; (80037d4 <HAL_RCC_GetSysClockFreq+0x180>)
 800366e:	689b      	ldr	r3, [r3, #8]
 8003670:	f003 030c 	and.w	r3, r3, #12
 8003674:	2b08      	cmp	r3, #8
 8003676:	d00d      	beq.n	8003694 <HAL_RCC_GetSysClockFreq+0x40>
 8003678:	2b08      	cmp	r3, #8
 800367a:	f200 80a1 	bhi.w	80037c0 <HAL_RCC_GetSysClockFreq+0x16c>
 800367e:	2b00      	cmp	r3, #0
 8003680:	d002      	beq.n	8003688 <HAL_RCC_GetSysClockFreq+0x34>
 8003682:	2b04      	cmp	r3, #4
 8003684:	d003      	beq.n	800368e <HAL_RCC_GetSysClockFreq+0x3a>
 8003686:	e09b      	b.n	80037c0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003688:	4b53      	ldr	r3, [pc, #332]	; (80037d8 <HAL_RCC_GetSysClockFreq+0x184>)
 800368a:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 800368c:	e09b      	b.n	80037c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800368e:	4b53      	ldr	r3, [pc, #332]	; (80037dc <HAL_RCC_GetSysClockFreq+0x188>)
 8003690:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8003692:	e098      	b.n	80037c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003694:	4b4f      	ldr	r3, [pc, #316]	; (80037d4 <HAL_RCC_GetSysClockFreq+0x180>)
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800369c:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800369e:	4b4d      	ldr	r3, [pc, #308]	; (80037d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036a6:	2b00      	cmp	r3, #0
 80036a8:	d028      	beq.n	80036fc <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036aa:	4b4a      	ldr	r3, [pc, #296]	; (80037d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80036ac:	685b      	ldr	r3, [r3, #4]
 80036ae:	099b      	lsrs	r3, r3, #6
 80036b0:	2200      	movs	r2, #0
 80036b2:	623b      	str	r3, [r7, #32]
 80036b4:	627a      	str	r2, [r7, #36]	; 0x24
 80036b6:	6a3b      	ldr	r3, [r7, #32]
 80036b8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80036bc:	2100      	movs	r1, #0
 80036be:	4b47      	ldr	r3, [pc, #284]	; (80037dc <HAL_RCC_GetSysClockFreq+0x188>)
 80036c0:	fb03 f201 	mul.w	r2, r3, r1
 80036c4:	2300      	movs	r3, #0
 80036c6:	fb00 f303 	mul.w	r3, r0, r3
 80036ca:	4413      	add	r3, r2
 80036cc:	4a43      	ldr	r2, [pc, #268]	; (80037dc <HAL_RCC_GetSysClockFreq+0x188>)
 80036ce:	fba0 1202 	umull	r1, r2, r0, r2
 80036d2:	62fa      	str	r2, [r7, #44]	; 0x2c
 80036d4:	460a      	mov	r2, r1
 80036d6:	62ba      	str	r2, [r7, #40]	; 0x28
 80036d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80036da:	4413      	add	r3, r2
 80036dc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80036de:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80036e0:	2200      	movs	r2, #0
 80036e2:	61bb      	str	r3, [r7, #24]
 80036e4:	61fa      	str	r2, [r7, #28]
 80036e6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80036ea:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 80036ee:	f7fd fad3 	bl	8000c98 <__aeabi_uldivmod>
 80036f2:	4602      	mov	r2, r0
 80036f4:	460b      	mov	r3, r1
 80036f6:	4613      	mov	r3, r2
 80036f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80036fa:	e053      	b.n	80037a4 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036fc:	4b35      	ldr	r3, [pc, #212]	; (80037d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80036fe:	685b      	ldr	r3, [r3, #4]
 8003700:	099b      	lsrs	r3, r3, #6
 8003702:	2200      	movs	r2, #0
 8003704:	613b      	str	r3, [r7, #16]
 8003706:	617a      	str	r2, [r7, #20]
 8003708:	693b      	ldr	r3, [r7, #16]
 800370a:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 800370e:	f04f 0b00 	mov.w	fp, #0
 8003712:	4652      	mov	r2, sl
 8003714:	465b      	mov	r3, fp
 8003716:	f04f 0000 	mov.w	r0, #0
 800371a:	f04f 0100 	mov.w	r1, #0
 800371e:	0159      	lsls	r1, r3, #5
 8003720:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003724:	0150      	lsls	r0, r2, #5
 8003726:	4602      	mov	r2, r0
 8003728:	460b      	mov	r3, r1
 800372a:	ebb2 080a 	subs.w	r8, r2, sl
 800372e:	eb63 090b 	sbc.w	r9, r3, fp
 8003732:	f04f 0200 	mov.w	r2, #0
 8003736:	f04f 0300 	mov.w	r3, #0
 800373a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 800373e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8003742:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8003746:	ebb2 0408 	subs.w	r4, r2, r8
 800374a:	eb63 0509 	sbc.w	r5, r3, r9
 800374e:	f04f 0200 	mov.w	r2, #0
 8003752:	f04f 0300 	mov.w	r3, #0
 8003756:	00eb      	lsls	r3, r5, #3
 8003758:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800375c:	00e2      	lsls	r2, r4, #3
 800375e:	4614      	mov	r4, r2
 8003760:	461d      	mov	r5, r3
 8003762:	eb14 030a 	adds.w	r3, r4, sl
 8003766:	603b      	str	r3, [r7, #0]
 8003768:	eb45 030b 	adc.w	r3, r5, fp
 800376c:	607b      	str	r3, [r7, #4]
 800376e:	f04f 0200 	mov.w	r2, #0
 8003772:	f04f 0300 	mov.w	r3, #0
 8003776:	e9d7 4500 	ldrd	r4, r5, [r7]
 800377a:	4629      	mov	r1, r5
 800377c:	028b      	lsls	r3, r1, #10
 800377e:	4621      	mov	r1, r4
 8003780:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003784:	4621      	mov	r1, r4
 8003786:	028a      	lsls	r2, r1, #10
 8003788:	4610      	mov	r0, r2
 800378a:	4619      	mov	r1, r3
 800378c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800378e:	2200      	movs	r2, #0
 8003790:	60bb      	str	r3, [r7, #8]
 8003792:	60fa      	str	r2, [r7, #12]
 8003794:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003798:	f7fd fa7e 	bl	8000c98 <__aeabi_uldivmod>
 800379c:	4602      	mov	r2, r0
 800379e:	460b      	mov	r3, r1
 80037a0:	4613      	mov	r3, r2
 80037a2:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80037a4:	4b0b      	ldr	r3, [pc, #44]	; (80037d4 <HAL_RCC_GetSysClockFreq+0x180>)
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	0c1b      	lsrs	r3, r3, #16
 80037aa:	f003 0303 	and.w	r3, r3, #3
 80037ae:	3301      	adds	r3, #1
 80037b0:	005b      	lsls	r3, r3, #1
 80037b2:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 80037b4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80037b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80037b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80037bc:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80037be:	e002      	b.n	80037c6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80037c0:	4b05      	ldr	r3, [pc, #20]	; (80037d8 <HAL_RCC_GetSysClockFreq+0x184>)
 80037c2:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 80037c4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3740      	adds	r7, #64	; 0x40
 80037cc:	46bd      	mov	sp, r7
 80037ce:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80037d2:	bf00      	nop
 80037d4:	40023800 	.word	0x40023800
 80037d8:	00f42400 	.word	0x00f42400
 80037dc:	017d7840 	.word	0x017d7840

080037e0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80037e0:	b480      	push	{r7}
 80037e2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80037e4:	4b03      	ldr	r3, [pc, #12]	; (80037f4 <HAL_RCC_GetHCLKFreq+0x14>)
 80037e6:	681b      	ldr	r3, [r3, #0]
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	46bd      	mov	sp, r7
 80037ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f0:	4770      	bx	lr
 80037f2:	bf00      	nop
 80037f4:	200000a0 	.word	0x200000a0

080037f8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80037fc:	f7ff fff0 	bl	80037e0 <HAL_RCC_GetHCLKFreq>
 8003800:	4602      	mov	r2, r0
 8003802:	4b05      	ldr	r3, [pc, #20]	; (8003818 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003804:	689b      	ldr	r3, [r3, #8]
 8003806:	0a9b      	lsrs	r3, r3, #10
 8003808:	f003 0307 	and.w	r3, r3, #7
 800380c:	4903      	ldr	r1, [pc, #12]	; (800381c <HAL_RCC_GetPCLK1Freq+0x24>)
 800380e:	5ccb      	ldrb	r3, [r1, r3]
 8003810:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003814:	4618      	mov	r0, r3
 8003816:	bd80      	pop	{r7, pc}
 8003818:	40023800 	.word	0x40023800
 800381c:	0800a894 	.word	0x0800a894

08003820 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8003824:	f7ff ffdc 	bl	80037e0 <HAL_RCC_GetHCLKFreq>
 8003828:	4602      	mov	r2, r0
 800382a:	4b05      	ldr	r3, [pc, #20]	; (8003840 <HAL_RCC_GetPCLK2Freq+0x20>)
 800382c:	689b      	ldr	r3, [r3, #8]
 800382e:	0b5b      	lsrs	r3, r3, #13
 8003830:	f003 0307 	and.w	r3, r3, #7
 8003834:	4903      	ldr	r1, [pc, #12]	; (8003844 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003836:	5ccb      	ldrb	r3, [r1, r3]
 8003838:	fa22 f303 	lsr.w	r3, r2, r3
}
 800383c:	4618      	mov	r0, r3
 800383e:	bd80      	pop	{r7, pc}
 8003840:	40023800 	.word	0x40023800
 8003844:	0800a894 	.word	0x0800a894

08003848 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b082      	sub	sp, #8
 800384c:	af00      	add	r7, sp, #0
 800384e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d101      	bne.n	800385a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003856:	2301      	movs	r3, #1
 8003858:	e041      	b.n	80038de <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003860:	b2db      	uxtb	r3, r3
 8003862:	2b00      	cmp	r3, #0
 8003864:	d106      	bne.n	8003874 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	2200      	movs	r2, #0
 800386a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800386e:	6878      	ldr	r0, [r7, #4]
 8003870:	f7fe fe56 	bl	8002520 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2202      	movs	r2, #2
 8003878:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	3304      	adds	r3, #4
 8003884:	4619      	mov	r1, r3
 8003886:	4610      	mov	r0, r2
 8003888:	f000 fd54 	bl	8004334 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2201      	movs	r2, #1
 8003890:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	2201      	movs	r2, #1
 8003898:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	2201      	movs	r2, #1
 80038a0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2201      	movs	r2, #1
 80038a8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2201      	movs	r2, #1
 80038b0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2201      	movs	r2, #1
 80038b8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	2201      	movs	r2, #1
 80038c0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	2201      	movs	r2, #1
 80038c8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2201      	movs	r2, #1
 80038d0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	2201      	movs	r2, #1
 80038d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80038dc:	2300      	movs	r3, #0
}
 80038de:	4618      	mov	r0, r3
 80038e0:	3708      	adds	r7, #8
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}
	...

080038e8 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80038e8:	b480      	push	{r7}
 80038ea:	b085      	sub	sp, #20
 80038ec:	af00      	add	r7, sp, #0
 80038ee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80038f6:	b2db      	uxtb	r3, r3
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d001      	beq.n	8003900 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e03c      	b.n	800397a <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	2202      	movs	r2, #2
 8003904:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	4a1e      	ldr	r2, [pc, #120]	; (8003988 <HAL_TIM_Base_Start+0xa0>)
 800390e:	4293      	cmp	r3, r2
 8003910:	d018      	beq.n	8003944 <HAL_TIM_Base_Start+0x5c>
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800391a:	d013      	beq.n	8003944 <HAL_TIM_Base_Start+0x5c>
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	681b      	ldr	r3, [r3, #0]
 8003920:	4a1a      	ldr	r2, [pc, #104]	; (800398c <HAL_TIM_Base_Start+0xa4>)
 8003922:	4293      	cmp	r3, r2
 8003924:	d00e      	beq.n	8003944 <HAL_TIM_Base_Start+0x5c>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	4a19      	ldr	r2, [pc, #100]	; (8003990 <HAL_TIM_Base_Start+0xa8>)
 800392c:	4293      	cmp	r3, r2
 800392e:	d009      	beq.n	8003944 <HAL_TIM_Base_Start+0x5c>
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4a17      	ldr	r2, [pc, #92]	; (8003994 <HAL_TIM_Base_Start+0xac>)
 8003936:	4293      	cmp	r3, r2
 8003938:	d004      	beq.n	8003944 <HAL_TIM_Base_Start+0x5c>
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a16      	ldr	r2, [pc, #88]	; (8003998 <HAL_TIM_Base_Start+0xb0>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d111      	bne.n	8003968 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	689b      	ldr	r3, [r3, #8]
 800394a:	f003 0307 	and.w	r3, r3, #7
 800394e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	2b06      	cmp	r3, #6
 8003954:	d010      	beq.n	8003978 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f042 0201 	orr.w	r2, r2, #1
 8003964:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003966:	e007      	b.n	8003978 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f042 0201 	orr.w	r2, r2, #1
 8003976:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003978:	2300      	movs	r3, #0
}
 800397a:	4618      	mov	r0, r3
 800397c:	3714      	adds	r7, #20
 800397e:	46bd      	mov	sp, r7
 8003980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003984:	4770      	bx	lr
 8003986:	bf00      	nop
 8003988:	40010000 	.word	0x40010000
 800398c:	40000400 	.word	0x40000400
 8003990:	40000800 	.word	0x40000800
 8003994:	40000c00 	.word	0x40000c00
 8003998:	40014000 	.word	0x40014000

0800399c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800399c:	b480      	push	{r7}
 800399e:	b085      	sub	sp, #20
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039aa:	b2db      	uxtb	r3, r3
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d001      	beq.n	80039b4 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80039b0:	2301      	movs	r3, #1
 80039b2:	e044      	b.n	8003a3e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2202      	movs	r2, #2
 80039b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	68da      	ldr	r2, [r3, #12]
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	f042 0201 	orr.w	r2, r2, #1
 80039ca:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a1e      	ldr	r2, [pc, #120]	; (8003a4c <HAL_TIM_Base_Start_IT+0xb0>)
 80039d2:	4293      	cmp	r3, r2
 80039d4:	d018      	beq.n	8003a08 <HAL_TIM_Base_Start_IT+0x6c>
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	681b      	ldr	r3, [r3, #0]
 80039da:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039de:	d013      	beq.n	8003a08 <HAL_TIM_Base_Start_IT+0x6c>
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	4a1a      	ldr	r2, [pc, #104]	; (8003a50 <HAL_TIM_Base_Start_IT+0xb4>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d00e      	beq.n	8003a08 <HAL_TIM_Base_Start_IT+0x6c>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a19      	ldr	r2, [pc, #100]	; (8003a54 <HAL_TIM_Base_Start_IT+0xb8>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d009      	beq.n	8003a08 <HAL_TIM_Base_Start_IT+0x6c>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a17      	ldr	r2, [pc, #92]	; (8003a58 <HAL_TIM_Base_Start_IT+0xbc>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d004      	beq.n	8003a08 <HAL_TIM_Base_Start_IT+0x6c>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a16      	ldr	r2, [pc, #88]	; (8003a5c <HAL_TIM_Base_Start_IT+0xc0>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d111      	bne.n	8003a2c <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	689b      	ldr	r3, [r3, #8]
 8003a0e:	f003 0307 	and.w	r3, r3, #7
 8003a12:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	2b06      	cmp	r3, #6
 8003a18:	d010      	beq.n	8003a3c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	681a      	ldr	r2, [r3, #0]
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	f042 0201 	orr.w	r2, r2, #1
 8003a28:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a2a:	e007      	b.n	8003a3c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681a      	ldr	r2, [r3, #0]
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f042 0201 	orr.w	r2, r2, #1
 8003a3a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a3c:	2300      	movs	r3, #0
}
 8003a3e:	4618      	mov	r0, r3
 8003a40:	3714      	adds	r7, #20
 8003a42:	46bd      	mov	sp, r7
 8003a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a48:	4770      	bx	lr
 8003a4a:	bf00      	nop
 8003a4c:	40010000 	.word	0x40010000
 8003a50:	40000400 	.word	0x40000400
 8003a54:	40000800 	.word	0x40000800
 8003a58:	40000c00 	.word	0x40000c00
 8003a5c:	40014000 	.word	0x40014000

08003a60 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b082      	sub	sp, #8
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d101      	bne.n	8003a72 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e041      	b.n	8003af6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d106      	bne.n	8003a8c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2200      	movs	r2, #0
 8003a82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003a86:	6878      	ldr	r0, [r7, #4]
 8003a88:	f000 f839 	bl	8003afe <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2202      	movs	r2, #2
 8003a90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681a      	ldr	r2, [r3, #0]
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	3304      	adds	r3, #4
 8003a9c:	4619      	mov	r1, r3
 8003a9e:	4610      	mov	r0, r2
 8003aa0:	f000 fc48 	bl	8004334 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2201      	movs	r2, #1
 8003ab0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2201      	movs	r2, #1
 8003ab8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2201      	movs	r2, #1
 8003ac0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	2201      	movs	r2, #1
 8003ac8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	2201      	movs	r2, #1
 8003ad0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	2201      	movs	r2, #1
 8003ad8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2201      	movs	r2, #1
 8003ae0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	2201      	movs	r2, #1
 8003ae8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	2201      	movs	r2, #1
 8003af0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003af4:	2300      	movs	r3, #0
}
 8003af6:	4618      	mov	r0, r3
 8003af8:	3708      	adds	r7, #8
 8003afa:	46bd      	mov	sp, r7
 8003afc:	bd80      	pop	{r7, pc}

08003afe <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003afe:	b480      	push	{r7}
 8003b00:	b083      	sub	sp, #12
 8003b02:	af00      	add	r7, sp, #0
 8003b04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003b06:	bf00      	nop
 8003b08:	370c      	adds	r7, #12
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b10:	4770      	bx	lr
	...

08003b14 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003b14:	b580      	push	{r7, lr}
 8003b16:	b084      	sub	sp, #16
 8003b18:	af00      	add	r7, sp, #0
 8003b1a:	6078      	str	r0, [r7, #4]
 8003b1c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d109      	bne.n	8003b38 <HAL_TIM_PWM_Start+0x24>
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003b2a:	b2db      	uxtb	r3, r3
 8003b2c:	2b01      	cmp	r3, #1
 8003b2e:	bf14      	ite	ne
 8003b30:	2301      	movne	r3, #1
 8003b32:	2300      	moveq	r3, #0
 8003b34:	b2db      	uxtb	r3, r3
 8003b36:	e022      	b.n	8003b7e <HAL_TIM_PWM_Start+0x6a>
 8003b38:	683b      	ldr	r3, [r7, #0]
 8003b3a:	2b04      	cmp	r3, #4
 8003b3c:	d109      	bne.n	8003b52 <HAL_TIM_PWM_Start+0x3e>
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003b44:	b2db      	uxtb	r3, r3
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	bf14      	ite	ne
 8003b4a:	2301      	movne	r3, #1
 8003b4c:	2300      	moveq	r3, #0
 8003b4e:	b2db      	uxtb	r3, r3
 8003b50:	e015      	b.n	8003b7e <HAL_TIM_PWM_Start+0x6a>
 8003b52:	683b      	ldr	r3, [r7, #0]
 8003b54:	2b08      	cmp	r3, #8
 8003b56:	d109      	bne.n	8003b6c <HAL_TIM_PWM_Start+0x58>
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003b5e:	b2db      	uxtb	r3, r3
 8003b60:	2b01      	cmp	r3, #1
 8003b62:	bf14      	ite	ne
 8003b64:	2301      	movne	r3, #1
 8003b66:	2300      	moveq	r3, #0
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	e008      	b.n	8003b7e <HAL_TIM_PWM_Start+0x6a>
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003b72:	b2db      	uxtb	r3, r3
 8003b74:	2b01      	cmp	r3, #1
 8003b76:	bf14      	ite	ne
 8003b78:	2301      	movne	r3, #1
 8003b7a:	2300      	moveq	r3, #0
 8003b7c:	b2db      	uxtb	r3, r3
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d001      	beq.n	8003b86 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003b82:	2301      	movs	r3, #1
 8003b84:	e068      	b.n	8003c58 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003b86:	683b      	ldr	r3, [r7, #0]
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d104      	bne.n	8003b96 <HAL_TIM_PWM_Start+0x82>
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	2202      	movs	r2, #2
 8003b90:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b94:	e013      	b.n	8003bbe <HAL_TIM_PWM_Start+0xaa>
 8003b96:	683b      	ldr	r3, [r7, #0]
 8003b98:	2b04      	cmp	r3, #4
 8003b9a:	d104      	bne.n	8003ba6 <HAL_TIM_PWM_Start+0x92>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	2202      	movs	r2, #2
 8003ba0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ba4:	e00b      	b.n	8003bbe <HAL_TIM_PWM_Start+0xaa>
 8003ba6:	683b      	ldr	r3, [r7, #0]
 8003ba8:	2b08      	cmp	r3, #8
 8003baa:	d104      	bne.n	8003bb6 <HAL_TIM_PWM_Start+0xa2>
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	2202      	movs	r2, #2
 8003bb0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003bb4:	e003      	b.n	8003bbe <HAL_TIM_PWM_Start+0xaa>
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2202      	movs	r2, #2
 8003bba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	2201      	movs	r2, #1
 8003bc4:	6839      	ldr	r1, [r7, #0]
 8003bc6:	4618      	mov	r0, r3
 8003bc8:	f000 fe5a 	bl	8004880 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	4a23      	ldr	r2, [pc, #140]	; (8003c60 <HAL_TIM_PWM_Start+0x14c>)
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	d107      	bne.n	8003be6 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003be4:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4a1d      	ldr	r2, [pc, #116]	; (8003c60 <HAL_TIM_PWM_Start+0x14c>)
 8003bec:	4293      	cmp	r3, r2
 8003bee:	d018      	beq.n	8003c22 <HAL_TIM_PWM_Start+0x10e>
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003bf8:	d013      	beq.n	8003c22 <HAL_TIM_PWM_Start+0x10e>
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	681b      	ldr	r3, [r3, #0]
 8003bfe:	4a19      	ldr	r2, [pc, #100]	; (8003c64 <HAL_TIM_PWM_Start+0x150>)
 8003c00:	4293      	cmp	r3, r2
 8003c02:	d00e      	beq.n	8003c22 <HAL_TIM_PWM_Start+0x10e>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	4a17      	ldr	r2, [pc, #92]	; (8003c68 <HAL_TIM_PWM_Start+0x154>)
 8003c0a:	4293      	cmp	r3, r2
 8003c0c:	d009      	beq.n	8003c22 <HAL_TIM_PWM_Start+0x10e>
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	4a16      	ldr	r2, [pc, #88]	; (8003c6c <HAL_TIM_PWM_Start+0x158>)
 8003c14:	4293      	cmp	r3, r2
 8003c16:	d004      	beq.n	8003c22 <HAL_TIM_PWM_Start+0x10e>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a14      	ldr	r2, [pc, #80]	; (8003c70 <HAL_TIM_PWM_Start+0x15c>)
 8003c1e:	4293      	cmp	r3, r2
 8003c20:	d111      	bne.n	8003c46 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	689b      	ldr	r3, [r3, #8]
 8003c28:	f003 0307 	and.w	r3, r3, #7
 8003c2c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	2b06      	cmp	r3, #6
 8003c32:	d010      	beq.n	8003c56 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	681a      	ldr	r2, [r3, #0]
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	f042 0201 	orr.w	r2, r2, #1
 8003c42:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003c44:	e007      	b.n	8003c56 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	681a      	ldr	r2, [r3, #0]
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	f042 0201 	orr.w	r2, r2, #1
 8003c54:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003c56:	2300      	movs	r3, #0
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3710      	adds	r7, #16
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	40010000 	.word	0x40010000
 8003c64:	40000400 	.word	0x40000400
 8003c68:	40000800 	.word	0x40000800
 8003c6c:	40000c00 	.word	0x40000c00
 8003c70:	40014000 	.word	0x40014000

08003c74 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b086      	sub	sp, #24
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]
 8003c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d101      	bne.n	8003c88 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	e097      	b.n	8003db8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003c8e:	b2db      	uxtb	r3, r3
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d106      	bne.n	8003ca2 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2200      	movs	r2, #0
 8003c98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003c9c:	6878      	ldr	r0, [r7, #4]
 8003c9e:	f7fe fbf7 	bl	8002490 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	2202      	movs	r2, #2
 8003ca6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	689b      	ldr	r3, [r3, #8]
 8003cb0:	687a      	ldr	r2, [r7, #4]
 8003cb2:	6812      	ldr	r2, [r2, #0]
 8003cb4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003cb8:	f023 0307 	bic.w	r3, r3, #7
 8003cbc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681a      	ldr	r2, [r3, #0]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	3304      	adds	r3, #4
 8003cc6:	4619      	mov	r1, r3
 8003cc8:	4610      	mov	r0, r2
 8003cca:	f000 fb33 	bl	8004334 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	699b      	ldr	r3, [r3, #24]
 8003cdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	6a1b      	ldr	r3, [r3, #32]
 8003ce4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003ce6:	683b      	ldr	r3, [r7, #0]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	697a      	ldr	r2, [r7, #20]
 8003cec:	4313      	orrs	r3, r2
 8003cee:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003cf0:	693b      	ldr	r3, [r7, #16]
 8003cf2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003cf6:	f023 0303 	bic.w	r3, r3, #3
 8003cfa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003cfc:	683b      	ldr	r3, [r7, #0]
 8003cfe:	689a      	ldr	r2, [r3, #8]
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	699b      	ldr	r3, [r3, #24]
 8003d04:	021b      	lsls	r3, r3, #8
 8003d06:	4313      	orrs	r3, r2
 8003d08:	693a      	ldr	r2, [r7, #16]
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003d0e:	693b      	ldr	r3, [r7, #16]
 8003d10:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003d14:	f023 030c 	bic.w	r3, r3, #12
 8003d18:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003d20:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003d24:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003d26:	683b      	ldr	r3, [r7, #0]
 8003d28:	68da      	ldr	r2, [r3, #12]
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	69db      	ldr	r3, [r3, #28]
 8003d2e:	021b      	lsls	r3, r3, #8
 8003d30:	4313      	orrs	r3, r2
 8003d32:	693a      	ldr	r2, [r7, #16]
 8003d34:	4313      	orrs	r3, r2
 8003d36:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003d38:	683b      	ldr	r3, [r7, #0]
 8003d3a:	691b      	ldr	r3, [r3, #16]
 8003d3c:	011a      	lsls	r2, r3, #4
 8003d3e:	683b      	ldr	r3, [r7, #0]
 8003d40:	6a1b      	ldr	r3, [r3, #32]
 8003d42:	031b      	lsls	r3, r3, #12
 8003d44:	4313      	orrs	r3, r2
 8003d46:	693a      	ldr	r2, [r7, #16]
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003d52:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003d5a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003d5c:	683b      	ldr	r3, [r7, #0]
 8003d5e:	685a      	ldr	r2, [r3, #4]
 8003d60:	683b      	ldr	r3, [r7, #0]
 8003d62:	695b      	ldr	r3, [r3, #20]
 8003d64:	011b      	lsls	r3, r3, #4
 8003d66:	4313      	orrs	r3, r2
 8003d68:	68fa      	ldr	r2, [r7, #12]
 8003d6a:	4313      	orrs	r3, r2
 8003d6c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	681b      	ldr	r3, [r3, #0]
 8003d72:	697a      	ldr	r2, [r7, #20]
 8003d74:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	693a      	ldr	r2, [r7, #16]
 8003d7c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	68fa      	ldr	r2, [r7, #12]
 8003d84:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	2201      	movs	r2, #1
 8003d8a:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	2201      	movs	r2, #1
 8003d92:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	2201      	movs	r2, #1
 8003d9a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	2201      	movs	r2, #1
 8003da2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	2201      	movs	r2, #1
 8003daa:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	2201      	movs	r2, #1
 8003db2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003db6:	2300      	movs	r3, #0
}
 8003db8:	4618      	mov	r0, r3
 8003dba:	3718      	adds	r7, #24
 8003dbc:	46bd      	mov	sp, r7
 8003dbe:	bd80      	pop	{r7, pc}

08003dc0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003dc0:	b580      	push	{r7, lr}
 8003dc2:	b082      	sub	sp, #8
 8003dc4:	af00      	add	r7, sp, #0
 8003dc6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	691b      	ldr	r3, [r3, #16]
 8003dce:	f003 0302 	and.w	r3, r3, #2
 8003dd2:	2b02      	cmp	r3, #2
 8003dd4:	d122      	bne.n	8003e1c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	68db      	ldr	r3, [r3, #12]
 8003ddc:	f003 0302 	and.w	r3, r3, #2
 8003de0:	2b02      	cmp	r3, #2
 8003de2:	d11b      	bne.n	8003e1c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f06f 0202 	mvn.w	r2, #2
 8003dec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	2201      	movs	r2, #1
 8003df2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	681b      	ldr	r3, [r3, #0]
 8003df8:	699b      	ldr	r3, [r3, #24]
 8003dfa:	f003 0303 	and.w	r3, r3, #3
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d003      	beq.n	8003e0a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f000 fa77 	bl	80042f6 <HAL_TIM_IC_CaptureCallback>
 8003e08:	e005      	b.n	8003e16 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e0a:	6878      	ldr	r0, [r7, #4]
 8003e0c:	f000 fa69 	bl	80042e2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	f000 fa7a 	bl	800430a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2200      	movs	r2, #0
 8003e1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	691b      	ldr	r3, [r3, #16]
 8003e22:	f003 0304 	and.w	r3, r3, #4
 8003e26:	2b04      	cmp	r3, #4
 8003e28:	d122      	bne.n	8003e70 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	68db      	ldr	r3, [r3, #12]
 8003e30:	f003 0304 	and.w	r3, r3, #4
 8003e34:	2b04      	cmp	r3, #4
 8003e36:	d11b      	bne.n	8003e70 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f06f 0204 	mvn.w	r2, #4
 8003e40:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2202      	movs	r2, #2
 8003e46:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	699b      	ldr	r3, [r3, #24]
 8003e4e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d003      	beq.n	8003e5e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003e56:	6878      	ldr	r0, [r7, #4]
 8003e58:	f000 fa4d 	bl	80042f6 <HAL_TIM_IC_CaptureCallback>
 8003e5c:	e005      	b.n	8003e6a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003e5e:	6878      	ldr	r0, [r7, #4]
 8003e60:	f000 fa3f 	bl	80042e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003e64:	6878      	ldr	r0, [r7, #4]
 8003e66:	f000 fa50 	bl	800430a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2200      	movs	r2, #0
 8003e6e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	691b      	ldr	r3, [r3, #16]
 8003e76:	f003 0308 	and.w	r3, r3, #8
 8003e7a:	2b08      	cmp	r3, #8
 8003e7c:	d122      	bne.n	8003ec4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	681b      	ldr	r3, [r3, #0]
 8003e82:	68db      	ldr	r3, [r3, #12]
 8003e84:	f003 0308 	and.w	r3, r3, #8
 8003e88:	2b08      	cmp	r3, #8
 8003e8a:	d11b      	bne.n	8003ec4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f06f 0208 	mvn.w	r2, #8
 8003e94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	2204      	movs	r2, #4
 8003e9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	69db      	ldr	r3, [r3, #28]
 8003ea2:	f003 0303 	and.w	r3, r3, #3
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d003      	beq.n	8003eb2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003eaa:	6878      	ldr	r0, [r7, #4]
 8003eac:	f000 fa23 	bl	80042f6 <HAL_TIM_IC_CaptureCallback>
 8003eb0:	e005      	b.n	8003ebe <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	f000 fa15 	bl	80042e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003eb8:	6878      	ldr	r0, [r7, #4]
 8003eba:	f000 fa26 	bl	800430a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	2200      	movs	r2, #0
 8003ec2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	681b      	ldr	r3, [r3, #0]
 8003ec8:	691b      	ldr	r3, [r3, #16]
 8003eca:	f003 0310 	and.w	r3, r3, #16
 8003ece:	2b10      	cmp	r3, #16
 8003ed0:	d122      	bne.n	8003f18 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	68db      	ldr	r3, [r3, #12]
 8003ed8:	f003 0310 	and.w	r3, r3, #16
 8003edc:	2b10      	cmp	r3, #16
 8003ede:	d11b      	bne.n	8003f18 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	681b      	ldr	r3, [r3, #0]
 8003ee4:	f06f 0210 	mvn.w	r2, #16
 8003ee8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2208      	movs	r2, #8
 8003eee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	69db      	ldr	r3, [r3, #28]
 8003ef6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d003      	beq.n	8003f06 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003efe:	6878      	ldr	r0, [r7, #4]
 8003f00:	f000 f9f9 	bl	80042f6 <HAL_TIM_IC_CaptureCallback>
 8003f04:	e005      	b.n	8003f12 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003f06:	6878      	ldr	r0, [r7, #4]
 8003f08:	f000 f9eb 	bl	80042e2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f000 f9fc 	bl	800430a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2200      	movs	r2, #0
 8003f16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	691b      	ldr	r3, [r3, #16]
 8003f1e:	f003 0301 	and.w	r3, r3, #1
 8003f22:	2b01      	cmp	r3, #1
 8003f24:	d10e      	bne.n	8003f44 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	f003 0301 	and.w	r3, r3, #1
 8003f30:	2b01      	cmp	r3, #1
 8003f32:	d107      	bne.n	8003f44 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	f06f 0201 	mvn.w	r2, #1
 8003f3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8003f3e:	6878      	ldr	r0, [r7, #4]
 8003f40:	f7fe f8fc 	bl	800213c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	691b      	ldr	r3, [r3, #16]
 8003f4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f4e:	2b80      	cmp	r3, #128	; 0x80
 8003f50:	d10e      	bne.n	8003f70 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	68db      	ldr	r3, [r3, #12]
 8003f58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f5c:	2b80      	cmp	r3, #128	; 0x80
 8003f5e:	d107      	bne.n	8003f70 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003f68:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003f6a:	6878      	ldr	r0, [r7, #4]
 8003f6c:	f000 fd26 	bl	80049bc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	681b      	ldr	r3, [r3, #0]
 8003f74:	691b      	ldr	r3, [r3, #16]
 8003f76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f7a:	2b40      	cmp	r3, #64	; 0x40
 8003f7c:	d10e      	bne.n	8003f9c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003f88:	2b40      	cmp	r3, #64	; 0x40
 8003f8a:	d107      	bne.n	8003f9c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8003f94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f000 f9c1 	bl	800431e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003f9c:	687b      	ldr	r3, [r7, #4]
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	691b      	ldr	r3, [r3, #16]
 8003fa2:	f003 0320 	and.w	r3, r3, #32
 8003fa6:	2b20      	cmp	r3, #32
 8003fa8:	d10e      	bne.n	8003fc8 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	68db      	ldr	r3, [r3, #12]
 8003fb0:	f003 0320 	and.w	r3, r3, #32
 8003fb4:	2b20      	cmp	r3, #32
 8003fb6:	d107      	bne.n	8003fc8 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	f06f 0220 	mvn.w	r2, #32
 8003fc0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003fc2:	6878      	ldr	r0, [r7, #4]
 8003fc4:	f000 fcf0 	bl	80049a8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003fc8:	bf00      	nop
 8003fca:	3708      	adds	r7, #8
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bd80      	pop	{r7, pc}

08003fd0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003fd0:	b580      	push	{r7, lr}
 8003fd2:	b086      	sub	sp, #24
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	60b9      	str	r1, [r7, #8]
 8003fda:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003fdc:	2300      	movs	r3, #0
 8003fde:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d101      	bne.n	8003fee <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003fea:	2302      	movs	r3, #2
 8003fec:	e0ae      	b.n	800414c <HAL_TIM_PWM_ConfigChannel+0x17c>
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	2201      	movs	r2, #1
 8003ff2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2b0c      	cmp	r3, #12
 8003ffa:	f200 809f 	bhi.w	800413c <HAL_TIM_PWM_ConfigChannel+0x16c>
 8003ffe:	a201      	add	r2, pc, #4	; (adr r2, 8004004 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004000:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004004:	08004039 	.word	0x08004039
 8004008:	0800413d 	.word	0x0800413d
 800400c:	0800413d 	.word	0x0800413d
 8004010:	0800413d 	.word	0x0800413d
 8004014:	08004079 	.word	0x08004079
 8004018:	0800413d 	.word	0x0800413d
 800401c:	0800413d 	.word	0x0800413d
 8004020:	0800413d 	.word	0x0800413d
 8004024:	080040bb 	.word	0x080040bb
 8004028:	0800413d 	.word	0x0800413d
 800402c:	0800413d 	.word	0x0800413d
 8004030:	0800413d 	.word	0x0800413d
 8004034:	080040fb 	.word	0x080040fb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	68b9      	ldr	r1, [r7, #8]
 800403e:	4618      	mov	r0, r3
 8004040:	f000 f9f8 	bl	8004434 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	681b      	ldr	r3, [r3, #0]
 8004048:	699a      	ldr	r2, [r3, #24]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f042 0208 	orr.w	r2, r2, #8
 8004052:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	699a      	ldr	r2, [r3, #24]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f022 0204 	bic.w	r2, r2, #4
 8004062:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	6999      	ldr	r1, [r3, #24]
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	691a      	ldr	r2, [r3, #16]
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	430a      	orrs	r2, r1
 8004074:	619a      	str	r2, [r3, #24]
      break;
 8004076:	e064      	b.n	8004142 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	68b9      	ldr	r1, [r7, #8]
 800407e:	4618      	mov	r0, r3
 8004080:	f000 fa3e 	bl	8004500 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	699a      	ldr	r2, [r3, #24]
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681b      	ldr	r3, [r3, #0]
 800408e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004092:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	681b      	ldr	r3, [r3, #0]
 8004098:	699a      	ldr	r2, [r3, #24]
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80040a2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	6999      	ldr	r1, [r3, #24]
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	691b      	ldr	r3, [r3, #16]
 80040ae:	021a      	lsls	r2, r3, #8
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	430a      	orrs	r2, r1
 80040b6:	619a      	str	r2, [r3, #24]
      break;
 80040b8:	e043      	b.n	8004142 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	68b9      	ldr	r1, [r7, #8]
 80040c0:	4618      	mov	r0, r3
 80040c2:	f000 fa89 	bl	80045d8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	681b      	ldr	r3, [r3, #0]
 80040ca:	69da      	ldr	r2, [r3, #28]
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f042 0208 	orr.w	r2, r2, #8
 80040d4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	69da      	ldr	r2, [r3, #28]
 80040dc:	68fb      	ldr	r3, [r7, #12]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	f022 0204 	bic.w	r2, r2, #4
 80040e4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	69d9      	ldr	r1, [r3, #28]
 80040ec:	68bb      	ldr	r3, [r7, #8]
 80040ee:	691a      	ldr	r2, [r3, #16]
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	430a      	orrs	r2, r1
 80040f6:	61da      	str	r2, [r3, #28]
      break;
 80040f8:	e023      	b.n	8004142 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	68b9      	ldr	r1, [r7, #8]
 8004100:	4618      	mov	r0, r3
 8004102:	f000 fad3 	bl	80046ac <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	69da      	ldr	r2, [r3, #28]
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004114:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	69da      	ldr	r2, [r3, #28]
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004124:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	69d9      	ldr	r1, [r3, #28]
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	691b      	ldr	r3, [r3, #16]
 8004130:	021a      	lsls	r2, r3, #8
 8004132:	68fb      	ldr	r3, [r7, #12]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	430a      	orrs	r2, r1
 8004138:	61da      	str	r2, [r3, #28]
      break;
 800413a:	e002      	b.n	8004142 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800413c:	2301      	movs	r3, #1
 800413e:	75fb      	strb	r3, [r7, #23]
      break;
 8004140:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	2200      	movs	r2, #0
 8004146:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800414a:	7dfb      	ldrb	r3, [r7, #23]
}
 800414c:	4618      	mov	r0, r3
 800414e:	3718      	adds	r7, #24
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}

08004154 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b084      	sub	sp, #16
 8004158:	af00      	add	r7, sp, #0
 800415a:	6078      	str	r0, [r7, #4]
 800415c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800415e:	2300      	movs	r3, #0
 8004160:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004168:	2b01      	cmp	r3, #1
 800416a:	d101      	bne.n	8004170 <HAL_TIM_ConfigClockSource+0x1c>
 800416c:	2302      	movs	r3, #2
 800416e:	e0b4      	b.n	80042da <HAL_TIM_ConfigClockSource+0x186>
 8004170:	687b      	ldr	r3, [r7, #4]
 8004172:	2201      	movs	r2, #1
 8004174:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	2202      	movs	r2, #2
 800417c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800418e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004190:	68bb      	ldr	r3, [r7, #8]
 8004192:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004196:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	68ba      	ldr	r2, [r7, #8]
 800419e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80041a0:	683b      	ldr	r3, [r7, #0]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041a8:	d03e      	beq.n	8004228 <HAL_TIM_ConfigClockSource+0xd4>
 80041aa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041ae:	f200 8087 	bhi.w	80042c0 <HAL_TIM_ConfigClockSource+0x16c>
 80041b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041b6:	f000 8086 	beq.w	80042c6 <HAL_TIM_ConfigClockSource+0x172>
 80041ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80041be:	d87f      	bhi.n	80042c0 <HAL_TIM_ConfigClockSource+0x16c>
 80041c0:	2b70      	cmp	r3, #112	; 0x70
 80041c2:	d01a      	beq.n	80041fa <HAL_TIM_ConfigClockSource+0xa6>
 80041c4:	2b70      	cmp	r3, #112	; 0x70
 80041c6:	d87b      	bhi.n	80042c0 <HAL_TIM_ConfigClockSource+0x16c>
 80041c8:	2b60      	cmp	r3, #96	; 0x60
 80041ca:	d050      	beq.n	800426e <HAL_TIM_ConfigClockSource+0x11a>
 80041cc:	2b60      	cmp	r3, #96	; 0x60
 80041ce:	d877      	bhi.n	80042c0 <HAL_TIM_ConfigClockSource+0x16c>
 80041d0:	2b50      	cmp	r3, #80	; 0x50
 80041d2:	d03c      	beq.n	800424e <HAL_TIM_ConfigClockSource+0xfa>
 80041d4:	2b50      	cmp	r3, #80	; 0x50
 80041d6:	d873      	bhi.n	80042c0 <HAL_TIM_ConfigClockSource+0x16c>
 80041d8:	2b40      	cmp	r3, #64	; 0x40
 80041da:	d058      	beq.n	800428e <HAL_TIM_ConfigClockSource+0x13a>
 80041dc:	2b40      	cmp	r3, #64	; 0x40
 80041de:	d86f      	bhi.n	80042c0 <HAL_TIM_ConfigClockSource+0x16c>
 80041e0:	2b30      	cmp	r3, #48	; 0x30
 80041e2:	d064      	beq.n	80042ae <HAL_TIM_ConfigClockSource+0x15a>
 80041e4:	2b30      	cmp	r3, #48	; 0x30
 80041e6:	d86b      	bhi.n	80042c0 <HAL_TIM_ConfigClockSource+0x16c>
 80041e8:	2b20      	cmp	r3, #32
 80041ea:	d060      	beq.n	80042ae <HAL_TIM_ConfigClockSource+0x15a>
 80041ec:	2b20      	cmp	r3, #32
 80041ee:	d867      	bhi.n	80042c0 <HAL_TIM_ConfigClockSource+0x16c>
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	d05c      	beq.n	80042ae <HAL_TIM_ConfigClockSource+0x15a>
 80041f4:	2b10      	cmp	r3, #16
 80041f6:	d05a      	beq.n	80042ae <HAL_TIM_ConfigClockSource+0x15a>
 80041f8:	e062      	b.n	80042c0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	6818      	ldr	r0, [r3, #0]
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	6899      	ldr	r1, [r3, #8]
 8004202:	683b      	ldr	r3, [r7, #0]
 8004204:	685a      	ldr	r2, [r3, #4]
 8004206:	683b      	ldr	r3, [r7, #0]
 8004208:	68db      	ldr	r3, [r3, #12]
 800420a:	f000 fb19 	bl	8004840 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	689b      	ldr	r3, [r3, #8]
 8004214:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004216:	68bb      	ldr	r3, [r7, #8]
 8004218:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800421c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	68ba      	ldr	r2, [r7, #8]
 8004224:	609a      	str	r2, [r3, #8]
      break;
 8004226:	e04f      	b.n	80042c8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	6818      	ldr	r0, [r3, #0]
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	6899      	ldr	r1, [r3, #8]
 8004230:	683b      	ldr	r3, [r7, #0]
 8004232:	685a      	ldr	r2, [r3, #4]
 8004234:	683b      	ldr	r3, [r7, #0]
 8004236:	68db      	ldr	r3, [r3, #12]
 8004238:	f000 fb02 	bl	8004840 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	689a      	ldr	r2, [r3, #8]
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800424a:	609a      	str	r2, [r3, #8]
      break;
 800424c:	e03c      	b.n	80042c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	6818      	ldr	r0, [r3, #0]
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	6859      	ldr	r1, [r3, #4]
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	461a      	mov	r2, r3
 800425c:	f000 fa76 	bl	800474c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	2150      	movs	r1, #80	; 0x50
 8004266:	4618      	mov	r0, r3
 8004268:	f000 facf 	bl	800480a <TIM_ITRx_SetConfig>
      break;
 800426c:	e02c      	b.n	80042c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	6818      	ldr	r0, [r3, #0]
 8004272:	683b      	ldr	r3, [r7, #0]
 8004274:	6859      	ldr	r1, [r3, #4]
 8004276:	683b      	ldr	r3, [r7, #0]
 8004278:	68db      	ldr	r3, [r3, #12]
 800427a:	461a      	mov	r2, r3
 800427c:	f000 fa95 	bl	80047aa <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	2160      	movs	r1, #96	; 0x60
 8004286:	4618      	mov	r0, r3
 8004288:	f000 fabf 	bl	800480a <TIM_ITRx_SetConfig>
      break;
 800428c:	e01c      	b.n	80042c8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	6818      	ldr	r0, [r3, #0]
 8004292:	683b      	ldr	r3, [r7, #0]
 8004294:	6859      	ldr	r1, [r3, #4]
 8004296:	683b      	ldr	r3, [r7, #0]
 8004298:	68db      	ldr	r3, [r3, #12]
 800429a:	461a      	mov	r2, r3
 800429c:	f000 fa56 	bl	800474c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	2140      	movs	r1, #64	; 0x40
 80042a6:	4618      	mov	r0, r3
 80042a8:	f000 faaf 	bl	800480a <TIM_ITRx_SetConfig>
      break;
 80042ac:	e00c      	b.n	80042c8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	681a      	ldr	r2, [r3, #0]
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4619      	mov	r1, r3
 80042b8:	4610      	mov	r0, r2
 80042ba:	f000 faa6 	bl	800480a <TIM_ITRx_SetConfig>
      break;
 80042be:	e003      	b.n	80042c8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80042c0:	2301      	movs	r3, #1
 80042c2:	73fb      	strb	r3, [r7, #15]
      break;
 80042c4:	e000      	b.n	80042c8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80042c6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2201      	movs	r2, #1
 80042cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2200      	movs	r2, #0
 80042d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80042d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80042da:	4618      	mov	r0, r3
 80042dc:	3710      	adds	r7, #16
 80042de:	46bd      	mov	sp, r7
 80042e0:	bd80      	pop	{r7, pc}

080042e2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80042e2:	b480      	push	{r7}
 80042e4:	b083      	sub	sp, #12
 80042e6:	af00      	add	r7, sp, #0
 80042e8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80042ea:	bf00      	nop
 80042ec:	370c      	adds	r7, #12
 80042ee:	46bd      	mov	sp, r7
 80042f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f4:	4770      	bx	lr

080042f6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80042f6:	b480      	push	{r7}
 80042f8:	b083      	sub	sp, #12
 80042fa:	af00      	add	r7, sp, #0
 80042fc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80042fe:	bf00      	nop
 8004300:	370c      	adds	r7, #12
 8004302:	46bd      	mov	sp, r7
 8004304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004308:	4770      	bx	lr

0800430a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800430a:	b480      	push	{r7}
 800430c:	b083      	sub	sp, #12
 800430e:	af00      	add	r7, sp, #0
 8004310:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004312:	bf00      	nop
 8004314:	370c      	adds	r7, #12
 8004316:	46bd      	mov	sp, r7
 8004318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431c:	4770      	bx	lr

0800431e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800431e:	b480      	push	{r7}
 8004320:	b083      	sub	sp, #12
 8004322:	af00      	add	r7, sp, #0
 8004324:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004326:	bf00      	nop
 8004328:	370c      	adds	r7, #12
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr
	...

08004334 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004334:	b480      	push	{r7}
 8004336:	b085      	sub	sp, #20
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
 800433c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	4a34      	ldr	r2, [pc, #208]	; (8004418 <TIM_Base_SetConfig+0xe4>)
 8004348:	4293      	cmp	r3, r2
 800434a:	d00f      	beq.n	800436c <TIM_Base_SetConfig+0x38>
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004352:	d00b      	beq.n	800436c <TIM_Base_SetConfig+0x38>
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	4a31      	ldr	r2, [pc, #196]	; (800441c <TIM_Base_SetConfig+0xe8>)
 8004358:	4293      	cmp	r3, r2
 800435a:	d007      	beq.n	800436c <TIM_Base_SetConfig+0x38>
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	4a30      	ldr	r2, [pc, #192]	; (8004420 <TIM_Base_SetConfig+0xec>)
 8004360:	4293      	cmp	r3, r2
 8004362:	d003      	beq.n	800436c <TIM_Base_SetConfig+0x38>
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	4a2f      	ldr	r2, [pc, #188]	; (8004424 <TIM_Base_SetConfig+0xf0>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d108      	bne.n	800437e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004372:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	685b      	ldr	r3, [r3, #4]
 8004378:	68fa      	ldr	r2, [r7, #12]
 800437a:	4313      	orrs	r3, r2
 800437c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	4a25      	ldr	r2, [pc, #148]	; (8004418 <TIM_Base_SetConfig+0xe4>)
 8004382:	4293      	cmp	r3, r2
 8004384:	d01b      	beq.n	80043be <TIM_Base_SetConfig+0x8a>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800438c:	d017      	beq.n	80043be <TIM_Base_SetConfig+0x8a>
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	4a22      	ldr	r2, [pc, #136]	; (800441c <TIM_Base_SetConfig+0xe8>)
 8004392:	4293      	cmp	r3, r2
 8004394:	d013      	beq.n	80043be <TIM_Base_SetConfig+0x8a>
 8004396:	687b      	ldr	r3, [r7, #4]
 8004398:	4a21      	ldr	r2, [pc, #132]	; (8004420 <TIM_Base_SetConfig+0xec>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d00f      	beq.n	80043be <TIM_Base_SetConfig+0x8a>
 800439e:	687b      	ldr	r3, [r7, #4]
 80043a0:	4a20      	ldr	r2, [pc, #128]	; (8004424 <TIM_Base_SetConfig+0xf0>)
 80043a2:	4293      	cmp	r3, r2
 80043a4:	d00b      	beq.n	80043be <TIM_Base_SetConfig+0x8a>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	4a1f      	ldr	r2, [pc, #124]	; (8004428 <TIM_Base_SetConfig+0xf4>)
 80043aa:	4293      	cmp	r3, r2
 80043ac:	d007      	beq.n	80043be <TIM_Base_SetConfig+0x8a>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	4a1e      	ldr	r2, [pc, #120]	; (800442c <TIM_Base_SetConfig+0xf8>)
 80043b2:	4293      	cmp	r3, r2
 80043b4:	d003      	beq.n	80043be <TIM_Base_SetConfig+0x8a>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	4a1d      	ldr	r2, [pc, #116]	; (8004430 <TIM_Base_SetConfig+0xfc>)
 80043ba:	4293      	cmp	r3, r2
 80043bc:	d108      	bne.n	80043d0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043c4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	68db      	ldr	r3, [r3, #12]
 80043ca:	68fa      	ldr	r2, [r7, #12]
 80043cc:	4313      	orrs	r3, r2
 80043ce:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	695b      	ldr	r3, [r3, #20]
 80043da:	4313      	orrs	r3, r2
 80043dc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	68fa      	ldr	r2, [r7, #12]
 80043e2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80043e4:	683b      	ldr	r3, [r7, #0]
 80043e6:	689a      	ldr	r2, [r3, #8]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	681a      	ldr	r2, [r3, #0]
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	4a08      	ldr	r2, [pc, #32]	; (8004418 <TIM_Base_SetConfig+0xe4>)
 80043f8:	4293      	cmp	r3, r2
 80043fa:	d103      	bne.n	8004404 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	691a      	ldr	r2, [r3, #16]
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	2201      	movs	r2, #1
 8004408:	615a      	str	r2, [r3, #20]
}
 800440a:	bf00      	nop
 800440c:	3714      	adds	r7, #20
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr
 8004416:	bf00      	nop
 8004418:	40010000 	.word	0x40010000
 800441c:	40000400 	.word	0x40000400
 8004420:	40000800 	.word	0x40000800
 8004424:	40000c00 	.word	0x40000c00
 8004428:	40014000 	.word	0x40014000
 800442c:	40014400 	.word	0x40014400
 8004430:	40014800 	.word	0x40014800

08004434 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004434:	b480      	push	{r7}
 8004436:	b087      	sub	sp, #28
 8004438:	af00      	add	r7, sp, #0
 800443a:	6078      	str	r0, [r7, #4]
 800443c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	6a1b      	ldr	r3, [r3, #32]
 8004442:	f023 0201 	bic.w	r2, r3, #1
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	6a1b      	ldr	r3, [r3, #32]
 800444e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	685b      	ldr	r3, [r3, #4]
 8004454:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	699b      	ldr	r3, [r3, #24]
 800445a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004462:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	f023 0303 	bic.w	r3, r3, #3
 800446a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800446c:	683b      	ldr	r3, [r7, #0]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	68fa      	ldr	r2, [r7, #12]
 8004472:	4313      	orrs	r3, r2
 8004474:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004476:	697b      	ldr	r3, [r7, #20]
 8004478:	f023 0302 	bic.w	r3, r3, #2
 800447c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800447e:	683b      	ldr	r3, [r7, #0]
 8004480:	689b      	ldr	r3, [r3, #8]
 8004482:	697a      	ldr	r2, [r7, #20]
 8004484:	4313      	orrs	r3, r2
 8004486:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	4a1c      	ldr	r2, [pc, #112]	; (80044fc <TIM_OC1_SetConfig+0xc8>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d10c      	bne.n	80044aa <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004490:	697b      	ldr	r3, [r7, #20]
 8004492:	f023 0308 	bic.w	r3, r3, #8
 8004496:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004498:	683b      	ldr	r3, [r7, #0]
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	697a      	ldr	r2, [r7, #20]
 800449e:	4313      	orrs	r3, r2
 80044a0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80044a2:	697b      	ldr	r3, [r7, #20]
 80044a4:	f023 0304 	bic.w	r3, r3, #4
 80044a8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	4a13      	ldr	r2, [pc, #76]	; (80044fc <TIM_OC1_SetConfig+0xc8>)
 80044ae:	4293      	cmp	r3, r2
 80044b0:	d111      	bne.n	80044d6 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80044b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80044ba:	693b      	ldr	r3, [r7, #16]
 80044bc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80044c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	695b      	ldr	r3, [r3, #20]
 80044c6:	693a      	ldr	r2, [r7, #16]
 80044c8:	4313      	orrs	r3, r2
 80044ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80044cc:	683b      	ldr	r3, [r7, #0]
 80044ce:	699b      	ldr	r3, [r3, #24]
 80044d0:	693a      	ldr	r2, [r7, #16]
 80044d2:	4313      	orrs	r3, r2
 80044d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	693a      	ldr	r2, [r7, #16]
 80044da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	68fa      	ldr	r2, [r7, #12]
 80044e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	685a      	ldr	r2, [r3, #4]
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	697a      	ldr	r2, [r7, #20]
 80044ee:	621a      	str	r2, [r3, #32]
}
 80044f0:	bf00      	nop
 80044f2:	371c      	adds	r7, #28
 80044f4:	46bd      	mov	sp, r7
 80044f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fa:	4770      	bx	lr
 80044fc:	40010000 	.word	0x40010000

08004500 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004500:	b480      	push	{r7}
 8004502:	b087      	sub	sp, #28
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
 8004508:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	6a1b      	ldr	r3, [r3, #32]
 800450e:	f023 0210 	bic.w	r2, r3, #16
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6a1b      	ldr	r3, [r3, #32]
 800451a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	699b      	ldr	r3, [r3, #24]
 8004526:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800452e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004536:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	021b      	lsls	r3, r3, #8
 800453e:	68fa      	ldr	r2, [r7, #12]
 8004540:	4313      	orrs	r3, r2
 8004542:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	f023 0320 	bic.w	r3, r3, #32
 800454a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	689b      	ldr	r3, [r3, #8]
 8004550:	011b      	lsls	r3, r3, #4
 8004552:	697a      	ldr	r2, [r7, #20]
 8004554:	4313      	orrs	r3, r2
 8004556:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	4a1e      	ldr	r2, [pc, #120]	; (80045d4 <TIM_OC2_SetConfig+0xd4>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d10d      	bne.n	800457c <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004560:	697b      	ldr	r3, [r7, #20]
 8004562:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004566:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	68db      	ldr	r3, [r3, #12]
 800456c:	011b      	lsls	r3, r3, #4
 800456e:	697a      	ldr	r2, [r7, #20]
 8004570:	4313      	orrs	r3, r2
 8004572:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800457a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	4a15      	ldr	r2, [pc, #84]	; (80045d4 <TIM_OC2_SetConfig+0xd4>)
 8004580:	4293      	cmp	r3, r2
 8004582:	d113      	bne.n	80045ac <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800458a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004592:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	695b      	ldr	r3, [r3, #20]
 8004598:	009b      	lsls	r3, r3, #2
 800459a:	693a      	ldr	r2, [r7, #16]
 800459c:	4313      	orrs	r3, r2
 800459e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80045a0:	683b      	ldr	r3, [r7, #0]
 80045a2:	699b      	ldr	r3, [r3, #24]
 80045a4:	009b      	lsls	r3, r3, #2
 80045a6:	693a      	ldr	r2, [r7, #16]
 80045a8:	4313      	orrs	r3, r2
 80045aa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	693a      	ldr	r2, [r7, #16]
 80045b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	68fa      	ldr	r2, [r7, #12]
 80045b6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80045b8:	683b      	ldr	r3, [r7, #0]
 80045ba:	685a      	ldr	r2, [r3, #4]
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	697a      	ldr	r2, [r7, #20]
 80045c4:	621a      	str	r2, [r3, #32]
}
 80045c6:	bf00      	nop
 80045c8:	371c      	adds	r7, #28
 80045ca:	46bd      	mov	sp, r7
 80045cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045d0:	4770      	bx	lr
 80045d2:	bf00      	nop
 80045d4:	40010000 	.word	0x40010000

080045d8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80045d8:	b480      	push	{r7}
 80045da:	b087      	sub	sp, #28
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
 80045e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6a1b      	ldr	r3, [r3, #32]
 80045e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	6a1b      	ldr	r3, [r3, #32]
 80045f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	685b      	ldr	r3, [r3, #4]
 80045f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	69db      	ldr	r3, [r3, #28]
 80045fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004606:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f023 0303 	bic.w	r3, r3, #3
 800460e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	68fa      	ldr	r2, [r7, #12]
 8004616:	4313      	orrs	r3, r2
 8004618:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800461a:	697b      	ldr	r3, [r7, #20]
 800461c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004620:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004622:	683b      	ldr	r3, [r7, #0]
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	021b      	lsls	r3, r3, #8
 8004628:	697a      	ldr	r2, [r7, #20]
 800462a:	4313      	orrs	r3, r2
 800462c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	4a1d      	ldr	r2, [pc, #116]	; (80046a8 <TIM_OC3_SetConfig+0xd0>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d10d      	bne.n	8004652 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004636:	697b      	ldr	r3, [r7, #20]
 8004638:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800463c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	021b      	lsls	r3, r3, #8
 8004644:	697a      	ldr	r2, [r7, #20]
 8004646:	4313      	orrs	r3, r2
 8004648:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800464a:	697b      	ldr	r3, [r7, #20]
 800464c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004650:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	4a14      	ldr	r2, [pc, #80]	; (80046a8 <TIM_OC3_SetConfig+0xd0>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d113      	bne.n	8004682 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800465a:	693b      	ldr	r3, [r7, #16]
 800465c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004660:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004662:	693b      	ldr	r3, [r7, #16]
 8004664:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004668:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800466a:	683b      	ldr	r3, [r7, #0]
 800466c:	695b      	ldr	r3, [r3, #20]
 800466e:	011b      	lsls	r3, r3, #4
 8004670:	693a      	ldr	r2, [r7, #16]
 8004672:	4313      	orrs	r3, r2
 8004674:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	699b      	ldr	r3, [r3, #24]
 800467a:	011b      	lsls	r3, r3, #4
 800467c:	693a      	ldr	r2, [r7, #16]
 800467e:	4313      	orrs	r3, r2
 8004680:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	693a      	ldr	r2, [r7, #16]
 8004686:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	68fa      	ldr	r2, [r7, #12]
 800468c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800468e:	683b      	ldr	r3, [r7, #0]
 8004690:	685a      	ldr	r2, [r3, #4]
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	697a      	ldr	r2, [r7, #20]
 800469a:	621a      	str	r2, [r3, #32]
}
 800469c:	bf00      	nop
 800469e:	371c      	adds	r7, #28
 80046a0:	46bd      	mov	sp, r7
 80046a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046a6:	4770      	bx	lr
 80046a8:	40010000 	.word	0x40010000

080046ac <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80046ac:	b480      	push	{r7}
 80046ae:	b087      	sub	sp, #28
 80046b0:	af00      	add	r7, sp, #0
 80046b2:	6078      	str	r0, [r7, #4]
 80046b4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	6a1b      	ldr	r3, [r3, #32]
 80046ba:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6a1b      	ldr	r3, [r3, #32]
 80046c6:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	685b      	ldr	r3, [r3, #4]
 80046cc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	69db      	ldr	r3, [r3, #28]
 80046d2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046da:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046e2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80046e4:	683b      	ldr	r3, [r7, #0]
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	021b      	lsls	r3, r3, #8
 80046ea:	68fa      	ldr	r2, [r7, #12]
 80046ec:	4313      	orrs	r3, r2
 80046ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80046f0:	693b      	ldr	r3, [r7, #16]
 80046f2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80046f6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	689b      	ldr	r3, [r3, #8]
 80046fc:	031b      	lsls	r3, r3, #12
 80046fe:	693a      	ldr	r2, [r7, #16]
 8004700:	4313      	orrs	r3, r2
 8004702:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	4a10      	ldr	r2, [pc, #64]	; (8004748 <TIM_OC4_SetConfig+0x9c>)
 8004708:	4293      	cmp	r3, r2
 800470a:	d109      	bne.n	8004720 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004712:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	695b      	ldr	r3, [r3, #20]
 8004718:	019b      	lsls	r3, r3, #6
 800471a:	697a      	ldr	r2, [r7, #20]
 800471c:	4313      	orrs	r3, r2
 800471e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	697a      	ldr	r2, [r7, #20]
 8004724:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	68fa      	ldr	r2, [r7, #12]
 800472a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	685a      	ldr	r2, [r3, #4]
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	693a      	ldr	r2, [r7, #16]
 8004738:	621a      	str	r2, [r3, #32]
}
 800473a:	bf00      	nop
 800473c:	371c      	adds	r7, #28
 800473e:	46bd      	mov	sp, r7
 8004740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004744:	4770      	bx	lr
 8004746:	bf00      	nop
 8004748:	40010000 	.word	0x40010000

0800474c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800474c:	b480      	push	{r7}
 800474e:	b087      	sub	sp, #28
 8004750:	af00      	add	r7, sp, #0
 8004752:	60f8      	str	r0, [r7, #12]
 8004754:	60b9      	str	r1, [r7, #8]
 8004756:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	6a1b      	ldr	r3, [r3, #32]
 800475c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	6a1b      	ldr	r3, [r3, #32]
 8004762:	f023 0201 	bic.w	r2, r3, #1
 8004766:	68fb      	ldr	r3, [r7, #12]
 8004768:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	699b      	ldr	r3, [r3, #24]
 800476e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004770:	693b      	ldr	r3, [r7, #16]
 8004772:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004776:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	011b      	lsls	r3, r3, #4
 800477c:	693a      	ldr	r2, [r7, #16]
 800477e:	4313      	orrs	r3, r2
 8004780:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004782:	697b      	ldr	r3, [r7, #20]
 8004784:	f023 030a 	bic.w	r3, r3, #10
 8004788:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800478a:	697a      	ldr	r2, [r7, #20]
 800478c:	68bb      	ldr	r3, [r7, #8]
 800478e:	4313      	orrs	r3, r2
 8004790:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	693a      	ldr	r2, [r7, #16]
 8004796:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	697a      	ldr	r2, [r7, #20]
 800479c:	621a      	str	r2, [r3, #32]
}
 800479e:	bf00      	nop
 80047a0:	371c      	adds	r7, #28
 80047a2:	46bd      	mov	sp, r7
 80047a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a8:	4770      	bx	lr

080047aa <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80047aa:	b480      	push	{r7}
 80047ac:	b087      	sub	sp, #28
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	60f8      	str	r0, [r7, #12]
 80047b2:	60b9      	str	r1, [r7, #8]
 80047b4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	6a1b      	ldr	r3, [r3, #32]
 80047ba:	f023 0210 	bic.w	r2, r3, #16
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80047c2:	68fb      	ldr	r3, [r7, #12]
 80047c4:	699b      	ldr	r3, [r3, #24]
 80047c6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	6a1b      	ldr	r3, [r3, #32]
 80047cc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80047ce:	697b      	ldr	r3, [r7, #20]
 80047d0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80047d4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	031b      	lsls	r3, r3, #12
 80047da:	697a      	ldr	r2, [r7, #20]
 80047dc:	4313      	orrs	r3, r2
 80047de:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80047e0:	693b      	ldr	r3, [r7, #16]
 80047e2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80047e6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80047e8:	68bb      	ldr	r3, [r7, #8]
 80047ea:	011b      	lsls	r3, r3, #4
 80047ec:	693a      	ldr	r2, [r7, #16]
 80047ee:	4313      	orrs	r3, r2
 80047f0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	697a      	ldr	r2, [r7, #20]
 80047f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	693a      	ldr	r2, [r7, #16]
 80047fc:	621a      	str	r2, [r3, #32]
}
 80047fe:	bf00      	nop
 8004800:	371c      	adds	r7, #28
 8004802:	46bd      	mov	sp, r7
 8004804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004808:	4770      	bx	lr

0800480a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800480a:	b480      	push	{r7}
 800480c:	b085      	sub	sp, #20
 800480e:	af00      	add	r7, sp, #0
 8004810:	6078      	str	r0, [r7, #4]
 8004812:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	689b      	ldr	r3, [r3, #8]
 8004818:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004820:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004822:	683a      	ldr	r2, [r7, #0]
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	4313      	orrs	r3, r2
 8004828:	f043 0307 	orr.w	r3, r3, #7
 800482c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	68fa      	ldr	r2, [r7, #12]
 8004832:	609a      	str	r2, [r3, #8]
}
 8004834:	bf00      	nop
 8004836:	3714      	adds	r7, #20
 8004838:	46bd      	mov	sp, r7
 800483a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800483e:	4770      	bx	lr

08004840 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004840:	b480      	push	{r7}
 8004842:	b087      	sub	sp, #28
 8004844:	af00      	add	r7, sp, #0
 8004846:	60f8      	str	r0, [r7, #12]
 8004848:	60b9      	str	r1, [r7, #8]
 800484a:	607a      	str	r2, [r7, #4]
 800484c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	689b      	ldr	r3, [r3, #8]
 8004852:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004854:	697b      	ldr	r3, [r7, #20]
 8004856:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800485a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	021a      	lsls	r2, r3, #8
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	431a      	orrs	r2, r3
 8004864:	68bb      	ldr	r3, [r7, #8]
 8004866:	4313      	orrs	r3, r2
 8004868:	697a      	ldr	r2, [r7, #20]
 800486a:	4313      	orrs	r3, r2
 800486c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	697a      	ldr	r2, [r7, #20]
 8004872:	609a      	str	r2, [r3, #8]
}
 8004874:	bf00      	nop
 8004876:	371c      	adds	r7, #28
 8004878:	46bd      	mov	sp, r7
 800487a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800487e:	4770      	bx	lr

08004880 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004880:	b480      	push	{r7}
 8004882:	b087      	sub	sp, #28
 8004884:	af00      	add	r7, sp, #0
 8004886:	60f8      	str	r0, [r7, #12]
 8004888:	60b9      	str	r1, [r7, #8]
 800488a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800488c:	68bb      	ldr	r3, [r7, #8]
 800488e:	f003 031f 	and.w	r3, r3, #31
 8004892:	2201      	movs	r2, #1
 8004894:	fa02 f303 	lsl.w	r3, r2, r3
 8004898:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	6a1a      	ldr	r2, [r3, #32]
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	43db      	mvns	r3, r3
 80048a2:	401a      	ands	r2, r3
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6a1a      	ldr	r2, [r3, #32]
 80048ac:	68bb      	ldr	r3, [r7, #8]
 80048ae:	f003 031f 	and.w	r3, r3, #31
 80048b2:	6879      	ldr	r1, [r7, #4]
 80048b4:	fa01 f303 	lsl.w	r3, r1, r3
 80048b8:	431a      	orrs	r2, r3
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	621a      	str	r2, [r3, #32]
}
 80048be:	bf00      	nop
 80048c0:	371c      	adds	r7, #28
 80048c2:	46bd      	mov	sp, r7
 80048c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048c8:	4770      	bx	lr
	...

080048cc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80048cc:	b480      	push	{r7}
 80048ce:	b085      	sub	sp, #20
 80048d0:	af00      	add	r7, sp, #0
 80048d2:	6078      	str	r0, [r7, #4]
 80048d4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80048dc:	2b01      	cmp	r3, #1
 80048de:	d101      	bne.n	80048e4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80048e0:	2302      	movs	r3, #2
 80048e2:	e050      	b.n	8004986 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80048e4:	687b      	ldr	r3, [r7, #4]
 80048e6:	2201      	movs	r2, #1
 80048e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2202      	movs	r2, #2
 80048f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	685b      	ldr	r3, [r3, #4]
 80048fa:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	689b      	ldr	r3, [r3, #8]
 8004902:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004904:	68fb      	ldr	r3, [r7, #12]
 8004906:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800490a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800490c:	683b      	ldr	r3, [r7, #0]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	68fa      	ldr	r2, [r7, #12]
 8004912:	4313      	orrs	r3, r2
 8004914:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	681b      	ldr	r3, [r3, #0]
 800491a:	68fa      	ldr	r2, [r7, #12]
 800491c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	4a1c      	ldr	r2, [pc, #112]	; (8004994 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d018      	beq.n	800495a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004930:	d013      	beq.n	800495a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	4a18      	ldr	r2, [pc, #96]	; (8004998 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004938:	4293      	cmp	r3, r2
 800493a:	d00e      	beq.n	800495a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a16      	ldr	r2, [pc, #88]	; (800499c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d009      	beq.n	800495a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	4a15      	ldr	r2, [pc, #84]	; (80049a0 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d004      	beq.n	800495a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	4a13      	ldr	r2, [pc, #76]	; (80049a4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004956:	4293      	cmp	r3, r2
 8004958:	d10c      	bne.n	8004974 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800495a:	68bb      	ldr	r3, [r7, #8]
 800495c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004960:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004962:	683b      	ldr	r3, [r7, #0]
 8004964:	685b      	ldr	r3, [r3, #4]
 8004966:	68ba      	ldr	r2, [r7, #8]
 8004968:	4313      	orrs	r3, r2
 800496a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	68ba      	ldr	r2, [r7, #8]
 8004972:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004974:	687b      	ldr	r3, [r7, #4]
 8004976:	2201      	movs	r2, #1
 8004978:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	2200      	movs	r2, #0
 8004980:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004984:	2300      	movs	r3, #0
}
 8004986:	4618      	mov	r0, r3
 8004988:	3714      	adds	r7, #20
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr
 8004992:	bf00      	nop
 8004994:	40010000 	.word	0x40010000
 8004998:	40000400 	.word	0x40000400
 800499c:	40000800 	.word	0x40000800
 80049a0:	40000c00 	.word	0x40000c00
 80049a4:	40014000 	.word	0x40014000

080049a8 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b083      	sub	sp, #12
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80049b0:	bf00      	nop
 80049b2:	370c      	adds	r7, #12
 80049b4:	46bd      	mov	sp, r7
 80049b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ba:	4770      	bx	lr

080049bc <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80049bc:	b480      	push	{r7}
 80049be:	b083      	sub	sp, #12
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80049c4:	bf00      	nop
 80049c6:	370c      	adds	r7, #12
 80049c8:	46bd      	mov	sp, r7
 80049ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ce:	4770      	bx	lr

080049d0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80049d0:	b580      	push	{r7, lr}
 80049d2:	b082      	sub	sp, #8
 80049d4:	af00      	add	r7, sp, #0
 80049d6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d101      	bne.n	80049e2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80049de:	2301      	movs	r3, #1
 80049e0:	e03f      	b.n	8004a62 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80049e8:	b2db      	uxtb	r3, r3
 80049ea:	2b00      	cmp	r3, #0
 80049ec:	d106      	bne.n	80049fc <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2200      	movs	r2, #0
 80049f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80049f6:	6878      	ldr	r0, [r7, #4]
 80049f8:	f7fd fe0a 	bl	8002610 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2224      	movs	r2, #36	; 0x24
 8004a00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	68da      	ldr	r2, [r3, #12]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a12:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a14:	6878      	ldr	r0, [r7, #4]
 8004a16:	f000 f829 	bl	8004a6c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	691a      	ldr	r2, [r3, #16]
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a28:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	681b      	ldr	r3, [r3, #0]
 8004a2e:	695a      	ldr	r2, [r3, #20]
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a38:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	68da      	ldr	r2, [r3, #12]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004a48:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2220      	movs	r2, #32
 8004a54:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2220      	movs	r2, #32
 8004a5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004a60:	2300      	movs	r3, #0
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3708      	adds	r7, #8
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
	...

08004a6c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004a6c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004a70:	b0c0      	sub	sp, #256	; 0x100
 8004a72:	af00      	add	r7, sp, #0
 8004a74:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004a78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	691b      	ldr	r3, [r3, #16]
 8004a80:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004a84:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a88:	68d9      	ldr	r1, [r3, #12]
 8004a8a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	ea40 0301 	orr.w	r3, r0, r1
 8004a94:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004a96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004a9a:	689a      	ldr	r2, [r3, #8]
 8004a9c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004aa0:	691b      	ldr	r3, [r3, #16]
 8004aa2:	431a      	orrs	r2, r3
 8004aa4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004aa8:	695b      	ldr	r3, [r3, #20]
 8004aaa:	431a      	orrs	r2, r3
 8004aac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ab0:	69db      	ldr	r3, [r3, #28]
 8004ab2:	4313      	orrs	r3, r2
 8004ab4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004ab8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004ac4:	f021 010c 	bic.w	r1, r1, #12
 8004ac8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004acc:	681a      	ldr	r2, [r3, #0]
 8004ace:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004ad2:	430b      	orrs	r3, r1
 8004ad4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004ad6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	695b      	ldr	r3, [r3, #20]
 8004ade:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004ae2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ae6:	6999      	ldr	r1, [r3, #24]
 8004ae8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004aec:	681a      	ldr	r2, [r3, #0]
 8004aee:	ea40 0301 	orr.w	r3, r0, r1
 8004af2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004af4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004af8:	681a      	ldr	r2, [r3, #0]
 8004afa:	4b8f      	ldr	r3, [pc, #572]	; (8004d38 <UART_SetConfig+0x2cc>)
 8004afc:	429a      	cmp	r2, r3
 8004afe:	d005      	beq.n	8004b0c <UART_SetConfig+0xa0>
 8004b00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b04:	681a      	ldr	r2, [r3, #0]
 8004b06:	4b8d      	ldr	r3, [pc, #564]	; (8004d3c <UART_SetConfig+0x2d0>)
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d104      	bne.n	8004b16 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004b0c:	f7fe fe88 	bl	8003820 <HAL_RCC_GetPCLK2Freq>
 8004b10:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004b14:	e003      	b.n	8004b1e <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004b16:	f7fe fe6f 	bl	80037f8 <HAL_RCC_GetPCLK1Freq>
 8004b1a:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004b1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b22:	69db      	ldr	r3, [r3, #28]
 8004b24:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b28:	f040 810c 	bne.w	8004d44 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004b2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004b30:	2200      	movs	r2, #0
 8004b32:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004b36:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004b3a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004b3e:	4622      	mov	r2, r4
 8004b40:	462b      	mov	r3, r5
 8004b42:	1891      	adds	r1, r2, r2
 8004b44:	65b9      	str	r1, [r7, #88]	; 0x58
 8004b46:	415b      	adcs	r3, r3
 8004b48:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004b4a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004b4e:	4621      	mov	r1, r4
 8004b50:	eb12 0801 	adds.w	r8, r2, r1
 8004b54:	4629      	mov	r1, r5
 8004b56:	eb43 0901 	adc.w	r9, r3, r1
 8004b5a:	f04f 0200 	mov.w	r2, #0
 8004b5e:	f04f 0300 	mov.w	r3, #0
 8004b62:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004b66:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004b6a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004b6e:	4690      	mov	r8, r2
 8004b70:	4699      	mov	r9, r3
 8004b72:	4623      	mov	r3, r4
 8004b74:	eb18 0303 	adds.w	r3, r8, r3
 8004b78:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004b7c:	462b      	mov	r3, r5
 8004b7e:	eb49 0303 	adc.w	r3, r9, r3
 8004b82:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004b86:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004b8a:	685b      	ldr	r3, [r3, #4]
 8004b8c:	2200      	movs	r2, #0
 8004b8e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004b92:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004b96:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004b9a:	460b      	mov	r3, r1
 8004b9c:	18db      	adds	r3, r3, r3
 8004b9e:	653b      	str	r3, [r7, #80]	; 0x50
 8004ba0:	4613      	mov	r3, r2
 8004ba2:	eb42 0303 	adc.w	r3, r2, r3
 8004ba6:	657b      	str	r3, [r7, #84]	; 0x54
 8004ba8:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004bac:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004bb0:	f7fc f872 	bl	8000c98 <__aeabi_uldivmod>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	460b      	mov	r3, r1
 8004bb8:	4b61      	ldr	r3, [pc, #388]	; (8004d40 <UART_SetConfig+0x2d4>)
 8004bba:	fba3 2302 	umull	r2, r3, r3, r2
 8004bbe:	095b      	lsrs	r3, r3, #5
 8004bc0:	011c      	lsls	r4, r3, #4
 8004bc2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004bc6:	2200      	movs	r2, #0
 8004bc8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004bcc:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004bd0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004bd4:	4642      	mov	r2, r8
 8004bd6:	464b      	mov	r3, r9
 8004bd8:	1891      	adds	r1, r2, r2
 8004bda:	64b9      	str	r1, [r7, #72]	; 0x48
 8004bdc:	415b      	adcs	r3, r3
 8004bde:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004be0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004be4:	4641      	mov	r1, r8
 8004be6:	eb12 0a01 	adds.w	sl, r2, r1
 8004bea:	4649      	mov	r1, r9
 8004bec:	eb43 0b01 	adc.w	fp, r3, r1
 8004bf0:	f04f 0200 	mov.w	r2, #0
 8004bf4:	f04f 0300 	mov.w	r3, #0
 8004bf8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004bfc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004c00:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004c04:	4692      	mov	sl, r2
 8004c06:	469b      	mov	fp, r3
 8004c08:	4643      	mov	r3, r8
 8004c0a:	eb1a 0303 	adds.w	r3, sl, r3
 8004c0e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004c12:	464b      	mov	r3, r9
 8004c14:	eb4b 0303 	adc.w	r3, fp, r3
 8004c18:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004c1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	2200      	movs	r2, #0
 8004c24:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004c28:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004c2c:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004c30:	460b      	mov	r3, r1
 8004c32:	18db      	adds	r3, r3, r3
 8004c34:	643b      	str	r3, [r7, #64]	; 0x40
 8004c36:	4613      	mov	r3, r2
 8004c38:	eb42 0303 	adc.w	r3, r2, r3
 8004c3c:	647b      	str	r3, [r7, #68]	; 0x44
 8004c3e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004c42:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004c46:	f7fc f827 	bl	8000c98 <__aeabi_uldivmod>
 8004c4a:	4602      	mov	r2, r0
 8004c4c:	460b      	mov	r3, r1
 8004c4e:	4611      	mov	r1, r2
 8004c50:	4b3b      	ldr	r3, [pc, #236]	; (8004d40 <UART_SetConfig+0x2d4>)
 8004c52:	fba3 2301 	umull	r2, r3, r3, r1
 8004c56:	095b      	lsrs	r3, r3, #5
 8004c58:	2264      	movs	r2, #100	; 0x64
 8004c5a:	fb02 f303 	mul.w	r3, r2, r3
 8004c5e:	1acb      	subs	r3, r1, r3
 8004c60:	00db      	lsls	r3, r3, #3
 8004c62:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004c66:	4b36      	ldr	r3, [pc, #216]	; (8004d40 <UART_SetConfig+0x2d4>)
 8004c68:	fba3 2302 	umull	r2, r3, r3, r2
 8004c6c:	095b      	lsrs	r3, r3, #5
 8004c6e:	005b      	lsls	r3, r3, #1
 8004c70:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004c74:	441c      	add	r4, r3
 8004c76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004c7a:	2200      	movs	r2, #0
 8004c7c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004c80:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004c84:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004c88:	4642      	mov	r2, r8
 8004c8a:	464b      	mov	r3, r9
 8004c8c:	1891      	adds	r1, r2, r2
 8004c8e:	63b9      	str	r1, [r7, #56]	; 0x38
 8004c90:	415b      	adcs	r3, r3
 8004c92:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c94:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004c98:	4641      	mov	r1, r8
 8004c9a:	1851      	adds	r1, r2, r1
 8004c9c:	6339      	str	r1, [r7, #48]	; 0x30
 8004c9e:	4649      	mov	r1, r9
 8004ca0:	414b      	adcs	r3, r1
 8004ca2:	637b      	str	r3, [r7, #52]	; 0x34
 8004ca4:	f04f 0200 	mov.w	r2, #0
 8004ca8:	f04f 0300 	mov.w	r3, #0
 8004cac:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004cb0:	4659      	mov	r1, fp
 8004cb2:	00cb      	lsls	r3, r1, #3
 8004cb4:	4651      	mov	r1, sl
 8004cb6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004cba:	4651      	mov	r1, sl
 8004cbc:	00ca      	lsls	r2, r1, #3
 8004cbe:	4610      	mov	r0, r2
 8004cc0:	4619      	mov	r1, r3
 8004cc2:	4603      	mov	r3, r0
 8004cc4:	4642      	mov	r2, r8
 8004cc6:	189b      	adds	r3, r3, r2
 8004cc8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004ccc:	464b      	mov	r3, r9
 8004cce:	460a      	mov	r2, r1
 8004cd0:	eb42 0303 	adc.w	r3, r2, r3
 8004cd4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004cd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cdc:	685b      	ldr	r3, [r3, #4]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004ce4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004ce8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004cec:	460b      	mov	r3, r1
 8004cee:	18db      	adds	r3, r3, r3
 8004cf0:	62bb      	str	r3, [r7, #40]	; 0x28
 8004cf2:	4613      	mov	r3, r2
 8004cf4:	eb42 0303 	adc.w	r3, r2, r3
 8004cf8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004cfa:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004cfe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004d02:	f7fb ffc9 	bl	8000c98 <__aeabi_uldivmod>
 8004d06:	4602      	mov	r2, r0
 8004d08:	460b      	mov	r3, r1
 8004d0a:	4b0d      	ldr	r3, [pc, #52]	; (8004d40 <UART_SetConfig+0x2d4>)
 8004d0c:	fba3 1302 	umull	r1, r3, r3, r2
 8004d10:	095b      	lsrs	r3, r3, #5
 8004d12:	2164      	movs	r1, #100	; 0x64
 8004d14:	fb01 f303 	mul.w	r3, r1, r3
 8004d18:	1ad3      	subs	r3, r2, r3
 8004d1a:	00db      	lsls	r3, r3, #3
 8004d1c:	3332      	adds	r3, #50	; 0x32
 8004d1e:	4a08      	ldr	r2, [pc, #32]	; (8004d40 <UART_SetConfig+0x2d4>)
 8004d20:	fba2 2303 	umull	r2, r3, r2, r3
 8004d24:	095b      	lsrs	r3, r3, #5
 8004d26:	f003 0207 	and.w	r2, r3, #7
 8004d2a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	4422      	add	r2, r4
 8004d32:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004d34:	e105      	b.n	8004f42 <UART_SetConfig+0x4d6>
 8004d36:	bf00      	nop
 8004d38:	40011000 	.word	0x40011000
 8004d3c:	40011400 	.word	0x40011400
 8004d40:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004d44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d48:	2200      	movs	r2, #0
 8004d4a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004d4e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004d52:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004d56:	4642      	mov	r2, r8
 8004d58:	464b      	mov	r3, r9
 8004d5a:	1891      	adds	r1, r2, r2
 8004d5c:	6239      	str	r1, [r7, #32]
 8004d5e:	415b      	adcs	r3, r3
 8004d60:	627b      	str	r3, [r7, #36]	; 0x24
 8004d62:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004d66:	4641      	mov	r1, r8
 8004d68:	1854      	adds	r4, r2, r1
 8004d6a:	4649      	mov	r1, r9
 8004d6c:	eb43 0501 	adc.w	r5, r3, r1
 8004d70:	f04f 0200 	mov.w	r2, #0
 8004d74:	f04f 0300 	mov.w	r3, #0
 8004d78:	00eb      	lsls	r3, r5, #3
 8004d7a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004d7e:	00e2      	lsls	r2, r4, #3
 8004d80:	4614      	mov	r4, r2
 8004d82:	461d      	mov	r5, r3
 8004d84:	4643      	mov	r3, r8
 8004d86:	18e3      	adds	r3, r4, r3
 8004d88:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004d8c:	464b      	mov	r3, r9
 8004d8e:	eb45 0303 	adc.w	r3, r5, r3
 8004d92:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004d96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d9a:	685b      	ldr	r3, [r3, #4]
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004da2:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004da6:	f04f 0200 	mov.w	r2, #0
 8004daa:	f04f 0300 	mov.w	r3, #0
 8004dae:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004db2:	4629      	mov	r1, r5
 8004db4:	008b      	lsls	r3, r1, #2
 8004db6:	4621      	mov	r1, r4
 8004db8:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004dbc:	4621      	mov	r1, r4
 8004dbe:	008a      	lsls	r2, r1, #2
 8004dc0:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004dc4:	f7fb ff68 	bl	8000c98 <__aeabi_uldivmod>
 8004dc8:	4602      	mov	r2, r0
 8004dca:	460b      	mov	r3, r1
 8004dcc:	4b60      	ldr	r3, [pc, #384]	; (8004f50 <UART_SetConfig+0x4e4>)
 8004dce:	fba3 2302 	umull	r2, r3, r3, r2
 8004dd2:	095b      	lsrs	r3, r3, #5
 8004dd4:	011c      	lsls	r4, r3, #4
 8004dd6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004dda:	2200      	movs	r2, #0
 8004ddc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004de0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004de4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004de8:	4642      	mov	r2, r8
 8004dea:	464b      	mov	r3, r9
 8004dec:	1891      	adds	r1, r2, r2
 8004dee:	61b9      	str	r1, [r7, #24]
 8004df0:	415b      	adcs	r3, r3
 8004df2:	61fb      	str	r3, [r7, #28]
 8004df4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004df8:	4641      	mov	r1, r8
 8004dfa:	1851      	adds	r1, r2, r1
 8004dfc:	6139      	str	r1, [r7, #16]
 8004dfe:	4649      	mov	r1, r9
 8004e00:	414b      	adcs	r3, r1
 8004e02:	617b      	str	r3, [r7, #20]
 8004e04:	f04f 0200 	mov.w	r2, #0
 8004e08:	f04f 0300 	mov.w	r3, #0
 8004e0c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004e10:	4659      	mov	r1, fp
 8004e12:	00cb      	lsls	r3, r1, #3
 8004e14:	4651      	mov	r1, sl
 8004e16:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e1a:	4651      	mov	r1, sl
 8004e1c:	00ca      	lsls	r2, r1, #3
 8004e1e:	4610      	mov	r0, r2
 8004e20:	4619      	mov	r1, r3
 8004e22:	4603      	mov	r3, r0
 8004e24:	4642      	mov	r2, r8
 8004e26:	189b      	adds	r3, r3, r2
 8004e28:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004e2c:	464b      	mov	r3, r9
 8004e2e:	460a      	mov	r2, r1
 8004e30:	eb42 0303 	adc.w	r3, r2, r3
 8004e34:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004e38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	67bb      	str	r3, [r7, #120]	; 0x78
 8004e42:	67fa      	str	r2, [r7, #124]	; 0x7c
 8004e44:	f04f 0200 	mov.w	r2, #0
 8004e48:	f04f 0300 	mov.w	r3, #0
 8004e4c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004e50:	4649      	mov	r1, r9
 8004e52:	008b      	lsls	r3, r1, #2
 8004e54:	4641      	mov	r1, r8
 8004e56:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004e5a:	4641      	mov	r1, r8
 8004e5c:	008a      	lsls	r2, r1, #2
 8004e5e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8004e62:	f7fb ff19 	bl	8000c98 <__aeabi_uldivmod>
 8004e66:	4602      	mov	r2, r0
 8004e68:	460b      	mov	r3, r1
 8004e6a:	4b39      	ldr	r3, [pc, #228]	; (8004f50 <UART_SetConfig+0x4e4>)
 8004e6c:	fba3 1302 	umull	r1, r3, r3, r2
 8004e70:	095b      	lsrs	r3, r3, #5
 8004e72:	2164      	movs	r1, #100	; 0x64
 8004e74:	fb01 f303 	mul.w	r3, r1, r3
 8004e78:	1ad3      	subs	r3, r2, r3
 8004e7a:	011b      	lsls	r3, r3, #4
 8004e7c:	3332      	adds	r3, #50	; 0x32
 8004e7e:	4a34      	ldr	r2, [pc, #208]	; (8004f50 <UART_SetConfig+0x4e4>)
 8004e80:	fba2 2303 	umull	r2, r3, r2, r3
 8004e84:	095b      	lsrs	r3, r3, #5
 8004e86:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004e8a:	441c      	add	r4, r3
 8004e8c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e90:	2200      	movs	r2, #0
 8004e92:	673b      	str	r3, [r7, #112]	; 0x70
 8004e94:	677a      	str	r2, [r7, #116]	; 0x74
 8004e96:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004e9a:	4642      	mov	r2, r8
 8004e9c:	464b      	mov	r3, r9
 8004e9e:	1891      	adds	r1, r2, r2
 8004ea0:	60b9      	str	r1, [r7, #8]
 8004ea2:	415b      	adcs	r3, r3
 8004ea4:	60fb      	str	r3, [r7, #12]
 8004ea6:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004eaa:	4641      	mov	r1, r8
 8004eac:	1851      	adds	r1, r2, r1
 8004eae:	6039      	str	r1, [r7, #0]
 8004eb0:	4649      	mov	r1, r9
 8004eb2:	414b      	adcs	r3, r1
 8004eb4:	607b      	str	r3, [r7, #4]
 8004eb6:	f04f 0200 	mov.w	r2, #0
 8004eba:	f04f 0300 	mov.w	r3, #0
 8004ebe:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8004ec2:	4659      	mov	r1, fp
 8004ec4:	00cb      	lsls	r3, r1, #3
 8004ec6:	4651      	mov	r1, sl
 8004ec8:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ecc:	4651      	mov	r1, sl
 8004ece:	00ca      	lsls	r2, r1, #3
 8004ed0:	4610      	mov	r0, r2
 8004ed2:	4619      	mov	r1, r3
 8004ed4:	4603      	mov	r3, r0
 8004ed6:	4642      	mov	r2, r8
 8004ed8:	189b      	adds	r3, r3, r2
 8004eda:	66bb      	str	r3, [r7, #104]	; 0x68
 8004edc:	464b      	mov	r3, r9
 8004ede:	460a      	mov	r2, r1
 8004ee0:	eb42 0303 	adc.w	r3, r2, r3
 8004ee4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004ee6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004eea:	685b      	ldr	r3, [r3, #4]
 8004eec:	2200      	movs	r2, #0
 8004eee:	663b      	str	r3, [r7, #96]	; 0x60
 8004ef0:	667a      	str	r2, [r7, #100]	; 0x64
 8004ef2:	f04f 0200 	mov.w	r2, #0
 8004ef6:	f04f 0300 	mov.w	r3, #0
 8004efa:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8004efe:	4649      	mov	r1, r9
 8004f00:	008b      	lsls	r3, r1, #2
 8004f02:	4641      	mov	r1, r8
 8004f04:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f08:	4641      	mov	r1, r8
 8004f0a:	008a      	lsls	r2, r1, #2
 8004f0c:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8004f10:	f7fb fec2 	bl	8000c98 <__aeabi_uldivmod>
 8004f14:	4602      	mov	r2, r0
 8004f16:	460b      	mov	r3, r1
 8004f18:	4b0d      	ldr	r3, [pc, #52]	; (8004f50 <UART_SetConfig+0x4e4>)
 8004f1a:	fba3 1302 	umull	r1, r3, r3, r2
 8004f1e:	095b      	lsrs	r3, r3, #5
 8004f20:	2164      	movs	r1, #100	; 0x64
 8004f22:	fb01 f303 	mul.w	r3, r1, r3
 8004f26:	1ad3      	subs	r3, r2, r3
 8004f28:	011b      	lsls	r3, r3, #4
 8004f2a:	3332      	adds	r3, #50	; 0x32
 8004f2c:	4a08      	ldr	r2, [pc, #32]	; (8004f50 <UART_SetConfig+0x4e4>)
 8004f2e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f32:	095b      	lsrs	r3, r3, #5
 8004f34:	f003 020f 	and.w	r2, r3, #15
 8004f38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	4422      	add	r2, r4
 8004f40:	609a      	str	r2, [r3, #8]
}
 8004f42:	bf00      	nop
 8004f44:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004f4e:	bf00      	nop
 8004f50:	51eb851f 	.word	0x51eb851f
 8004f54:	00000000 	.word	0x00000000

08004f58 <ceil>:
 8004f58:	ec51 0b10 	vmov	r0, r1, d0
 8004f5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004f60:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8004f64:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8004f68:	2e13      	cmp	r6, #19
 8004f6a:	ee10 5a10 	vmov	r5, s0
 8004f6e:	ee10 8a10 	vmov	r8, s0
 8004f72:	460c      	mov	r4, r1
 8004f74:	dc30      	bgt.n	8004fd8 <ceil+0x80>
 8004f76:	2e00      	cmp	r6, #0
 8004f78:	da12      	bge.n	8004fa0 <ceil+0x48>
 8004f7a:	a335      	add	r3, pc, #212	; (adr r3, 8005050 <ceil+0xf8>)
 8004f7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f80:	f7fb f98c 	bl	800029c <__adddf3>
 8004f84:	2200      	movs	r2, #0
 8004f86:	2300      	movs	r3, #0
 8004f88:	f7fb fdce 	bl	8000b28 <__aeabi_dcmpgt>
 8004f8c:	b128      	cbz	r0, 8004f9a <ceil+0x42>
 8004f8e:	2c00      	cmp	r4, #0
 8004f90:	db55      	blt.n	800503e <ceil+0xe6>
 8004f92:	432c      	orrs	r4, r5
 8004f94:	d057      	beq.n	8005046 <ceil+0xee>
 8004f96:	4c30      	ldr	r4, [pc, #192]	; (8005058 <ceil+0x100>)
 8004f98:	2500      	movs	r5, #0
 8004f9a:	4621      	mov	r1, r4
 8004f9c:	4628      	mov	r0, r5
 8004f9e:	e025      	b.n	8004fec <ceil+0x94>
 8004fa0:	4f2e      	ldr	r7, [pc, #184]	; (800505c <ceil+0x104>)
 8004fa2:	4137      	asrs	r7, r6
 8004fa4:	ea01 0307 	and.w	r3, r1, r7
 8004fa8:	4303      	orrs	r3, r0
 8004faa:	d01f      	beq.n	8004fec <ceil+0x94>
 8004fac:	a328      	add	r3, pc, #160	; (adr r3, 8005050 <ceil+0xf8>)
 8004fae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004fb2:	f7fb f973 	bl	800029c <__adddf3>
 8004fb6:	2200      	movs	r2, #0
 8004fb8:	2300      	movs	r3, #0
 8004fba:	f7fb fdb5 	bl	8000b28 <__aeabi_dcmpgt>
 8004fbe:	2800      	cmp	r0, #0
 8004fc0:	d0eb      	beq.n	8004f9a <ceil+0x42>
 8004fc2:	2c00      	cmp	r4, #0
 8004fc4:	bfc2      	ittt	gt
 8004fc6:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 8004fca:	fa43 f606 	asrgt.w	r6, r3, r6
 8004fce:	19a4      	addgt	r4, r4, r6
 8004fd0:	ea24 0407 	bic.w	r4, r4, r7
 8004fd4:	2500      	movs	r5, #0
 8004fd6:	e7e0      	b.n	8004f9a <ceil+0x42>
 8004fd8:	2e33      	cmp	r6, #51	; 0x33
 8004fda:	dd0b      	ble.n	8004ff4 <ceil+0x9c>
 8004fdc:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8004fe0:	d104      	bne.n	8004fec <ceil+0x94>
 8004fe2:	ee10 2a10 	vmov	r2, s0
 8004fe6:	460b      	mov	r3, r1
 8004fe8:	f7fb f958 	bl	800029c <__adddf3>
 8004fec:	ec41 0b10 	vmov	d0, r0, r1
 8004ff0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004ff4:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8004ff8:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004ffc:	fa23 f707 	lsr.w	r7, r3, r7
 8005000:	4207      	tst	r7, r0
 8005002:	d0f3      	beq.n	8004fec <ceil+0x94>
 8005004:	a312      	add	r3, pc, #72	; (adr r3, 8005050 <ceil+0xf8>)
 8005006:	e9d3 2300 	ldrd	r2, r3, [r3]
 800500a:	f7fb f947 	bl	800029c <__adddf3>
 800500e:	2200      	movs	r2, #0
 8005010:	2300      	movs	r3, #0
 8005012:	f7fb fd89 	bl	8000b28 <__aeabi_dcmpgt>
 8005016:	2800      	cmp	r0, #0
 8005018:	d0bf      	beq.n	8004f9a <ceil+0x42>
 800501a:	2c00      	cmp	r4, #0
 800501c:	dd02      	ble.n	8005024 <ceil+0xcc>
 800501e:	2e14      	cmp	r6, #20
 8005020:	d103      	bne.n	800502a <ceil+0xd2>
 8005022:	3401      	adds	r4, #1
 8005024:	ea25 0507 	bic.w	r5, r5, r7
 8005028:	e7b7      	b.n	8004f9a <ceil+0x42>
 800502a:	2301      	movs	r3, #1
 800502c:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8005030:	fa03 f606 	lsl.w	r6, r3, r6
 8005034:	4435      	add	r5, r6
 8005036:	4545      	cmp	r5, r8
 8005038:	bf38      	it	cc
 800503a:	18e4      	addcc	r4, r4, r3
 800503c:	e7f2      	b.n	8005024 <ceil+0xcc>
 800503e:	2500      	movs	r5, #0
 8005040:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8005044:	e7a9      	b.n	8004f9a <ceil+0x42>
 8005046:	4625      	mov	r5, r4
 8005048:	e7a7      	b.n	8004f9a <ceil+0x42>
 800504a:	bf00      	nop
 800504c:	f3af 8000 	nop.w
 8005050:	8800759c 	.word	0x8800759c
 8005054:	7e37e43c 	.word	0x7e37e43c
 8005058:	3ff00000 	.word	0x3ff00000
 800505c:	000fffff 	.word	0x000fffff

08005060 <pow>:
 8005060:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005062:	ed2d 8b02 	vpush	{d8}
 8005066:	eeb0 8a40 	vmov.f32	s16, s0
 800506a:	eef0 8a60 	vmov.f32	s17, s1
 800506e:	ec55 4b11 	vmov	r4, r5, d1
 8005072:	f000 f865 	bl	8005140 <__ieee754_pow>
 8005076:	4622      	mov	r2, r4
 8005078:	462b      	mov	r3, r5
 800507a:	4620      	mov	r0, r4
 800507c:	4629      	mov	r1, r5
 800507e:	ec57 6b10 	vmov	r6, r7, d0
 8005082:	f7fb fd5b 	bl	8000b3c <__aeabi_dcmpun>
 8005086:	2800      	cmp	r0, #0
 8005088:	d13b      	bne.n	8005102 <pow+0xa2>
 800508a:	ec51 0b18 	vmov	r0, r1, d8
 800508e:	2200      	movs	r2, #0
 8005090:	2300      	movs	r3, #0
 8005092:	f7fb fd21 	bl	8000ad8 <__aeabi_dcmpeq>
 8005096:	b1b8      	cbz	r0, 80050c8 <pow+0x68>
 8005098:	2200      	movs	r2, #0
 800509a:	2300      	movs	r3, #0
 800509c:	4620      	mov	r0, r4
 800509e:	4629      	mov	r1, r5
 80050a0:	f7fb fd1a 	bl	8000ad8 <__aeabi_dcmpeq>
 80050a4:	2800      	cmp	r0, #0
 80050a6:	d146      	bne.n	8005136 <pow+0xd6>
 80050a8:	ec45 4b10 	vmov	d0, r4, r5
 80050ac:	f000 fe61 	bl	8005d72 <finite>
 80050b0:	b338      	cbz	r0, 8005102 <pow+0xa2>
 80050b2:	2200      	movs	r2, #0
 80050b4:	2300      	movs	r3, #0
 80050b6:	4620      	mov	r0, r4
 80050b8:	4629      	mov	r1, r5
 80050ba:	f7fb fd17 	bl	8000aec <__aeabi_dcmplt>
 80050be:	b300      	cbz	r0, 8005102 <pow+0xa2>
 80050c0:	f000 fef0 	bl	8005ea4 <__errno>
 80050c4:	2322      	movs	r3, #34	; 0x22
 80050c6:	e01b      	b.n	8005100 <pow+0xa0>
 80050c8:	ec47 6b10 	vmov	d0, r6, r7
 80050cc:	f000 fe51 	bl	8005d72 <finite>
 80050d0:	b9e0      	cbnz	r0, 800510c <pow+0xac>
 80050d2:	eeb0 0a48 	vmov.f32	s0, s16
 80050d6:	eef0 0a68 	vmov.f32	s1, s17
 80050da:	f000 fe4a 	bl	8005d72 <finite>
 80050de:	b1a8      	cbz	r0, 800510c <pow+0xac>
 80050e0:	ec45 4b10 	vmov	d0, r4, r5
 80050e4:	f000 fe45 	bl	8005d72 <finite>
 80050e8:	b180      	cbz	r0, 800510c <pow+0xac>
 80050ea:	4632      	mov	r2, r6
 80050ec:	463b      	mov	r3, r7
 80050ee:	4630      	mov	r0, r6
 80050f0:	4639      	mov	r1, r7
 80050f2:	f7fb fd23 	bl	8000b3c <__aeabi_dcmpun>
 80050f6:	2800      	cmp	r0, #0
 80050f8:	d0e2      	beq.n	80050c0 <pow+0x60>
 80050fa:	f000 fed3 	bl	8005ea4 <__errno>
 80050fe:	2321      	movs	r3, #33	; 0x21
 8005100:	6003      	str	r3, [r0, #0]
 8005102:	ecbd 8b02 	vpop	{d8}
 8005106:	ec47 6b10 	vmov	d0, r6, r7
 800510a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800510c:	2200      	movs	r2, #0
 800510e:	2300      	movs	r3, #0
 8005110:	4630      	mov	r0, r6
 8005112:	4639      	mov	r1, r7
 8005114:	f7fb fce0 	bl	8000ad8 <__aeabi_dcmpeq>
 8005118:	2800      	cmp	r0, #0
 800511a:	d0f2      	beq.n	8005102 <pow+0xa2>
 800511c:	eeb0 0a48 	vmov.f32	s0, s16
 8005120:	eef0 0a68 	vmov.f32	s1, s17
 8005124:	f000 fe25 	bl	8005d72 <finite>
 8005128:	2800      	cmp	r0, #0
 800512a:	d0ea      	beq.n	8005102 <pow+0xa2>
 800512c:	ec45 4b10 	vmov	d0, r4, r5
 8005130:	f000 fe1f 	bl	8005d72 <finite>
 8005134:	e7c3      	b.n	80050be <pow+0x5e>
 8005136:	4f01      	ldr	r7, [pc, #4]	; (800513c <pow+0xdc>)
 8005138:	2600      	movs	r6, #0
 800513a:	e7e2      	b.n	8005102 <pow+0xa2>
 800513c:	3ff00000 	.word	0x3ff00000

08005140 <__ieee754_pow>:
 8005140:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005144:	ed2d 8b06 	vpush	{d8-d10}
 8005148:	b089      	sub	sp, #36	; 0x24
 800514a:	ed8d 1b00 	vstr	d1, [sp]
 800514e:	e9dd 2900 	ldrd	r2, r9, [sp]
 8005152:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8005156:	ea58 0102 	orrs.w	r1, r8, r2
 800515a:	ec57 6b10 	vmov	r6, r7, d0
 800515e:	d115      	bne.n	800518c <__ieee754_pow+0x4c>
 8005160:	19b3      	adds	r3, r6, r6
 8005162:	f487 2200 	eor.w	r2, r7, #524288	; 0x80000
 8005166:	4152      	adcs	r2, r2
 8005168:	4299      	cmp	r1, r3
 800516a:	4b89      	ldr	r3, [pc, #548]	; (8005390 <__ieee754_pow+0x250>)
 800516c:	4193      	sbcs	r3, r2
 800516e:	f080 84d2 	bcs.w	8005b16 <__ieee754_pow+0x9d6>
 8005172:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005176:	4630      	mov	r0, r6
 8005178:	4639      	mov	r1, r7
 800517a:	f7fb f88f 	bl	800029c <__adddf3>
 800517e:	ec41 0b10 	vmov	d0, r0, r1
 8005182:	b009      	add	sp, #36	; 0x24
 8005184:	ecbd 8b06 	vpop	{d8-d10}
 8005188:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800518c:	4b81      	ldr	r3, [pc, #516]	; (8005394 <__ieee754_pow+0x254>)
 800518e:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8005192:	429c      	cmp	r4, r3
 8005194:	ee10 aa10 	vmov	sl, s0
 8005198:	463d      	mov	r5, r7
 800519a:	dc06      	bgt.n	80051aa <__ieee754_pow+0x6a>
 800519c:	d101      	bne.n	80051a2 <__ieee754_pow+0x62>
 800519e:	2e00      	cmp	r6, #0
 80051a0:	d1e7      	bne.n	8005172 <__ieee754_pow+0x32>
 80051a2:	4598      	cmp	r8, r3
 80051a4:	dc01      	bgt.n	80051aa <__ieee754_pow+0x6a>
 80051a6:	d10f      	bne.n	80051c8 <__ieee754_pow+0x88>
 80051a8:	b172      	cbz	r2, 80051c8 <__ieee754_pow+0x88>
 80051aa:	f105 4540 	add.w	r5, r5, #3221225472	; 0xc0000000
 80051ae:	f505 1580 	add.w	r5, r5, #1048576	; 0x100000
 80051b2:	ea55 050a 	orrs.w	r5, r5, sl
 80051b6:	d1dc      	bne.n	8005172 <__ieee754_pow+0x32>
 80051b8:	e9dd 3200 	ldrd	r3, r2, [sp]
 80051bc:	18db      	adds	r3, r3, r3
 80051be:	f482 2200 	eor.w	r2, r2, #524288	; 0x80000
 80051c2:	4152      	adcs	r2, r2
 80051c4:	429d      	cmp	r5, r3
 80051c6:	e7d0      	b.n	800516a <__ieee754_pow+0x2a>
 80051c8:	2d00      	cmp	r5, #0
 80051ca:	da3b      	bge.n	8005244 <__ieee754_pow+0x104>
 80051cc:	4b72      	ldr	r3, [pc, #456]	; (8005398 <__ieee754_pow+0x258>)
 80051ce:	4598      	cmp	r8, r3
 80051d0:	dc51      	bgt.n	8005276 <__ieee754_pow+0x136>
 80051d2:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 80051d6:	4598      	cmp	r8, r3
 80051d8:	f340 84ac 	ble.w	8005b34 <__ieee754_pow+0x9f4>
 80051dc:	ea4f 5328 	mov.w	r3, r8, asr #20
 80051e0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80051e4:	2b14      	cmp	r3, #20
 80051e6:	dd0f      	ble.n	8005208 <__ieee754_pow+0xc8>
 80051e8:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 80051ec:	fa22 f103 	lsr.w	r1, r2, r3
 80051f0:	fa01 f303 	lsl.w	r3, r1, r3
 80051f4:	4293      	cmp	r3, r2
 80051f6:	f040 849d 	bne.w	8005b34 <__ieee754_pow+0x9f4>
 80051fa:	f001 0101 	and.w	r1, r1, #1
 80051fe:	f1c1 0302 	rsb	r3, r1, #2
 8005202:	9304      	str	r3, [sp, #16]
 8005204:	b182      	cbz	r2, 8005228 <__ieee754_pow+0xe8>
 8005206:	e05f      	b.n	80052c8 <__ieee754_pow+0x188>
 8005208:	2a00      	cmp	r2, #0
 800520a:	d15b      	bne.n	80052c4 <__ieee754_pow+0x184>
 800520c:	f1c3 0314 	rsb	r3, r3, #20
 8005210:	fa48 f103 	asr.w	r1, r8, r3
 8005214:	fa01 f303 	lsl.w	r3, r1, r3
 8005218:	4543      	cmp	r3, r8
 800521a:	f040 8488 	bne.w	8005b2e <__ieee754_pow+0x9ee>
 800521e:	f001 0101 	and.w	r1, r1, #1
 8005222:	f1c1 0302 	rsb	r3, r1, #2
 8005226:	9304      	str	r3, [sp, #16]
 8005228:	4b5c      	ldr	r3, [pc, #368]	; (800539c <__ieee754_pow+0x25c>)
 800522a:	4598      	cmp	r8, r3
 800522c:	d132      	bne.n	8005294 <__ieee754_pow+0x154>
 800522e:	f1b9 0f00 	cmp.w	r9, #0
 8005232:	f280 8478 	bge.w	8005b26 <__ieee754_pow+0x9e6>
 8005236:	4959      	ldr	r1, [pc, #356]	; (800539c <__ieee754_pow+0x25c>)
 8005238:	4632      	mov	r2, r6
 800523a:	463b      	mov	r3, r7
 800523c:	2000      	movs	r0, #0
 800523e:	f7fb fb0d 	bl	800085c <__aeabi_ddiv>
 8005242:	e79c      	b.n	800517e <__ieee754_pow+0x3e>
 8005244:	2300      	movs	r3, #0
 8005246:	9304      	str	r3, [sp, #16]
 8005248:	2a00      	cmp	r2, #0
 800524a:	d13d      	bne.n	80052c8 <__ieee754_pow+0x188>
 800524c:	4b51      	ldr	r3, [pc, #324]	; (8005394 <__ieee754_pow+0x254>)
 800524e:	4598      	cmp	r8, r3
 8005250:	d1ea      	bne.n	8005228 <__ieee754_pow+0xe8>
 8005252:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8005256:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 800525a:	ea53 030a 	orrs.w	r3, r3, sl
 800525e:	f000 845a 	beq.w	8005b16 <__ieee754_pow+0x9d6>
 8005262:	4b4f      	ldr	r3, [pc, #316]	; (80053a0 <__ieee754_pow+0x260>)
 8005264:	429c      	cmp	r4, r3
 8005266:	dd08      	ble.n	800527a <__ieee754_pow+0x13a>
 8005268:	f1b9 0f00 	cmp.w	r9, #0
 800526c:	f2c0 8457 	blt.w	8005b1e <__ieee754_pow+0x9de>
 8005270:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005274:	e783      	b.n	800517e <__ieee754_pow+0x3e>
 8005276:	2302      	movs	r3, #2
 8005278:	e7e5      	b.n	8005246 <__ieee754_pow+0x106>
 800527a:	f1b9 0f00 	cmp.w	r9, #0
 800527e:	f04f 0000 	mov.w	r0, #0
 8005282:	f04f 0100 	mov.w	r1, #0
 8005286:	f6bf af7a 	bge.w	800517e <__ieee754_pow+0x3e>
 800528a:	e9dd 0300 	ldrd	r0, r3, [sp]
 800528e:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005292:	e774      	b.n	800517e <__ieee754_pow+0x3e>
 8005294:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8005298:	d106      	bne.n	80052a8 <__ieee754_pow+0x168>
 800529a:	4632      	mov	r2, r6
 800529c:	463b      	mov	r3, r7
 800529e:	4630      	mov	r0, r6
 80052a0:	4639      	mov	r1, r7
 80052a2:	f7fb f9b1 	bl	8000608 <__aeabi_dmul>
 80052a6:	e76a      	b.n	800517e <__ieee754_pow+0x3e>
 80052a8:	4b3e      	ldr	r3, [pc, #248]	; (80053a4 <__ieee754_pow+0x264>)
 80052aa:	4599      	cmp	r9, r3
 80052ac:	d10c      	bne.n	80052c8 <__ieee754_pow+0x188>
 80052ae:	2d00      	cmp	r5, #0
 80052b0:	db0a      	blt.n	80052c8 <__ieee754_pow+0x188>
 80052b2:	ec47 6b10 	vmov	d0, r6, r7
 80052b6:	b009      	add	sp, #36	; 0x24
 80052b8:	ecbd 8b06 	vpop	{d8-d10}
 80052bc:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80052c0:	f000 bc6c 	b.w	8005b9c <__ieee754_sqrt>
 80052c4:	2300      	movs	r3, #0
 80052c6:	9304      	str	r3, [sp, #16]
 80052c8:	ec47 6b10 	vmov	d0, r6, r7
 80052cc:	f000 fd48 	bl	8005d60 <fabs>
 80052d0:	ec51 0b10 	vmov	r0, r1, d0
 80052d4:	f1ba 0f00 	cmp.w	sl, #0
 80052d8:	d129      	bne.n	800532e <__ieee754_pow+0x1ee>
 80052da:	b124      	cbz	r4, 80052e6 <__ieee754_pow+0x1a6>
 80052dc:	4b2f      	ldr	r3, [pc, #188]	; (800539c <__ieee754_pow+0x25c>)
 80052de:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 80052e2:	429a      	cmp	r2, r3
 80052e4:	d123      	bne.n	800532e <__ieee754_pow+0x1ee>
 80052e6:	f1b9 0f00 	cmp.w	r9, #0
 80052ea:	da05      	bge.n	80052f8 <__ieee754_pow+0x1b8>
 80052ec:	4602      	mov	r2, r0
 80052ee:	460b      	mov	r3, r1
 80052f0:	2000      	movs	r0, #0
 80052f2:	492a      	ldr	r1, [pc, #168]	; (800539c <__ieee754_pow+0x25c>)
 80052f4:	f7fb fab2 	bl	800085c <__aeabi_ddiv>
 80052f8:	2d00      	cmp	r5, #0
 80052fa:	f6bf af40 	bge.w	800517e <__ieee754_pow+0x3e>
 80052fe:	9b04      	ldr	r3, [sp, #16]
 8005300:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8005304:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8005308:	4323      	orrs	r3, r4
 800530a:	d108      	bne.n	800531e <__ieee754_pow+0x1de>
 800530c:	4602      	mov	r2, r0
 800530e:	460b      	mov	r3, r1
 8005310:	4610      	mov	r0, r2
 8005312:	4619      	mov	r1, r3
 8005314:	f7fa ffc0 	bl	8000298 <__aeabi_dsub>
 8005318:	4602      	mov	r2, r0
 800531a:	460b      	mov	r3, r1
 800531c:	e78f      	b.n	800523e <__ieee754_pow+0xfe>
 800531e:	9b04      	ldr	r3, [sp, #16]
 8005320:	2b01      	cmp	r3, #1
 8005322:	f47f af2c 	bne.w	800517e <__ieee754_pow+0x3e>
 8005326:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800532a:	4619      	mov	r1, r3
 800532c:	e727      	b.n	800517e <__ieee754_pow+0x3e>
 800532e:	0feb      	lsrs	r3, r5, #31
 8005330:	3b01      	subs	r3, #1
 8005332:	9306      	str	r3, [sp, #24]
 8005334:	9a06      	ldr	r2, [sp, #24]
 8005336:	9b04      	ldr	r3, [sp, #16]
 8005338:	4313      	orrs	r3, r2
 800533a:	d102      	bne.n	8005342 <__ieee754_pow+0x202>
 800533c:	4632      	mov	r2, r6
 800533e:	463b      	mov	r3, r7
 8005340:	e7e6      	b.n	8005310 <__ieee754_pow+0x1d0>
 8005342:	4b19      	ldr	r3, [pc, #100]	; (80053a8 <__ieee754_pow+0x268>)
 8005344:	4598      	cmp	r8, r3
 8005346:	f340 80fb 	ble.w	8005540 <__ieee754_pow+0x400>
 800534a:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 800534e:	4598      	cmp	r8, r3
 8005350:	4b13      	ldr	r3, [pc, #76]	; (80053a0 <__ieee754_pow+0x260>)
 8005352:	dd0c      	ble.n	800536e <__ieee754_pow+0x22e>
 8005354:	429c      	cmp	r4, r3
 8005356:	dc0f      	bgt.n	8005378 <__ieee754_pow+0x238>
 8005358:	f1b9 0f00 	cmp.w	r9, #0
 800535c:	da0f      	bge.n	800537e <__ieee754_pow+0x23e>
 800535e:	2000      	movs	r0, #0
 8005360:	b009      	add	sp, #36	; 0x24
 8005362:	ecbd 8b06 	vpop	{d8-d10}
 8005366:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800536a:	f000 bcf0 	b.w	8005d4e <__math_oflow>
 800536e:	429c      	cmp	r4, r3
 8005370:	dbf2      	blt.n	8005358 <__ieee754_pow+0x218>
 8005372:	4b0a      	ldr	r3, [pc, #40]	; (800539c <__ieee754_pow+0x25c>)
 8005374:	429c      	cmp	r4, r3
 8005376:	dd19      	ble.n	80053ac <__ieee754_pow+0x26c>
 8005378:	f1b9 0f00 	cmp.w	r9, #0
 800537c:	dcef      	bgt.n	800535e <__ieee754_pow+0x21e>
 800537e:	2000      	movs	r0, #0
 8005380:	b009      	add	sp, #36	; 0x24
 8005382:	ecbd 8b06 	vpop	{d8-d10}
 8005386:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800538a:	f000 bcd7 	b.w	8005d3c <__math_uflow>
 800538e:	bf00      	nop
 8005390:	fff00000 	.word	0xfff00000
 8005394:	7ff00000 	.word	0x7ff00000
 8005398:	433fffff 	.word	0x433fffff
 800539c:	3ff00000 	.word	0x3ff00000
 80053a0:	3fefffff 	.word	0x3fefffff
 80053a4:	3fe00000 	.word	0x3fe00000
 80053a8:	41e00000 	.word	0x41e00000
 80053ac:	4b60      	ldr	r3, [pc, #384]	; (8005530 <__ieee754_pow+0x3f0>)
 80053ae:	2200      	movs	r2, #0
 80053b0:	f7fa ff72 	bl	8000298 <__aeabi_dsub>
 80053b4:	a354      	add	r3, pc, #336	; (adr r3, 8005508 <__ieee754_pow+0x3c8>)
 80053b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053ba:	4604      	mov	r4, r0
 80053bc:	460d      	mov	r5, r1
 80053be:	f7fb f923 	bl	8000608 <__aeabi_dmul>
 80053c2:	a353      	add	r3, pc, #332	; (adr r3, 8005510 <__ieee754_pow+0x3d0>)
 80053c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053c8:	4606      	mov	r6, r0
 80053ca:	460f      	mov	r7, r1
 80053cc:	4620      	mov	r0, r4
 80053ce:	4629      	mov	r1, r5
 80053d0:	f7fb f91a 	bl	8000608 <__aeabi_dmul>
 80053d4:	4b57      	ldr	r3, [pc, #348]	; (8005534 <__ieee754_pow+0x3f4>)
 80053d6:	4682      	mov	sl, r0
 80053d8:	468b      	mov	fp, r1
 80053da:	2200      	movs	r2, #0
 80053dc:	4620      	mov	r0, r4
 80053de:	4629      	mov	r1, r5
 80053e0:	f7fb f912 	bl	8000608 <__aeabi_dmul>
 80053e4:	4602      	mov	r2, r0
 80053e6:	460b      	mov	r3, r1
 80053e8:	a14b      	add	r1, pc, #300	; (adr r1, 8005518 <__ieee754_pow+0x3d8>)
 80053ea:	e9d1 0100 	ldrd	r0, r1, [r1]
 80053ee:	f7fa ff53 	bl	8000298 <__aeabi_dsub>
 80053f2:	4622      	mov	r2, r4
 80053f4:	462b      	mov	r3, r5
 80053f6:	f7fb f907 	bl	8000608 <__aeabi_dmul>
 80053fa:	4602      	mov	r2, r0
 80053fc:	460b      	mov	r3, r1
 80053fe:	2000      	movs	r0, #0
 8005400:	494d      	ldr	r1, [pc, #308]	; (8005538 <__ieee754_pow+0x3f8>)
 8005402:	f7fa ff49 	bl	8000298 <__aeabi_dsub>
 8005406:	4622      	mov	r2, r4
 8005408:	4680      	mov	r8, r0
 800540a:	4689      	mov	r9, r1
 800540c:	462b      	mov	r3, r5
 800540e:	4620      	mov	r0, r4
 8005410:	4629      	mov	r1, r5
 8005412:	f7fb f8f9 	bl	8000608 <__aeabi_dmul>
 8005416:	4602      	mov	r2, r0
 8005418:	460b      	mov	r3, r1
 800541a:	4640      	mov	r0, r8
 800541c:	4649      	mov	r1, r9
 800541e:	f7fb f8f3 	bl	8000608 <__aeabi_dmul>
 8005422:	a33f      	add	r3, pc, #252	; (adr r3, 8005520 <__ieee754_pow+0x3e0>)
 8005424:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005428:	f7fb f8ee 	bl	8000608 <__aeabi_dmul>
 800542c:	4602      	mov	r2, r0
 800542e:	460b      	mov	r3, r1
 8005430:	4650      	mov	r0, sl
 8005432:	4659      	mov	r1, fp
 8005434:	f7fa ff30 	bl	8000298 <__aeabi_dsub>
 8005438:	4602      	mov	r2, r0
 800543a:	460b      	mov	r3, r1
 800543c:	4680      	mov	r8, r0
 800543e:	4689      	mov	r9, r1
 8005440:	4630      	mov	r0, r6
 8005442:	4639      	mov	r1, r7
 8005444:	f7fa ff2a 	bl	800029c <__adddf3>
 8005448:	2000      	movs	r0, #0
 800544a:	4632      	mov	r2, r6
 800544c:	463b      	mov	r3, r7
 800544e:	4604      	mov	r4, r0
 8005450:	460d      	mov	r5, r1
 8005452:	f7fa ff21 	bl	8000298 <__aeabi_dsub>
 8005456:	4602      	mov	r2, r0
 8005458:	460b      	mov	r3, r1
 800545a:	4640      	mov	r0, r8
 800545c:	4649      	mov	r1, r9
 800545e:	f7fa ff1b 	bl	8000298 <__aeabi_dsub>
 8005462:	9b04      	ldr	r3, [sp, #16]
 8005464:	9a06      	ldr	r2, [sp, #24]
 8005466:	3b01      	subs	r3, #1
 8005468:	4313      	orrs	r3, r2
 800546a:	4682      	mov	sl, r0
 800546c:	468b      	mov	fp, r1
 800546e:	f040 81e7 	bne.w	8005840 <__ieee754_pow+0x700>
 8005472:	ed9f 7b2d 	vldr	d7, [pc, #180]	; 8005528 <__ieee754_pow+0x3e8>
 8005476:	eeb0 8a47 	vmov.f32	s16, s14
 800547a:	eef0 8a67 	vmov.f32	s17, s15
 800547e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8005482:	2600      	movs	r6, #0
 8005484:	4632      	mov	r2, r6
 8005486:	463b      	mov	r3, r7
 8005488:	e9dd 0100 	ldrd	r0, r1, [sp]
 800548c:	f7fa ff04 	bl	8000298 <__aeabi_dsub>
 8005490:	4622      	mov	r2, r4
 8005492:	462b      	mov	r3, r5
 8005494:	f7fb f8b8 	bl	8000608 <__aeabi_dmul>
 8005498:	e9dd 2300 	ldrd	r2, r3, [sp]
 800549c:	4680      	mov	r8, r0
 800549e:	4689      	mov	r9, r1
 80054a0:	4650      	mov	r0, sl
 80054a2:	4659      	mov	r1, fp
 80054a4:	f7fb f8b0 	bl	8000608 <__aeabi_dmul>
 80054a8:	4602      	mov	r2, r0
 80054aa:	460b      	mov	r3, r1
 80054ac:	4640      	mov	r0, r8
 80054ae:	4649      	mov	r1, r9
 80054b0:	f7fa fef4 	bl	800029c <__adddf3>
 80054b4:	4632      	mov	r2, r6
 80054b6:	463b      	mov	r3, r7
 80054b8:	4680      	mov	r8, r0
 80054ba:	4689      	mov	r9, r1
 80054bc:	4620      	mov	r0, r4
 80054be:	4629      	mov	r1, r5
 80054c0:	f7fb f8a2 	bl	8000608 <__aeabi_dmul>
 80054c4:	460b      	mov	r3, r1
 80054c6:	4604      	mov	r4, r0
 80054c8:	460d      	mov	r5, r1
 80054ca:	4602      	mov	r2, r0
 80054cc:	4649      	mov	r1, r9
 80054ce:	4640      	mov	r0, r8
 80054d0:	f7fa fee4 	bl	800029c <__adddf3>
 80054d4:	4b19      	ldr	r3, [pc, #100]	; (800553c <__ieee754_pow+0x3fc>)
 80054d6:	4299      	cmp	r1, r3
 80054d8:	ec45 4b19 	vmov	d9, r4, r5
 80054dc:	4606      	mov	r6, r0
 80054de:	460f      	mov	r7, r1
 80054e0:	468b      	mov	fp, r1
 80054e2:	f340 82f1 	ble.w	8005ac8 <__ieee754_pow+0x988>
 80054e6:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 80054ea:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 80054ee:	4303      	orrs	r3, r0
 80054f0:	f000 81e4 	beq.w	80058bc <__ieee754_pow+0x77c>
 80054f4:	ec51 0b18 	vmov	r0, r1, d8
 80054f8:	2200      	movs	r2, #0
 80054fa:	2300      	movs	r3, #0
 80054fc:	f7fb faf6 	bl	8000aec <__aeabi_dcmplt>
 8005500:	3800      	subs	r0, #0
 8005502:	bf18      	it	ne
 8005504:	2001      	movne	r0, #1
 8005506:	e72b      	b.n	8005360 <__ieee754_pow+0x220>
 8005508:	60000000 	.word	0x60000000
 800550c:	3ff71547 	.word	0x3ff71547
 8005510:	f85ddf44 	.word	0xf85ddf44
 8005514:	3e54ae0b 	.word	0x3e54ae0b
 8005518:	55555555 	.word	0x55555555
 800551c:	3fd55555 	.word	0x3fd55555
 8005520:	652b82fe 	.word	0x652b82fe
 8005524:	3ff71547 	.word	0x3ff71547
 8005528:	00000000 	.word	0x00000000
 800552c:	bff00000 	.word	0xbff00000
 8005530:	3ff00000 	.word	0x3ff00000
 8005534:	3fd00000 	.word	0x3fd00000
 8005538:	3fe00000 	.word	0x3fe00000
 800553c:	408fffff 	.word	0x408fffff
 8005540:	4bd5      	ldr	r3, [pc, #852]	; (8005898 <__ieee754_pow+0x758>)
 8005542:	402b      	ands	r3, r5
 8005544:	2200      	movs	r2, #0
 8005546:	b92b      	cbnz	r3, 8005554 <__ieee754_pow+0x414>
 8005548:	4bd4      	ldr	r3, [pc, #848]	; (800589c <__ieee754_pow+0x75c>)
 800554a:	f7fb f85d 	bl	8000608 <__aeabi_dmul>
 800554e:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8005552:	460c      	mov	r4, r1
 8005554:	1523      	asrs	r3, r4, #20
 8005556:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 800555a:	4413      	add	r3, r2
 800555c:	9305      	str	r3, [sp, #20]
 800555e:	4bd0      	ldr	r3, [pc, #832]	; (80058a0 <__ieee754_pow+0x760>)
 8005560:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8005564:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8005568:	429c      	cmp	r4, r3
 800556a:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800556e:	dd08      	ble.n	8005582 <__ieee754_pow+0x442>
 8005570:	4bcc      	ldr	r3, [pc, #816]	; (80058a4 <__ieee754_pow+0x764>)
 8005572:	429c      	cmp	r4, r3
 8005574:	f340 8162 	ble.w	800583c <__ieee754_pow+0x6fc>
 8005578:	9b05      	ldr	r3, [sp, #20]
 800557a:	3301      	adds	r3, #1
 800557c:	9305      	str	r3, [sp, #20]
 800557e:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8005582:	2400      	movs	r4, #0
 8005584:	00e3      	lsls	r3, r4, #3
 8005586:	9307      	str	r3, [sp, #28]
 8005588:	4bc7      	ldr	r3, [pc, #796]	; (80058a8 <__ieee754_pow+0x768>)
 800558a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800558e:	ed93 7b00 	vldr	d7, [r3]
 8005592:	4629      	mov	r1, r5
 8005594:	ec53 2b17 	vmov	r2, r3, d7
 8005598:	eeb0 9a47 	vmov.f32	s18, s14
 800559c:	eef0 9a67 	vmov.f32	s19, s15
 80055a0:	4682      	mov	sl, r0
 80055a2:	f7fa fe79 	bl	8000298 <__aeabi_dsub>
 80055a6:	4652      	mov	r2, sl
 80055a8:	4606      	mov	r6, r0
 80055aa:	460f      	mov	r7, r1
 80055ac:	462b      	mov	r3, r5
 80055ae:	ec51 0b19 	vmov	r0, r1, d9
 80055b2:	f7fa fe73 	bl	800029c <__adddf3>
 80055b6:	4602      	mov	r2, r0
 80055b8:	460b      	mov	r3, r1
 80055ba:	2000      	movs	r0, #0
 80055bc:	49bb      	ldr	r1, [pc, #748]	; (80058ac <__ieee754_pow+0x76c>)
 80055be:	f7fb f94d 	bl	800085c <__aeabi_ddiv>
 80055c2:	ec41 0b1a 	vmov	d10, r0, r1
 80055c6:	4602      	mov	r2, r0
 80055c8:	460b      	mov	r3, r1
 80055ca:	4630      	mov	r0, r6
 80055cc:	4639      	mov	r1, r7
 80055ce:	f7fb f81b 	bl	8000608 <__aeabi_dmul>
 80055d2:	2300      	movs	r3, #0
 80055d4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80055d8:	9302      	str	r3, [sp, #8]
 80055da:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 80055de:	46ab      	mov	fp, r5
 80055e0:	106d      	asrs	r5, r5, #1
 80055e2:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 80055e6:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 80055ea:	ec41 0b18 	vmov	d8, r0, r1
 80055ee:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 80055f2:	2200      	movs	r2, #0
 80055f4:	4640      	mov	r0, r8
 80055f6:	4649      	mov	r1, r9
 80055f8:	4614      	mov	r4, r2
 80055fa:	461d      	mov	r5, r3
 80055fc:	f7fb f804 	bl	8000608 <__aeabi_dmul>
 8005600:	4602      	mov	r2, r0
 8005602:	460b      	mov	r3, r1
 8005604:	4630      	mov	r0, r6
 8005606:	4639      	mov	r1, r7
 8005608:	f7fa fe46 	bl	8000298 <__aeabi_dsub>
 800560c:	ec53 2b19 	vmov	r2, r3, d9
 8005610:	4606      	mov	r6, r0
 8005612:	460f      	mov	r7, r1
 8005614:	4620      	mov	r0, r4
 8005616:	4629      	mov	r1, r5
 8005618:	f7fa fe3e 	bl	8000298 <__aeabi_dsub>
 800561c:	4602      	mov	r2, r0
 800561e:	460b      	mov	r3, r1
 8005620:	4650      	mov	r0, sl
 8005622:	4659      	mov	r1, fp
 8005624:	f7fa fe38 	bl	8000298 <__aeabi_dsub>
 8005628:	4642      	mov	r2, r8
 800562a:	464b      	mov	r3, r9
 800562c:	f7fa ffec 	bl	8000608 <__aeabi_dmul>
 8005630:	4602      	mov	r2, r0
 8005632:	460b      	mov	r3, r1
 8005634:	4630      	mov	r0, r6
 8005636:	4639      	mov	r1, r7
 8005638:	f7fa fe2e 	bl	8000298 <__aeabi_dsub>
 800563c:	ec53 2b1a 	vmov	r2, r3, d10
 8005640:	f7fa ffe2 	bl	8000608 <__aeabi_dmul>
 8005644:	ec53 2b18 	vmov	r2, r3, d8
 8005648:	ec41 0b19 	vmov	d9, r0, r1
 800564c:	ec51 0b18 	vmov	r0, r1, d8
 8005650:	f7fa ffda 	bl	8000608 <__aeabi_dmul>
 8005654:	a37c      	add	r3, pc, #496	; (adr r3, 8005848 <__ieee754_pow+0x708>)
 8005656:	e9d3 2300 	ldrd	r2, r3, [r3]
 800565a:	4604      	mov	r4, r0
 800565c:	460d      	mov	r5, r1
 800565e:	f7fa ffd3 	bl	8000608 <__aeabi_dmul>
 8005662:	a37b      	add	r3, pc, #492	; (adr r3, 8005850 <__ieee754_pow+0x710>)
 8005664:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005668:	f7fa fe18 	bl	800029c <__adddf3>
 800566c:	4622      	mov	r2, r4
 800566e:	462b      	mov	r3, r5
 8005670:	f7fa ffca 	bl	8000608 <__aeabi_dmul>
 8005674:	a378      	add	r3, pc, #480	; (adr r3, 8005858 <__ieee754_pow+0x718>)
 8005676:	e9d3 2300 	ldrd	r2, r3, [r3]
 800567a:	f7fa fe0f 	bl	800029c <__adddf3>
 800567e:	4622      	mov	r2, r4
 8005680:	462b      	mov	r3, r5
 8005682:	f7fa ffc1 	bl	8000608 <__aeabi_dmul>
 8005686:	a376      	add	r3, pc, #472	; (adr r3, 8005860 <__ieee754_pow+0x720>)
 8005688:	e9d3 2300 	ldrd	r2, r3, [r3]
 800568c:	f7fa fe06 	bl	800029c <__adddf3>
 8005690:	4622      	mov	r2, r4
 8005692:	462b      	mov	r3, r5
 8005694:	f7fa ffb8 	bl	8000608 <__aeabi_dmul>
 8005698:	a373      	add	r3, pc, #460	; (adr r3, 8005868 <__ieee754_pow+0x728>)
 800569a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800569e:	f7fa fdfd 	bl	800029c <__adddf3>
 80056a2:	4622      	mov	r2, r4
 80056a4:	462b      	mov	r3, r5
 80056a6:	f7fa ffaf 	bl	8000608 <__aeabi_dmul>
 80056aa:	a371      	add	r3, pc, #452	; (adr r3, 8005870 <__ieee754_pow+0x730>)
 80056ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056b0:	f7fa fdf4 	bl	800029c <__adddf3>
 80056b4:	4622      	mov	r2, r4
 80056b6:	4606      	mov	r6, r0
 80056b8:	460f      	mov	r7, r1
 80056ba:	462b      	mov	r3, r5
 80056bc:	4620      	mov	r0, r4
 80056be:	4629      	mov	r1, r5
 80056c0:	f7fa ffa2 	bl	8000608 <__aeabi_dmul>
 80056c4:	4602      	mov	r2, r0
 80056c6:	460b      	mov	r3, r1
 80056c8:	4630      	mov	r0, r6
 80056ca:	4639      	mov	r1, r7
 80056cc:	f7fa ff9c 	bl	8000608 <__aeabi_dmul>
 80056d0:	4642      	mov	r2, r8
 80056d2:	4604      	mov	r4, r0
 80056d4:	460d      	mov	r5, r1
 80056d6:	464b      	mov	r3, r9
 80056d8:	ec51 0b18 	vmov	r0, r1, d8
 80056dc:	f7fa fdde 	bl	800029c <__adddf3>
 80056e0:	ec53 2b19 	vmov	r2, r3, d9
 80056e4:	f7fa ff90 	bl	8000608 <__aeabi_dmul>
 80056e8:	4622      	mov	r2, r4
 80056ea:	462b      	mov	r3, r5
 80056ec:	f7fa fdd6 	bl	800029c <__adddf3>
 80056f0:	4642      	mov	r2, r8
 80056f2:	4682      	mov	sl, r0
 80056f4:	468b      	mov	fp, r1
 80056f6:	464b      	mov	r3, r9
 80056f8:	4640      	mov	r0, r8
 80056fa:	4649      	mov	r1, r9
 80056fc:	f7fa ff84 	bl	8000608 <__aeabi_dmul>
 8005700:	4b6b      	ldr	r3, [pc, #428]	; (80058b0 <__ieee754_pow+0x770>)
 8005702:	2200      	movs	r2, #0
 8005704:	4606      	mov	r6, r0
 8005706:	460f      	mov	r7, r1
 8005708:	f7fa fdc8 	bl	800029c <__adddf3>
 800570c:	4652      	mov	r2, sl
 800570e:	465b      	mov	r3, fp
 8005710:	f7fa fdc4 	bl	800029c <__adddf3>
 8005714:	2000      	movs	r0, #0
 8005716:	4604      	mov	r4, r0
 8005718:	460d      	mov	r5, r1
 800571a:	4602      	mov	r2, r0
 800571c:	460b      	mov	r3, r1
 800571e:	4640      	mov	r0, r8
 8005720:	4649      	mov	r1, r9
 8005722:	f7fa ff71 	bl	8000608 <__aeabi_dmul>
 8005726:	4b62      	ldr	r3, [pc, #392]	; (80058b0 <__ieee754_pow+0x770>)
 8005728:	4680      	mov	r8, r0
 800572a:	4689      	mov	r9, r1
 800572c:	2200      	movs	r2, #0
 800572e:	4620      	mov	r0, r4
 8005730:	4629      	mov	r1, r5
 8005732:	f7fa fdb1 	bl	8000298 <__aeabi_dsub>
 8005736:	4632      	mov	r2, r6
 8005738:	463b      	mov	r3, r7
 800573a:	f7fa fdad 	bl	8000298 <__aeabi_dsub>
 800573e:	4602      	mov	r2, r0
 8005740:	460b      	mov	r3, r1
 8005742:	4650      	mov	r0, sl
 8005744:	4659      	mov	r1, fp
 8005746:	f7fa fda7 	bl	8000298 <__aeabi_dsub>
 800574a:	ec53 2b18 	vmov	r2, r3, d8
 800574e:	f7fa ff5b 	bl	8000608 <__aeabi_dmul>
 8005752:	4622      	mov	r2, r4
 8005754:	4606      	mov	r6, r0
 8005756:	460f      	mov	r7, r1
 8005758:	462b      	mov	r3, r5
 800575a:	ec51 0b19 	vmov	r0, r1, d9
 800575e:	f7fa ff53 	bl	8000608 <__aeabi_dmul>
 8005762:	4602      	mov	r2, r0
 8005764:	460b      	mov	r3, r1
 8005766:	4630      	mov	r0, r6
 8005768:	4639      	mov	r1, r7
 800576a:	f7fa fd97 	bl	800029c <__adddf3>
 800576e:	4606      	mov	r6, r0
 8005770:	460f      	mov	r7, r1
 8005772:	4602      	mov	r2, r0
 8005774:	460b      	mov	r3, r1
 8005776:	4640      	mov	r0, r8
 8005778:	4649      	mov	r1, r9
 800577a:	f7fa fd8f 	bl	800029c <__adddf3>
 800577e:	a33e      	add	r3, pc, #248	; (adr r3, 8005878 <__ieee754_pow+0x738>)
 8005780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005784:	2000      	movs	r0, #0
 8005786:	4604      	mov	r4, r0
 8005788:	460d      	mov	r5, r1
 800578a:	f7fa ff3d 	bl	8000608 <__aeabi_dmul>
 800578e:	4642      	mov	r2, r8
 8005790:	ec41 0b18 	vmov	d8, r0, r1
 8005794:	464b      	mov	r3, r9
 8005796:	4620      	mov	r0, r4
 8005798:	4629      	mov	r1, r5
 800579a:	f7fa fd7d 	bl	8000298 <__aeabi_dsub>
 800579e:	4602      	mov	r2, r0
 80057a0:	460b      	mov	r3, r1
 80057a2:	4630      	mov	r0, r6
 80057a4:	4639      	mov	r1, r7
 80057a6:	f7fa fd77 	bl	8000298 <__aeabi_dsub>
 80057aa:	a335      	add	r3, pc, #212	; (adr r3, 8005880 <__ieee754_pow+0x740>)
 80057ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057b0:	f7fa ff2a 	bl	8000608 <__aeabi_dmul>
 80057b4:	a334      	add	r3, pc, #208	; (adr r3, 8005888 <__ieee754_pow+0x748>)
 80057b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057ba:	4606      	mov	r6, r0
 80057bc:	460f      	mov	r7, r1
 80057be:	4620      	mov	r0, r4
 80057c0:	4629      	mov	r1, r5
 80057c2:	f7fa ff21 	bl	8000608 <__aeabi_dmul>
 80057c6:	4602      	mov	r2, r0
 80057c8:	460b      	mov	r3, r1
 80057ca:	4630      	mov	r0, r6
 80057cc:	4639      	mov	r1, r7
 80057ce:	f7fa fd65 	bl	800029c <__adddf3>
 80057d2:	9a07      	ldr	r2, [sp, #28]
 80057d4:	4b37      	ldr	r3, [pc, #220]	; (80058b4 <__ieee754_pow+0x774>)
 80057d6:	4413      	add	r3, r2
 80057d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057dc:	f7fa fd5e 	bl	800029c <__adddf3>
 80057e0:	4682      	mov	sl, r0
 80057e2:	9805      	ldr	r0, [sp, #20]
 80057e4:	468b      	mov	fp, r1
 80057e6:	f7fa fea5 	bl	8000534 <__aeabi_i2d>
 80057ea:	9a07      	ldr	r2, [sp, #28]
 80057ec:	4b32      	ldr	r3, [pc, #200]	; (80058b8 <__ieee754_pow+0x778>)
 80057ee:	4413      	add	r3, r2
 80057f0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80057f4:	4606      	mov	r6, r0
 80057f6:	460f      	mov	r7, r1
 80057f8:	4652      	mov	r2, sl
 80057fa:	465b      	mov	r3, fp
 80057fc:	ec51 0b18 	vmov	r0, r1, d8
 8005800:	f7fa fd4c 	bl	800029c <__adddf3>
 8005804:	4642      	mov	r2, r8
 8005806:	464b      	mov	r3, r9
 8005808:	f7fa fd48 	bl	800029c <__adddf3>
 800580c:	4632      	mov	r2, r6
 800580e:	463b      	mov	r3, r7
 8005810:	f7fa fd44 	bl	800029c <__adddf3>
 8005814:	2000      	movs	r0, #0
 8005816:	4632      	mov	r2, r6
 8005818:	463b      	mov	r3, r7
 800581a:	4604      	mov	r4, r0
 800581c:	460d      	mov	r5, r1
 800581e:	f7fa fd3b 	bl	8000298 <__aeabi_dsub>
 8005822:	4642      	mov	r2, r8
 8005824:	464b      	mov	r3, r9
 8005826:	f7fa fd37 	bl	8000298 <__aeabi_dsub>
 800582a:	ec53 2b18 	vmov	r2, r3, d8
 800582e:	f7fa fd33 	bl	8000298 <__aeabi_dsub>
 8005832:	4602      	mov	r2, r0
 8005834:	460b      	mov	r3, r1
 8005836:	4650      	mov	r0, sl
 8005838:	4659      	mov	r1, fp
 800583a:	e610      	b.n	800545e <__ieee754_pow+0x31e>
 800583c:	2401      	movs	r4, #1
 800583e:	e6a1      	b.n	8005584 <__ieee754_pow+0x444>
 8005840:	ed9f 7b13 	vldr	d7, [pc, #76]	; 8005890 <__ieee754_pow+0x750>
 8005844:	e617      	b.n	8005476 <__ieee754_pow+0x336>
 8005846:	bf00      	nop
 8005848:	4a454eef 	.word	0x4a454eef
 800584c:	3fca7e28 	.word	0x3fca7e28
 8005850:	93c9db65 	.word	0x93c9db65
 8005854:	3fcd864a 	.word	0x3fcd864a
 8005858:	a91d4101 	.word	0xa91d4101
 800585c:	3fd17460 	.word	0x3fd17460
 8005860:	518f264d 	.word	0x518f264d
 8005864:	3fd55555 	.word	0x3fd55555
 8005868:	db6fabff 	.word	0xdb6fabff
 800586c:	3fdb6db6 	.word	0x3fdb6db6
 8005870:	33333303 	.word	0x33333303
 8005874:	3fe33333 	.word	0x3fe33333
 8005878:	e0000000 	.word	0xe0000000
 800587c:	3feec709 	.word	0x3feec709
 8005880:	dc3a03fd 	.word	0xdc3a03fd
 8005884:	3feec709 	.word	0x3feec709
 8005888:	145b01f5 	.word	0x145b01f5
 800588c:	be3e2fe0 	.word	0xbe3e2fe0
 8005890:	00000000 	.word	0x00000000
 8005894:	3ff00000 	.word	0x3ff00000
 8005898:	7ff00000 	.word	0x7ff00000
 800589c:	43400000 	.word	0x43400000
 80058a0:	0003988e 	.word	0x0003988e
 80058a4:	000bb679 	.word	0x000bb679
 80058a8:	0800a8a0 	.word	0x0800a8a0
 80058ac:	3ff00000 	.word	0x3ff00000
 80058b0:	40080000 	.word	0x40080000
 80058b4:	0800a8c0 	.word	0x0800a8c0
 80058b8:	0800a8b0 	.word	0x0800a8b0
 80058bc:	a3b5      	add	r3, pc, #724	; (adr r3, 8005b94 <__ieee754_pow+0xa54>)
 80058be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80058c2:	4640      	mov	r0, r8
 80058c4:	4649      	mov	r1, r9
 80058c6:	f7fa fce9 	bl	800029c <__adddf3>
 80058ca:	4622      	mov	r2, r4
 80058cc:	ec41 0b1a 	vmov	d10, r0, r1
 80058d0:	462b      	mov	r3, r5
 80058d2:	4630      	mov	r0, r6
 80058d4:	4639      	mov	r1, r7
 80058d6:	f7fa fcdf 	bl	8000298 <__aeabi_dsub>
 80058da:	4602      	mov	r2, r0
 80058dc:	460b      	mov	r3, r1
 80058de:	ec51 0b1a 	vmov	r0, r1, d10
 80058e2:	f7fb f921 	bl	8000b28 <__aeabi_dcmpgt>
 80058e6:	2800      	cmp	r0, #0
 80058e8:	f47f ae04 	bne.w	80054f4 <__ieee754_pow+0x3b4>
 80058ec:	4aa4      	ldr	r2, [pc, #656]	; (8005b80 <__ieee754_pow+0xa40>)
 80058ee:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80058f2:	4293      	cmp	r3, r2
 80058f4:	f340 8108 	ble.w	8005b08 <__ieee754_pow+0x9c8>
 80058f8:	151b      	asrs	r3, r3, #20
 80058fa:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 80058fe:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8005902:	fa4a f303 	asr.w	r3, sl, r3
 8005906:	445b      	add	r3, fp
 8005908:	f3c3 520a 	ubfx	r2, r3, #20, #11
 800590c:	4e9d      	ldr	r6, [pc, #628]	; (8005b84 <__ieee754_pow+0xa44>)
 800590e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8005912:	4116      	asrs	r6, r2
 8005914:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8005918:	2000      	movs	r0, #0
 800591a:	ea23 0106 	bic.w	r1, r3, r6
 800591e:	f1c2 0214 	rsb	r2, r2, #20
 8005922:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8005926:	fa4a fa02 	asr.w	sl, sl, r2
 800592a:	f1bb 0f00 	cmp.w	fp, #0
 800592e:	4602      	mov	r2, r0
 8005930:	460b      	mov	r3, r1
 8005932:	4620      	mov	r0, r4
 8005934:	4629      	mov	r1, r5
 8005936:	bfb8      	it	lt
 8005938:	f1ca 0a00 	rsblt	sl, sl, #0
 800593c:	f7fa fcac 	bl	8000298 <__aeabi_dsub>
 8005940:	ec41 0b19 	vmov	d9, r0, r1
 8005944:	4642      	mov	r2, r8
 8005946:	464b      	mov	r3, r9
 8005948:	ec51 0b19 	vmov	r0, r1, d9
 800594c:	f7fa fca6 	bl	800029c <__adddf3>
 8005950:	a37b      	add	r3, pc, #492	; (adr r3, 8005b40 <__ieee754_pow+0xa00>)
 8005952:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005956:	2000      	movs	r0, #0
 8005958:	4604      	mov	r4, r0
 800595a:	460d      	mov	r5, r1
 800595c:	f7fa fe54 	bl	8000608 <__aeabi_dmul>
 8005960:	ec53 2b19 	vmov	r2, r3, d9
 8005964:	4606      	mov	r6, r0
 8005966:	460f      	mov	r7, r1
 8005968:	4620      	mov	r0, r4
 800596a:	4629      	mov	r1, r5
 800596c:	f7fa fc94 	bl	8000298 <__aeabi_dsub>
 8005970:	4602      	mov	r2, r0
 8005972:	460b      	mov	r3, r1
 8005974:	4640      	mov	r0, r8
 8005976:	4649      	mov	r1, r9
 8005978:	f7fa fc8e 	bl	8000298 <__aeabi_dsub>
 800597c:	a372      	add	r3, pc, #456	; (adr r3, 8005b48 <__ieee754_pow+0xa08>)
 800597e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005982:	f7fa fe41 	bl	8000608 <__aeabi_dmul>
 8005986:	a372      	add	r3, pc, #456	; (adr r3, 8005b50 <__ieee754_pow+0xa10>)
 8005988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800598c:	4680      	mov	r8, r0
 800598e:	4689      	mov	r9, r1
 8005990:	4620      	mov	r0, r4
 8005992:	4629      	mov	r1, r5
 8005994:	f7fa fe38 	bl	8000608 <__aeabi_dmul>
 8005998:	4602      	mov	r2, r0
 800599a:	460b      	mov	r3, r1
 800599c:	4640      	mov	r0, r8
 800599e:	4649      	mov	r1, r9
 80059a0:	f7fa fc7c 	bl	800029c <__adddf3>
 80059a4:	4604      	mov	r4, r0
 80059a6:	460d      	mov	r5, r1
 80059a8:	4602      	mov	r2, r0
 80059aa:	460b      	mov	r3, r1
 80059ac:	4630      	mov	r0, r6
 80059ae:	4639      	mov	r1, r7
 80059b0:	f7fa fc74 	bl	800029c <__adddf3>
 80059b4:	4632      	mov	r2, r6
 80059b6:	463b      	mov	r3, r7
 80059b8:	4680      	mov	r8, r0
 80059ba:	4689      	mov	r9, r1
 80059bc:	f7fa fc6c 	bl	8000298 <__aeabi_dsub>
 80059c0:	4602      	mov	r2, r0
 80059c2:	460b      	mov	r3, r1
 80059c4:	4620      	mov	r0, r4
 80059c6:	4629      	mov	r1, r5
 80059c8:	f7fa fc66 	bl	8000298 <__aeabi_dsub>
 80059cc:	4642      	mov	r2, r8
 80059ce:	4606      	mov	r6, r0
 80059d0:	460f      	mov	r7, r1
 80059d2:	464b      	mov	r3, r9
 80059d4:	4640      	mov	r0, r8
 80059d6:	4649      	mov	r1, r9
 80059d8:	f7fa fe16 	bl	8000608 <__aeabi_dmul>
 80059dc:	a35e      	add	r3, pc, #376	; (adr r3, 8005b58 <__ieee754_pow+0xa18>)
 80059de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059e2:	4604      	mov	r4, r0
 80059e4:	460d      	mov	r5, r1
 80059e6:	f7fa fe0f 	bl	8000608 <__aeabi_dmul>
 80059ea:	a35d      	add	r3, pc, #372	; (adr r3, 8005b60 <__ieee754_pow+0xa20>)
 80059ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059f0:	f7fa fc52 	bl	8000298 <__aeabi_dsub>
 80059f4:	4622      	mov	r2, r4
 80059f6:	462b      	mov	r3, r5
 80059f8:	f7fa fe06 	bl	8000608 <__aeabi_dmul>
 80059fc:	a35a      	add	r3, pc, #360	; (adr r3, 8005b68 <__ieee754_pow+0xa28>)
 80059fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a02:	f7fa fc4b 	bl	800029c <__adddf3>
 8005a06:	4622      	mov	r2, r4
 8005a08:	462b      	mov	r3, r5
 8005a0a:	f7fa fdfd 	bl	8000608 <__aeabi_dmul>
 8005a0e:	a358      	add	r3, pc, #352	; (adr r3, 8005b70 <__ieee754_pow+0xa30>)
 8005a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a14:	f7fa fc40 	bl	8000298 <__aeabi_dsub>
 8005a18:	4622      	mov	r2, r4
 8005a1a:	462b      	mov	r3, r5
 8005a1c:	f7fa fdf4 	bl	8000608 <__aeabi_dmul>
 8005a20:	a355      	add	r3, pc, #340	; (adr r3, 8005b78 <__ieee754_pow+0xa38>)
 8005a22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a26:	f7fa fc39 	bl	800029c <__adddf3>
 8005a2a:	4622      	mov	r2, r4
 8005a2c:	462b      	mov	r3, r5
 8005a2e:	f7fa fdeb 	bl	8000608 <__aeabi_dmul>
 8005a32:	4602      	mov	r2, r0
 8005a34:	460b      	mov	r3, r1
 8005a36:	4640      	mov	r0, r8
 8005a38:	4649      	mov	r1, r9
 8005a3a:	f7fa fc2d 	bl	8000298 <__aeabi_dsub>
 8005a3e:	4604      	mov	r4, r0
 8005a40:	460d      	mov	r5, r1
 8005a42:	4602      	mov	r2, r0
 8005a44:	460b      	mov	r3, r1
 8005a46:	4640      	mov	r0, r8
 8005a48:	4649      	mov	r1, r9
 8005a4a:	f7fa fddd 	bl	8000608 <__aeabi_dmul>
 8005a4e:	2200      	movs	r2, #0
 8005a50:	ec41 0b19 	vmov	d9, r0, r1
 8005a54:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005a58:	4620      	mov	r0, r4
 8005a5a:	4629      	mov	r1, r5
 8005a5c:	f7fa fc1c 	bl	8000298 <__aeabi_dsub>
 8005a60:	4602      	mov	r2, r0
 8005a62:	460b      	mov	r3, r1
 8005a64:	ec51 0b19 	vmov	r0, r1, d9
 8005a68:	f7fa fef8 	bl	800085c <__aeabi_ddiv>
 8005a6c:	4632      	mov	r2, r6
 8005a6e:	4604      	mov	r4, r0
 8005a70:	460d      	mov	r5, r1
 8005a72:	463b      	mov	r3, r7
 8005a74:	4640      	mov	r0, r8
 8005a76:	4649      	mov	r1, r9
 8005a78:	f7fa fdc6 	bl	8000608 <__aeabi_dmul>
 8005a7c:	4632      	mov	r2, r6
 8005a7e:	463b      	mov	r3, r7
 8005a80:	f7fa fc0c 	bl	800029c <__adddf3>
 8005a84:	4602      	mov	r2, r0
 8005a86:	460b      	mov	r3, r1
 8005a88:	4620      	mov	r0, r4
 8005a8a:	4629      	mov	r1, r5
 8005a8c:	f7fa fc04 	bl	8000298 <__aeabi_dsub>
 8005a90:	4642      	mov	r2, r8
 8005a92:	464b      	mov	r3, r9
 8005a94:	f7fa fc00 	bl	8000298 <__aeabi_dsub>
 8005a98:	460b      	mov	r3, r1
 8005a9a:	4602      	mov	r2, r0
 8005a9c:	493a      	ldr	r1, [pc, #232]	; (8005b88 <__ieee754_pow+0xa48>)
 8005a9e:	2000      	movs	r0, #0
 8005aa0:	f7fa fbfa 	bl	8000298 <__aeabi_dsub>
 8005aa4:	ec41 0b10 	vmov	d0, r0, r1
 8005aa8:	ee10 3a90 	vmov	r3, s1
 8005aac:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 8005ab0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005ab4:	da2b      	bge.n	8005b0e <__ieee754_pow+0x9ce>
 8005ab6:	4650      	mov	r0, sl
 8005ab8:	f000 f966 	bl	8005d88 <scalbn>
 8005abc:	ec51 0b10 	vmov	r0, r1, d0
 8005ac0:	ec53 2b18 	vmov	r2, r3, d8
 8005ac4:	f7ff bbed 	b.w	80052a2 <__ieee754_pow+0x162>
 8005ac8:	4b30      	ldr	r3, [pc, #192]	; (8005b8c <__ieee754_pow+0xa4c>)
 8005aca:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8005ace:	429e      	cmp	r6, r3
 8005ad0:	f77f af0c 	ble.w	80058ec <__ieee754_pow+0x7ac>
 8005ad4:	4b2e      	ldr	r3, [pc, #184]	; (8005b90 <__ieee754_pow+0xa50>)
 8005ad6:	440b      	add	r3, r1
 8005ad8:	4303      	orrs	r3, r0
 8005ada:	d009      	beq.n	8005af0 <__ieee754_pow+0x9b0>
 8005adc:	ec51 0b18 	vmov	r0, r1, d8
 8005ae0:	2200      	movs	r2, #0
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	f7fb f802 	bl	8000aec <__aeabi_dcmplt>
 8005ae8:	3800      	subs	r0, #0
 8005aea:	bf18      	it	ne
 8005aec:	2001      	movne	r0, #1
 8005aee:	e447      	b.n	8005380 <__ieee754_pow+0x240>
 8005af0:	4622      	mov	r2, r4
 8005af2:	462b      	mov	r3, r5
 8005af4:	f7fa fbd0 	bl	8000298 <__aeabi_dsub>
 8005af8:	4642      	mov	r2, r8
 8005afa:	464b      	mov	r3, r9
 8005afc:	f7fb f80a 	bl	8000b14 <__aeabi_dcmpge>
 8005b00:	2800      	cmp	r0, #0
 8005b02:	f43f aef3 	beq.w	80058ec <__ieee754_pow+0x7ac>
 8005b06:	e7e9      	b.n	8005adc <__ieee754_pow+0x99c>
 8005b08:	f04f 0a00 	mov.w	sl, #0
 8005b0c:	e71a      	b.n	8005944 <__ieee754_pow+0x804>
 8005b0e:	ec51 0b10 	vmov	r0, r1, d0
 8005b12:	4619      	mov	r1, r3
 8005b14:	e7d4      	b.n	8005ac0 <__ieee754_pow+0x980>
 8005b16:	491c      	ldr	r1, [pc, #112]	; (8005b88 <__ieee754_pow+0xa48>)
 8005b18:	2000      	movs	r0, #0
 8005b1a:	f7ff bb30 	b.w	800517e <__ieee754_pow+0x3e>
 8005b1e:	2000      	movs	r0, #0
 8005b20:	2100      	movs	r1, #0
 8005b22:	f7ff bb2c 	b.w	800517e <__ieee754_pow+0x3e>
 8005b26:	4630      	mov	r0, r6
 8005b28:	4639      	mov	r1, r7
 8005b2a:	f7ff bb28 	b.w	800517e <__ieee754_pow+0x3e>
 8005b2e:	9204      	str	r2, [sp, #16]
 8005b30:	f7ff bb7a 	b.w	8005228 <__ieee754_pow+0xe8>
 8005b34:	2300      	movs	r3, #0
 8005b36:	f7ff bb64 	b.w	8005202 <__ieee754_pow+0xc2>
 8005b3a:	bf00      	nop
 8005b3c:	f3af 8000 	nop.w
 8005b40:	00000000 	.word	0x00000000
 8005b44:	3fe62e43 	.word	0x3fe62e43
 8005b48:	fefa39ef 	.word	0xfefa39ef
 8005b4c:	3fe62e42 	.word	0x3fe62e42
 8005b50:	0ca86c39 	.word	0x0ca86c39
 8005b54:	be205c61 	.word	0xbe205c61
 8005b58:	72bea4d0 	.word	0x72bea4d0
 8005b5c:	3e663769 	.word	0x3e663769
 8005b60:	c5d26bf1 	.word	0xc5d26bf1
 8005b64:	3ebbbd41 	.word	0x3ebbbd41
 8005b68:	af25de2c 	.word	0xaf25de2c
 8005b6c:	3f11566a 	.word	0x3f11566a
 8005b70:	16bebd93 	.word	0x16bebd93
 8005b74:	3f66c16c 	.word	0x3f66c16c
 8005b78:	5555553e 	.word	0x5555553e
 8005b7c:	3fc55555 	.word	0x3fc55555
 8005b80:	3fe00000 	.word	0x3fe00000
 8005b84:	000fffff 	.word	0x000fffff
 8005b88:	3ff00000 	.word	0x3ff00000
 8005b8c:	4090cbff 	.word	0x4090cbff
 8005b90:	3f6f3400 	.word	0x3f6f3400
 8005b94:	652b82fe 	.word	0x652b82fe
 8005b98:	3c971547 	.word	0x3c971547

08005b9c <__ieee754_sqrt>:
 8005b9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ba0:	ec55 4b10 	vmov	r4, r5, d0
 8005ba4:	4e55      	ldr	r6, [pc, #340]	; (8005cfc <__ieee754_sqrt+0x160>)
 8005ba6:	43ae      	bics	r6, r5
 8005ba8:	ee10 0a10 	vmov	r0, s0
 8005bac:	ee10 3a10 	vmov	r3, s0
 8005bb0:	462a      	mov	r2, r5
 8005bb2:	4629      	mov	r1, r5
 8005bb4:	d110      	bne.n	8005bd8 <__ieee754_sqrt+0x3c>
 8005bb6:	ee10 2a10 	vmov	r2, s0
 8005bba:	462b      	mov	r3, r5
 8005bbc:	f7fa fd24 	bl	8000608 <__aeabi_dmul>
 8005bc0:	4602      	mov	r2, r0
 8005bc2:	460b      	mov	r3, r1
 8005bc4:	4620      	mov	r0, r4
 8005bc6:	4629      	mov	r1, r5
 8005bc8:	f7fa fb68 	bl	800029c <__adddf3>
 8005bcc:	4604      	mov	r4, r0
 8005bce:	460d      	mov	r5, r1
 8005bd0:	ec45 4b10 	vmov	d0, r4, r5
 8005bd4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005bd8:	2d00      	cmp	r5, #0
 8005bda:	dc10      	bgt.n	8005bfe <__ieee754_sqrt+0x62>
 8005bdc:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8005be0:	4330      	orrs	r0, r6
 8005be2:	d0f5      	beq.n	8005bd0 <__ieee754_sqrt+0x34>
 8005be4:	b15d      	cbz	r5, 8005bfe <__ieee754_sqrt+0x62>
 8005be6:	ee10 2a10 	vmov	r2, s0
 8005bea:	462b      	mov	r3, r5
 8005bec:	ee10 0a10 	vmov	r0, s0
 8005bf0:	f7fa fb52 	bl	8000298 <__aeabi_dsub>
 8005bf4:	4602      	mov	r2, r0
 8005bf6:	460b      	mov	r3, r1
 8005bf8:	f7fa fe30 	bl	800085c <__aeabi_ddiv>
 8005bfc:	e7e6      	b.n	8005bcc <__ieee754_sqrt+0x30>
 8005bfe:	1512      	asrs	r2, r2, #20
 8005c00:	d074      	beq.n	8005cec <__ieee754_sqrt+0x150>
 8005c02:	07d4      	lsls	r4, r2, #31
 8005c04:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8005c08:	f2a2 37ff 	subw	r7, r2, #1023	; 0x3ff
 8005c0c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8005c10:	bf5e      	ittt	pl
 8005c12:	0fda      	lsrpl	r2, r3, #31
 8005c14:	005b      	lslpl	r3, r3, #1
 8005c16:	eb02 0141 	addpl.w	r1, r2, r1, lsl #1
 8005c1a:	2400      	movs	r4, #0
 8005c1c:	0fda      	lsrs	r2, r3, #31
 8005c1e:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 8005c22:	107f      	asrs	r7, r7, #1
 8005c24:	005b      	lsls	r3, r3, #1
 8005c26:	2516      	movs	r5, #22
 8005c28:	4620      	mov	r0, r4
 8005c2a:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 8005c2e:	1886      	adds	r6, r0, r2
 8005c30:	428e      	cmp	r6, r1
 8005c32:	bfde      	ittt	le
 8005c34:	1b89      	suble	r1, r1, r6
 8005c36:	18b0      	addle	r0, r6, r2
 8005c38:	18a4      	addle	r4, r4, r2
 8005c3a:	0049      	lsls	r1, r1, #1
 8005c3c:	3d01      	subs	r5, #1
 8005c3e:	eb01 71d3 	add.w	r1, r1, r3, lsr #31
 8005c42:	ea4f 0252 	mov.w	r2, r2, lsr #1
 8005c46:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005c4a:	d1f0      	bne.n	8005c2e <__ieee754_sqrt+0x92>
 8005c4c:	462a      	mov	r2, r5
 8005c4e:	f04f 0e20 	mov.w	lr, #32
 8005c52:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8005c56:	4281      	cmp	r1, r0
 8005c58:	eb06 0c05 	add.w	ip, r6, r5
 8005c5c:	dc02      	bgt.n	8005c64 <__ieee754_sqrt+0xc8>
 8005c5e:	d113      	bne.n	8005c88 <__ieee754_sqrt+0xec>
 8005c60:	459c      	cmp	ip, r3
 8005c62:	d811      	bhi.n	8005c88 <__ieee754_sqrt+0xec>
 8005c64:	f1bc 0f00 	cmp.w	ip, #0
 8005c68:	eb0c 0506 	add.w	r5, ip, r6
 8005c6c:	da43      	bge.n	8005cf6 <__ieee754_sqrt+0x15a>
 8005c6e:	2d00      	cmp	r5, #0
 8005c70:	db41      	blt.n	8005cf6 <__ieee754_sqrt+0x15a>
 8005c72:	f100 0801 	add.w	r8, r0, #1
 8005c76:	1a09      	subs	r1, r1, r0
 8005c78:	459c      	cmp	ip, r3
 8005c7a:	bf88      	it	hi
 8005c7c:	f101 31ff 	addhi.w	r1, r1, #4294967295	; 0xffffffff
 8005c80:	eba3 030c 	sub.w	r3, r3, ip
 8005c84:	4432      	add	r2, r6
 8005c86:	4640      	mov	r0, r8
 8005c88:	ea4f 7cd3 	mov.w	ip, r3, lsr #31
 8005c8c:	f1be 0e01 	subs.w	lr, lr, #1
 8005c90:	eb0c 0141 	add.w	r1, ip, r1, lsl #1
 8005c94:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8005c98:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8005c9c:	d1db      	bne.n	8005c56 <__ieee754_sqrt+0xba>
 8005c9e:	430b      	orrs	r3, r1
 8005ca0:	d006      	beq.n	8005cb0 <__ieee754_sqrt+0x114>
 8005ca2:	1c50      	adds	r0, r2, #1
 8005ca4:	bf13      	iteet	ne
 8005ca6:	3201      	addne	r2, #1
 8005ca8:	3401      	addeq	r4, #1
 8005caa:	4672      	moveq	r2, lr
 8005cac:	f022 0201 	bicne.w	r2, r2, #1
 8005cb0:	1063      	asrs	r3, r4, #1
 8005cb2:	0852      	lsrs	r2, r2, #1
 8005cb4:	07e1      	lsls	r1, r4, #31
 8005cb6:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8005cba:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8005cbe:	bf48      	it	mi
 8005cc0:	f042 4200 	orrmi.w	r2, r2, #2147483648	; 0x80000000
 8005cc4:	eb03 5507 	add.w	r5, r3, r7, lsl #20
 8005cc8:	4614      	mov	r4, r2
 8005cca:	e781      	b.n	8005bd0 <__ieee754_sqrt+0x34>
 8005ccc:	0ad9      	lsrs	r1, r3, #11
 8005cce:	3815      	subs	r0, #21
 8005cd0:	055b      	lsls	r3, r3, #21
 8005cd2:	2900      	cmp	r1, #0
 8005cd4:	d0fa      	beq.n	8005ccc <__ieee754_sqrt+0x130>
 8005cd6:	02cd      	lsls	r5, r1, #11
 8005cd8:	d50a      	bpl.n	8005cf0 <__ieee754_sqrt+0x154>
 8005cda:	f1c2 0420 	rsb	r4, r2, #32
 8005cde:	fa23 f404 	lsr.w	r4, r3, r4
 8005ce2:	1e55      	subs	r5, r2, #1
 8005ce4:	4093      	lsls	r3, r2
 8005ce6:	4321      	orrs	r1, r4
 8005ce8:	1b42      	subs	r2, r0, r5
 8005cea:	e78a      	b.n	8005c02 <__ieee754_sqrt+0x66>
 8005cec:	4610      	mov	r0, r2
 8005cee:	e7f0      	b.n	8005cd2 <__ieee754_sqrt+0x136>
 8005cf0:	0049      	lsls	r1, r1, #1
 8005cf2:	3201      	adds	r2, #1
 8005cf4:	e7ef      	b.n	8005cd6 <__ieee754_sqrt+0x13a>
 8005cf6:	4680      	mov	r8, r0
 8005cf8:	e7bd      	b.n	8005c76 <__ieee754_sqrt+0xda>
 8005cfa:	bf00      	nop
 8005cfc:	7ff00000 	.word	0x7ff00000

08005d00 <with_errno>:
 8005d00:	b570      	push	{r4, r5, r6, lr}
 8005d02:	4604      	mov	r4, r0
 8005d04:	460d      	mov	r5, r1
 8005d06:	4616      	mov	r6, r2
 8005d08:	f000 f8cc 	bl	8005ea4 <__errno>
 8005d0c:	4629      	mov	r1, r5
 8005d0e:	6006      	str	r6, [r0, #0]
 8005d10:	4620      	mov	r0, r4
 8005d12:	bd70      	pop	{r4, r5, r6, pc}

08005d14 <xflow>:
 8005d14:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005d16:	4614      	mov	r4, r2
 8005d18:	461d      	mov	r5, r3
 8005d1a:	b108      	cbz	r0, 8005d20 <xflow+0xc>
 8005d1c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8005d20:	e9cd 2300 	strd	r2, r3, [sp]
 8005d24:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d28:	4620      	mov	r0, r4
 8005d2a:	4629      	mov	r1, r5
 8005d2c:	f7fa fc6c 	bl	8000608 <__aeabi_dmul>
 8005d30:	2222      	movs	r2, #34	; 0x22
 8005d32:	b003      	add	sp, #12
 8005d34:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005d38:	f7ff bfe2 	b.w	8005d00 <with_errno>

08005d3c <__math_uflow>:
 8005d3c:	b508      	push	{r3, lr}
 8005d3e:	2200      	movs	r2, #0
 8005d40:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8005d44:	f7ff ffe6 	bl	8005d14 <xflow>
 8005d48:	ec41 0b10 	vmov	d0, r0, r1
 8005d4c:	bd08      	pop	{r3, pc}

08005d4e <__math_oflow>:
 8005d4e:	b508      	push	{r3, lr}
 8005d50:	2200      	movs	r2, #0
 8005d52:	f04f 43e0 	mov.w	r3, #1879048192	; 0x70000000
 8005d56:	f7ff ffdd 	bl	8005d14 <xflow>
 8005d5a:	ec41 0b10 	vmov	d0, r0, r1
 8005d5e:	bd08      	pop	{r3, pc}

08005d60 <fabs>:
 8005d60:	ec51 0b10 	vmov	r0, r1, d0
 8005d64:	ee10 2a10 	vmov	r2, s0
 8005d68:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005d6c:	ec43 2b10 	vmov	d0, r2, r3
 8005d70:	4770      	bx	lr

08005d72 <finite>:
 8005d72:	b082      	sub	sp, #8
 8005d74:	ed8d 0b00 	vstr	d0, [sp]
 8005d78:	9801      	ldr	r0, [sp, #4]
 8005d7a:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8005d7e:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8005d82:	0fc0      	lsrs	r0, r0, #31
 8005d84:	b002      	add	sp, #8
 8005d86:	4770      	bx	lr

08005d88 <scalbn>:
 8005d88:	b570      	push	{r4, r5, r6, lr}
 8005d8a:	ec55 4b10 	vmov	r4, r5, d0
 8005d8e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8005d92:	4606      	mov	r6, r0
 8005d94:	462b      	mov	r3, r5
 8005d96:	b99a      	cbnz	r2, 8005dc0 <scalbn+0x38>
 8005d98:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005d9c:	4323      	orrs	r3, r4
 8005d9e:	d036      	beq.n	8005e0e <scalbn+0x86>
 8005da0:	4b39      	ldr	r3, [pc, #228]	; (8005e88 <scalbn+0x100>)
 8005da2:	4629      	mov	r1, r5
 8005da4:	ee10 0a10 	vmov	r0, s0
 8005da8:	2200      	movs	r2, #0
 8005daa:	f7fa fc2d 	bl	8000608 <__aeabi_dmul>
 8005dae:	4b37      	ldr	r3, [pc, #220]	; (8005e8c <scalbn+0x104>)
 8005db0:	429e      	cmp	r6, r3
 8005db2:	4604      	mov	r4, r0
 8005db4:	460d      	mov	r5, r1
 8005db6:	da10      	bge.n	8005dda <scalbn+0x52>
 8005db8:	a32b      	add	r3, pc, #172	; (adr r3, 8005e68 <scalbn+0xe0>)
 8005dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dbe:	e03a      	b.n	8005e36 <scalbn+0xae>
 8005dc0:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8005dc4:	428a      	cmp	r2, r1
 8005dc6:	d10c      	bne.n	8005de2 <scalbn+0x5a>
 8005dc8:	ee10 2a10 	vmov	r2, s0
 8005dcc:	4620      	mov	r0, r4
 8005dce:	4629      	mov	r1, r5
 8005dd0:	f7fa fa64 	bl	800029c <__adddf3>
 8005dd4:	4604      	mov	r4, r0
 8005dd6:	460d      	mov	r5, r1
 8005dd8:	e019      	b.n	8005e0e <scalbn+0x86>
 8005dda:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8005dde:	460b      	mov	r3, r1
 8005de0:	3a36      	subs	r2, #54	; 0x36
 8005de2:	4432      	add	r2, r6
 8005de4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8005de8:	428a      	cmp	r2, r1
 8005dea:	dd08      	ble.n	8005dfe <scalbn+0x76>
 8005dec:	2d00      	cmp	r5, #0
 8005dee:	a120      	add	r1, pc, #128	; (adr r1, 8005e70 <scalbn+0xe8>)
 8005df0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005df4:	da1c      	bge.n	8005e30 <scalbn+0xa8>
 8005df6:	a120      	add	r1, pc, #128	; (adr r1, 8005e78 <scalbn+0xf0>)
 8005df8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005dfc:	e018      	b.n	8005e30 <scalbn+0xa8>
 8005dfe:	2a00      	cmp	r2, #0
 8005e00:	dd08      	ble.n	8005e14 <scalbn+0x8c>
 8005e02:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005e06:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005e0a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8005e0e:	ec45 4b10 	vmov	d0, r4, r5
 8005e12:	bd70      	pop	{r4, r5, r6, pc}
 8005e14:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8005e18:	da19      	bge.n	8005e4e <scalbn+0xc6>
 8005e1a:	f24c 3350 	movw	r3, #50000	; 0xc350
 8005e1e:	429e      	cmp	r6, r3
 8005e20:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8005e24:	dd0a      	ble.n	8005e3c <scalbn+0xb4>
 8005e26:	a112      	add	r1, pc, #72	; (adr r1, 8005e70 <scalbn+0xe8>)
 8005e28:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e2c:	2b00      	cmp	r3, #0
 8005e2e:	d1e2      	bne.n	8005df6 <scalbn+0x6e>
 8005e30:	a30f      	add	r3, pc, #60	; (adr r3, 8005e70 <scalbn+0xe8>)
 8005e32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e36:	f7fa fbe7 	bl	8000608 <__aeabi_dmul>
 8005e3a:	e7cb      	b.n	8005dd4 <scalbn+0x4c>
 8005e3c:	a10a      	add	r1, pc, #40	; (adr r1, 8005e68 <scalbn+0xe0>)
 8005e3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d0b8      	beq.n	8005db8 <scalbn+0x30>
 8005e46:	a10e      	add	r1, pc, #56	; (adr r1, 8005e80 <scalbn+0xf8>)
 8005e48:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005e4c:	e7b4      	b.n	8005db8 <scalbn+0x30>
 8005e4e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8005e52:	3236      	adds	r2, #54	; 0x36
 8005e54:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8005e58:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8005e5c:	4620      	mov	r0, r4
 8005e5e:	4b0c      	ldr	r3, [pc, #48]	; (8005e90 <scalbn+0x108>)
 8005e60:	2200      	movs	r2, #0
 8005e62:	e7e8      	b.n	8005e36 <scalbn+0xae>
 8005e64:	f3af 8000 	nop.w
 8005e68:	c2f8f359 	.word	0xc2f8f359
 8005e6c:	01a56e1f 	.word	0x01a56e1f
 8005e70:	8800759c 	.word	0x8800759c
 8005e74:	7e37e43c 	.word	0x7e37e43c
 8005e78:	8800759c 	.word	0x8800759c
 8005e7c:	fe37e43c 	.word	0xfe37e43c
 8005e80:	c2f8f359 	.word	0xc2f8f359
 8005e84:	81a56e1f 	.word	0x81a56e1f
 8005e88:	43500000 	.word	0x43500000
 8005e8c:	ffff3cb0 	.word	0xffff3cb0
 8005e90:	3c900000 	.word	0x3c900000

08005e94 <calloc>:
 8005e94:	4b02      	ldr	r3, [pc, #8]	; (8005ea0 <calloc+0xc>)
 8005e96:	460a      	mov	r2, r1
 8005e98:	4601      	mov	r1, r0
 8005e9a:	6818      	ldr	r0, [r3, #0]
 8005e9c:	f000 b85e 	b.w	8005f5c <_calloc_r>
 8005ea0:	200000ac 	.word	0x200000ac

08005ea4 <__errno>:
 8005ea4:	4b01      	ldr	r3, [pc, #4]	; (8005eac <__errno+0x8>)
 8005ea6:	6818      	ldr	r0, [r3, #0]
 8005ea8:	4770      	bx	lr
 8005eaa:	bf00      	nop
 8005eac:	200000ac 	.word	0x200000ac

08005eb0 <__libc_init_array>:
 8005eb0:	b570      	push	{r4, r5, r6, lr}
 8005eb2:	4d0d      	ldr	r5, [pc, #52]	; (8005ee8 <__libc_init_array+0x38>)
 8005eb4:	4c0d      	ldr	r4, [pc, #52]	; (8005eec <__libc_init_array+0x3c>)
 8005eb6:	1b64      	subs	r4, r4, r5
 8005eb8:	10a4      	asrs	r4, r4, #2
 8005eba:	2600      	movs	r6, #0
 8005ebc:	42a6      	cmp	r6, r4
 8005ebe:	d109      	bne.n	8005ed4 <__libc_init_array+0x24>
 8005ec0:	4d0b      	ldr	r5, [pc, #44]	; (8005ef0 <__libc_init_array+0x40>)
 8005ec2:	4c0c      	ldr	r4, [pc, #48]	; (8005ef4 <__libc_init_array+0x44>)
 8005ec4:	f004 fcae 	bl	800a824 <_init>
 8005ec8:	1b64      	subs	r4, r4, r5
 8005eca:	10a4      	asrs	r4, r4, #2
 8005ecc:	2600      	movs	r6, #0
 8005ece:	42a6      	cmp	r6, r4
 8005ed0:	d105      	bne.n	8005ede <__libc_init_array+0x2e>
 8005ed2:	bd70      	pop	{r4, r5, r6, pc}
 8005ed4:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ed8:	4798      	blx	r3
 8005eda:	3601      	adds	r6, #1
 8005edc:	e7ee      	b.n	8005ebc <__libc_init_array+0xc>
 8005ede:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ee2:	4798      	blx	r3
 8005ee4:	3601      	adds	r6, #1
 8005ee6:	e7f2      	b.n	8005ece <__libc_init_array+0x1e>
 8005ee8:	0800ad84 	.word	0x0800ad84
 8005eec:	0800ad84 	.word	0x0800ad84
 8005ef0:	0800ad84 	.word	0x0800ad84
 8005ef4:	0800ad88 	.word	0x0800ad88

08005ef8 <malloc>:
 8005ef8:	4b02      	ldr	r3, [pc, #8]	; (8005f04 <malloc+0xc>)
 8005efa:	4601      	mov	r1, r0
 8005efc:	6818      	ldr	r0, [r3, #0]
 8005efe:	f000 b8af 	b.w	8006060 <_malloc_r>
 8005f02:	bf00      	nop
 8005f04:	200000ac 	.word	0x200000ac

08005f08 <free>:
 8005f08:	4b02      	ldr	r3, [pc, #8]	; (8005f14 <free+0xc>)
 8005f0a:	4601      	mov	r1, r0
 8005f0c:	6818      	ldr	r0, [r3, #0]
 8005f0e:	f000 b83b 	b.w	8005f88 <_free_r>
 8005f12:	bf00      	nop
 8005f14:	200000ac 	.word	0x200000ac

08005f18 <memmove>:
 8005f18:	4288      	cmp	r0, r1
 8005f1a:	b510      	push	{r4, lr}
 8005f1c:	eb01 0402 	add.w	r4, r1, r2
 8005f20:	d902      	bls.n	8005f28 <memmove+0x10>
 8005f22:	4284      	cmp	r4, r0
 8005f24:	4623      	mov	r3, r4
 8005f26:	d807      	bhi.n	8005f38 <memmove+0x20>
 8005f28:	1e43      	subs	r3, r0, #1
 8005f2a:	42a1      	cmp	r1, r4
 8005f2c:	d008      	beq.n	8005f40 <memmove+0x28>
 8005f2e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005f32:	f803 2f01 	strb.w	r2, [r3, #1]!
 8005f36:	e7f8      	b.n	8005f2a <memmove+0x12>
 8005f38:	4402      	add	r2, r0
 8005f3a:	4601      	mov	r1, r0
 8005f3c:	428a      	cmp	r2, r1
 8005f3e:	d100      	bne.n	8005f42 <memmove+0x2a>
 8005f40:	bd10      	pop	{r4, pc}
 8005f42:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8005f46:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005f4a:	e7f7      	b.n	8005f3c <memmove+0x24>

08005f4c <memset>:
 8005f4c:	4402      	add	r2, r0
 8005f4e:	4603      	mov	r3, r0
 8005f50:	4293      	cmp	r3, r2
 8005f52:	d100      	bne.n	8005f56 <memset+0xa>
 8005f54:	4770      	bx	lr
 8005f56:	f803 1b01 	strb.w	r1, [r3], #1
 8005f5a:	e7f9      	b.n	8005f50 <memset+0x4>

08005f5c <_calloc_r>:
 8005f5c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005f5e:	fba1 2402 	umull	r2, r4, r1, r2
 8005f62:	b94c      	cbnz	r4, 8005f78 <_calloc_r+0x1c>
 8005f64:	4611      	mov	r1, r2
 8005f66:	9201      	str	r2, [sp, #4]
 8005f68:	f000 f87a 	bl	8006060 <_malloc_r>
 8005f6c:	9a01      	ldr	r2, [sp, #4]
 8005f6e:	4605      	mov	r5, r0
 8005f70:	b930      	cbnz	r0, 8005f80 <_calloc_r+0x24>
 8005f72:	4628      	mov	r0, r5
 8005f74:	b003      	add	sp, #12
 8005f76:	bd30      	pop	{r4, r5, pc}
 8005f78:	220c      	movs	r2, #12
 8005f7a:	6002      	str	r2, [r0, #0]
 8005f7c:	2500      	movs	r5, #0
 8005f7e:	e7f8      	b.n	8005f72 <_calloc_r+0x16>
 8005f80:	4621      	mov	r1, r4
 8005f82:	f7ff ffe3 	bl	8005f4c <memset>
 8005f86:	e7f4      	b.n	8005f72 <_calloc_r+0x16>

08005f88 <_free_r>:
 8005f88:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005f8a:	2900      	cmp	r1, #0
 8005f8c:	d044      	beq.n	8006018 <_free_r+0x90>
 8005f8e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005f92:	9001      	str	r0, [sp, #4]
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	f1a1 0404 	sub.w	r4, r1, #4
 8005f9a:	bfb8      	it	lt
 8005f9c:	18e4      	addlt	r4, r4, r3
 8005f9e:	f003 f94d 	bl	800923c <__malloc_lock>
 8005fa2:	4a1e      	ldr	r2, [pc, #120]	; (800601c <_free_r+0x94>)
 8005fa4:	9801      	ldr	r0, [sp, #4]
 8005fa6:	6813      	ldr	r3, [r2, #0]
 8005fa8:	b933      	cbnz	r3, 8005fb8 <_free_r+0x30>
 8005faa:	6063      	str	r3, [r4, #4]
 8005fac:	6014      	str	r4, [r2, #0]
 8005fae:	b003      	add	sp, #12
 8005fb0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005fb4:	f003 b948 	b.w	8009248 <__malloc_unlock>
 8005fb8:	42a3      	cmp	r3, r4
 8005fba:	d908      	bls.n	8005fce <_free_r+0x46>
 8005fbc:	6825      	ldr	r5, [r4, #0]
 8005fbe:	1961      	adds	r1, r4, r5
 8005fc0:	428b      	cmp	r3, r1
 8005fc2:	bf01      	itttt	eq
 8005fc4:	6819      	ldreq	r1, [r3, #0]
 8005fc6:	685b      	ldreq	r3, [r3, #4]
 8005fc8:	1949      	addeq	r1, r1, r5
 8005fca:	6021      	streq	r1, [r4, #0]
 8005fcc:	e7ed      	b.n	8005faa <_free_r+0x22>
 8005fce:	461a      	mov	r2, r3
 8005fd0:	685b      	ldr	r3, [r3, #4]
 8005fd2:	b10b      	cbz	r3, 8005fd8 <_free_r+0x50>
 8005fd4:	42a3      	cmp	r3, r4
 8005fd6:	d9fa      	bls.n	8005fce <_free_r+0x46>
 8005fd8:	6811      	ldr	r1, [r2, #0]
 8005fda:	1855      	adds	r5, r2, r1
 8005fdc:	42a5      	cmp	r5, r4
 8005fde:	d10b      	bne.n	8005ff8 <_free_r+0x70>
 8005fe0:	6824      	ldr	r4, [r4, #0]
 8005fe2:	4421      	add	r1, r4
 8005fe4:	1854      	adds	r4, r2, r1
 8005fe6:	42a3      	cmp	r3, r4
 8005fe8:	6011      	str	r1, [r2, #0]
 8005fea:	d1e0      	bne.n	8005fae <_free_r+0x26>
 8005fec:	681c      	ldr	r4, [r3, #0]
 8005fee:	685b      	ldr	r3, [r3, #4]
 8005ff0:	6053      	str	r3, [r2, #4]
 8005ff2:	4421      	add	r1, r4
 8005ff4:	6011      	str	r1, [r2, #0]
 8005ff6:	e7da      	b.n	8005fae <_free_r+0x26>
 8005ff8:	d902      	bls.n	8006000 <_free_r+0x78>
 8005ffa:	230c      	movs	r3, #12
 8005ffc:	6003      	str	r3, [r0, #0]
 8005ffe:	e7d6      	b.n	8005fae <_free_r+0x26>
 8006000:	6825      	ldr	r5, [r4, #0]
 8006002:	1961      	adds	r1, r4, r5
 8006004:	428b      	cmp	r3, r1
 8006006:	bf04      	itt	eq
 8006008:	6819      	ldreq	r1, [r3, #0]
 800600a:	685b      	ldreq	r3, [r3, #4]
 800600c:	6063      	str	r3, [r4, #4]
 800600e:	bf04      	itt	eq
 8006010:	1949      	addeq	r1, r1, r5
 8006012:	6021      	streq	r1, [r4, #0]
 8006014:	6054      	str	r4, [r2, #4]
 8006016:	e7ca      	b.n	8005fae <_free_r+0x26>
 8006018:	b003      	add	sp, #12
 800601a:	bd30      	pop	{r4, r5, pc}
 800601c:	20000448 	.word	0x20000448

08006020 <sbrk_aligned>:
 8006020:	b570      	push	{r4, r5, r6, lr}
 8006022:	4e0e      	ldr	r6, [pc, #56]	; (800605c <sbrk_aligned+0x3c>)
 8006024:	460c      	mov	r4, r1
 8006026:	6831      	ldr	r1, [r6, #0]
 8006028:	4605      	mov	r5, r0
 800602a:	b911      	cbnz	r1, 8006032 <sbrk_aligned+0x12>
 800602c:	f000 ff1e 	bl	8006e6c <_sbrk_r>
 8006030:	6030      	str	r0, [r6, #0]
 8006032:	4621      	mov	r1, r4
 8006034:	4628      	mov	r0, r5
 8006036:	f000 ff19 	bl	8006e6c <_sbrk_r>
 800603a:	1c43      	adds	r3, r0, #1
 800603c:	d00a      	beq.n	8006054 <sbrk_aligned+0x34>
 800603e:	1cc4      	adds	r4, r0, #3
 8006040:	f024 0403 	bic.w	r4, r4, #3
 8006044:	42a0      	cmp	r0, r4
 8006046:	d007      	beq.n	8006058 <sbrk_aligned+0x38>
 8006048:	1a21      	subs	r1, r4, r0
 800604a:	4628      	mov	r0, r5
 800604c:	f000 ff0e 	bl	8006e6c <_sbrk_r>
 8006050:	3001      	adds	r0, #1
 8006052:	d101      	bne.n	8006058 <sbrk_aligned+0x38>
 8006054:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006058:	4620      	mov	r0, r4
 800605a:	bd70      	pop	{r4, r5, r6, pc}
 800605c:	2000044c 	.word	0x2000044c

08006060 <_malloc_r>:
 8006060:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006064:	1ccd      	adds	r5, r1, #3
 8006066:	f025 0503 	bic.w	r5, r5, #3
 800606a:	3508      	adds	r5, #8
 800606c:	2d0c      	cmp	r5, #12
 800606e:	bf38      	it	cc
 8006070:	250c      	movcc	r5, #12
 8006072:	2d00      	cmp	r5, #0
 8006074:	4607      	mov	r7, r0
 8006076:	db01      	blt.n	800607c <_malloc_r+0x1c>
 8006078:	42a9      	cmp	r1, r5
 800607a:	d905      	bls.n	8006088 <_malloc_r+0x28>
 800607c:	230c      	movs	r3, #12
 800607e:	603b      	str	r3, [r7, #0]
 8006080:	2600      	movs	r6, #0
 8006082:	4630      	mov	r0, r6
 8006084:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006088:	4e2e      	ldr	r6, [pc, #184]	; (8006144 <_malloc_r+0xe4>)
 800608a:	f003 f8d7 	bl	800923c <__malloc_lock>
 800608e:	6833      	ldr	r3, [r6, #0]
 8006090:	461c      	mov	r4, r3
 8006092:	bb34      	cbnz	r4, 80060e2 <_malloc_r+0x82>
 8006094:	4629      	mov	r1, r5
 8006096:	4638      	mov	r0, r7
 8006098:	f7ff ffc2 	bl	8006020 <sbrk_aligned>
 800609c:	1c43      	adds	r3, r0, #1
 800609e:	4604      	mov	r4, r0
 80060a0:	d14d      	bne.n	800613e <_malloc_r+0xde>
 80060a2:	6834      	ldr	r4, [r6, #0]
 80060a4:	4626      	mov	r6, r4
 80060a6:	2e00      	cmp	r6, #0
 80060a8:	d140      	bne.n	800612c <_malloc_r+0xcc>
 80060aa:	6823      	ldr	r3, [r4, #0]
 80060ac:	4631      	mov	r1, r6
 80060ae:	4638      	mov	r0, r7
 80060b0:	eb04 0803 	add.w	r8, r4, r3
 80060b4:	f000 feda 	bl	8006e6c <_sbrk_r>
 80060b8:	4580      	cmp	r8, r0
 80060ba:	d13a      	bne.n	8006132 <_malloc_r+0xd2>
 80060bc:	6821      	ldr	r1, [r4, #0]
 80060be:	3503      	adds	r5, #3
 80060c0:	1a6d      	subs	r5, r5, r1
 80060c2:	f025 0503 	bic.w	r5, r5, #3
 80060c6:	3508      	adds	r5, #8
 80060c8:	2d0c      	cmp	r5, #12
 80060ca:	bf38      	it	cc
 80060cc:	250c      	movcc	r5, #12
 80060ce:	4629      	mov	r1, r5
 80060d0:	4638      	mov	r0, r7
 80060d2:	f7ff ffa5 	bl	8006020 <sbrk_aligned>
 80060d6:	3001      	adds	r0, #1
 80060d8:	d02b      	beq.n	8006132 <_malloc_r+0xd2>
 80060da:	6823      	ldr	r3, [r4, #0]
 80060dc:	442b      	add	r3, r5
 80060de:	6023      	str	r3, [r4, #0]
 80060e0:	e00e      	b.n	8006100 <_malloc_r+0xa0>
 80060e2:	6822      	ldr	r2, [r4, #0]
 80060e4:	1b52      	subs	r2, r2, r5
 80060e6:	d41e      	bmi.n	8006126 <_malloc_r+0xc6>
 80060e8:	2a0b      	cmp	r2, #11
 80060ea:	d916      	bls.n	800611a <_malloc_r+0xba>
 80060ec:	1961      	adds	r1, r4, r5
 80060ee:	42a3      	cmp	r3, r4
 80060f0:	6025      	str	r5, [r4, #0]
 80060f2:	bf18      	it	ne
 80060f4:	6059      	strne	r1, [r3, #4]
 80060f6:	6863      	ldr	r3, [r4, #4]
 80060f8:	bf08      	it	eq
 80060fa:	6031      	streq	r1, [r6, #0]
 80060fc:	5162      	str	r2, [r4, r5]
 80060fe:	604b      	str	r3, [r1, #4]
 8006100:	4638      	mov	r0, r7
 8006102:	f104 060b 	add.w	r6, r4, #11
 8006106:	f003 f89f 	bl	8009248 <__malloc_unlock>
 800610a:	f026 0607 	bic.w	r6, r6, #7
 800610e:	1d23      	adds	r3, r4, #4
 8006110:	1af2      	subs	r2, r6, r3
 8006112:	d0b6      	beq.n	8006082 <_malloc_r+0x22>
 8006114:	1b9b      	subs	r3, r3, r6
 8006116:	50a3      	str	r3, [r4, r2]
 8006118:	e7b3      	b.n	8006082 <_malloc_r+0x22>
 800611a:	6862      	ldr	r2, [r4, #4]
 800611c:	42a3      	cmp	r3, r4
 800611e:	bf0c      	ite	eq
 8006120:	6032      	streq	r2, [r6, #0]
 8006122:	605a      	strne	r2, [r3, #4]
 8006124:	e7ec      	b.n	8006100 <_malloc_r+0xa0>
 8006126:	4623      	mov	r3, r4
 8006128:	6864      	ldr	r4, [r4, #4]
 800612a:	e7b2      	b.n	8006092 <_malloc_r+0x32>
 800612c:	4634      	mov	r4, r6
 800612e:	6876      	ldr	r6, [r6, #4]
 8006130:	e7b9      	b.n	80060a6 <_malloc_r+0x46>
 8006132:	230c      	movs	r3, #12
 8006134:	603b      	str	r3, [r7, #0]
 8006136:	4638      	mov	r0, r7
 8006138:	f003 f886 	bl	8009248 <__malloc_unlock>
 800613c:	e7a1      	b.n	8006082 <_malloc_r+0x22>
 800613e:	6025      	str	r5, [r4, #0]
 8006140:	e7de      	b.n	8006100 <_malloc_r+0xa0>
 8006142:	bf00      	nop
 8006144:	20000448 	.word	0x20000448

08006148 <__cvt>:
 8006148:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800614c:	ec55 4b10 	vmov	r4, r5, d0
 8006150:	2d00      	cmp	r5, #0
 8006152:	460e      	mov	r6, r1
 8006154:	4619      	mov	r1, r3
 8006156:	462b      	mov	r3, r5
 8006158:	bfbb      	ittet	lt
 800615a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800615e:	461d      	movlt	r5, r3
 8006160:	2300      	movge	r3, #0
 8006162:	232d      	movlt	r3, #45	; 0x2d
 8006164:	700b      	strb	r3, [r1, #0]
 8006166:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006168:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800616c:	4691      	mov	r9, r2
 800616e:	f023 0820 	bic.w	r8, r3, #32
 8006172:	bfbc      	itt	lt
 8006174:	4622      	movlt	r2, r4
 8006176:	4614      	movlt	r4, r2
 8006178:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800617c:	d005      	beq.n	800618a <__cvt+0x42>
 800617e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006182:	d100      	bne.n	8006186 <__cvt+0x3e>
 8006184:	3601      	adds	r6, #1
 8006186:	2102      	movs	r1, #2
 8006188:	e000      	b.n	800618c <__cvt+0x44>
 800618a:	2103      	movs	r1, #3
 800618c:	ab03      	add	r3, sp, #12
 800618e:	9301      	str	r3, [sp, #4]
 8006190:	ab02      	add	r3, sp, #8
 8006192:	9300      	str	r3, [sp, #0]
 8006194:	ec45 4b10 	vmov	d0, r4, r5
 8006198:	4653      	mov	r3, sl
 800619a:	4632      	mov	r2, r6
 800619c:	f001 fdd4 	bl	8007d48 <_dtoa_r>
 80061a0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80061a4:	4607      	mov	r7, r0
 80061a6:	d102      	bne.n	80061ae <__cvt+0x66>
 80061a8:	f019 0f01 	tst.w	r9, #1
 80061ac:	d022      	beq.n	80061f4 <__cvt+0xac>
 80061ae:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80061b2:	eb07 0906 	add.w	r9, r7, r6
 80061b6:	d110      	bne.n	80061da <__cvt+0x92>
 80061b8:	783b      	ldrb	r3, [r7, #0]
 80061ba:	2b30      	cmp	r3, #48	; 0x30
 80061bc:	d10a      	bne.n	80061d4 <__cvt+0x8c>
 80061be:	2200      	movs	r2, #0
 80061c0:	2300      	movs	r3, #0
 80061c2:	4620      	mov	r0, r4
 80061c4:	4629      	mov	r1, r5
 80061c6:	f7fa fc87 	bl	8000ad8 <__aeabi_dcmpeq>
 80061ca:	b918      	cbnz	r0, 80061d4 <__cvt+0x8c>
 80061cc:	f1c6 0601 	rsb	r6, r6, #1
 80061d0:	f8ca 6000 	str.w	r6, [sl]
 80061d4:	f8da 3000 	ldr.w	r3, [sl]
 80061d8:	4499      	add	r9, r3
 80061da:	2200      	movs	r2, #0
 80061dc:	2300      	movs	r3, #0
 80061de:	4620      	mov	r0, r4
 80061e0:	4629      	mov	r1, r5
 80061e2:	f7fa fc79 	bl	8000ad8 <__aeabi_dcmpeq>
 80061e6:	b108      	cbz	r0, 80061ec <__cvt+0xa4>
 80061e8:	f8cd 900c 	str.w	r9, [sp, #12]
 80061ec:	2230      	movs	r2, #48	; 0x30
 80061ee:	9b03      	ldr	r3, [sp, #12]
 80061f0:	454b      	cmp	r3, r9
 80061f2:	d307      	bcc.n	8006204 <__cvt+0xbc>
 80061f4:	9b03      	ldr	r3, [sp, #12]
 80061f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80061f8:	1bdb      	subs	r3, r3, r7
 80061fa:	4638      	mov	r0, r7
 80061fc:	6013      	str	r3, [r2, #0]
 80061fe:	b004      	add	sp, #16
 8006200:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006204:	1c59      	adds	r1, r3, #1
 8006206:	9103      	str	r1, [sp, #12]
 8006208:	701a      	strb	r2, [r3, #0]
 800620a:	e7f0      	b.n	80061ee <__cvt+0xa6>

0800620c <__exponent>:
 800620c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800620e:	4603      	mov	r3, r0
 8006210:	2900      	cmp	r1, #0
 8006212:	bfb8      	it	lt
 8006214:	4249      	neglt	r1, r1
 8006216:	f803 2b02 	strb.w	r2, [r3], #2
 800621a:	bfb4      	ite	lt
 800621c:	222d      	movlt	r2, #45	; 0x2d
 800621e:	222b      	movge	r2, #43	; 0x2b
 8006220:	2909      	cmp	r1, #9
 8006222:	7042      	strb	r2, [r0, #1]
 8006224:	dd2a      	ble.n	800627c <__exponent+0x70>
 8006226:	f10d 0407 	add.w	r4, sp, #7
 800622a:	46a4      	mov	ip, r4
 800622c:	270a      	movs	r7, #10
 800622e:	46a6      	mov	lr, r4
 8006230:	460a      	mov	r2, r1
 8006232:	fb91 f6f7 	sdiv	r6, r1, r7
 8006236:	fb07 1516 	mls	r5, r7, r6, r1
 800623a:	3530      	adds	r5, #48	; 0x30
 800623c:	2a63      	cmp	r2, #99	; 0x63
 800623e:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 8006242:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006246:	4631      	mov	r1, r6
 8006248:	dcf1      	bgt.n	800622e <__exponent+0x22>
 800624a:	3130      	adds	r1, #48	; 0x30
 800624c:	f1ae 0502 	sub.w	r5, lr, #2
 8006250:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006254:	1c44      	adds	r4, r0, #1
 8006256:	4629      	mov	r1, r5
 8006258:	4561      	cmp	r1, ip
 800625a:	d30a      	bcc.n	8006272 <__exponent+0x66>
 800625c:	f10d 0209 	add.w	r2, sp, #9
 8006260:	eba2 020e 	sub.w	r2, r2, lr
 8006264:	4565      	cmp	r5, ip
 8006266:	bf88      	it	hi
 8006268:	2200      	movhi	r2, #0
 800626a:	4413      	add	r3, r2
 800626c:	1a18      	subs	r0, r3, r0
 800626e:	b003      	add	sp, #12
 8006270:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006272:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006276:	f804 2f01 	strb.w	r2, [r4, #1]!
 800627a:	e7ed      	b.n	8006258 <__exponent+0x4c>
 800627c:	2330      	movs	r3, #48	; 0x30
 800627e:	3130      	adds	r1, #48	; 0x30
 8006280:	7083      	strb	r3, [r0, #2]
 8006282:	70c1      	strb	r1, [r0, #3]
 8006284:	1d03      	adds	r3, r0, #4
 8006286:	e7f1      	b.n	800626c <__exponent+0x60>

08006288 <_printf_float>:
 8006288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800628c:	ed2d 8b02 	vpush	{d8}
 8006290:	b08d      	sub	sp, #52	; 0x34
 8006292:	460c      	mov	r4, r1
 8006294:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006298:	4616      	mov	r6, r2
 800629a:	461f      	mov	r7, r3
 800629c:	4605      	mov	r5, r0
 800629e:	f002 ffa5 	bl	80091ec <_localeconv_r>
 80062a2:	f8d0 a000 	ldr.w	sl, [r0]
 80062a6:	4650      	mov	r0, sl
 80062a8:	f7f9 ff9a 	bl	80001e0 <strlen>
 80062ac:	2300      	movs	r3, #0
 80062ae:	930a      	str	r3, [sp, #40]	; 0x28
 80062b0:	6823      	ldr	r3, [r4, #0]
 80062b2:	9305      	str	r3, [sp, #20]
 80062b4:	f8d8 3000 	ldr.w	r3, [r8]
 80062b8:	f894 b018 	ldrb.w	fp, [r4, #24]
 80062bc:	3307      	adds	r3, #7
 80062be:	f023 0307 	bic.w	r3, r3, #7
 80062c2:	f103 0208 	add.w	r2, r3, #8
 80062c6:	f8c8 2000 	str.w	r2, [r8]
 80062ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062ce:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80062d2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80062d6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80062da:	9307      	str	r3, [sp, #28]
 80062dc:	f8cd 8018 	str.w	r8, [sp, #24]
 80062e0:	ee08 0a10 	vmov	s16, r0
 80062e4:	4b9f      	ldr	r3, [pc, #636]	; (8006564 <_printf_float+0x2dc>)
 80062e6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062ea:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80062ee:	f7fa fc25 	bl	8000b3c <__aeabi_dcmpun>
 80062f2:	bb88      	cbnz	r0, 8006358 <_printf_float+0xd0>
 80062f4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80062f8:	4b9a      	ldr	r3, [pc, #616]	; (8006564 <_printf_float+0x2dc>)
 80062fa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80062fe:	f7fa fbff 	bl	8000b00 <__aeabi_dcmple>
 8006302:	bb48      	cbnz	r0, 8006358 <_printf_float+0xd0>
 8006304:	2200      	movs	r2, #0
 8006306:	2300      	movs	r3, #0
 8006308:	4640      	mov	r0, r8
 800630a:	4649      	mov	r1, r9
 800630c:	f7fa fbee 	bl	8000aec <__aeabi_dcmplt>
 8006310:	b110      	cbz	r0, 8006318 <_printf_float+0x90>
 8006312:	232d      	movs	r3, #45	; 0x2d
 8006314:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006318:	4b93      	ldr	r3, [pc, #588]	; (8006568 <_printf_float+0x2e0>)
 800631a:	4894      	ldr	r0, [pc, #592]	; (800656c <_printf_float+0x2e4>)
 800631c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006320:	bf94      	ite	ls
 8006322:	4698      	movls	r8, r3
 8006324:	4680      	movhi	r8, r0
 8006326:	2303      	movs	r3, #3
 8006328:	6123      	str	r3, [r4, #16]
 800632a:	9b05      	ldr	r3, [sp, #20]
 800632c:	f023 0204 	bic.w	r2, r3, #4
 8006330:	6022      	str	r2, [r4, #0]
 8006332:	f04f 0900 	mov.w	r9, #0
 8006336:	9700      	str	r7, [sp, #0]
 8006338:	4633      	mov	r3, r6
 800633a:	aa0b      	add	r2, sp, #44	; 0x2c
 800633c:	4621      	mov	r1, r4
 800633e:	4628      	mov	r0, r5
 8006340:	f000 f9d8 	bl	80066f4 <_printf_common>
 8006344:	3001      	adds	r0, #1
 8006346:	f040 8090 	bne.w	800646a <_printf_float+0x1e2>
 800634a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800634e:	b00d      	add	sp, #52	; 0x34
 8006350:	ecbd 8b02 	vpop	{d8}
 8006354:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006358:	4642      	mov	r2, r8
 800635a:	464b      	mov	r3, r9
 800635c:	4640      	mov	r0, r8
 800635e:	4649      	mov	r1, r9
 8006360:	f7fa fbec 	bl	8000b3c <__aeabi_dcmpun>
 8006364:	b140      	cbz	r0, 8006378 <_printf_float+0xf0>
 8006366:	464b      	mov	r3, r9
 8006368:	2b00      	cmp	r3, #0
 800636a:	bfbc      	itt	lt
 800636c:	232d      	movlt	r3, #45	; 0x2d
 800636e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006372:	487f      	ldr	r0, [pc, #508]	; (8006570 <_printf_float+0x2e8>)
 8006374:	4b7f      	ldr	r3, [pc, #508]	; (8006574 <_printf_float+0x2ec>)
 8006376:	e7d1      	b.n	800631c <_printf_float+0x94>
 8006378:	6863      	ldr	r3, [r4, #4]
 800637a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800637e:	9206      	str	r2, [sp, #24]
 8006380:	1c5a      	adds	r2, r3, #1
 8006382:	d13f      	bne.n	8006404 <_printf_float+0x17c>
 8006384:	2306      	movs	r3, #6
 8006386:	6063      	str	r3, [r4, #4]
 8006388:	9b05      	ldr	r3, [sp, #20]
 800638a:	6861      	ldr	r1, [r4, #4]
 800638c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006390:	2300      	movs	r3, #0
 8006392:	9303      	str	r3, [sp, #12]
 8006394:	ab0a      	add	r3, sp, #40	; 0x28
 8006396:	e9cd b301 	strd	fp, r3, [sp, #4]
 800639a:	ab09      	add	r3, sp, #36	; 0x24
 800639c:	ec49 8b10 	vmov	d0, r8, r9
 80063a0:	9300      	str	r3, [sp, #0]
 80063a2:	6022      	str	r2, [r4, #0]
 80063a4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80063a8:	4628      	mov	r0, r5
 80063aa:	f7ff fecd 	bl	8006148 <__cvt>
 80063ae:	9b06      	ldr	r3, [sp, #24]
 80063b0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80063b2:	2b47      	cmp	r3, #71	; 0x47
 80063b4:	4680      	mov	r8, r0
 80063b6:	d108      	bne.n	80063ca <_printf_float+0x142>
 80063b8:	1cc8      	adds	r0, r1, #3
 80063ba:	db02      	blt.n	80063c2 <_printf_float+0x13a>
 80063bc:	6863      	ldr	r3, [r4, #4]
 80063be:	4299      	cmp	r1, r3
 80063c0:	dd41      	ble.n	8006446 <_printf_float+0x1be>
 80063c2:	f1ab 0b02 	sub.w	fp, fp, #2
 80063c6:	fa5f fb8b 	uxtb.w	fp, fp
 80063ca:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80063ce:	d820      	bhi.n	8006412 <_printf_float+0x18a>
 80063d0:	3901      	subs	r1, #1
 80063d2:	465a      	mov	r2, fp
 80063d4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80063d8:	9109      	str	r1, [sp, #36]	; 0x24
 80063da:	f7ff ff17 	bl	800620c <__exponent>
 80063de:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80063e0:	1813      	adds	r3, r2, r0
 80063e2:	2a01      	cmp	r2, #1
 80063e4:	4681      	mov	r9, r0
 80063e6:	6123      	str	r3, [r4, #16]
 80063e8:	dc02      	bgt.n	80063f0 <_printf_float+0x168>
 80063ea:	6822      	ldr	r2, [r4, #0]
 80063ec:	07d2      	lsls	r2, r2, #31
 80063ee:	d501      	bpl.n	80063f4 <_printf_float+0x16c>
 80063f0:	3301      	adds	r3, #1
 80063f2:	6123      	str	r3, [r4, #16]
 80063f4:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d09c      	beq.n	8006336 <_printf_float+0xae>
 80063fc:	232d      	movs	r3, #45	; 0x2d
 80063fe:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006402:	e798      	b.n	8006336 <_printf_float+0xae>
 8006404:	9a06      	ldr	r2, [sp, #24]
 8006406:	2a47      	cmp	r2, #71	; 0x47
 8006408:	d1be      	bne.n	8006388 <_printf_float+0x100>
 800640a:	2b00      	cmp	r3, #0
 800640c:	d1bc      	bne.n	8006388 <_printf_float+0x100>
 800640e:	2301      	movs	r3, #1
 8006410:	e7b9      	b.n	8006386 <_printf_float+0xfe>
 8006412:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006416:	d118      	bne.n	800644a <_printf_float+0x1c2>
 8006418:	2900      	cmp	r1, #0
 800641a:	6863      	ldr	r3, [r4, #4]
 800641c:	dd0b      	ble.n	8006436 <_printf_float+0x1ae>
 800641e:	6121      	str	r1, [r4, #16]
 8006420:	b913      	cbnz	r3, 8006428 <_printf_float+0x1a0>
 8006422:	6822      	ldr	r2, [r4, #0]
 8006424:	07d0      	lsls	r0, r2, #31
 8006426:	d502      	bpl.n	800642e <_printf_float+0x1a6>
 8006428:	3301      	adds	r3, #1
 800642a:	440b      	add	r3, r1
 800642c:	6123      	str	r3, [r4, #16]
 800642e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006430:	f04f 0900 	mov.w	r9, #0
 8006434:	e7de      	b.n	80063f4 <_printf_float+0x16c>
 8006436:	b913      	cbnz	r3, 800643e <_printf_float+0x1b6>
 8006438:	6822      	ldr	r2, [r4, #0]
 800643a:	07d2      	lsls	r2, r2, #31
 800643c:	d501      	bpl.n	8006442 <_printf_float+0x1ba>
 800643e:	3302      	adds	r3, #2
 8006440:	e7f4      	b.n	800642c <_printf_float+0x1a4>
 8006442:	2301      	movs	r3, #1
 8006444:	e7f2      	b.n	800642c <_printf_float+0x1a4>
 8006446:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800644a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800644c:	4299      	cmp	r1, r3
 800644e:	db05      	blt.n	800645c <_printf_float+0x1d4>
 8006450:	6823      	ldr	r3, [r4, #0]
 8006452:	6121      	str	r1, [r4, #16]
 8006454:	07d8      	lsls	r0, r3, #31
 8006456:	d5ea      	bpl.n	800642e <_printf_float+0x1a6>
 8006458:	1c4b      	adds	r3, r1, #1
 800645a:	e7e7      	b.n	800642c <_printf_float+0x1a4>
 800645c:	2900      	cmp	r1, #0
 800645e:	bfd4      	ite	le
 8006460:	f1c1 0202 	rsble	r2, r1, #2
 8006464:	2201      	movgt	r2, #1
 8006466:	4413      	add	r3, r2
 8006468:	e7e0      	b.n	800642c <_printf_float+0x1a4>
 800646a:	6823      	ldr	r3, [r4, #0]
 800646c:	055a      	lsls	r2, r3, #21
 800646e:	d407      	bmi.n	8006480 <_printf_float+0x1f8>
 8006470:	6923      	ldr	r3, [r4, #16]
 8006472:	4642      	mov	r2, r8
 8006474:	4631      	mov	r1, r6
 8006476:	4628      	mov	r0, r5
 8006478:	47b8      	blx	r7
 800647a:	3001      	adds	r0, #1
 800647c:	d12c      	bne.n	80064d8 <_printf_float+0x250>
 800647e:	e764      	b.n	800634a <_printf_float+0xc2>
 8006480:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006484:	f240 80e0 	bls.w	8006648 <_printf_float+0x3c0>
 8006488:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800648c:	2200      	movs	r2, #0
 800648e:	2300      	movs	r3, #0
 8006490:	f7fa fb22 	bl	8000ad8 <__aeabi_dcmpeq>
 8006494:	2800      	cmp	r0, #0
 8006496:	d034      	beq.n	8006502 <_printf_float+0x27a>
 8006498:	4a37      	ldr	r2, [pc, #220]	; (8006578 <_printf_float+0x2f0>)
 800649a:	2301      	movs	r3, #1
 800649c:	4631      	mov	r1, r6
 800649e:	4628      	mov	r0, r5
 80064a0:	47b8      	blx	r7
 80064a2:	3001      	adds	r0, #1
 80064a4:	f43f af51 	beq.w	800634a <_printf_float+0xc2>
 80064a8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80064ac:	429a      	cmp	r2, r3
 80064ae:	db02      	blt.n	80064b6 <_printf_float+0x22e>
 80064b0:	6823      	ldr	r3, [r4, #0]
 80064b2:	07d8      	lsls	r0, r3, #31
 80064b4:	d510      	bpl.n	80064d8 <_printf_float+0x250>
 80064b6:	ee18 3a10 	vmov	r3, s16
 80064ba:	4652      	mov	r2, sl
 80064bc:	4631      	mov	r1, r6
 80064be:	4628      	mov	r0, r5
 80064c0:	47b8      	blx	r7
 80064c2:	3001      	adds	r0, #1
 80064c4:	f43f af41 	beq.w	800634a <_printf_float+0xc2>
 80064c8:	f04f 0800 	mov.w	r8, #0
 80064cc:	f104 091a 	add.w	r9, r4, #26
 80064d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80064d2:	3b01      	subs	r3, #1
 80064d4:	4543      	cmp	r3, r8
 80064d6:	dc09      	bgt.n	80064ec <_printf_float+0x264>
 80064d8:	6823      	ldr	r3, [r4, #0]
 80064da:	079b      	lsls	r3, r3, #30
 80064dc:	f100 8105 	bmi.w	80066ea <_printf_float+0x462>
 80064e0:	68e0      	ldr	r0, [r4, #12]
 80064e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80064e4:	4298      	cmp	r0, r3
 80064e6:	bfb8      	it	lt
 80064e8:	4618      	movlt	r0, r3
 80064ea:	e730      	b.n	800634e <_printf_float+0xc6>
 80064ec:	2301      	movs	r3, #1
 80064ee:	464a      	mov	r2, r9
 80064f0:	4631      	mov	r1, r6
 80064f2:	4628      	mov	r0, r5
 80064f4:	47b8      	blx	r7
 80064f6:	3001      	adds	r0, #1
 80064f8:	f43f af27 	beq.w	800634a <_printf_float+0xc2>
 80064fc:	f108 0801 	add.w	r8, r8, #1
 8006500:	e7e6      	b.n	80064d0 <_printf_float+0x248>
 8006502:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006504:	2b00      	cmp	r3, #0
 8006506:	dc39      	bgt.n	800657c <_printf_float+0x2f4>
 8006508:	4a1b      	ldr	r2, [pc, #108]	; (8006578 <_printf_float+0x2f0>)
 800650a:	2301      	movs	r3, #1
 800650c:	4631      	mov	r1, r6
 800650e:	4628      	mov	r0, r5
 8006510:	47b8      	blx	r7
 8006512:	3001      	adds	r0, #1
 8006514:	f43f af19 	beq.w	800634a <_printf_float+0xc2>
 8006518:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800651c:	4313      	orrs	r3, r2
 800651e:	d102      	bne.n	8006526 <_printf_float+0x29e>
 8006520:	6823      	ldr	r3, [r4, #0]
 8006522:	07d9      	lsls	r1, r3, #31
 8006524:	d5d8      	bpl.n	80064d8 <_printf_float+0x250>
 8006526:	ee18 3a10 	vmov	r3, s16
 800652a:	4652      	mov	r2, sl
 800652c:	4631      	mov	r1, r6
 800652e:	4628      	mov	r0, r5
 8006530:	47b8      	blx	r7
 8006532:	3001      	adds	r0, #1
 8006534:	f43f af09 	beq.w	800634a <_printf_float+0xc2>
 8006538:	f04f 0900 	mov.w	r9, #0
 800653c:	f104 0a1a 	add.w	sl, r4, #26
 8006540:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006542:	425b      	negs	r3, r3
 8006544:	454b      	cmp	r3, r9
 8006546:	dc01      	bgt.n	800654c <_printf_float+0x2c4>
 8006548:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800654a:	e792      	b.n	8006472 <_printf_float+0x1ea>
 800654c:	2301      	movs	r3, #1
 800654e:	4652      	mov	r2, sl
 8006550:	4631      	mov	r1, r6
 8006552:	4628      	mov	r0, r5
 8006554:	47b8      	blx	r7
 8006556:	3001      	adds	r0, #1
 8006558:	f43f aef7 	beq.w	800634a <_printf_float+0xc2>
 800655c:	f109 0901 	add.w	r9, r9, #1
 8006560:	e7ee      	b.n	8006540 <_printf_float+0x2b8>
 8006562:	bf00      	nop
 8006564:	7fefffff 	.word	0x7fefffff
 8006568:	0800a8d4 	.word	0x0800a8d4
 800656c:	0800a8d8 	.word	0x0800a8d8
 8006570:	0800a8e0 	.word	0x0800a8e0
 8006574:	0800a8dc 	.word	0x0800a8dc
 8006578:	0800a8e4 	.word	0x0800a8e4
 800657c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800657e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006580:	429a      	cmp	r2, r3
 8006582:	bfa8      	it	ge
 8006584:	461a      	movge	r2, r3
 8006586:	2a00      	cmp	r2, #0
 8006588:	4691      	mov	r9, r2
 800658a:	dc37      	bgt.n	80065fc <_printf_float+0x374>
 800658c:	f04f 0b00 	mov.w	fp, #0
 8006590:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006594:	f104 021a 	add.w	r2, r4, #26
 8006598:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800659a:	9305      	str	r3, [sp, #20]
 800659c:	eba3 0309 	sub.w	r3, r3, r9
 80065a0:	455b      	cmp	r3, fp
 80065a2:	dc33      	bgt.n	800660c <_printf_float+0x384>
 80065a4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065a8:	429a      	cmp	r2, r3
 80065aa:	db3b      	blt.n	8006624 <_printf_float+0x39c>
 80065ac:	6823      	ldr	r3, [r4, #0]
 80065ae:	07da      	lsls	r2, r3, #31
 80065b0:	d438      	bmi.n	8006624 <_printf_float+0x39c>
 80065b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80065b4:	9a05      	ldr	r2, [sp, #20]
 80065b6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80065b8:	1a9a      	subs	r2, r3, r2
 80065ba:	eba3 0901 	sub.w	r9, r3, r1
 80065be:	4591      	cmp	r9, r2
 80065c0:	bfa8      	it	ge
 80065c2:	4691      	movge	r9, r2
 80065c4:	f1b9 0f00 	cmp.w	r9, #0
 80065c8:	dc35      	bgt.n	8006636 <_printf_float+0x3ae>
 80065ca:	f04f 0800 	mov.w	r8, #0
 80065ce:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80065d2:	f104 0a1a 	add.w	sl, r4, #26
 80065d6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80065da:	1a9b      	subs	r3, r3, r2
 80065dc:	eba3 0309 	sub.w	r3, r3, r9
 80065e0:	4543      	cmp	r3, r8
 80065e2:	f77f af79 	ble.w	80064d8 <_printf_float+0x250>
 80065e6:	2301      	movs	r3, #1
 80065e8:	4652      	mov	r2, sl
 80065ea:	4631      	mov	r1, r6
 80065ec:	4628      	mov	r0, r5
 80065ee:	47b8      	blx	r7
 80065f0:	3001      	adds	r0, #1
 80065f2:	f43f aeaa 	beq.w	800634a <_printf_float+0xc2>
 80065f6:	f108 0801 	add.w	r8, r8, #1
 80065fa:	e7ec      	b.n	80065d6 <_printf_float+0x34e>
 80065fc:	4613      	mov	r3, r2
 80065fe:	4631      	mov	r1, r6
 8006600:	4642      	mov	r2, r8
 8006602:	4628      	mov	r0, r5
 8006604:	47b8      	blx	r7
 8006606:	3001      	adds	r0, #1
 8006608:	d1c0      	bne.n	800658c <_printf_float+0x304>
 800660a:	e69e      	b.n	800634a <_printf_float+0xc2>
 800660c:	2301      	movs	r3, #1
 800660e:	4631      	mov	r1, r6
 8006610:	4628      	mov	r0, r5
 8006612:	9205      	str	r2, [sp, #20]
 8006614:	47b8      	blx	r7
 8006616:	3001      	adds	r0, #1
 8006618:	f43f ae97 	beq.w	800634a <_printf_float+0xc2>
 800661c:	9a05      	ldr	r2, [sp, #20]
 800661e:	f10b 0b01 	add.w	fp, fp, #1
 8006622:	e7b9      	b.n	8006598 <_printf_float+0x310>
 8006624:	ee18 3a10 	vmov	r3, s16
 8006628:	4652      	mov	r2, sl
 800662a:	4631      	mov	r1, r6
 800662c:	4628      	mov	r0, r5
 800662e:	47b8      	blx	r7
 8006630:	3001      	adds	r0, #1
 8006632:	d1be      	bne.n	80065b2 <_printf_float+0x32a>
 8006634:	e689      	b.n	800634a <_printf_float+0xc2>
 8006636:	9a05      	ldr	r2, [sp, #20]
 8006638:	464b      	mov	r3, r9
 800663a:	4442      	add	r2, r8
 800663c:	4631      	mov	r1, r6
 800663e:	4628      	mov	r0, r5
 8006640:	47b8      	blx	r7
 8006642:	3001      	adds	r0, #1
 8006644:	d1c1      	bne.n	80065ca <_printf_float+0x342>
 8006646:	e680      	b.n	800634a <_printf_float+0xc2>
 8006648:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800664a:	2a01      	cmp	r2, #1
 800664c:	dc01      	bgt.n	8006652 <_printf_float+0x3ca>
 800664e:	07db      	lsls	r3, r3, #31
 8006650:	d538      	bpl.n	80066c4 <_printf_float+0x43c>
 8006652:	2301      	movs	r3, #1
 8006654:	4642      	mov	r2, r8
 8006656:	4631      	mov	r1, r6
 8006658:	4628      	mov	r0, r5
 800665a:	47b8      	blx	r7
 800665c:	3001      	adds	r0, #1
 800665e:	f43f ae74 	beq.w	800634a <_printf_float+0xc2>
 8006662:	ee18 3a10 	vmov	r3, s16
 8006666:	4652      	mov	r2, sl
 8006668:	4631      	mov	r1, r6
 800666a:	4628      	mov	r0, r5
 800666c:	47b8      	blx	r7
 800666e:	3001      	adds	r0, #1
 8006670:	f43f ae6b 	beq.w	800634a <_printf_float+0xc2>
 8006674:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006678:	2200      	movs	r2, #0
 800667a:	2300      	movs	r3, #0
 800667c:	f7fa fa2c 	bl	8000ad8 <__aeabi_dcmpeq>
 8006680:	b9d8      	cbnz	r0, 80066ba <_printf_float+0x432>
 8006682:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006684:	f108 0201 	add.w	r2, r8, #1
 8006688:	3b01      	subs	r3, #1
 800668a:	4631      	mov	r1, r6
 800668c:	4628      	mov	r0, r5
 800668e:	47b8      	blx	r7
 8006690:	3001      	adds	r0, #1
 8006692:	d10e      	bne.n	80066b2 <_printf_float+0x42a>
 8006694:	e659      	b.n	800634a <_printf_float+0xc2>
 8006696:	2301      	movs	r3, #1
 8006698:	4652      	mov	r2, sl
 800669a:	4631      	mov	r1, r6
 800669c:	4628      	mov	r0, r5
 800669e:	47b8      	blx	r7
 80066a0:	3001      	adds	r0, #1
 80066a2:	f43f ae52 	beq.w	800634a <_printf_float+0xc2>
 80066a6:	f108 0801 	add.w	r8, r8, #1
 80066aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80066ac:	3b01      	subs	r3, #1
 80066ae:	4543      	cmp	r3, r8
 80066b0:	dcf1      	bgt.n	8006696 <_printf_float+0x40e>
 80066b2:	464b      	mov	r3, r9
 80066b4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80066b8:	e6dc      	b.n	8006474 <_printf_float+0x1ec>
 80066ba:	f04f 0800 	mov.w	r8, #0
 80066be:	f104 0a1a 	add.w	sl, r4, #26
 80066c2:	e7f2      	b.n	80066aa <_printf_float+0x422>
 80066c4:	2301      	movs	r3, #1
 80066c6:	4642      	mov	r2, r8
 80066c8:	e7df      	b.n	800668a <_printf_float+0x402>
 80066ca:	2301      	movs	r3, #1
 80066cc:	464a      	mov	r2, r9
 80066ce:	4631      	mov	r1, r6
 80066d0:	4628      	mov	r0, r5
 80066d2:	47b8      	blx	r7
 80066d4:	3001      	adds	r0, #1
 80066d6:	f43f ae38 	beq.w	800634a <_printf_float+0xc2>
 80066da:	f108 0801 	add.w	r8, r8, #1
 80066de:	68e3      	ldr	r3, [r4, #12]
 80066e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80066e2:	1a5b      	subs	r3, r3, r1
 80066e4:	4543      	cmp	r3, r8
 80066e6:	dcf0      	bgt.n	80066ca <_printf_float+0x442>
 80066e8:	e6fa      	b.n	80064e0 <_printf_float+0x258>
 80066ea:	f04f 0800 	mov.w	r8, #0
 80066ee:	f104 0919 	add.w	r9, r4, #25
 80066f2:	e7f4      	b.n	80066de <_printf_float+0x456>

080066f4 <_printf_common>:
 80066f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066f8:	4616      	mov	r6, r2
 80066fa:	4699      	mov	r9, r3
 80066fc:	688a      	ldr	r2, [r1, #8]
 80066fe:	690b      	ldr	r3, [r1, #16]
 8006700:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006704:	4293      	cmp	r3, r2
 8006706:	bfb8      	it	lt
 8006708:	4613      	movlt	r3, r2
 800670a:	6033      	str	r3, [r6, #0]
 800670c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006710:	4607      	mov	r7, r0
 8006712:	460c      	mov	r4, r1
 8006714:	b10a      	cbz	r2, 800671a <_printf_common+0x26>
 8006716:	3301      	adds	r3, #1
 8006718:	6033      	str	r3, [r6, #0]
 800671a:	6823      	ldr	r3, [r4, #0]
 800671c:	0699      	lsls	r1, r3, #26
 800671e:	bf42      	ittt	mi
 8006720:	6833      	ldrmi	r3, [r6, #0]
 8006722:	3302      	addmi	r3, #2
 8006724:	6033      	strmi	r3, [r6, #0]
 8006726:	6825      	ldr	r5, [r4, #0]
 8006728:	f015 0506 	ands.w	r5, r5, #6
 800672c:	d106      	bne.n	800673c <_printf_common+0x48>
 800672e:	f104 0a19 	add.w	sl, r4, #25
 8006732:	68e3      	ldr	r3, [r4, #12]
 8006734:	6832      	ldr	r2, [r6, #0]
 8006736:	1a9b      	subs	r3, r3, r2
 8006738:	42ab      	cmp	r3, r5
 800673a:	dc26      	bgt.n	800678a <_printf_common+0x96>
 800673c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006740:	1e13      	subs	r3, r2, #0
 8006742:	6822      	ldr	r2, [r4, #0]
 8006744:	bf18      	it	ne
 8006746:	2301      	movne	r3, #1
 8006748:	0692      	lsls	r2, r2, #26
 800674a:	d42b      	bmi.n	80067a4 <_printf_common+0xb0>
 800674c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006750:	4649      	mov	r1, r9
 8006752:	4638      	mov	r0, r7
 8006754:	47c0      	blx	r8
 8006756:	3001      	adds	r0, #1
 8006758:	d01e      	beq.n	8006798 <_printf_common+0xa4>
 800675a:	6823      	ldr	r3, [r4, #0]
 800675c:	68e5      	ldr	r5, [r4, #12]
 800675e:	6832      	ldr	r2, [r6, #0]
 8006760:	f003 0306 	and.w	r3, r3, #6
 8006764:	2b04      	cmp	r3, #4
 8006766:	bf08      	it	eq
 8006768:	1aad      	subeq	r5, r5, r2
 800676a:	68a3      	ldr	r3, [r4, #8]
 800676c:	6922      	ldr	r2, [r4, #16]
 800676e:	bf0c      	ite	eq
 8006770:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006774:	2500      	movne	r5, #0
 8006776:	4293      	cmp	r3, r2
 8006778:	bfc4      	itt	gt
 800677a:	1a9b      	subgt	r3, r3, r2
 800677c:	18ed      	addgt	r5, r5, r3
 800677e:	2600      	movs	r6, #0
 8006780:	341a      	adds	r4, #26
 8006782:	42b5      	cmp	r5, r6
 8006784:	d11a      	bne.n	80067bc <_printf_common+0xc8>
 8006786:	2000      	movs	r0, #0
 8006788:	e008      	b.n	800679c <_printf_common+0xa8>
 800678a:	2301      	movs	r3, #1
 800678c:	4652      	mov	r2, sl
 800678e:	4649      	mov	r1, r9
 8006790:	4638      	mov	r0, r7
 8006792:	47c0      	blx	r8
 8006794:	3001      	adds	r0, #1
 8006796:	d103      	bne.n	80067a0 <_printf_common+0xac>
 8006798:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800679c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80067a0:	3501      	adds	r5, #1
 80067a2:	e7c6      	b.n	8006732 <_printf_common+0x3e>
 80067a4:	18e1      	adds	r1, r4, r3
 80067a6:	1c5a      	adds	r2, r3, #1
 80067a8:	2030      	movs	r0, #48	; 0x30
 80067aa:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80067ae:	4422      	add	r2, r4
 80067b0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80067b4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80067b8:	3302      	adds	r3, #2
 80067ba:	e7c7      	b.n	800674c <_printf_common+0x58>
 80067bc:	2301      	movs	r3, #1
 80067be:	4622      	mov	r2, r4
 80067c0:	4649      	mov	r1, r9
 80067c2:	4638      	mov	r0, r7
 80067c4:	47c0      	blx	r8
 80067c6:	3001      	adds	r0, #1
 80067c8:	d0e6      	beq.n	8006798 <_printf_common+0xa4>
 80067ca:	3601      	adds	r6, #1
 80067cc:	e7d9      	b.n	8006782 <_printf_common+0x8e>
	...

080067d0 <_printf_i>:
 80067d0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80067d4:	7e0f      	ldrb	r7, [r1, #24]
 80067d6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80067d8:	2f78      	cmp	r7, #120	; 0x78
 80067da:	4691      	mov	r9, r2
 80067dc:	4680      	mov	r8, r0
 80067de:	460c      	mov	r4, r1
 80067e0:	469a      	mov	sl, r3
 80067e2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80067e6:	d807      	bhi.n	80067f8 <_printf_i+0x28>
 80067e8:	2f62      	cmp	r7, #98	; 0x62
 80067ea:	d80a      	bhi.n	8006802 <_printf_i+0x32>
 80067ec:	2f00      	cmp	r7, #0
 80067ee:	f000 80d8 	beq.w	80069a2 <_printf_i+0x1d2>
 80067f2:	2f58      	cmp	r7, #88	; 0x58
 80067f4:	f000 80a3 	beq.w	800693e <_printf_i+0x16e>
 80067f8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80067fc:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8006800:	e03a      	b.n	8006878 <_printf_i+0xa8>
 8006802:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006806:	2b15      	cmp	r3, #21
 8006808:	d8f6      	bhi.n	80067f8 <_printf_i+0x28>
 800680a:	a101      	add	r1, pc, #4	; (adr r1, 8006810 <_printf_i+0x40>)
 800680c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006810:	08006869 	.word	0x08006869
 8006814:	0800687d 	.word	0x0800687d
 8006818:	080067f9 	.word	0x080067f9
 800681c:	080067f9 	.word	0x080067f9
 8006820:	080067f9 	.word	0x080067f9
 8006824:	080067f9 	.word	0x080067f9
 8006828:	0800687d 	.word	0x0800687d
 800682c:	080067f9 	.word	0x080067f9
 8006830:	080067f9 	.word	0x080067f9
 8006834:	080067f9 	.word	0x080067f9
 8006838:	080067f9 	.word	0x080067f9
 800683c:	08006989 	.word	0x08006989
 8006840:	080068ad 	.word	0x080068ad
 8006844:	0800696b 	.word	0x0800696b
 8006848:	080067f9 	.word	0x080067f9
 800684c:	080067f9 	.word	0x080067f9
 8006850:	080069ab 	.word	0x080069ab
 8006854:	080067f9 	.word	0x080067f9
 8006858:	080068ad 	.word	0x080068ad
 800685c:	080067f9 	.word	0x080067f9
 8006860:	080067f9 	.word	0x080067f9
 8006864:	08006973 	.word	0x08006973
 8006868:	682b      	ldr	r3, [r5, #0]
 800686a:	1d1a      	adds	r2, r3, #4
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	602a      	str	r2, [r5, #0]
 8006870:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006874:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006878:	2301      	movs	r3, #1
 800687a:	e0a3      	b.n	80069c4 <_printf_i+0x1f4>
 800687c:	6820      	ldr	r0, [r4, #0]
 800687e:	6829      	ldr	r1, [r5, #0]
 8006880:	0606      	lsls	r6, r0, #24
 8006882:	f101 0304 	add.w	r3, r1, #4
 8006886:	d50a      	bpl.n	800689e <_printf_i+0xce>
 8006888:	680e      	ldr	r6, [r1, #0]
 800688a:	602b      	str	r3, [r5, #0]
 800688c:	2e00      	cmp	r6, #0
 800688e:	da03      	bge.n	8006898 <_printf_i+0xc8>
 8006890:	232d      	movs	r3, #45	; 0x2d
 8006892:	4276      	negs	r6, r6
 8006894:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006898:	485e      	ldr	r0, [pc, #376]	; (8006a14 <_printf_i+0x244>)
 800689a:	230a      	movs	r3, #10
 800689c:	e019      	b.n	80068d2 <_printf_i+0x102>
 800689e:	680e      	ldr	r6, [r1, #0]
 80068a0:	602b      	str	r3, [r5, #0]
 80068a2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80068a6:	bf18      	it	ne
 80068a8:	b236      	sxthne	r6, r6
 80068aa:	e7ef      	b.n	800688c <_printf_i+0xbc>
 80068ac:	682b      	ldr	r3, [r5, #0]
 80068ae:	6820      	ldr	r0, [r4, #0]
 80068b0:	1d19      	adds	r1, r3, #4
 80068b2:	6029      	str	r1, [r5, #0]
 80068b4:	0601      	lsls	r1, r0, #24
 80068b6:	d501      	bpl.n	80068bc <_printf_i+0xec>
 80068b8:	681e      	ldr	r6, [r3, #0]
 80068ba:	e002      	b.n	80068c2 <_printf_i+0xf2>
 80068bc:	0646      	lsls	r6, r0, #25
 80068be:	d5fb      	bpl.n	80068b8 <_printf_i+0xe8>
 80068c0:	881e      	ldrh	r6, [r3, #0]
 80068c2:	4854      	ldr	r0, [pc, #336]	; (8006a14 <_printf_i+0x244>)
 80068c4:	2f6f      	cmp	r7, #111	; 0x6f
 80068c6:	bf0c      	ite	eq
 80068c8:	2308      	moveq	r3, #8
 80068ca:	230a      	movne	r3, #10
 80068cc:	2100      	movs	r1, #0
 80068ce:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80068d2:	6865      	ldr	r5, [r4, #4]
 80068d4:	60a5      	str	r5, [r4, #8]
 80068d6:	2d00      	cmp	r5, #0
 80068d8:	bfa2      	ittt	ge
 80068da:	6821      	ldrge	r1, [r4, #0]
 80068dc:	f021 0104 	bicge.w	r1, r1, #4
 80068e0:	6021      	strge	r1, [r4, #0]
 80068e2:	b90e      	cbnz	r6, 80068e8 <_printf_i+0x118>
 80068e4:	2d00      	cmp	r5, #0
 80068e6:	d04d      	beq.n	8006984 <_printf_i+0x1b4>
 80068e8:	4615      	mov	r5, r2
 80068ea:	fbb6 f1f3 	udiv	r1, r6, r3
 80068ee:	fb03 6711 	mls	r7, r3, r1, r6
 80068f2:	5dc7      	ldrb	r7, [r0, r7]
 80068f4:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80068f8:	4637      	mov	r7, r6
 80068fa:	42bb      	cmp	r3, r7
 80068fc:	460e      	mov	r6, r1
 80068fe:	d9f4      	bls.n	80068ea <_printf_i+0x11a>
 8006900:	2b08      	cmp	r3, #8
 8006902:	d10b      	bne.n	800691c <_printf_i+0x14c>
 8006904:	6823      	ldr	r3, [r4, #0]
 8006906:	07de      	lsls	r6, r3, #31
 8006908:	d508      	bpl.n	800691c <_printf_i+0x14c>
 800690a:	6923      	ldr	r3, [r4, #16]
 800690c:	6861      	ldr	r1, [r4, #4]
 800690e:	4299      	cmp	r1, r3
 8006910:	bfde      	ittt	le
 8006912:	2330      	movle	r3, #48	; 0x30
 8006914:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006918:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800691c:	1b52      	subs	r2, r2, r5
 800691e:	6122      	str	r2, [r4, #16]
 8006920:	f8cd a000 	str.w	sl, [sp]
 8006924:	464b      	mov	r3, r9
 8006926:	aa03      	add	r2, sp, #12
 8006928:	4621      	mov	r1, r4
 800692a:	4640      	mov	r0, r8
 800692c:	f7ff fee2 	bl	80066f4 <_printf_common>
 8006930:	3001      	adds	r0, #1
 8006932:	d14c      	bne.n	80069ce <_printf_i+0x1fe>
 8006934:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006938:	b004      	add	sp, #16
 800693a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800693e:	4835      	ldr	r0, [pc, #212]	; (8006a14 <_printf_i+0x244>)
 8006940:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8006944:	6829      	ldr	r1, [r5, #0]
 8006946:	6823      	ldr	r3, [r4, #0]
 8006948:	f851 6b04 	ldr.w	r6, [r1], #4
 800694c:	6029      	str	r1, [r5, #0]
 800694e:	061d      	lsls	r5, r3, #24
 8006950:	d514      	bpl.n	800697c <_printf_i+0x1ac>
 8006952:	07df      	lsls	r7, r3, #31
 8006954:	bf44      	itt	mi
 8006956:	f043 0320 	orrmi.w	r3, r3, #32
 800695a:	6023      	strmi	r3, [r4, #0]
 800695c:	b91e      	cbnz	r6, 8006966 <_printf_i+0x196>
 800695e:	6823      	ldr	r3, [r4, #0]
 8006960:	f023 0320 	bic.w	r3, r3, #32
 8006964:	6023      	str	r3, [r4, #0]
 8006966:	2310      	movs	r3, #16
 8006968:	e7b0      	b.n	80068cc <_printf_i+0xfc>
 800696a:	6823      	ldr	r3, [r4, #0]
 800696c:	f043 0320 	orr.w	r3, r3, #32
 8006970:	6023      	str	r3, [r4, #0]
 8006972:	2378      	movs	r3, #120	; 0x78
 8006974:	4828      	ldr	r0, [pc, #160]	; (8006a18 <_printf_i+0x248>)
 8006976:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800697a:	e7e3      	b.n	8006944 <_printf_i+0x174>
 800697c:	0659      	lsls	r1, r3, #25
 800697e:	bf48      	it	mi
 8006980:	b2b6      	uxthmi	r6, r6
 8006982:	e7e6      	b.n	8006952 <_printf_i+0x182>
 8006984:	4615      	mov	r5, r2
 8006986:	e7bb      	b.n	8006900 <_printf_i+0x130>
 8006988:	682b      	ldr	r3, [r5, #0]
 800698a:	6826      	ldr	r6, [r4, #0]
 800698c:	6961      	ldr	r1, [r4, #20]
 800698e:	1d18      	adds	r0, r3, #4
 8006990:	6028      	str	r0, [r5, #0]
 8006992:	0635      	lsls	r5, r6, #24
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	d501      	bpl.n	800699c <_printf_i+0x1cc>
 8006998:	6019      	str	r1, [r3, #0]
 800699a:	e002      	b.n	80069a2 <_printf_i+0x1d2>
 800699c:	0670      	lsls	r0, r6, #25
 800699e:	d5fb      	bpl.n	8006998 <_printf_i+0x1c8>
 80069a0:	8019      	strh	r1, [r3, #0]
 80069a2:	2300      	movs	r3, #0
 80069a4:	6123      	str	r3, [r4, #16]
 80069a6:	4615      	mov	r5, r2
 80069a8:	e7ba      	b.n	8006920 <_printf_i+0x150>
 80069aa:	682b      	ldr	r3, [r5, #0]
 80069ac:	1d1a      	adds	r2, r3, #4
 80069ae:	602a      	str	r2, [r5, #0]
 80069b0:	681d      	ldr	r5, [r3, #0]
 80069b2:	6862      	ldr	r2, [r4, #4]
 80069b4:	2100      	movs	r1, #0
 80069b6:	4628      	mov	r0, r5
 80069b8:	f7f9 fc1a 	bl	80001f0 <memchr>
 80069bc:	b108      	cbz	r0, 80069c2 <_printf_i+0x1f2>
 80069be:	1b40      	subs	r0, r0, r5
 80069c0:	6060      	str	r0, [r4, #4]
 80069c2:	6863      	ldr	r3, [r4, #4]
 80069c4:	6123      	str	r3, [r4, #16]
 80069c6:	2300      	movs	r3, #0
 80069c8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80069cc:	e7a8      	b.n	8006920 <_printf_i+0x150>
 80069ce:	6923      	ldr	r3, [r4, #16]
 80069d0:	462a      	mov	r2, r5
 80069d2:	4649      	mov	r1, r9
 80069d4:	4640      	mov	r0, r8
 80069d6:	47d0      	blx	sl
 80069d8:	3001      	adds	r0, #1
 80069da:	d0ab      	beq.n	8006934 <_printf_i+0x164>
 80069dc:	6823      	ldr	r3, [r4, #0]
 80069de:	079b      	lsls	r3, r3, #30
 80069e0:	d413      	bmi.n	8006a0a <_printf_i+0x23a>
 80069e2:	68e0      	ldr	r0, [r4, #12]
 80069e4:	9b03      	ldr	r3, [sp, #12]
 80069e6:	4298      	cmp	r0, r3
 80069e8:	bfb8      	it	lt
 80069ea:	4618      	movlt	r0, r3
 80069ec:	e7a4      	b.n	8006938 <_printf_i+0x168>
 80069ee:	2301      	movs	r3, #1
 80069f0:	4632      	mov	r2, r6
 80069f2:	4649      	mov	r1, r9
 80069f4:	4640      	mov	r0, r8
 80069f6:	47d0      	blx	sl
 80069f8:	3001      	adds	r0, #1
 80069fa:	d09b      	beq.n	8006934 <_printf_i+0x164>
 80069fc:	3501      	adds	r5, #1
 80069fe:	68e3      	ldr	r3, [r4, #12]
 8006a00:	9903      	ldr	r1, [sp, #12]
 8006a02:	1a5b      	subs	r3, r3, r1
 8006a04:	42ab      	cmp	r3, r5
 8006a06:	dcf2      	bgt.n	80069ee <_printf_i+0x21e>
 8006a08:	e7eb      	b.n	80069e2 <_printf_i+0x212>
 8006a0a:	2500      	movs	r5, #0
 8006a0c:	f104 0619 	add.w	r6, r4, #25
 8006a10:	e7f5      	b.n	80069fe <_printf_i+0x22e>
 8006a12:	bf00      	nop
 8006a14:	0800a8e6 	.word	0x0800a8e6
 8006a18:	0800a8f7 	.word	0x0800a8f7

08006a1c <_scanf_float>:
 8006a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a20:	b087      	sub	sp, #28
 8006a22:	4617      	mov	r7, r2
 8006a24:	9303      	str	r3, [sp, #12]
 8006a26:	688b      	ldr	r3, [r1, #8]
 8006a28:	1e5a      	subs	r2, r3, #1
 8006a2a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8006a2e:	bf83      	ittte	hi
 8006a30:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8006a34:	195b      	addhi	r3, r3, r5
 8006a36:	9302      	strhi	r3, [sp, #8]
 8006a38:	2300      	movls	r3, #0
 8006a3a:	bf86      	itte	hi
 8006a3c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8006a40:	608b      	strhi	r3, [r1, #8]
 8006a42:	9302      	strls	r3, [sp, #8]
 8006a44:	680b      	ldr	r3, [r1, #0]
 8006a46:	468b      	mov	fp, r1
 8006a48:	2500      	movs	r5, #0
 8006a4a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8006a4e:	f84b 3b1c 	str.w	r3, [fp], #28
 8006a52:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8006a56:	4680      	mov	r8, r0
 8006a58:	460c      	mov	r4, r1
 8006a5a:	465e      	mov	r6, fp
 8006a5c:	46aa      	mov	sl, r5
 8006a5e:	46a9      	mov	r9, r5
 8006a60:	9501      	str	r5, [sp, #4]
 8006a62:	68a2      	ldr	r2, [r4, #8]
 8006a64:	b152      	cbz	r2, 8006a7c <_scanf_float+0x60>
 8006a66:	683b      	ldr	r3, [r7, #0]
 8006a68:	781b      	ldrb	r3, [r3, #0]
 8006a6a:	2b4e      	cmp	r3, #78	; 0x4e
 8006a6c:	d864      	bhi.n	8006b38 <_scanf_float+0x11c>
 8006a6e:	2b40      	cmp	r3, #64	; 0x40
 8006a70:	d83c      	bhi.n	8006aec <_scanf_float+0xd0>
 8006a72:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8006a76:	b2c8      	uxtb	r0, r1
 8006a78:	280e      	cmp	r0, #14
 8006a7a:	d93a      	bls.n	8006af2 <_scanf_float+0xd6>
 8006a7c:	f1b9 0f00 	cmp.w	r9, #0
 8006a80:	d003      	beq.n	8006a8a <_scanf_float+0x6e>
 8006a82:	6823      	ldr	r3, [r4, #0]
 8006a84:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006a88:	6023      	str	r3, [r4, #0]
 8006a8a:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006a8e:	f1ba 0f01 	cmp.w	sl, #1
 8006a92:	f200 8113 	bhi.w	8006cbc <_scanf_float+0x2a0>
 8006a96:	455e      	cmp	r6, fp
 8006a98:	f200 8105 	bhi.w	8006ca6 <_scanf_float+0x28a>
 8006a9c:	2501      	movs	r5, #1
 8006a9e:	4628      	mov	r0, r5
 8006aa0:	b007      	add	sp, #28
 8006aa2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006aa6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8006aaa:	2a0d      	cmp	r2, #13
 8006aac:	d8e6      	bhi.n	8006a7c <_scanf_float+0x60>
 8006aae:	a101      	add	r1, pc, #4	; (adr r1, 8006ab4 <_scanf_float+0x98>)
 8006ab0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8006ab4:	08006bf3 	.word	0x08006bf3
 8006ab8:	08006a7d 	.word	0x08006a7d
 8006abc:	08006a7d 	.word	0x08006a7d
 8006ac0:	08006a7d 	.word	0x08006a7d
 8006ac4:	08006c53 	.word	0x08006c53
 8006ac8:	08006c2b 	.word	0x08006c2b
 8006acc:	08006a7d 	.word	0x08006a7d
 8006ad0:	08006a7d 	.word	0x08006a7d
 8006ad4:	08006c01 	.word	0x08006c01
 8006ad8:	08006a7d 	.word	0x08006a7d
 8006adc:	08006a7d 	.word	0x08006a7d
 8006ae0:	08006a7d 	.word	0x08006a7d
 8006ae4:	08006a7d 	.word	0x08006a7d
 8006ae8:	08006bb9 	.word	0x08006bb9
 8006aec:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8006af0:	e7db      	b.n	8006aaa <_scanf_float+0x8e>
 8006af2:	290e      	cmp	r1, #14
 8006af4:	d8c2      	bhi.n	8006a7c <_scanf_float+0x60>
 8006af6:	a001      	add	r0, pc, #4	; (adr r0, 8006afc <_scanf_float+0xe0>)
 8006af8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8006afc:	08006bab 	.word	0x08006bab
 8006b00:	08006a7d 	.word	0x08006a7d
 8006b04:	08006bab 	.word	0x08006bab
 8006b08:	08006c3f 	.word	0x08006c3f
 8006b0c:	08006a7d 	.word	0x08006a7d
 8006b10:	08006b59 	.word	0x08006b59
 8006b14:	08006b95 	.word	0x08006b95
 8006b18:	08006b95 	.word	0x08006b95
 8006b1c:	08006b95 	.word	0x08006b95
 8006b20:	08006b95 	.word	0x08006b95
 8006b24:	08006b95 	.word	0x08006b95
 8006b28:	08006b95 	.word	0x08006b95
 8006b2c:	08006b95 	.word	0x08006b95
 8006b30:	08006b95 	.word	0x08006b95
 8006b34:	08006b95 	.word	0x08006b95
 8006b38:	2b6e      	cmp	r3, #110	; 0x6e
 8006b3a:	d809      	bhi.n	8006b50 <_scanf_float+0x134>
 8006b3c:	2b60      	cmp	r3, #96	; 0x60
 8006b3e:	d8b2      	bhi.n	8006aa6 <_scanf_float+0x8a>
 8006b40:	2b54      	cmp	r3, #84	; 0x54
 8006b42:	d077      	beq.n	8006c34 <_scanf_float+0x218>
 8006b44:	2b59      	cmp	r3, #89	; 0x59
 8006b46:	d199      	bne.n	8006a7c <_scanf_float+0x60>
 8006b48:	2d07      	cmp	r5, #7
 8006b4a:	d197      	bne.n	8006a7c <_scanf_float+0x60>
 8006b4c:	2508      	movs	r5, #8
 8006b4e:	e029      	b.n	8006ba4 <_scanf_float+0x188>
 8006b50:	2b74      	cmp	r3, #116	; 0x74
 8006b52:	d06f      	beq.n	8006c34 <_scanf_float+0x218>
 8006b54:	2b79      	cmp	r3, #121	; 0x79
 8006b56:	e7f6      	b.n	8006b46 <_scanf_float+0x12a>
 8006b58:	6821      	ldr	r1, [r4, #0]
 8006b5a:	05c8      	lsls	r0, r1, #23
 8006b5c:	d51a      	bpl.n	8006b94 <_scanf_float+0x178>
 8006b5e:	9b02      	ldr	r3, [sp, #8]
 8006b60:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8006b64:	6021      	str	r1, [r4, #0]
 8006b66:	f109 0901 	add.w	r9, r9, #1
 8006b6a:	b11b      	cbz	r3, 8006b74 <_scanf_float+0x158>
 8006b6c:	3b01      	subs	r3, #1
 8006b6e:	3201      	adds	r2, #1
 8006b70:	9302      	str	r3, [sp, #8]
 8006b72:	60a2      	str	r2, [r4, #8]
 8006b74:	68a3      	ldr	r3, [r4, #8]
 8006b76:	3b01      	subs	r3, #1
 8006b78:	60a3      	str	r3, [r4, #8]
 8006b7a:	6923      	ldr	r3, [r4, #16]
 8006b7c:	3301      	adds	r3, #1
 8006b7e:	6123      	str	r3, [r4, #16]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	3b01      	subs	r3, #1
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	607b      	str	r3, [r7, #4]
 8006b88:	f340 8084 	ble.w	8006c94 <_scanf_float+0x278>
 8006b8c:	683b      	ldr	r3, [r7, #0]
 8006b8e:	3301      	adds	r3, #1
 8006b90:	603b      	str	r3, [r7, #0]
 8006b92:	e766      	b.n	8006a62 <_scanf_float+0x46>
 8006b94:	eb1a 0f05 	cmn.w	sl, r5
 8006b98:	f47f af70 	bne.w	8006a7c <_scanf_float+0x60>
 8006b9c:	6822      	ldr	r2, [r4, #0]
 8006b9e:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 8006ba2:	6022      	str	r2, [r4, #0]
 8006ba4:	f806 3b01 	strb.w	r3, [r6], #1
 8006ba8:	e7e4      	b.n	8006b74 <_scanf_float+0x158>
 8006baa:	6822      	ldr	r2, [r4, #0]
 8006bac:	0610      	lsls	r0, r2, #24
 8006bae:	f57f af65 	bpl.w	8006a7c <_scanf_float+0x60>
 8006bb2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006bb6:	e7f4      	b.n	8006ba2 <_scanf_float+0x186>
 8006bb8:	f1ba 0f00 	cmp.w	sl, #0
 8006bbc:	d10e      	bne.n	8006bdc <_scanf_float+0x1c0>
 8006bbe:	f1b9 0f00 	cmp.w	r9, #0
 8006bc2:	d10e      	bne.n	8006be2 <_scanf_float+0x1c6>
 8006bc4:	6822      	ldr	r2, [r4, #0]
 8006bc6:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006bca:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006bce:	d108      	bne.n	8006be2 <_scanf_float+0x1c6>
 8006bd0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006bd4:	6022      	str	r2, [r4, #0]
 8006bd6:	f04f 0a01 	mov.w	sl, #1
 8006bda:	e7e3      	b.n	8006ba4 <_scanf_float+0x188>
 8006bdc:	f1ba 0f02 	cmp.w	sl, #2
 8006be0:	d055      	beq.n	8006c8e <_scanf_float+0x272>
 8006be2:	2d01      	cmp	r5, #1
 8006be4:	d002      	beq.n	8006bec <_scanf_float+0x1d0>
 8006be6:	2d04      	cmp	r5, #4
 8006be8:	f47f af48 	bne.w	8006a7c <_scanf_float+0x60>
 8006bec:	3501      	adds	r5, #1
 8006bee:	b2ed      	uxtb	r5, r5
 8006bf0:	e7d8      	b.n	8006ba4 <_scanf_float+0x188>
 8006bf2:	f1ba 0f01 	cmp.w	sl, #1
 8006bf6:	f47f af41 	bne.w	8006a7c <_scanf_float+0x60>
 8006bfa:	f04f 0a02 	mov.w	sl, #2
 8006bfe:	e7d1      	b.n	8006ba4 <_scanf_float+0x188>
 8006c00:	b97d      	cbnz	r5, 8006c22 <_scanf_float+0x206>
 8006c02:	f1b9 0f00 	cmp.w	r9, #0
 8006c06:	f47f af3c 	bne.w	8006a82 <_scanf_float+0x66>
 8006c0a:	6822      	ldr	r2, [r4, #0]
 8006c0c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8006c10:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8006c14:	f47f af39 	bne.w	8006a8a <_scanf_float+0x6e>
 8006c18:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006c1c:	6022      	str	r2, [r4, #0]
 8006c1e:	2501      	movs	r5, #1
 8006c20:	e7c0      	b.n	8006ba4 <_scanf_float+0x188>
 8006c22:	2d03      	cmp	r5, #3
 8006c24:	d0e2      	beq.n	8006bec <_scanf_float+0x1d0>
 8006c26:	2d05      	cmp	r5, #5
 8006c28:	e7de      	b.n	8006be8 <_scanf_float+0x1cc>
 8006c2a:	2d02      	cmp	r5, #2
 8006c2c:	f47f af26 	bne.w	8006a7c <_scanf_float+0x60>
 8006c30:	2503      	movs	r5, #3
 8006c32:	e7b7      	b.n	8006ba4 <_scanf_float+0x188>
 8006c34:	2d06      	cmp	r5, #6
 8006c36:	f47f af21 	bne.w	8006a7c <_scanf_float+0x60>
 8006c3a:	2507      	movs	r5, #7
 8006c3c:	e7b2      	b.n	8006ba4 <_scanf_float+0x188>
 8006c3e:	6822      	ldr	r2, [r4, #0]
 8006c40:	0591      	lsls	r1, r2, #22
 8006c42:	f57f af1b 	bpl.w	8006a7c <_scanf_float+0x60>
 8006c46:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8006c4a:	6022      	str	r2, [r4, #0]
 8006c4c:	f8cd 9004 	str.w	r9, [sp, #4]
 8006c50:	e7a8      	b.n	8006ba4 <_scanf_float+0x188>
 8006c52:	6822      	ldr	r2, [r4, #0]
 8006c54:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8006c58:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8006c5c:	d006      	beq.n	8006c6c <_scanf_float+0x250>
 8006c5e:	0550      	lsls	r0, r2, #21
 8006c60:	f57f af0c 	bpl.w	8006a7c <_scanf_float+0x60>
 8006c64:	f1b9 0f00 	cmp.w	r9, #0
 8006c68:	f43f af0f 	beq.w	8006a8a <_scanf_float+0x6e>
 8006c6c:	0591      	lsls	r1, r2, #22
 8006c6e:	bf58      	it	pl
 8006c70:	9901      	ldrpl	r1, [sp, #4]
 8006c72:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8006c76:	bf58      	it	pl
 8006c78:	eba9 0101 	subpl.w	r1, r9, r1
 8006c7c:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8006c80:	bf58      	it	pl
 8006c82:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8006c86:	6022      	str	r2, [r4, #0]
 8006c88:	f04f 0900 	mov.w	r9, #0
 8006c8c:	e78a      	b.n	8006ba4 <_scanf_float+0x188>
 8006c8e:	f04f 0a03 	mov.w	sl, #3
 8006c92:	e787      	b.n	8006ba4 <_scanf_float+0x188>
 8006c94:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8006c98:	4639      	mov	r1, r7
 8006c9a:	4640      	mov	r0, r8
 8006c9c:	4798      	blx	r3
 8006c9e:	2800      	cmp	r0, #0
 8006ca0:	f43f aedf 	beq.w	8006a62 <_scanf_float+0x46>
 8006ca4:	e6ea      	b.n	8006a7c <_scanf_float+0x60>
 8006ca6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006caa:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006cae:	463a      	mov	r2, r7
 8006cb0:	4640      	mov	r0, r8
 8006cb2:	4798      	blx	r3
 8006cb4:	6923      	ldr	r3, [r4, #16]
 8006cb6:	3b01      	subs	r3, #1
 8006cb8:	6123      	str	r3, [r4, #16]
 8006cba:	e6ec      	b.n	8006a96 <_scanf_float+0x7a>
 8006cbc:	1e6b      	subs	r3, r5, #1
 8006cbe:	2b06      	cmp	r3, #6
 8006cc0:	d825      	bhi.n	8006d0e <_scanf_float+0x2f2>
 8006cc2:	2d02      	cmp	r5, #2
 8006cc4:	d836      	bhi.n	8006d34 <_scanf_float+0x318>
 8006cc6:	455e      	cmp	r6, fp
 8006cc8:	f67f aee8 	bls.w	8006a9c <_scanf_float+0x80>
 8006ccc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006cd0:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006cd4:	463a      	mov	r2, r7
 8006cd6:	4640      	mov	r0, r8
 8006cd8:	4798      	blx	r3
 8006cda:	6923      	ldr	r3, [r4, #16]
 8006cdc:	3b01      	subs	r3, #1
 8006cde:	6123      	str	r3, [r4, #16]
 8006ce0:	e7f1      	b.n	8006cc6 <_scanf_float+0x2aa>
 8006ce2:	9802      	ldr	r0, [sp, #8]
 8006ce4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006ce8:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8006cec:	9002      	str	r0, [sp, #8]
 8006cee:	463a      	mov	r2, r7
 8006cf0:	4640      	mov	r0, r8
 8006cf2:	4798      	blx	r3
 8006cf4:	6923      	ldr	r3, [r4, #16]
 8006cf6:	3b01      	subs	r3, #1
 8006cf8:	6123      	str	r3, [r4, #16]
 8006cfa:	f10a 3aff 	add.w	sl, sl, #4294967295	; 0xffffffff
 8006cfe:	fa5f fa8a 	uxtb.w	sl, sl
 8006d02:	f1ba 0f02 	cmp.w	sl, #2
 8006d06:	d1ec      	bne.n	8006ce2 <_scanf_float+0x2c6>
 8006d08:	3d03      	subs	r5, #3
 8006d0a:	b2ed      	uxtb	r5, r5
 8006d0c:	1b76      	subs	r6, r6, r5
 8006d0e:	6823      	ldr	r3, [r4, #0]
 8006d10:	05da      	lsls	r2, r3, #23
 8006d12:	d52f      	bpl.n	8006d74 <_scanf_float+0x358>
 8006d14:	055b      	lsls	r3, r3, #21
 8006d16:	d510      	bpl.n	8006d3a <_scanf_float+0x31e>
 8006d18:	455e      	cmp	r6, fp
 8006d1a:	f67f aebf 	bls.w	8006a9c <_scanf_float+0x80>
 8006d1e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006d22:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8006d26:	463a      	mov	r2, r7
 8006d28:	4640      	mov	r0, r8
 8006d2a:	4798      	blx	r3
 8006d2c:	6923      	ldr	r3, [r4, #16]
 8006d2e:	3b01      	subs	r3, #1
 8006d30:	6123      	str	r3, [r4, #16]
 8006d32:	e7f1      	b.n	8006d18 <_scanf_float+0x2fc>
 8006d34:	46aa      	mov	sl, r5
 8006d36:	9602      	str	r6, [sp, #8]
 8006d38:	e7df      	b.n	8006cfa <_scanf_float+0x2de>
 8006d3a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8006d3e:	6923      	ldr	r3, [r4, #16]
 8006d40:	2965      	cmp	r1, #101	; 0x65
 8006d42:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 8006d46:	f106 35ff 	add.w	r5, r6, #4294967295	; 0xffffffff
 8006d4a:	6123      	str	r3, [r4, #16]
 8006d4c:	d00c      	beq.n	8006d68 <_scanf_float+0x34c>
 8006d4e:	2945      	cmp	r1, #69	; 0x45
 8006d50:	d00a      	beq.n	8006d68 <_scanf_float+0x34c>
 8006d52:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006d56:	463a      	mov	r2, r7
 8006d58:	4640      	mov	r0, r8
 8006d5a:	4798      	blx	r3
 8006d5c:	6923      	ldr	r3, [r4, #16]
 8006d5e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8006d62:	3b01      	subs	r3, #1
 8006d64:	1eb5      	subs	r5, r6, #2
 8006d66:	6123      	str	r3, [r4, #16]
 8006d68:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8006d6c:	463a      	mov	r2, r7
 8006d6e:	4640      	mov	r0, r8
 8006d70:	4798      	blx	r3
 8006d72:	462e      	mov	r6, r5
 8006d74:	6825      	ldr	r5, [r4, #0]
 8006d76:	f015 0510 	ands.w	r5, r5, #16
 8006d7a:	d159      	bne.n	8006e30 <_scanf_float+0x414>
 8006d7c:	7035      	strb	r5, [r6, #0]
 8006d7e:	6823      	ldr	r3, [r4, #0]
 8006d80:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006d84:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006d88:	d11b      	bne.n	8006dc2 <_scanf_float+0x3a6>
 8006d8a:	9b01      	ldr	r3, [sp, #4]
 8006d8c:	454b      	cmp	r3, r9
 8006d8e:	eba3 0209 	sub.w	r2, r3, r9
 8006d92:	d123      	bne.n	8006ddc <_scanf_float+0x3c0>
 8006d94:	2200      	movs	r2, #0
 8006d96:	4659      	mov	r1, fp
 8006d98:	4640      	mov	r0, r8
 8006d9a:	f000 febf 	bl	8007b1c <_strtod_r>
 8006d9e:	6822      	ldr	r2, [r4, #0]
 8006da0:	9b03      	ldr	r3, [sp, #12]
 8006da2:	f012 0f02 	tst.w	r2, #2
 8006da6:	ec57 6b10 	vmov	r6, r7, d0
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	d021      	beq.n	8006df2 <_scanf_float+0x3d6>
 8006dae:	9903      	ldr	r1, [sp, #12]
 8006db0:	1d1a      	adds	r2, r3, #4
 8006db2:	600a      	str	r2, [r1, #0]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	e9c3 6700 	strd	r6, r7, [r3]
 8006dba:	68e3      	ldr	r3, [r4, #12]
 8006dbc:	3301      	adds	r3, #1
 8006dbe:	60e3      	str	r3, [r4, #12]
 8006dc0:	e66d      	b.n	8006a9e <_scanf_float+0x82>
 8006dc2:	9b04      	ldr	r3, [sp, #16]
 8006dc4:	2b00      	cmp	r3, #0
 8006dc6:	d0e5      	beq.n	8006d94 <_scanf_float+0x378>
 8006dc8:	9905      	ldr	r1, [sp, #20]
 8006dca:	230a      	movs	r3, #10
 8006dcc:	462a      	mov	r2, r5
 8006dce:	3101      	adds	r1, #1
 8006dd0:	4640      	mov	r0, r8
 8006dd2:	f000 ff2b 	bl	8007c2c <_strtol_r>
 8006dd6:	9b04      	ldr	r3, [sp, #16]
 8006dd8:	9e05      	ldr	r6, [sp, #20]
 8006dda:	1ac2      	subs	r2, r0, r3
 8006ddc:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8006de0:	429e      	cmp	r6, r3
 8006de2:	bf28      	it	cs
 8006de4:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8006de8:	4912      	ldr	r1, [pc, #72]	; (8006e34 <_scanf_float+0x418>)
 8006dea:	4630      	mov	r0, r6
 8006dec:	f000 f854 	bl	8006e98 <siprintf>
 8006df0:	e7d0      	b.n	8006d94 <_scanf_float+0x378>
 8006df2:	9903      	ldr	r1, [sp, #12]
 8006df4:	f012 0f04 	tst.w	r2, #4
 8006df8:	f103 0204 	add.w	r2, r3, #4
 8006dfc:	600a      	str	r2, [r1, #0]
 8006dfe:	d1d9      	bne.n	8006db4 <_scanf_float+0x398>
 8006e00:	f8d3 8000 	ldr.w	r8, [r3]
 8006e04:	ee10 2a10 	vmov	r2, s0
 8006e08:	ee10 0a10 	vmov	r0, s0
 8006e0c:	463b      	mov	r3, r7
 8006e0e:	4639      	mov	r1, r7
 8006e10:	f7f9 fe94 	bl	8000b3c <__aeabi_dcmpun>
 8006e14:	b128      	cbz	r0, 8006e22 <_scanf_float+0x406>
 8006e16:	4808      	ldr	r0, [pc, #32]	; (8006e38 <_scanf_float+0x41c>)
 8006e18:	f000 f838 	bl	8006e8c <nanf>
 8006e1c:	ed88 0a00 	vstr	s0, [r8]
 8006e20:	e7cb      	b.n	8006dba <_scanf_float+0x39e>
 8006e22:	4630      	mov	r0, r6
 8006e24:	4639      	mov	r1, r7
 8006e26:	f7f9 fee7 	bl	8000bf8 <__aeabi_d2f>
 8006e2a:	f8c8 0000 	str.w	r0, [r8]
 8006e2e:	e7c4      	b.n	8006dba <_scanf_float+0x39e>
 8006e30:	2500      	movs	r5, #0
 8006e32:	e634      	b.n	8006a9e <_scanf_float+0x82>
 8006e34:	0800a908 	.word	0x0800a908
 8006e38:	0800ad78 	.word	0x0800ad78

08006e3c <iprintf>:
 8006e3c:	b40f      	push	{r0, r1, r2, r3}
 8006e3e:	4b0a      	ldr	r3, [pc, #40]	; (8006e68 <iprintf+0x2c>)
 8006e40:	b513      	push	{r0, r1, r4, lr}
 8006e42:	681c      	ldr	r4, [r3, #0]
 8006e44:	b124      	cbz	r4, 8006e50 <iprintf+0x14>
 8006e46:	69a3      	ldr	r3, [r4, #24]
 8006e48:	b913      	cbnz	r3, 8006e50 <iprintf+0x14>
 8006e4a:	4620      	mov	r0, r4
 8006e4c:	f001 fdc2 	bl	80089d4 <__sinit>
 8006e50:	ab05      	add	r3, sp, #20
 8006e52:	9a04      	ldr	r2, [sp, #16]
 8006e54:	68a1      	ldr	r1, [r4, #8]
 8006e56:	9301      	str	r3, [sp, #4]
 8006e58:	4620      	mov	r0, r4
 8006e5a:	f003 f841 	bl	8009ee0 <_vfiprintf_r>
 8006e5e:	b002      	add	sp, #8
 8006e60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e64:	b004      	add	sp, #16
 8006e66:	4770      	bx	lr
 8006e68:	200000ac 	.word	0x200000ac

08006e6c <_sbrk_r>:
 8006e6c:	b538      	push	{r3, r4, r5, lr}
 8006e6e:	4d06      	ldr	r5, [pc, #24]	; (8006e88 <_sbrk_r+0x1c>)
 8006e70:	2300      	movs	r3, #0
 8006e72:	4604      	mov	r4, r0
 8006e74:	4608      	mov	r0, r1
 8006e76:	602b      	str	r3, [r5, #0]
 8006e78:	f7fb fcd6 	bl	8002828 <_sbrk>
 8006e7c:	1c43      	adds	r3, r0, #1
 8006e7e:	d102      	bne.n	8006e86 <_sbrk_r+0x1a>
 8006e80:	682b      	ldr	r3, [r5, #0]
 8006e82:	b103      	cbz	r3, 8006e86 <_sbrk_r+0x1a>
 8006e84:	6023      	str	r3, [r4, #0]
 8006e86:	bd38      	pop	{r3, r4, r5, pc}
 8006e88:	20000454 	.word	0x20000454

08006e8c <nanf>:
 8006e8c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8006e94 <nanf+0x8>
 8006e90:	4770      	bx	lr
 8006e92:	bf00      	nop
 8006e94:	7fc00000 	.word	0x7fc00000

08006e98 <siprintf>:
 8006e98:	b40e      	push	{r1, r2, r3}
 8006e9a:	b500      	push	{lr}
 8006e9c:	b09c      	sub	sp, #112	; 0x70
 8006e9e:	ab1d      	add	r3, sp, #116	; 0x74
 8006ea0:	9002      	str	r0, [sp, #8]
 8006ea2:	9006      	str	r0, [sp, #24]
 8006ea4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8006ea8:	4809      	ldr	r0, [pc, #36]	; (8006ed0 <siprintf+0x38>)
 8006eaa:	9107      	str	r1, [sp, #28]
 8006eac:	9104      	str	r1, [sp, #16]
 8006eae:	4909      	ldr	r1, [pc, #36]	; (8006ed4 <siprintf+0x3c>)
 8006eb0:	f853 2b04 	ldr.w	r2, [r3], #4
 8006eb4:	9105      	str	r1, [sp, #20]
 8006eb6:	6800      	ldr	r0, [r0, #0]
 8006eb8:	9301      	str	r3, [sp, #4]
 8006eba:	a902      	add	r1, sp, #8
 8006ebc:	f002 fee6 	bl	8009c8c <_svfiprintf_r>
 8006ec0:	9b02      	ldr	r3, [sp, #8]
 8006ec2:	2200      	movs	r2, #0
 8006ec4:	701a      	strb	r2, [r3, #0]
 8006ec6:	b01c      	add	sp, #112	; 0x70
 8006ec8:	f85d eb04 	ldr.w	lr, [sp], #4
 8006ecc:	b003      	add	sp, #12
 8006ece:	4770      	bx	lr
 8006ed0:	200000ac 	.word	0x200000ac
 8006ed4:	ffff0208 	.word	0xffff0208

08006ed8 <sulp>:
 8006ed8:	b570      	push	{r4, r5, r6, lr}
 8006eda:	4604      	mov	r4, r0
 8006edc:	460d      	mov	r5, r1
 8006ede:	ec45 4b10 	vmov	d0, r4, r5
 8006ee2:	4616      	mov	r6, r2
 8006ee4:	f002 fd28 	bl	8009938 <__ulp>
 8006ee8:	ec51 0b10 	vmov	r0, r1, d0
 8006eec:	b17e      	cbz	r6, 8006f0e <sulp+0x36>
 8006eee:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8006ef2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006ef6:	2b00      	cmp	r3, #0
 8006ef8:	dd09      	ble.n	8006f0e <sulp+0x36>
 8006efa:	051b      	lsls	r3, r3, #20
 8006efc:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006f00:	2400      	movs	r4, #0
 8006f02:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8006f06:	4622      	mov	r2, r4
 8006f08:	462b      	mov	r3, r5
 8006f0a:	f7f9 fb7d 	bl	8000608 <__aeabi_dmul>
 8006f0e:	bd70      	pop	{r4, r5, r6, pc}

08006f10 <_strtod_l>:
 8006f10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f14:	ed2d 8b02 	vpush	{d8}
 8006f18:	b09d      	sub	sp, #116	; 0x74
 8006f1a:	461f      	mov	r7, r3
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	9318      	str	r3, [sp, #96]	; 0x60
 8006f20:	4ba2      	ldr	r3, [pc, #648]	; (80071ac <_strtod_l+0x29c>)
 8006f22:	9213      	str	r2, [sp, #76]	; 0x4c
 8006f24:	681b      	ldr	r3, [r3, #0]
 8006f26:	9305      	str	r3, [sp, #20]
 8006f28:	4604      	mov	r4, r0
 8006f2a:	4618      	mov	r0, r3
 8006f2c:	4688      	mov	r8, r1
 8006f2e:	f7f9 f957 	bl	80001e0 <strlen>
 8006f32:	f04f 0a00 	mov.w	sl, #0
 8006f36:	4605      	mov	r5, r0
 8006f38:	f04f 0b00 	mov.w	fp, #0
 8006f3c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006f40:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8006f42:	781a      	ldrb	r2, [r3, #0]
 8006f44:	2a2b      	cmp	r2, #43	; 0x2b
 8006f46:	d04e      	beq.n	8006fe6 <_strtod_l+0xd6>
 8006f48:	d83b      	bhi.n	8006fc2 <_strtod_l+0xb2>
 8006f4a:	2a0d      	cmp	r2, #13
 8006f4c:	d834      	bhi.n	8006fb8 <_strtod_l+0xa8>
 8006f4e:	2a08      	cmp	r2, #8
 8006f50:	d834      	bhi.n	8006fbc <_strtod_l+0xac>
 8006f52:	2a00      	cmp	r2, #0
 8006f54:	d03e      	beq.n	8006fd4 <_strtod_l+0xc4>
 8006f56:	2300      	movs	r3, #0
 8006f58:	930a      	str	r3, [sp, #40]	; 0x28
 8006f5a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8006f5c:	7833      	ldrb	r3, [r6, #0]
 8006f5e:	2b30      	cmp	r3, #48	; 0x30
 8006f60:	f040 80b0 	bne.w	80070c4 <_strtod_l+0x1b4>
 8006f64:	7873      	ldrb	r3, [r6, #1]
 8006f66:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8006f6a:	2b58      	cmp	r3, #88	; 0x58
 8006f6c:	d168      	bne.n	8007040 <_strtod_l+0x130>
 8006f6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006f70:	9301      	str	r3, [sp, #4]
 8006f72:	ab18      	add	r3, sp, #96	; 0x60
 8006f74:	9702      	str	r7, [sp, #8]
 8006f76:	9300      	str	r3, [sp, #0]
 8006f78:	4a8d      	ldr	r2, [pc, #564]	; (80071b0 <_strtod_l+0x2a0>)
 8006f7a:	ab19      	add	r3, sp, #100	; 0x64
 8006f7c:	a917      	add	r1, sp, #92	; 0x5c
 8006f7e:	4620      	mov	r0, r4
 8006f80:	f001 fe2c 	bl	8008bdc <__gethex>
 8006f84:	f010 0707 	ands.w	r7, r0, #7
 8006f88:	4605      	mov	r5, r0
 8006f8a:	d005      	beq.n	8006f98 <_strtod_l+0x88>
 8006f8c:	2f06      	cmp	r7, #6
 8006f8e:	d12c      	bne.n	8006fea <_strtod_l+0xda>
 8006f90:	3601      	adds	r6, #1
 8006f92:	2300      	movs	r3, #0
 8006f94:	9617      	str	r6, [sp, #92]	; 0x5c
 8006f96:	930a      	str	r3, [sp, #40]	; 0x28
 8006f98:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	f040 8590 	bne.w	8007ac0 <_strtod_l+0xbb0>
 8006fa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006fa2:	b1eb      	cbz	r3, 8006fe0 <_strtod_l+0xd0>
 8006fa4:	4652      	mov	r2, sl
 8006fa6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006faa:	ec43 2b10 	vmov	d0, r2, r3
 8006fae:	b01d      	add	sp, #116	; 0x74
 8006fb0:	ecbd 8b02 	vpop	{d8}
 8006fb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fb8:	2a20      	cmp	r2, #32
 8006fba:	d1cc      	bne.n	8006f56 <_strtod_l+0x46>
 8006fbc:	3301      	adds	r3, #1
 8006fbe:	9317      	str	r3, [sp, #92]	; 0x5c
 8006fc0:	e7be      	b.n	8006f40 <_strtod_l+0x30>
 8006fc2:	2a2d      	cmp	r2, #45	; 0x2d
 8006fc4:	d1c7      	bne.n	8006f56 <_strtod_l+0x46>
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	920a      	str	r2, [sp, #40]	; 0x28
 8006fca:	1c5a      	adds	r2, r3, #1
 8006fcc:	9217      	str	r2, [sp, #92]	; 0x5c
 8006fce:	785b      	ldrb	r3, [r3, #1]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d1c2      	bne.n	8006f5a <_strtod_l+0x4a>
 8006fd4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8006fd6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8006fda:	2b00      	cmp	r3, #0
 8006fdc:	f040 856e 	bne.w	8007abc <_strtod_l+0xbac>
 8006fe0:	4652      	mov	r2, sl
 8006fe2:	465b      	mov	r3, fp
 8006fe4:	e7e1      	b.n	8006faa <_strtod_l+0x9a>
 8006fe6:	2200      	movs	r2, #0
 8006fe8:	e7ee      	b.n	8006fc8 <_strtod_l+0xb8>
 8006fea:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8006fec:	b13a      	cbz	r2, 8006ffe <_strtod_l+0xee>
 8006fee:	2135      	movs	r1, #53	; 0x35
 8006ff0:	a81a      	add	r0, sp, #104	; 0x68
 8006ff2:	f002 fdac 	bl	8009b4e <__copybits>
 8006ff6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006ff8:	4620      	mov	r0, r4
 8006ffa:	f002 f96b 	bl	80092d4 <_Bfree>
 8006ffe:	3f01      	subs	r7, #1
 8007000:	2f04      	cmp	r7, #4
 8007002:	d806      	bhi.n	8007012 <_strtod_l+0x102>
 8007004:	e8df f007 	tbb	[pc, r7]
 8007008:	1714030a 	.word	0x1714030a
 800700c:	0a          	.byte	0x0a
 800700d:	00          	.byte	0x00
 800700e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8007012:	0728      	lsls	r0, r5, #28
 8007014:	d5c0      	bpl.n	8006f98 <_strtod_l+0x88>
 8007016:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800701a:	e7bd      	b.n	8006f98 <_strtod_l+0x88>
 800701c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8007020:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007022:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007026:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800702a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800702e:	e7f0      	b.n	8007012 <_strtod_l+0x102>
 8007030:	f8df b180 	ldr.w	fp, [pc, #384]	; 80071b4 <_strtod_l+0x2a4>
 8007034:	e7ed      	b.n	8007012 <_strtod_l+0x102>
 8007036:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800703a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800703e:	e7e8      	b.n	8007012 <_strtod_l+0x102>
 8007040:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007042:	1c5a      	adds	r2, r3, #1
 8007044:	9217      	str	r2, [sp, #92]	; 0x5c
 8007046:	785b      	ldrb	r3, [r3, #1]
 8007048:	2b30      	cmp	r3, #48	; 0x30
 800704a:	d0f9      	beq.n	8007040 <_strtod_l+0x130>
 800704c:	2b00      	cmp	r3, #0
 800704e:	d0a3      	beq.n	8006f98 <_strtod_l+0x88>
 8007050:	2301      	movs	r3, #1
 8007052:	f04f 0900 	mov.w	r9, #0
 8007056:	9304      	str	r3, [sp, #16]
 8007058:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800705a:	9308      	str	r3, [sp, #32]
 800705c:	f8cd 901c 	str.w	r9, [sp, #28]
 8007060:	464f      	mov	r7, r9
 8007062:	220a      	movs	r2, #10
 8007064:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007066:	7806      	ldrb	r6, [r0, #0]
 8007068:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800706c:	b2d9      	uxtb	r1, r3
 800706e:	2909      	cmp	r1, #9
 8007070:	d92a      	bls.n	80070c8 <_strtod_l+0x1b8>
 8007072:	9905      	ldr	r1, [sp, #20]
 8007074:	462a      	mov	r2, r5
 8007076:	f003 f8ae 	bl	800a1d6 <strncmp>
 800707a:	b398      	cbz	r0, 80070e4 <_strtod_l+0x1d4>
 800707c:	2000      	movs	r0, #0
 800707e:	4632      	mov	r2, r6
 8007080:	463d      	mov	r5, r7
 8007082:	9005      	str	r0, [sp, #20]
 8007084:	4603      	mov	r3, r0
 8007086:	2a65      	cmp	r2, #101	; 0x65
 8007088:	d001      	beq.n	800708e <_strtod_l+0x17e>
 800708a:	2a45      	cmp	r2, #69	; 0x45
 800708c:	d118      	bne.n	80070c0 <_strtod_l+0x1b0>
 800708e:	b91d      	cbnz	r5, 8007098 <_strtod_l+0x188>
 8007090:	9a04      	ldr	r2, [sp, #16]
 8007092:	4302      	orrs	r2, r0
 8007094:	d09e      	beq.n	8006fd4 <_strtod_l+0xc4>
 8007096:	2500      	movs	r5, #0
 8007098:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 800709c:	f108 0201 	add.w	r2, r8, #1
 80070a0:	9217      	str	r2, [sp, #92]	; 0x5c
 80070a2:	f898 2001 	ldrb.w	r2, [r8, #1]
 80070a6:	2a2b      	cmp	r2, #43	; 0x2b
 80070a8:	d075      	beq.n	8007196 <_strtod_l+0x286>
 80070aa:	2a2d      	cmp	r2, #45	; 0x2d
 80070ac:	d07b      	beq.n	80071a6 <_strtod_l+0x296>
 80070ae:	f04f 0c00 	mov.w	ip, #0
 80070b2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80070b6:	2909      	cmp	r1, #9
 80070b8:	f240 8082 	bls.w	80071c0 <_strtod_l+0x2b0>
 80070bc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80070c0:	2600      	movs	r6, #0
 80070c2:	e09d      	b.n	8007200 <_strtod_l+0x2f0>
 80070c4:	2300      	movs	r3, #0
 80070c6:	e7c4      	b.n	8007052 <_strtod_l+0x142>
 80070c8:	2f08      	cmp	r7, #8
 80070ca:	bfd8      	it	le
 80070cc:	9907      	ldrle	r1, [sp, #28]
 80070ce:	f100 0001 	add.w	r0, r0, #1
 80070d2:	bfda      	itte	le
 80070d4:	fb02 3301 	mlale	r3, r2, r1, r3
 80070d8:	9307      	strle	r3, [sp, #28]
 80070da:	fb02 3909 	mlagt	r9, r2, r9, r3
 80070de:	3701      	adds	r7, #1
 80070e0:	9017      	str	r0, [sp, #92]	; 0x5c
 80070e2:	e7bf      	b.n	8007064 <_strtod_l+0x154>
 80070e4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80070e6:	195a      	adds	r2, r3, r5
 80070e8:	9217      	str	r2, [sp, #92]	; 0x5c
 80070ea:	5d5a      	ldrb	r2, [r3, r5]
 80070ec:	2f00      	cmp	r7, #0
 80070ee:	d037      	beq.n	8007160 <_strtod_l+0x250>
 80070f0:	9005      	str	r0, [sp, #20]
 80070f2:	463d      	mov	r5, r7
 80070f4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 80070f8:	2b09      	cmp	r3, #9
 80070fa:	d912      	bls.n	8007122 <_strtod_l+0x212>
 80070fc:	2301      	movs	r3, #1
 80070fe:	e7c2      	b.n	8007086 <_strtod_l+0x176>
 8007100:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007102:	1c5a      	adds	r2, r3, #1
 8007104:	9217      	str	r2, [sp, #92]	; 0x5c
 8007106:	785a      	ldrb	r2, [r3, #1]
 8007108:	3001      	adds	r0, #1
 800710a:	2a30      	cmp	r2, #48	; 0x30
 800710c:	d0f8      	beq.n	8007100 <_strtod_l+0x1f0>
 800710e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007112:	2b08      	cmp	r3, #8
 8007114:	f200 84d9 	bhi.w	8007aca <_strtod_l+0xbba>
 8007118:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800711a:	9005      	str	r0, [sp, #20]
 800711c:	2000      	movs	r0, #0
 800711e:	9308      	str	r3, [sp, #32]
 8007120:	4605      	mov	r5, r0
 8007122:	3a30      	subs	r2, #48	; 0x30
 8007124:	f100 0301 	add.w	r3, r0, #1
 8007128:	d014      	beq.n	8007154 <_strtod_l+0x244>
 800712a:	9905      	ldr	r1, [sp, #20]
 800712c:	4419      	add	r1, r3
 800712e:	9105      	str	r1, [sp, #20]
 8007130:	462b      	mov	r3, r5
 8007132:	eb00 0e05 	add.w	lr, r0, r5
 8007136:	210a      	movs	r1, #10
 8007138:	4573      	cmp	r3, lr
 800713a:	d113      	bne.n	8007164 <_strtod_l+0x254>
 800713c:	182b      	adds	r3, r5, r0
 800713e:	2b08      	cmp	r3, #8
 8007140:	f105 0501 	add.w	r5, r5, #1
 8007144:	4405      	add	r5, r0
 8007146:	dc1c      	bgt.n	8007182 <_strtod_l+0x272>
 8007148:	9907      	ldr	r1, [sp, #28]
 800714a:	230a      	movs	r3, #10
 800714c:	fb03 2301 	mla	r3, r3, r1, r2
 8007150:	9307      	str	r3, [sp, #28]
 8007152:	2300      	movs	r3, #0
 8007154:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007156:	1c51      	adds	r1, r2, #1
 8007158:	9117      	str	r1, [sp, #92]	; 0x5c
 800715a:	7852      	ldrb	r2, [r2, #1]
 800715c:	4618      	mov	r0, r3
 800715e:	e7c9      	b.n	80070f4 <_strtod_l+0x1e4>
 8007160:	4638      	mov	r0, r7
 8007162:	e7d2      	b.n	800710a <_strtod_l+0x1fa>
 8007164:	2b08      	cmp	r3, #8
 8007166:	dc04      	bgt.n	8007172 <_strtod_l+0x262>
 8007168:	9e07      	ldr	r6, [sp, #28]
 800716a:	434e      	muls	r6, r1
 800716c:	9607      	str	r6, [sp, #28]
 800716e:	3301      	adds	r3, #1
 8007170:	e7e2      	b.n	8007138 <_strtod_l+0x228>
 8007172:	f103 0c01 	add.w	ip, r3, #1
 8007176:	f1bc 0f10 	cmp.w	ip, #16
 800717a:	bfd8      	it	le
 800717c:	fb01 f909 	mulle.w	r9, r1, r9
 8007180:	e7f5      	b.n	800716e <_strtod_l+0x25e>
 8007182:	2d10      	cmp	r5, #16
 8007184:	bfdc      	itt	le
 8007186:	230a      	movle	r3, #10
 8007188:	fb03 2909 	mlale	r9, r3, r9, r2
 800718c:	e7e1      	b.n	8007152 <_strtod_l+0x242>
 800718e:	2300      	movs	r3, #0
 8007190:	9305      	str	r3, [sp, #20]
 8007192:	2301      	movs	r3, #1
 8007194:	e77c      	b.n	8007090 <_strtod_l+0x180>
 8007196:	f04f 0c00 	mov.w	ip, #0
 800719a:	f108 0202 	add.w	r2, r8, #2
 800719e:	9217      	str	r2, [sp, #92]	; 0x5c
 80071a0:	f898 2002 	ldrb.w	r2, [r8, #2]
 80071a4:	e785      	b.n	80070b2 <_strtod_l+0x1a2>
 80071a6:	f04f 0c01 	mov.w	ip, #1
 80071aa:	e7f6      	b.n	800719a <_strtod_l+0x28a>
 80071ac:	0800abbc 	.word	0x0800abbc
 80071b0:	0800a910 	.word	0x0800a910
 80071b4:	7ff00000 	.word	0x7ff00000
 80071b8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80071ba:	1c51      	adds	r1, r2, #1
 80071bc:	9117      	str	r1, [sp, #92]	; 0x5c
 80071be:	7852      	ldrb	r2, [r2, #1]
 80071c0:	2a30      	cmp	r2, #48	; 0x30
 80071c2:	d0f9      	beq.n	80071b8 <_strtod_l+0x2a8>
 80071c4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80071c8:	2908      	cmp	r1, #8
 80071ca:	f63f af79 	bhi.w	80070c0 <_strtod_l+0x1b0>
 80071ce:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80071d2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80071d4:	9206      	str	r2, [sp, #24]
 80071d6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80071d8:	1c51      	adds	r1, r2, #1
 80071da:	9117      	str	r1, [sp, #92]	; 0x5c
 80071dc:	7852      	ldrb	r2, [r2, #1]
 80071de:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 80071e2:	2e09      	cmp	r6, #9
 80071e4:	d937      	bls.n	8007256 <_strtod_l+0x346>
 80071e6:	9e06      	ldr	r6, [sp, #24]
 80071e8:	1b89      	subs	r1, r1, r6
 80071ea:	2908      	cmp	r1, #8
 80071ec:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80071f0:	dc02      	bgt.n	80071f8 <_strtod_l+0x2e8>
 80071f2:	4576      	cmp	r6, lr
 80071f4:	bfa8      	it	ge
 80071f6:	4676      	movge	r6, lr
 80071f8:	f1bc 0f00 	cmp.w	ip, #0
 80071fc:	d000      	beq.n	8007200 <_strtod_l+0x2f0>
 80071fe:	4276      	negs	r6, r6
 8007200:	2d00      	cmp	r5, #0
 8007202:	d14d      	bne.n	80072a0 <_strtod_l+0x390>
 8007204:	9904      	ldr	r1, [sp, #16]
 8007206:	4301      	orrs	r1, r0
 8007208:	f47f aec6 	bne.w	8006f98 <_strtod_l+0x88>
 800720c:	2b00      	cmp	r3, #0
 800720e:	f47f aee1 	bne.w	8006fd4 <_strtod_l+0xc4>
 8007212:	2a69      	cmp	r2, #105	; 0x69
 8007214:	d027      	beq.n	8007266 <_strtod_l+0x356>
 8007216:	dc24      	bgt.n	8007262 <_strtod_l+0x352>
 8007218:	2a49      	cmp	r2, #73	; 0x49
 800721a:	d024      	beq.n	8007266 <_strtod_l+0x356>
 800721c:	2a4e      	cmp	r2, #78	; 0x4e
 800721e:	f47f aed9 	bne.w	8006fd4 <_strtod_l+0xc4>
 8007222:	499f      	ldr	r1, [pc, #636]	; (80074a0 <_strtod_l+0x590>)
 8007224:	a817      	add	r0, sp, #92	; 0x5c
 8007226:	f001 ff31 	bl	800908c <__match>
 800722a:	2800      	cmp	r0, #0
 800722c:	f43f aed2 	beq.w	8006fd4 <_strtod_l+0xc4>
 8007230:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007232:	781b      	ldrb	r3, [r3, #0]
 8007234:	2b28      	cmp	r3, #40	; 0x28
 8007236:	d12d      	bne.n	8007294 <_strtod_l+0x384>
 8007238:	499a      	ldr	r1, [pc, #616]	; (80074a4 <_strtod_l+0x594>)
 800723a:	aa1a      	add	r2, sp, #104	; 0x68
 800723c:	a817      	add	r0, sp, #92	; 0x5c
 800723e:	f001 ff39 	bl	80090b4 <__hexnan>
 8007242:	2805      	cmp	r0, #5
 8007244:	d126      	bne.n	8007294 <_strtod_l+0x384>
 8007246:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8007248:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800724c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007250:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007254:	e6a0      	b.n	8006f98 <_strtod_l+0x88>
 8007256:	210a      	movs	r1, #10
 8007258:	fb01 2e0e 	mla	lr, r1, lr, r2
 800725c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007260:	e7b9      	b.n	80071d6 <_strtod_l+0x2c6>
 8007262:	2a6e      	cmp	r2, #110	; 0x6e
 8007264:	e7db      	b.n	800721e <_strtod_l+0x30e>
 8007266:	4990      	ldr	r1, [pc, #576]	; (80074a8 <_strtod_l+0x598>)
 8007268:	a817      	add	r0, sp, #92	; 0x5c
 800726a:	f001 ff0f 	bl	800908c <__match>
 800726e:	2800      	cmp	r0, #0
 8007270:	f43f aeb0 	beq.w	8006fd4 <_strtod_l+0xc4>
 8007274:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007276:	498d      	ldr	r1, [pc, #564]	; (80074ac <_strtod_l+0x59c>)
 8007278:	3b01      	subs	r3, #1
 800727a:	a817      	add	r0, sp, #92	; 0x5c
 800727c:	9317      	str	r3, [sp, #92]	; 0x5c
 800727e:	f001 ff05 	bl	800908c <__match>
 8007282:	b910      	cbnz	r0, 800728a <_strtod_l+0x37a>
 8007284:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007286:	3301      	adds	r3, #1
 8007288:	9317      	str	r3, [sp, #92]	; 0x5c
 800728a:	f8df b230 	ldr.w	fp, [pc, #560]	; 80074bc <_strtod_l+0x5ac>
 800728e:	f04f 0a00 	mov.w	sl, #0
 8007292:	e681      	b.n	8006f98 <_strtod_l+0x88>
 8007294:	4886      	ldr	r0, [pc, #536]	; (80074b0 <_strtod_l+0x5a0>)
 8007296:	f002 ff53 	bl	800a140 <nan>
 800729a:	ec5b ab10 	vmov	sl, fp, d0
 800729e:	e67b      	b.n	8006f98 <_strtod_l+0x88>
 80072a0:	9b05      	ldr	r3, [sp, #20]
 80072a2:	9807      	ldr	r0, [sp, #28]
 80072a4:	1af3      	subs	r3, r6, r3
 80072a6:	2f00      	cmp	r7, #0
 80072a8:	bf08      	it	eq
 80072aa:	462f      	moveq	r7, r5
 80072ac:	2d10      	cmp	r5, #16
 80072ae:	9306      	str	r3, [sp, #24]
 80072b0:	46a8      	mov	r8, r5
 80072b2:	bfa8      	it	ge
 80072b4:	f04f 0810 	movge.w	r8, #16
 80072b8:	f7f9 f92c 	bl	8000514 <__aeabi_ui2d>
 80072bc:	2d09      	cmp	r5, #9
 80072be:	4682      	mov	sl, r0
 80072c0:	468b      	mov	fp, r1
 80072c2:	dd13      	ble.n	80072ec <_strtod_l+0x3dc>
 80072c4:	4b7b      	ldr	r3, [pc, #492]	; (80074b4 <_strtod_l+0x5a4>)
 80072c6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80072ca:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80072ce:	f7f9 f99b 	bl	8000608 <__aeabi_dmul>
 80072d2:	4682      	mov	sl, r0
 80072d4:	4648      	mov	r0, r9
 80072d6:	468b      	mov	fp, r1
 80072d8:	f7f9 f91c 	bl	8000514 <__aeabi_ui2d>
 80072dc:	4602      	mov	r2, r0
 80072de:	460b      	mov	r3, r1
 80072e0:	4650      	mov	r0, sl
 80072e2:	4659      	mov	r1, fp
 80072e4:	f7f8 ffda 	bl	800029c <__adddf3>
 80072e8:	4682      	mov	sl, r0
 80072ea:	468b      	mov	fp, r1
 80072ec:	2d0f      	cmp	r5, #15
 80072ee:	dc38      	bgt.n	8007362 <_strtod_l+0x452>
 80072f0:	9b06      	ldr	r3, [sp, #24]
 80072f2:	2b00      	cmp	r3, #0
 80072f4:	f43f ae50 	beq.w	8006f98 <_strtod_l+0x88>
 80072f8:	dd24      	ble.n	8007344 <_strtod_l+0x434>
 80072fa:	2b16      	cmp	r3, #22
 80072fc:	dc0b      	bgt.n	8007316 <_strtod_l+0x406>
 80072fe:	496d      	ldr	r1, [pc, #436]	; (80074b4 <_strtod_l+0x5a4>)
 8007300:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007304:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007308:	4652      	mov	r2, sl
 800730a:	465b      	mov	r3, fp
 800730c:	f7f9 f97c 	bl	8000608 <__aeabi_dmul>
 8007310:	4682      	mov	sl, r0
 8007312:	468b      	mov	fp, r1
 8007314:	e640      	b.n	8006f98 <_strtod_l+0x88>
 8007316:	9a06      	ldr	r2, [sp, #24]
 8007318:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800731c:	4293      	cmp	r3, r2
 800731e:	db20      	blt.n	8007362 <_strtod_l+0x452>
 8007320:	4c64      	ldr	r4, [pc, #400]	; (80074b4 <_strtod_l+0x5a4>)
 8007322:	f1c5 050f 	rsb	r5, r5, #15
 8007326:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800732a:	4652      	mov	r2, sl
 800732c:	465b      	mov	r3, fp
 800732e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007332:	f7f9 f969 	bl	8000608 <__aeabi_dmul>
 8007336:	9b06      	ldr	r3, [sp, #24]
 8007338:	1b5d      	subs	r5, r3, r5
 800733a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800733e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007342:	e7e3      	b.n	800730c <_strtod_l+0x3fc>
 8007344:	9b06      	ldr	r3, [sp, #24]
 8007346:	3316      	adds	r3, #22
 8007348:	db0b      	blt.n	8007362 <_strtod_l+0x452>
 800734a:	9b05      	ldr	r3, [sp, #20]
 800734c:	1b9e      	subs	r6, r3, r6
 800734e:	4b59      	ldr	r3, [pc, #356]	; (80074b4 <_strtod_l+0x5a4>)
 8007350:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8007354:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007358:	4650      	mov	r0, sl
 800735a:	4659      	mov	r1, fp
 800735c:	f7f9 fa7e 	bl	800085c <__aeabi_ddiv>
 8007360:	e7d6      	b.n	8007310 <_strtod_l+0x400>
 8007362:	9b06      	ldr	r3, [sp, #24]
 8007364:	eba5 0808 	sub.w	r8, r5, r8
 8007368:	4498      	add	r8, r3
 800736a:	f1b8 0f00 	cmp.w	r8, #0
 800736e:	dd74      	ble.n	800745a <_strtod_l+0x54a>
 8007370:	f018 030f 	ands.w	r3, r8, #15
 8007374:	d00a      	beq.n	800738c <_strtod_l+0x47c>
 8007376:	494f      	ldr	r1, [pc, #316]	; (80074b4 <_strtod_l+0x5a4>)
 8007378:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800737c:	4652      	mov	r2, sl
 800737e:	465b      	mov	r3, fp
 8007380:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007384:	f7f9 f940 	bl	8000608 <__aeabi_dmul>
 8007388:	4682      	mov	sl, r0
 800738a:	468b      	mov	fp, r1
 800738c:	f038 080f 	bics.w	r8, r8, #15
 8007390:	d04f      	beq.n	8007432 <_strtod_l+0x522>
 8007392:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8007396:	dd22      	ble.n	80073de <_strtod_l+0x4ce>
 8007398:	2500      	movs	r5, #0
 800739a:	462e      	mov	r6, r5
 800739c:	9507      	str	r5, [sp, #28]
 800739e:	9505      	str	r5, [sp, #20]
 80073a0:	2322      	movs	r3, #34	; 0x22
 80073a2:	f8df b118 	ldr.w	fp, [pc, #280]	; 80074bc <_strtod_l+0x5ac>
 80073a6:	6023      	str	r3, [r4, #0]
 80073a8:	f04f 0a00 	mov.w	sl, #0
 80073ac:	9b07      	ldr	r3, [sp, #28]
 80073ae:	2b00      	cmp	r3, #0
 80073b0:	f43f adf2 	beq.w	8006f98 <_strtod_l+0x88>
 80073b4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80073b6:	4620      	mov	r0, r4
 80073b8:	f001 ff8c 	bl	80092d4 <_Bfree>
 80073bc:	9905      	ldr	r1, [sp, #20]
 80073be:	4620      	mov	r0, r4
 80073c0:	f001 ff88 	bl	80092d4 <_Bfree>
 80073c4:	4631      	mov	r1, r6
 80073c6:	4620      	mov	r0, r4
 80073c8:	f001 ff84 	bl	80092d4 <_Bfree>
 80073cc:	9907      	ldr	r1, [sp, #28]
 80073ce:	4620      	mov	r0, r4
 80073d0:	f001 ff80 	bl	80092d4 <_Bfree>
 80073d4:	4629      	mov	r1, r5
 80073d6:	4620      	mov	r0, r4
 80073d8:	f001 ff7c 	bl	80092d4 <_Bfree>
 80073dc:	e5dc      	b.n	8006f98 <_strtod_l+0x88>
 80073de:	4b36      	ldr	r3, [pc, #216]	; (80074b8 <_strtod_l+0x5a8>)
 80073e0:	9304      	str	r3, [sp, #16]
 80073e2:	2300      	movs	r3, #0
 80073e4:	ea4f 1828 	mov.w	r8, r8, asr #4
 80073e8:	4650      	mov	r0, sl
 80073ea:	4659      	mov	r1, fp
 80073ec:	4699      	mov	r9, r3
 80073ee:	f1b8 0f01 	cmp.w	r8, #1
 80073f2:	dc21      	bgt.n	8007438 <_strtod_l+0x528>
 80073f4:	b10b      	cbz	r3, 80073fa <_strtod_l+0x4ea>
 80073f6:	4682      	mov	sl, r0
 80073f8:	468b      	mov	fp, r1
 80073fa:	4b2f      	ldr	r3, [pc, #188]	; (80074b8 <_strtod_l+0x5a8>)
 80073fc:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007400:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007404:	4652      	mov	r2, sl
 8007406:	465b      	mov	r3, fp
 8007408:	e9d9 0100 	ldrd	r0, r1, [r9]
 800740c:	f7f9 f8fc 	bl	8000608 <__aeabi_dmul>
 8007410:	4b2a      	ldr	r3, [pc, #168]	; (80074bc <_strtod_l+0x5ac>)
 8007412:	460a      	mov	r2, r1
 8007414:	400b      	ands	r3, r1
 8007416:	492a      	ldr	r1, [pc, #168]	; (80074c0 <_strtod_l+0x5b0>)
 8007418:	428b      	cmp	r3, r1
 800741a:	4682      	mov	sl, r0
 800741c:	d8bc      	bhi.n	8007398 <_strtod_l+0x488>
 800741e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007422:	428b      	cmp	r3, r1
 8007424:	bf86      	itte	hi
 8007426:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80074c4 <_strtod_l+0x5b4>
 800742a:	f04f 3aff 	movhi.w	sl, #4294967295	; 0xffffffff
 800742e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007432:	2300      	movs	r3, #0
 8007434:	9304      	str	r3, [sp, #16]
 8007436:	e084      	b.n	8007542 <_strtod_l+0x632>
 8007438:	f018 0f01 	tst.w	r8, #1
 800743c:	d005      	beq.n	800744a <_strtod_l+0x53a>
 800743e:	9b04      	ldr	r3, [sp, #16]
 8007440:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007444:	f7f9 f8e0 	bl	8000608 <__aeabi_dmul>
 8007448:	2301      	movs	r3, #1
 800744a:	9a04      	ldr	r2, [sp, #16]
 800744c:	3208      	adds	r2, #8
 800744e:	f109 0901 	add.w	r9, r9, #1
 8007452:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007456:	9204      	str	r2, [sp, #16]
 8007458:	e7c9      	b.n	80073ee <_strtod_l+0x4de>
 800745a:	d0ea      	beq.n	8007432 <_strtod_l+0x522>
 800745c:	f1c8 0800 	rsb	r8, r8, #0
 8007460:	f018 020f 	ands.w	r2, r8, #15
 8007464:	d00a      	beq.n	800747c <_strtod_l+0x56c>
 8007466:	4b13      	ldr	r3, [pc, #76]	; (80074b4 <_strtod_l+0x5a4>)
 8007468:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800746c:	4650      	mov	r0, sl
 800746e:	4659      	mov	r1, fp
 8007470:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007474:	f7f9 f9f2 	bl	800085c <__aeabi_ddiv>
 8007478:	4682      	mov	sl, r0
 800747a:	468b      	mov	fp, r1
 800747c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007480:	d0d7      	beq.n	8007432 <_strtod_l+0x522>
 8007482:	f1b8 0f1f 	cmp.w	r8, #31
 8007486:	dd1f      	ble.n	80074c8 <_strtod_l+0x5b8>
 8007488:	2500      	movs	r5, #0
 800748a:	462e      	mov	r6, r5
 800748c:	9507      	str	r5, [sp, #28]
 800748e:	9505      	str	r5, [sp, #20]
 8007490:	2322      	movs	r3, #34	; 0x22
 8007492:	f04f 0a00 	mov.w	sl, #0
 8007496:	f04f 0b00 	mov.w	fp, #0
 800749a:	6023      	str	r3, [r4, #0]
 800749c:	e786      	b.n	80073ac <_strtod_l+0x49c>
 800749e:	bf00      	nop
 80074a0:	0800a8e1 	.word	0x0800a8e1
 80074a4:	0800a924 	.word	0x0800a924
 80074a8:	0800a8d9 	.word	0x0800a8d9
 80074ac:	0800aa64 	.word	0x0800aa64
 80074b0:	0800ad78 	.word	0x0800ad78
 80074b4:	0800ac58 	.word	0x0800ac58
 80074b8:	0800ac30 	.word	0x0800ac30
 80074bc:	7ff00000 	.word	0x7ff00000
 80074c0:	7ca00000 	.word	0x7ca00000
 80074c4:	7fefffff 	.word	0x7fefffff
 80074c8:	f018 0310 	ands.w	r3, r8, #16
 80074cc:	bf18      	it	ne
 80074ce:	236a      	movne	r3, #106	; 0x6a
 80074d0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8007880 <_strtod_l+0x970>
 80074d4:	9304      	str	r3, [sp, #16]
 80074d6:	4650      	mov	r0, sl
 80074d8:	4659      	mov	r1, fp
 80074da:	2300      	movs	r3, #0
 80074dc:	f018 0f01 	tst.w	r8, #1
 80074e0:	d004      	beq.n	80074ec <_strtod_l+0x5dc>
 80074e2:	e9d9 2300 	ldrd	r2, r3, [r9]
 80074e6:	f7f9 f88f 	bl	8000608 <__aeabi_dmul>
 80074ea:	2301      	movs	r3, #1
 80074ec:	ea5f 0868 	movs.w	r8, r8, asr #1
 80074f0:	f109 0908 	add.w	r9, r9, #8
 80074f4:	d1f2      	bne.n	80074dc <_strtod_l+0x5cc>
 80074f6:	b10b      	cbz	r3, 80074fc <_strtod_l+0x5ec>
 80074f8:	4682      	mov	sl, r0
 80074fa:	468b      	mov	fp, r1
 80074fc:	9b04      	ldr	r3, [sp, #16]
 80074fe:	b1c3      	cbz	r3, 8007532 <_strtod_l+0x622>
 8007500:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8007504:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007508:	2b00      	cmp	r3, #0
 800750a:	4659      	mov	r1, fp
 800750c:	dd11      	ble.n	8007532 <_strtod_l+0x622>
 800750e:	2b1f      	cmp	r3, #31
 8007510:	f340 8124 	ble.w	800775c <_strtod_l+0x84c>
 8007514:	2b34      	cmp	r3, #52	; 0x34
 8007516:	bfde      	ittt	le
 8007518:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800751c:	f04f 33ff 	movle.w	r3, #4294967295	; 0xffffffff
 8007520:	fa03 f202 	lslle.w	r2, r3, r2
 8007524:	f04f 0a00 	mov.w	sl, #0
 8007528:	bfcc      	ite	gt
 800752a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800752e:	ea02 0b01 	andle.w	fp, r2, r1
 8007532:	2200      	movs	r2, #0
 8007534:	2300      	movs	r3, #0
 8007536:	4650      	mov	r0, sl
 8007538:	4659      	mov	r1, fp
 800753a:	f7f9 facd 	bl	8000ad8 <__aeabi_dcmpeq>
 800753e:	2800      	cmp	r0, #0
 8007540:	d1a2      	bne.n	8007488 <_strtod_l+0x578>
 8007542:	9b07      	ldr	r3, [sp, #28]
 8007544:	9300      	str	r3, [sp, #0]
 8007546:	9908      	ldr	r1, [sp, #32]
 8007548:	462b      	mov	r3, r5
 800754a:	463a      	mov	r2, r7
 800754c:	4620      	mov	r0, r4
 800754e:	f001 ff29 	bl	80093a4 <__s2b>
 8007552:	9007      	str	r0, [sp, #28]
 8007554:	2800      	cmp	r0, #0
 8007556:	f43f af1f 	beq.w	8007398 <_strtod_l+0x488>
 800755a:	9b05      	ldr	r3, [sp, #20]
 800755c:	1b9e      	subs	r6, r3, r6
 800755e:	9b06      	ldr	r3, [sp, #24]
 8007560:	2b00      	cmp	r3, #0
 8007562:	bfb4      	ite	lt
 8007564:	4633      	movlt	r3, r6
 8007566:	2300      	movge	r3, #0
 8007568:	930c      	str	r3, [sp, #48]	; 0x30
 800756a:	9b06      	ldr	r3, [sp, #24]
 800756c:	2500      	movs	r5, #0
 800756e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007572:	9312      	str	r3, [sp, #72]	; 0x48
 8007574:	462e      	mov	r6, r5
 8007576:	9b07      	ldr	r3, [sp, #28]
 8007578:	4620      	mov	r0, r4
 800757a:	6859      	ldr	r1, [r3, #4]
 800757c:	f001 fe6a 	bl	8009254 <_Balloc>
 8007580:	9005      	str	r0, [sp, #20]
 8007582:	2800      	cmp	r0, #0
 8007584:	f43f af0c 	beq.w	80073a0 <_strtod_l+0x490>
 8007588:	9b07      	ldr	r3, [sp, #28]
 800758a:	691a      	ldr	r2, [r3, #16]
 800758c:	3202      	adds	r2, #2
 800758e:	f103 010c 	add.w	r1, r3, #12
 8007592:	0092      	lsls	r2, r2, #2
 8007594:	300c      	adds	r0, #12
 8007596:	f001 fe42 	bl	800921e <memcpy>
 800759a:	ec4b ab10 	vmov	d0, sl, fp
 800759e:	aa1a      	add	r2, sp, #104	; 0x68
 80075a0:	a919      	add	r1, sp, #100	; 0x64
 80075a2:	4620      	mov	r0, r4
 80075a4:	f002 fa44 	bl	8009a30 <__d2b>
 80075a8:	ec4b ab18 	vmov	d8, sl, fp
 80075ac:	9018      	str	r0, [sp, #96]	; 0x60
 80075ae:	2800      	cmp	r0, #0
 80075b0:	f43f aef6 	beq.w	80073a0 <_strtod_l+0x490>
 80075b4:	2101      	movs	r1, #1
 80075b6:	4620      	mov	r0, r4
 80075b8:	f001 ff8e 	bl	80094d8 <__i2b>
 80075bc:	4606      	mov	r6, r0
 80075be:	2800      	cmp	r0, #0
 80075c0:	f43f aeee 	beq.w	80073a0 <_strtod_l+0x490>
 80075c4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80075c6:	9904      	ldr	r1, [sp, #16]
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	bfab      	itete	ge
 80075cc:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80075ce:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80075d0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80075d2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80075d6:	bfac      	ite	ge
 80075d8:	eb03 0902 	addge.w	r9, r3, r2
 80075dc:	1ad7      	sublt	r7, r2, r3
 80075de:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80075e0:	eba3 0801 	sub.w	r8, r3, r1
 80075e4:	4490      	add	r8, r2
 80075e6:	4ba1      	ldr	r3, [pc, #644]	; (800786c <_strtod_l+0x95c>)
 80075e8:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 80075ec:	4598      	cmp	r8, r3
 80075ee:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80075f2:	f280 80c7 	bge.w	8007784 <_strtod_l+0x874>
 80075f6:	eba3 0308 	sub.w	r3, r3, r8
 80075fa:	2b1f      	cmp	r3, #31
 80075fc:	eba2 0203 	sub.w	r2, r2, r3
 8007600:	f04f 0101 	mov.w	r1, #1
 8007604:	f300 80b1 	bgt.w	800776a <_strtod_l+0x85a>
 8007608:	fa01 f303 	lsl.w	r3, r1, r3
 800760c:	930d      	str	r3, [sp, #52]	; 0x34
 800760e:	2300      	movs	r3, #0
 8007610:	9308      	str	r3, [sp, #32]
 8007612:	eb09 0802 	add.w	r8, r9, r2
 8007616:	9b04      	ldr	r3, [sp, #16]
 8007618:	45c1      	cmp	r9, r8
 800761a:	4417      	add	r7, r2
 800761c:	441f      	add	r7, r3
 800761e:	464b      	mov	r3, r9
 8007620:	bfa8      	it	ge
 8007622:	4643      	movge	r3, r8
 8007624:	42bb      	cmp	r3, r7
 8007626:	bfa8      	it	ge
 8007628:	463b      	movge	r3, r7
 800762a:	2b00      	cmp	r3, #0
 800762c:	bfc2      	ittt	gt
 800762e:	eba8 0803 	subgt.w	r8, r8, r3
 8007632:	1aff      	subgt	r7, r7, r3
 8007634:	eba9 0903 	subgt.w	r9, r9, r3
 8007638:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800763a:	2b00      	cmp	r3, #0
 800763c:	dd17      	ble.n	800766e <_strtod_l+0x75e>
 800763e:	4631      	mov	r1, r6
 8007640:	461a      	mov	r2, r3
 8007642:	4620      	mov	r0, r4
 8007644:	f002 f808 	bl	8009658 <__pow5mult>
 8007648:	4606      	mov	r6, r0
 800764a:	2800      	cmp	r0, #0
 800764c:	f43f aea8 	beq.w	80073a0 <_strtod_l+0x490>
 8007650:	4601      	mov	r1, r0
 8007652:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007654:	4620      	mov	r0, r4
 8007656:	f001 ff55 	bl	8009504 <__multiply>
 800765a:	900b      	str	r0, [sp, #44]	; 0x2c
 800765c:	2800      	cmp	r0, #0
 800765e:	f43f ae9f 	beq.w	80073a0 <_strtod_l+0x490>
 8007662:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007664:	4620      	mov	r0, r4
 8007666:	f001 fe35 	bl	80092d4 <_Bfree>
 800766a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800766c:	9318      	str	r3, [sp, #96]	; 0x60
 800766e:	f1b8 0f00 	cmp.w	r8, #0
 8007672:	f300 808c 	bgt.w	800778e <_strtod_l+0x87e>
 8007676:	9b06      	ldr	r3, [sp, #24]
 8007678:	2b00      	cmp	r3, #0
 800767a:	dd08      	ble.n	800768e <_strtod_l+0x77e>
 800767c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800767e:	9905      	ldr	r1, [sp, #20]
 8007680:	4620      	mov	r0, r4
 8007682:	f001 ffe9 	bl	8009658 <__pow5mult>
 8007686:	9005      	str	r0, [sp, #20]
 8007688:	2800      	cmp	r0, #0
 800768a:	f43f ae89 	beq.w	80073a0 <_strtod_l+0x490>
 800768e:	2f00      	cmp	r7, #0
 8007690:	dd08      	ble.n	80076a4 <_strtod_l+0x794>
 8007692:	9905      	ldr	r1, [sp, #20]
 8007694:	463a      	mov	r2, r7
 8007696:	4620      	mov	r0, r4
 8007698:	f002 f838 	bl	800970c <__lshift>
 800769c:	9005      	str	r0, [sp, #20]
 800769e:	2800      	cmp	r0, #0
 80076a0:	f43f ae7e 	beq.w	80073a0 <_strtod_l+0x490>
 80076a4:	f1b9 0f00 	cmp.w	r9, #0
 80076a8:	dd08      	ble.n	80076bc <_strtod_l+0x7ac>
 80076aa:	4631      	mov	r1, r6
 80076ac:	464a      	mov	r2, r9
 80076ae:	4620      	mov	r0, r4
 80076b0:	f002 f82c 	bl	800970c <__lshift>
 80076b4:	4606      	mov	r6, r0
 80076b6:	2800      	cmp	r0, #0
 80076b8:	f43f ae72 	beq.w	80073a0 <_strtod_l+0x490>
 80076bc:	9a05      	ldr	r2, [sp, #20]
 80076be:	9918      	ldr	r1, [sp, #96]	; 0x60
 80076c0:	4620      	mov	r0, r4
 80076c2:	f002 f8af 	bl	8009824 <__mdiff>
 80076c6:	4605      	mov	r5, r0
 80076c8:	2800      	cmp	r0, #0
 80076ca:	f43f ae69 	beq.w	80073a0 <_strtod_l+0x490>
 80076ce:	68c3      	ldr	r3, [r0, #12]
 80076d0:	930b      	str	r3, [sp, #44]	; 0x2c
 80076d2:	2300      	movs	r3, #0
 80076d4:	60c3      	str	r3, [r0, #12]
 80076d6:	4631      	mov	r1, r6
 80076d8:	f002 f888 	bl	80097ec <__mcmp>
 80076dc:	2800      	cmp	r0, #0
 80076de:	da60      	bge.n	80077a2 <_strtod_l+0x892>
 80076e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80076e2:	ea53 030a 	orrs.w	r3, r3, sl
 80076e6:	f040 8082 	bne.w	80077ee <_strtod_l+0x8de>
 80076ea:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d17d      	bne.n	80077ee <_strtod_l+0x8de>
 80076f2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80076f6:	0d1b      	lsrs	r3, r3, #20
 80076f8:	051b      	lsls	r3, r3, #20
 80076fa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80076fe:	d976      	bls.n	80077ee <_strtod_l+0x8de>
 8007700:	696b      	ldr	r3, [r5, #20]
 8007702:	b913      	cbnz	r3, 800770a <_strtod_l+0x7fa>
 8007704:	692b      	ldr	r3, [r5, #16]
 8007706:	2b01      	cmp	r3, #1
 8007708:	dd71      	ble.n	80077ee <_strtod_l+0x8de>
 800770a:	4629      	mov	r1, r5
 800770c:	2201      	movs	r2, #1
 800770e:	4620      	mov	r0, r4
 8007710:	f001 fffc 	bl	800970c <__lshift>
 8007714:	4631      	mov	r1, r6
 8007716:	4605      	mov	r5, r0
 8007718:	f002 f868 	bl	80097ec <__mcmp>
 800771c:	2800      	cmp	r0, #0
 800771e:	dd66      	ble.n	80077ee <_strtod_l+0x8de>
 8007720:	9904      	ldr	r1, [sp, #16]
 8007722:	4a53      	ldr	r2, [pc, #332]	; (8007870 <_strtod_l+0x960>)
 8007724:	465b      	mov	r3, fp
 8007726:	2900      	cmp	r1, #0
 8007728:	f000 8081 	beq.w	800782e <_strtod_l+0x91e>
 800772c:	ea02 010b 	and.w	r1, r2, fp
 8007730:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007734:	dc7b      	bgt.n	800782e <_strtod_l+0x91e>
 8007736:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800773a:	f77f aea9 	ble.w	8007490 <_strtod_l+0x580>
 800773e:	4b4d      	ldr	r3, [pc, #308]	; (8007874 <_strtod_l+0x964>)
 8007740:	4650      	mov	r0, sl
 8007742:	4659      	mov	r1, fp
 8007744:	2200      	movs	r2, #0
 8007746:	f7f8 ff5f 	bl	8000608 <__aeabi_dmul>
 800774a:	460b      	mov	r3, r1
 800774c:	4303      	orrs	r3, r0
 800774e:	bf08      	it	eq
 8007750:	2322      	moveq	r3, #34	; 0x22
 8007752:	4682      	mov	sl, r0
 8007754:	468b      	mov	fp, r1
 8007756:	bf08      	it	eq
 8007758:	6023      	streq	r3, [r4, #0]
 800775a:	e62b      	b.n	80073b4 <_strtod_l+0x4a4>
 800775c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007760:	fa02 f303 	lsl.w	r3, r2, r3
 8007764:	ea03 0a0a 	and.w	sl, r3, sl
 8007768:	e6e3      	b.n	8007532 <_strtod_l+0x622>
 800776a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800776e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8007772:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8007776:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800777a:	fa01 f308 	lsl.w	r3, r1, r8
 800777e:	9308      	str	r3, [sp, #32]
 8007780:	910d      	str	r1, [sp, #52]	; 0x34
 8007782:	e746      	b.n	8007612 <_strtod_l+0x702>
 8007784:	2300      	movs	r3, #0
 8007786:	9308      	str	r3, [sp, #32]
 8007788:	2301      	movs	r3, #1
 800778a:	930d      	str	r3, [sp, #52]	; 0x34
 800778c:	e741      	b.n	8007612 <_strtod_l+0x702>
 800778e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007790:	4642      	mov	r2, r8
 8007792:	4620      	mov	r0, r4
 8007794:	f001 ffba 	bl	800970c <__lshift>
 8007798:	9018      	str	r0, [sp, #96]	; 0x60
 800779a:	2800      	cmp	r0, #0
 800779c:	f47f af6b 	bne.w	8007676 <_strtod_l+0x766>
 80077a0:	e5fe      	b.n	80073a0 <_strtod_l+0x490>
 80077a2:	465f      	mov	r7, fp
 80077a4:	d16e      	bne.n	8007884 <_strtod_l+0x974>
 80077a6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80077a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80077ac:	b342      	cbz	r2, 8007800 <_strtod_l+0x8f0>
 80077ae:	4a32      	ldr	r2, [pc, #200]	; (8007878 <_strtod_l+0x968>)
 80077b0:	4293      	cmp	r3, r2
 80077b2:	d128      	bne.n	8007806 <_strtod_l+0x8f6>
 80077b4:	9b04      	ldr	r3, [sp, #16]
 80077b6:	4651      	mov	r1, sl
 80077b8:	b1eb      	cbz	r3, 80077f6 <_strtod_l+0x8e6>
 80077ba:	4b2d      	ldr	r3, [pc, #180]	; (8007870 <_strtod_l+0x960>)
 80077bc:	403b      	ands	r3, r7
 80077be:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80077c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80077c6:	d819      	bhi.n	80077fc <_strtod_l+0x8ec>
 80077c8:	0d1b      	lsrs	r3, r3, #20
 80077ca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80077ce:	fa02 f303 	lsl.w	r3, r2, r3
 80077d2:	4299      	cmp	r1, r3
 80077d4:	d117      	bne.n	8007806 <_strtod_l+0x8f6>
 80077d6:	4b29      	ldr	r3, [pc, #164]	; (800787c <_strtod_l+0x96c>)
 80077d8:	429f      	cmp	r7, r3
 80077da:	d102      	bne.n	80077e2 <_strtod_l+0x8d2>
 80077dc:	3101      	adds	r1, #1
 80077de:	f43f addf 	beq.w	80073a0 <_strtod_l+0x490>
 80077e2:	4b23      	ldr	r3, [pc, #140]	; (8007870 <_strtod_l+0x960>)
 80077e4:	403b      	ands	r3, r7
 80077e6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80077ea:	f04f 0a00 	mov.w	sl, #0
 80077ee:	9b04      	ldr	r3, [sp, #16]
 80077f0:	2b00      	cmp	r3, #0
 80077f2:	d1a4      	bne.n	800773e <_strtod_l+0x82e>
 80077f4:	e5de      	b.n	80073b4 <_strtod_l+0x4a4>
 80077f6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80077fa:	e7ea      	b.n	80077d2 <_strtod_l+0x8c2>
 80077fc:	4613      	mov	r3, r2
 80077fe:	e7e8      	b.n	80077d2 <_strtod_l+0x8c2>
 8007800:	ea53 030a 	orrs.w	r3, r3, sl
 8007804:	d08c      	beq.n	8007720 <_strtod_l+0x810>
 8007806:	9b08      	ldr	r3, [sp, #32]
 8007808:	b1db      	cbz	r3, 8007842 <_strtod_l+0x932>
 800780a:	423b      	tst	r3, r7
 800780c:	d0ef      	beq.n	80077ee <_strtod_l+0x8de>
 800780e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007810:	9a04      	ldr	r2, [sp, #16]
 8007812:	4650      	mov	r0, sl
 8007814:	4659      	mov	r1, fp
 8007816:	b1c3      	cbz	r3, 800784a <_strtod_l+0x93a>
 8007818:	f7ff fb5e 	bl	8006ed8 <sulp>
 800781c:	4602      	mov	r2, r0
 800781e:	460b      	mov	r3, r1
 8007820:	ec51 0b18 	vmov	r0, r1, d8
 8007824:	f7f8 fd3a 	bl	800029c <__adddf3>
 8007828:	4682      	mov	sl, r0
 800782a:	468b      	mov	fp, r1
 800782c:	e7df      	b.n	80077ee <_strtod_l+0x8de>
 800782e:	4013      	ands	r3, r2
 8007830:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007834:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8007838:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800783c:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 8007840:	e7d5      	b.n	80077ee <_strtod_l+0x8de>
 8007842:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007844:	ea13 0f0a 	tst.w	r3, sl
 8007848:	e7e0      	b.n	800780c <_strtod_l+0x8fc>
 800784a:	f7ff fb45 	bl	8006ed8 <sulp>
 800784e:	4602      	mov	r2, r0
 8007850:	460b      	mov	r3, r1
 8007852:	ec51 0b18 	vmov	r0, r1, d8
 8007856:	f7f8 fd1f 	bl	8000298 <__aeabi_dsub>
 800785a:	2200      	movs	r2, #0
 800785c:	2300      	movs	r3, #0
 800785e:	4682      	mov	sl, r0
 8007860:	468b      	mov	fp, r1
 8007862:	f7f9 f939 	bl	8000ad8 <__aeabi_dcmpeq>
 8007866:	2800      	cmp	r0, #0
 8007868:	d0c1      	beq.n	80077ee <_strtod_l+0x8de>
 800786a:	e611      	b.n	8007490 <_strtod_l+0x580>
 800786c:	fffffc02 	.word	0xfffffc02
 8007870:	7ff00000 	.word	0x7ff00000
 8007874:	39500000 	.word	0x39500000
 8007878:	000fffff 	.word	0x000fffff
 800787c:	7fefffff 	.word	0x7fefffff
 8007880:	0800a938 	.word	0x0800a938
 8007884:	4631      	mov	r1, r6
 8007886:	4628      	mov	r0, r5
 8007888:	f002 f92e 	bl	8009ae8 <__ratio>
 800788c:	ec59 8b10 	vmov	r8, r9, d0
 8007890:	ee10 0a10 	vmov	r0, s0
 8007894:	2200      	movs	r2, #0
 8007896:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800789a:	4649      	mov	r1, r9
 800789c:	f7f9 f930 	bl	8000b00 <__aeabi_dcmple>
 80078a0:	2800      	cmp	r0, #0
 80078a2:	d07a      	beq.n	800799a <_strtod_l+0xa8a>
 80078a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d04a      	beq.n	8007940 <_strtod_l+0xa30>
 80078aa:	4b95      	ldr	r3, [pc, #596]	; (8007b00 <_strtod_l+0xbf0>)
 80078ac:	2200      	movs	r2, #0
 80078ae:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80078b2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8007b00 <_strtod_l+0xbf0>
 80078b6:	f04f 0800 	mov.w	r8, #0
 80078ba:	4b92      	ldr	r3, [pc, #584]	; (8007b04 <_strtod_l+0xbf4>)
 80078bc:	403b      	ands	r3, r7
 80078be:	930d      	str	r3, [sp, #52]	; 0x34
 80078c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80078c2:	4b91      	ldr	r3, [pc, #580]	; (8007b08 <_strtod_l+0xbf8>)
 80078c4:	429a      	cmp	r2, r3
 80078c6:	f040 80b0 	bne.w	8007a2a <_strtod_l+0xb1a>
 80078ca:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80078ce:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80078d2:	ec4b ab10 	vmov	d0, sl, fp
 80078d6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80078da:	f002 f82d 	bl	8009938 <__ulp>
 80078de:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80078e2:	ec53 2b10 	vmov	r2, r3, d0
 80078e6:	f7f8 fe8f 	bl	8000608 <__aeabi_dmul>
 80078ea:	4652      	mov	r2, sl
 80078ec:	465b      	mov	r3, fp
 80078ee:	f7f8 fcd5 	bl	800029c <__adddf3>
 80078f2:	460b      	mov	r3, r1
 80078f4:	4983      	ldr	r1, [pc, #524]	; (8007b04 <_strtod_l+0xbf4>)
 80078f6:	4a85      	ldr	r2, [pc, #532]	; (8007b0c <_strtod_l+0xbfc>)
 80078f8:	4019      	ands	r1, r3
 80078fa:	4291      	cmp	r1, r2
 80078fc:	4682      	mov	sl, r0
 80078fe:	d960      	bls.n	80079c2 <_strtod_l+0xab2>
 8007900:	ee18 3a90 	vmov	r3, s17
 8007904:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8007908:	4293      	cmp	r3, r2
 800790a:	d104      	bne.n	8007916 <_strtod_l+0xa06>
 800790c:	ee18 3a10 	vmov	r3, s16
 8007910:	3301      	adds	r3, #1
 8007912:	f43f ad45 	beq.w	80073a0 <_strtod_l+0x490>
 8007916:	f8df b200 	ldr.w	fp, [pc, #512]	; 8007b18 <_strtod_l+0xc08>
 800791a:	f04f 3aff 	mov.w	sl, #4294967295	; 0xffffffff
 800791e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007920:	4620      	mov	r0, r4
 8007922:	f001 fcd7 	bl	80092d4 <_Bfree>
 8007926:	9905      	ldr	r1, [sp, #20]
 8007928:	4620      	mov	r0, r4
 800792a:	f001 fcd3 	bl	80092d4 <_Bfree>
 800792e:	4631      	mov	r1, r6
 8007930:	4620      	mov	r0, r4
 8007932:	f001 fccf 	bl	80092d4 <_Bfree>
 8007936:	4629      	mov	r1, r5
 8007938:	4620      	mov	r0, r4
 800793a:	f001 fccb 	bl	80092d4 <_Bfree>
 800793e:	e61a      	b.n	8007576 <_strtod_l+0x666>
 8007940:	f1ba 0f00 	cmp.w	sl, #0
 8007944:	d11b      	bne.n	800797e <_strtod_l+0xa6e>
 8007946:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800794a:	b9f3      	cbnz	r3, 800798a <_strtod_l+0xa7a>
 800794c:	4b6c      	ldr	r3, [pc, #432]	; (8007b00 <_strtod_l+0xbf0>)
 800794e:	2200      	movs	r2, #0
 8007950:	4640      	mov	r0, r8
 8007952:	4649      	mov	r1, r9
 8007954:	f7f9 f8ca 	bl	8000aec <__aeabi_dcmplt>
 8007958:	b9d0      	cbnz	r0, 8007990 <_strtod_l+0xa80>
 800795a:	4640      	mov	r0, r8
 800795c:	4649      	mov	r1, r9
 800795e:	4b6c      	ldr	r3, [pc, #432]	; (8007b10 <_strtod_l+0xc00>)
 8007960:	2200      	movs	r2, #0
 8007962:	f7f8 fe51 	bl	8000608 <__aeabi_dmul>
 8007966:	4680      	mov	r8, r0
 8007968:	4689      	mov	r9, r1
 800796a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800796e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8007972:	9315      	str	r3, [sp, #84]	; 0x54
 8007974:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007978:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800797c:	e79d      	b.n	80078ba <_strtod_l+0x9aa>
 800797e:	f1ba 0f01 	cmp.w	sl, #1
 8007982:	d102      	bne.n	800798a <_strtod_l+0xa7a>
 8007984:	2f00      	cmp	r7, #0
 8007986:	f43f ad83 	beq.w	8007490 <_strtod_l+0x580>
 800798a:	4b62      	ldr	r3, [pc, #392]	; (8007b14 <_strtod_l+0xc04>)
 800798c:	2200      	movs	r2, #0
 800798e:	e78e      	b.n	80078ae <_strtod_l+0x99e>
 8007990:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8007b10 <_strtod_l+0xc00>
 8007994:	f04f 0800 	mov.w	r8, #0
 8007998:	e7e7      	b.n	800796a <_strtod_l+0xa5a>
 800799a:	4b5d      	ldr	r3, [pc, #372]	; (8007b10 <_strtod_l+0xc00>)
 800799c:	4640      	mov	r0, r8
 800799e:	4649      	mov	r1, r9
 80079a0:	2200      	movs	r2, #0
 80079a2:	f7f8 fe31 	bl	8000608 <__aeabi_dmul>
 80079a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80079a8:	4680      	mov	r8, r0
 80079aa:	4689      	mov	r9, r1
 80079ac:	b933      	cbnz	r3, 80079bc <_strtod_l+0xaac>
 80079ae:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80079b2:	900e      	str	r0, [sp, #56]	; 0x38
 80079b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80079b6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80079ba:	e7dd      	b.n	8007978 <_strtod_l+0xa68>
 80079bc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80079c0:	e7f9      	b.n	80079b6 <_strtod_l+0xaa6>
 80079c2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80079c6:	9b04      	ldr	r3, [sp, #16]
 80079c8:	2b00      	cmp	r3, #0
 80079ca:	d1a8      	bne.n	800791e <_strtod_l+0xa0e>
 80079cc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80079d0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80079d2:	0d1b      	lsrs	r3, r3, #20
 80079d4:	051b      	lsls	r3, r3, #20
 80079d6:	429a      	cmp	r2, r3
 80079d8:	d1a1      	bne.n	800791e <_strtod_l+0xa0e>
 80079da:	4640      	mov	r0, r8
 80079dc:	4649      	mov	r1, r9
 80079de:	f7f9 f973 	bl	8000cc8 <__aeabi_d2lz>
 80079e2:	f7f8 fde3 	bl	80005ac <__aeabi_l2d>
 80079e6:	4602      	mov	r2, r0
 80079e8:	460b      	mov	r3, r1
 80079ea:	4640      	mov	r0, r8
 80079ec:	4649      	mov	r1, r9
 80079ee:	f7f8 fc53 	bl	8000298 <__aeabi_dsub>
 80079f2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80079f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80079f8:	ea43 030a 	orr.w	r3, r3, sl
 80079fc:	4313      	orrs	r3, r2
 80079fe:	4680      	mov	r8, r0
 8007a00:	4689      	mov	r9, r1
 8007a02:	d055      	beq.n	8007ab0 <_strtod_l+0xba0>
 8007a04:	a336      	add	r3, pc, #216	; (adr r3, 8007ae0 <_strtod_l+0xbd0>)
 8007a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a0a:	f7f9 f86f 	bl	8000aec <__aeabi_dcmplt>
 8007a0e:	2800      	cmp	r0, #0
 8007a10:	f47f acd0 	bne.w	80073b4 <_strtod_l+0x4a4>
 8007a14:	a334      	add	r3, pc, #208	; (adr r3, 8007ae8 <_strtod_l+0xbd8>)
 8007a16:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a1a:	4640      	mov	r0, r8
 8007a1c:	4649      	mov	r1, r9
 8007a1e:	f7f9 f883 	bl	8000b28 <__aeabi_dcmpgt>
 8007a22:	2800      	cmp	r0, #0
 8007a24:	f43f af7b 	beq.w	800791e <_strtod_l+0xa0e>
 8007a28:	e4c4      	b.n	80073b4 <_strtod_l+0x4a4>
 8007a2a:	9b04      	ldr	r3, [sp, #16]
 8007a2c:	b333      	cbz	r3, 8007a7c <_strtod_l+0xb6c>
 8007a2e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007a30:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007a34:	d822      	bhi.n	8007a7c <_strtod_l+0xb6c>
 8007a36:	a32e      	add	r3, pc, #184	; (adr r3, 8007af0 <_strtod_l+0xbe0>)
 8007a38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a3c:	4640      	mov	r0, r8
 8007a3e:	4649      	mov	r1, r9
 8007a40:	f7f9 f85e 	bl	8000b00 <__aeabi_dcmple>
 8007a44:	b1a0      	cbz	r0, 8007a70 <_strtod_l+0xb60>
 8007a46:	4649      	mov	r1, r9
 8007a48:	4640      	mov	r0, r8
 8007a4a:	f7f9 f8b5 	bl	8000bb8 <__aeabi_d2uiz>
 8007a4e:	2801      	cmp	r0, #1
 8007a50:	bf38      	it	cc
 8007a52:	2001      	movcc	r0, #1
 8007a54:	f7f8 fd5e 	bl	8000514 <__aeabi_ui2d>
 8007a58:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007a5a:	4680      	mov	r8, r0
 8007a5c:	4689      	mov	r9, r1
 8007a5e:	bb23      	cbnz	r3, 8007aaa <_strtod_l+0xb9a>
 8007a60:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007a64:	9010      	str	r0, [sp, #64]	; 0x40
 8007a66:	9311      	str	r3, [sp, #68]	; 0x44
 8007a68:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007a6c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8007a70:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a72:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8007a74:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007a78:	1a9b      	subs	r3, r3, r2
 8007a7a:	9309      	str	r3, [sp, #36]	; 0x24
 8007a7c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007a80:	eeb0 0a48 	vmov.f32	s0, s16
 8007a84:	eef0 0a68 	vmov.f32	s1, s17
 8007a88:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007a8c:	f001 ff54 	bl	8009938 <__ulp>
 8007a90:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8007a94:	ec53 2b10 	vmov	r2, r3, d0
 8007a98:	f7f8 fdb6 	bl	8000608 <__aeabi_dmul>
 8007a9c:	ec53 2b18 	vmov	r2, r3, d8
 8007aa0:	f7f8 fbfc 	bl	800029c <__adddf3>
 8007aa4:	4682      	mov	sl, r0
 8007aa6:	468b      	mov	fp, r1
 8007aa8:	e78d      	b.n	80079c6 <_strtod_l+0xab6>
 8007aaa:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8007aae:	e7db      	b.n	8007a68 <_strtod_l+0xb58>
 8007ab0:	a311      	add	r3, pc, #68	; (adr r3, 8007af8 <_strtod_l+0xbe8>)
 8007ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ab6:	f7f9 f819 	bl	8000aec <__aeabi_dcmplt>
 8007aba:	e7b2      	b.n	8007a22 <_strtod_l+0xb12>
 8007abc:	2300      	movs	r3, #0
 8007abe:	930a      	str	r3, [sp, #40]	; 0x28
 8007ac0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007ac2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007ac4:	6013      	str	r3, [r2, #0]
 8007ac6:	f7ff ba6b 	b.w	8006fa0 <_strtod_l+0x90>
 8007aca:	2a65      	cmp	r2, #101	; 0x65
 8007acc:	f43f ab5f 	beq.w	800718e <_strtod_l+0x27e>
 8007ad0:	2a45      	cmp	r2, #69	; 0x45
 8007ad2:	f43f ab5c 	beq.w	800718e <_strtod_l+0x27e>
 8007ad6:	2301      	movs	r3, #1
 8007ad8:	f7ff bb94 	b.w	8007204 <_strtod_l+0x2f4>
 8007adc:	f3af 8000 	nop.w
 8007ae0:	94a03595 	.word	0x94a03595
 8007ae4:	3fdfffff 	.word	0x3fdfffff
 8007ae8:	35afe535 	.word	0x35afe535
 8007aec:	3fe00000 	.word	0x3fe00000
 8007af0:	ffc00000 	.word	0xffc00000
 8007af4:	41dfffff 	.word	0x41dfffff
 8007af8:	94a03595 	.word	0x94a03595
 8007afc:	3fcfffff 	.word	0x3fcfffff
 8007b00:	3ff00000 	.word	0x3ff00000
 8007b04:	7ff00000 	.word	0x7ff00000
 8007b08:	7fe00000 	.word	0x7fe00000
 8007b0c:	7c9fffff 	.word	0x7c9fffff
 8007b10:	3fe00000 	.word	0x3fe00000
 8007b14:	bff00000 	.word	0xbff00000
 8007b18:	7fefffff 	.word	0x7fefffff

08007b1c <_strtod_r>:
 8007b1c:	4b01      	ldr	r3, [pc, #4]	; (8007b24 <_strtod_r+0x8>)
 8007b1e:	f7ff b9f7 	b.w	8006f10 <_strtod_l>
 8007b22:	bf00      	nop
 8007b24:	20000114 	.word	0x20000114

08007b28 <_strtol_l.constprop.0>:
 8007b28:	2b01      	cmp	r3, #1
 8007b2a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007b2e:	d001      	beq.n	8007b34 <_strtol_l.constprop.0+0xc>
 8007b30:	2b24      	cmp	r3, #36	; 0x24
 8007b32:	d906      	bls.n	8007b42 <_strtol_l.constprop.0+0x1a>
 8007b34:	f7fe f9b6 	bl	8005ea4 <__errno>
 8007b38:	2316      	movs	r3, #22
 8007b3a:	6003      	str	r3, [r0, #0]
 8007b3c:	2000      	movs	r0, #0
 8007b3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007b42:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8007c28 <_strtol_l.constprop.0+0x100>
 8007b46:	460d      	mov	r5, r1
 8007b48:	462e      	mov	r6, r5
 8007b4a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007b4e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8007b52:	f017 0708 	ands.w	r7, r7, #8
 8007b56:	d1f7      	bne.n	8007b48 <_strtol_l.constprop.0+0x20>
 8007b58:	2c2d      	cmp	r4, #45	; 0x2d
 8007b5a:	d132      	bne.n	8007bc2 <_strtol_l.constprop.0+0x9a>
 8007b5c:	782c      	ldrb	r4, [r5, #0]
 8007b5e:	2701      	movs	r7, #1
 8007b60:	1cb5      	adds	r5, r6, #2
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d05b      	beq.n	8007c1e <_strtol_l.constprop.0+0xf6>
 8007b66:	2b10      	cmp	r3, #16
 8007b68:	d109      	bne.n	8007b7e <_strtol_l.constprop.0+0x56>
 8007b6a:	2c30      	cmp	r4, #48	; 0x30
 8007b6c:	d107      	bne.n	8007b7e <_strtol_l.constprop.0+0x56>
 8007b6e:	782c      	ldrb	r4, [r5, #0]
 8007b70:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8007b74:	2c58      	cmp	r4, #88	; 0x58
 8007b76:	d14d      	bne.n	8007c14 <_strtol_l.constprop.0+0xec>
 8007b78:	786c      	ldrb	r4, [r5, #1]
 8007b7a:	2310      	movs	r3, #16
 8007b7c:	3502      	adds	r5, #2
 8007b7e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8007b82:	f108 38ff 	add.w	r8, r8, #4294967295	; 0xffffffff
 8007b86:	f04f 0c00 	mov.w	ip, #0
 8007b8a:	fbb8 f9f3 	udiv	r9, r8, r3
 8007b8e:	4666      	mov	r6, ip
 8007b90:	fb03 8a19 	mls	sl, r3, r9, r8
 8007b94:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8007b98:	f1be 0f09 	cmp.w	lr, #9
 8007b9c:	d816      	bhi.n	8007bcc <_strtol_l.constprop.0+0xa4>
 8007b9e:	4674      	mov	r4, lr
 8007ba0:	42a3      	cmp	r3, r4
 8007ba2:	dd24      	ble.n	8007bee <_strtol_l.constprop.0+0xc6>
 8007ba4:	f1bc 0f00 	cmp.w	ip, #0
 8007ba8:	db1e      	blt.n	8007be8 <_strtol_l.constprop.0+0xc0>
 8007baa:	45b1      	cmp	r9, r6
 8007bac:	d31c      	bcc.n	8007be8 <_strtol_l.constprop.0+0xc0>
 8007bae:	d101      	bne.n	8007bb4 <_strtol_l.constprop.0+0x8c>
 8007bb0:	45a2      	cmp	sl, r4
 8007bb2:	db19      	blt.n	8007be8 <_strtol_l.constprop.0+0xc0>
 8007bb4:	fb06 4603 	mla	r6, r6, r3, r4
 8007bb8:	f04f 0c01 	mov.w	ip, #1
 8007bbc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007bc0:	e7e8      	b.n	8007b94 <_strtol_l.constprop.0+0x6c>
 8007bc2:	2c2b      	cmp	r4, #43	; 0x2b
 8007bc4:	bf04      	itt	eq
 8007bc6:	782c      	ldrbeq	r4, [r5, #0]
 8007bc8:	1cb5      	addeq	r5, r6, #2
 8007bca:	e7ca      	b.n	8007b62 <_strtol_l.constprop.0+0x3a>
 8007bcc:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8007bd0:	f1be 0f19 	cmp.w	lr, #25
 8007bd4:	d801      	bhi.n	8007bda <_strtol_l.constprop.0+0xb2>
 8007bd6:	3c37      	subs	r4, #55	; 0x37
 8007bd8:	e7e2      	b.n	8007ba0 <_strtol_l.constprop.0+0x78>
 8007bda:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 8007bde:	f1be 0f19 	cmp.w	lr, #25
 8007be2:	d804      	bhi.n	8007bee <_strtol_l.constprop.0+0xc6>
 8007be4:	3c57      	subs	r4, #87	; 0x57
 8007be6:	e7db      	b.n	8007ba0 <_strtol_l.constprop.0+0x78>
 8007be8:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8007bec:	e7e6      	b.n	8007bbc <_strtol_l.constprop.0+0x94>
 8007bee:	f1bc 0f00 	cmp.w	ip, #0
 8007bf2:	da05      	bge.n	8007c00 <_strtol_l.constprop.0+0xd8>
 8007bf4:	2322      	movs	r3, #34	; 0x22
 8007bf6:	6003      	str	r3, [r0, #0]
 8007bf8:	4646      	mov	r6, r8
 8007bfa:	b942      	cbnz	r2, 8007c0e <_strtol_l.constprop.0+0xe6>
 8007bfc:	4630      	mov	r0, r6
 8007bfe:	e79e      	b.n	8007b3e <_strtol_l.constprop.0+0x16>
 8007c00:	b107      	cbz	r7, 8007c04 <_strtol_l.constprop.0+0xdc>
 8007c02:	4276      	negs	r6, r6
 8007c04:	2a00      	cmp	r2, #0
 8007c06:	d0f9      	beq.n	8007bfc <_strtol_l.constprop.0+0xd4>
 8007c08:	f1bc 0f00 	cmp.w	ip, #0
 8007c0c:	d000      	beq.n	8007c10 <_strtol_l.constprop.0+0xe8>
 8007c0e:	1e69      	subs	r1, r5, #1
 8007c10:	6011      	str	r1, [r2, #0]
 8007c12:	e7f3      	b.n	8007bfc <_strtol_l.constprop.0+0xd4>
 8007c14:	2430      	movs	r4, #48	; 0x30
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d1b1      	bne.n	8007b7e <_strtol_l.constprop.0+0x56>
 8007c1a:	2308      	movs	r3, #8
 8007c1c:	e7af      	b.n	8007b7e <_strtol_l.constprop.0+0x56>
 8007c1e:	2c30      	cmp	r4, #48	; 0x30
 8007c20:	d0a5      	beq.n	8007b6e <_strtol_l.constprop.0+0x46>
 8007c22:	230a      	movs	r3, #10
 8007c24:	e7ab      	b.n	8007b7e <_strtol_l.constprop.0+0x56>
 8007c26:	bf00      	nop
 8007c28:	0800a961 	.word	0x0800a961

08007c2c <_strtol_r>:
 8007c2c:	f7ff bf7c 	b.w	8007b28 <_strtol_l.constprop.0>

08007c30 <quorem>:
 8007c30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c34:	6903      	ldr	r3, [r0, #16]
 8007c36:	690c      	ldr	r4, [r1, #16]
 8007c38:	42a3      	cmp	r3, r4
 8007c3a:	4607      	mov	r7, r0
 8007c3c:	f2c0 8081 	blt.w	8007d42 <quorem+0x112>
 8007c40:	3c01      	subs	r4, #1
 8007c42:	f101 0814 	add.w	r8, r1, #20
 8007c46:	f100 0514 	add.w	r5, r0, #20
 8007c4a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007c4e:	9301      	str	r3, [sp, #4]
 8007c50:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007c54:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c58:	3301      	adds	r3, #1
 8007c5a:	429a      	cmp	r2, r3
 8007c5c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007c60:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007c64:	fbb2 f6f3 	udiv	r6, r2, r3
 8007c68:	d331      	bcc.n	8007cce <quorem+0x9e>
 8007c6a:	f04f 0e00 	mov.w	lr, #0
 8007c6e:	4640      	mov	r0, r8
 8007c70:	46ac      	mov	ip, r5
 8007c72:	46f2      	mov	sl, lr
 8007c74:	f850 2b04 	ldr.w	r2, [r0], #4
 8007c78:	b293      	uxth	r3, r2
 8007c7a:	fb06 e303 	mla	r3, r6, r3, lr
 8007c7e:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007c82:	b29b      	uxth	r3, r3
 8007c84:	ebaa 0303 	sub.w	r3, sl, r3
 8007c88:	f8dc a000 	ldr.w	sl, [ip]
 8007c8c:	0c12      	lsrs	r2, r2, #16
 8007c8e:	fa13 f38a 	uxtah	r3, r3, sl
 8007c92:	fb06 e202 	mla	r2, r6, r2, lr
 8007c96:	9300      	str	r3, [sp, #0]
 8007c98:	9b00      	ldr	r3, [sp, #0]
 8007c9a:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007c9e:	b292      	uxth	r2, r2
 8007ca0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007ca4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007ca8:	f8bd 3000 	ldrh.w	r3, [sp]
 8007cac:	4581      	cmp	r9, r0
 8007cae:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007cb2:	f84c 3b04 	str.w	r3, [ip], #4
 8007cb6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007cba:	d2db      	bcs.n	8007c74 <quorem+0x44>
 8007cbc:	f855 300b 	ldr.w	r3, [r5, fp]
 8007cc0:	b92b      	cbnz	r3, 8007cce <quorem+0x9e>
 8007cc2:	9b01      	ldr	r3, [sp, #4]
 8007cc4:	3b04      	subs	r3, #4
 8007cc6:	429d      	cmp	r5, r3
 8007cc8:	461a      	mov	r2, r3
 8007cca:	d32e      	bcc.n	8007d2a <quorem+0xfa>
 8007ccc:	613c      	str	r4, [r7, #16]
 8007cce:	4638      	mov	r0, r7
 8007cd0:	f001 fd8c 	bl	80097ec <__mcmp>
 8007cd4:	2800      	cmp	r0, #0
 8007cd6:	db24      	blt.n	8007d22 <quorem+0xf2>
 8007cd8:	3601      	adds	r6, #1
 8007cda:	4628      	mov	r0, r5
 8007cdc:	f04f 0c00 	mov.w	ip, #0
 8007ce0:	f858 2b04 	ldr.w	r2, [r8], #4
 8007ce4:	f8d0 e000 	ldr.w	lr, [r0]
 8007ce8:	b293      	uxth	r3, r2
 8007cea:	ebac 0303 	sub.w	r3, ip, r3
 8007cee:	0c12      	lsrs	r2, r2, #16
 8007cf0:	fa13 f38e 	uxtah	r3, r3, lr
 8007cf4:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007cf8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007cfc:	b29b      	uxth	r3, r3
 8007cfe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d02:	45c1      	cmp	r9, r8
 8007d04:	f840 3b04 	str.w	r3, [r0], #4
 8007d08:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007d0c:	d2e8      	bcs.n	8007ce0 <quorem+0xb0>
 8007d0e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d12:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d16:	b922      	cbnz	r2, 8007d22 <quorem+0xf2>
 8007d18:	3b04      	subs	r3, #4
 8007d1a:	429d      	cmp	r5, r3
 8007d1c:	461a      	mov	r2, r3
 8007d1e:	d30a      	bcc.n	8007d36 <quorem+0x106>
 8007d20:	613c      	str	r4, [r7, #16]
 8007d22:	4630      	mov	r0, r6
 8007d24:	b003      	add	sp, #12
 8007d26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007d2a:	6812      	ldr	r2, [r2, #0]
 8007d2c:	3b04      	subs	r3, #4
 8007d2e:	2a00      	cmp	r2, #0
 8007d30:	d1cc      	bne.n	8007ccc <quorem+0x9c>
 8007d32:	3c01      	subs	r4, #1
 8007d34:	e7c7      	b.n	8007cc6 <quorem+0x96>
 8007d36:	6812      	ldr	r2, [r2, #0]
 8007d38:	3b04      	subs	r3, #4
 8007d3a:	2a00      	cmp	r2, #0
 8007d3c:	d1f0      	bne.n	8007d20 <quorem+0xf0>
 8007d3e:	3c01      	subs	r4, #1
 8007d40:	e7eb      	b.n	8007d1a <quorem+0xea>
 8007d42:	2000      	movs	r0, #0
 8007d44:	e7ee      	b.n	8007d24 <quorem+0xf4>
	...

08007d48 <_dtoa_r>:
 8007d48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d4c:	ed2d 8b04 	vpush	{d8-d9}
 8007d50:	ec57 6b10 	vmov	r6, r7, d0
 8007d54:	b093      	sub	sp, #76	; 0x4c
 8007d56:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007d58:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007d5c:	9106      	str	r1, [sp, #24]
 8007d5e:	ee10 aa10 	vmov	sl, s0
 8007d62:	4604      	mov	r4, r0
 8007d64:	9209      	str	r2, [sp, #36]	; 0x24
 8007d66:	930c      	str	r3, [sp, #48]	; 0x30
 8007d68:	46bb      	mov	fp, r7
 8007d6a:	b975      	cbnz	r5, 8007d8a <_dtoa_r+0x42>
 8007d6c:	2010      	movs	r0, #16
 8007d6e:	f7fe f8c3 	bl	8005ef8 <malloc>
 8007d72:	4602      	mov	r2, r0
 8007d74:	6260      	str	r0, [r4, #36]	; 0x24
 8007d76:	b920      	cbnz	r0, 8007d82 <_dtoa_r+0x3a>
 8007d78:	4ba7      	ldr	r3, [pc, #668]	; (8008018 <_dtoa_r+0x2d0>)
 8007d7a:	21ea      	movs	r1, #234	; 0xea
 8007d7c:	48a7      	ldr	r0, [pc, #668]	; (800801c <_dtoa_r+0x2d4>)
 8007d7e:	f002 fb1f 	bl	800a3c0 <__assert_func>
 8007d82:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007d86:	6005      	str	r5, [r0, #0]
 8007d88:	60c5      	str	r5, [r0, #12]
 8007d8a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007d8c:	6819      	ldr	r1, [r3, #0]
 8007d8e:	b151      	cbz	r1, 8007da6 <_dtoa_r+0x5e>
 8007d90:	685a      	ldr	r2, [r3, #4]
 8007d92:	604a      	str	r2, [r1, #4]
 8007d94:	2301      	movs	r3, #1
 8007d96:	4093      	lsls	r3, r2
 8007d98:	608b      	str	r3, [r1, #8]
 8007d9a:	4620      	mov	r0, r4
 8007d9c:	f001 fa9a 	bl	80092d4 <_Bfree>
 8007da0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007da2:	2200      	movs	r2, #0
 8007da4:	601a      	str	r2, [r3, #0]
 8007da6:	1e3b      	subs	r3, r7, #0
 8007da8:	bfaa      	itet	ge
 8007daa:	2300      	movge	r3, #0
 8007dac:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8007db0:	f8c8 3000 	strge.w	r3, [r8]
 8007db4:	4b9a      	ldr	r3, [pc, #616]	; (8008020 <_dtoa_r+0x2d8>)
 8007db6:	bfbc      	itt	lt
 8007db8:	2201      	movlt	r2, #1
 8007dba:	f8c8 2000 	strlt.w	r2, [r8]
 8007dbe:	ea33 030b 	bics.w	r3, r3, fp
 8007dc2:	d11b      	bne.n	8007dfc <_dtoa_r+0xb4>
 8007dc4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007dc6:	f242 730f 	movw	r3, #9999	; 0x270f
 8007dca:	6013      	str	r3, [r2, #0]
 8007dcc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007dd0:	4333      	orrs	r3, r6
 8007dd2:	f000 8592 	beq.w	80088fa <_dtoa_r+0xbb2>
 8007dd6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007dd8:	b963      	cbnz	r3, 8007df4 <_dtoa_r+0xac>
 8007dda:	4b92      	ldr	r3, [pc, #584]	; (8008024 <_dtoa_r+0x2dc>)
 8007ddc:	e022      	b.n	8007e24 <_dtoa_r+0xdc>
 8007dde:	4b92      	ldr	r3, [pc, #584]	; (8008028 <_dtoa_r+0x2e0>)
 8007de0:	9301      	str	r3, [sp, #4]
 8007de2:	3308      	adds	r3, #8
 8007de4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007de6:	6013      	str	r3, [r2, #0]
 8007de8:	9801      	ldr	r0, [sp, #4]
 8007dea:	b013      	add	sp, #76	; 0x4c
 8007dec:	ecbd 8b04 	vpop	{d8-d9}
 8007df0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007df4:	4b8b      	ldr	r3, [pc, #556]	; (8008024 <_dtoa_r+0x2dc>)
 8007df6:	9301      	str	r3, [sp, #4]
 8007df8:	3303      	adds	r3, #3
 8007dfa:	e7f3      	b.n	8007de4 <_dtoa_r+0x9c>
 8007dfc:	2200      	movs	r2, #0
 8007dfe:	2300      	movs	r3, #0
 8007e00:	4650      	mov	r0, sl
 8007e02:	4659      	mov	r1, fp
 8007e04:	f7f8 fe68 	bl	8000ad8 <__aeabi_dcmpeq>
 8007e08:	ec4b ab19 	vmov	d9, sl, fp
 8007e0c:	4680      	mov	r8, r0
 8007e0e:	b158      	cbz	r0, 8007e28 <_dtoa_r+0xe0>
 8007e10:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007e12:	2301      	movs	r3, #1
 8007e14:	6013      	str	r3, [r2, #0]
 8007e16:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	f000 856b 	beq.w	80088f4 <_dtoa_r+0xbac>
 8007e1e:	4883      	ldr	r0, [pc, #524]	; (800802c <_dtoa_r+0x2e4>)
 8007e20:	6018      	str	r0, [r3, #0]
 8007e22:	1e43      	subs	r3, r0, #1
 8007e24:	9301      	str	r3, [sp, #4]
 8007e26:	e7df      	b.n	8007de8 <_dtoa_r+0xa0>
 8007e28:	ec4b ab10 	vmov	d0, sl, fp
 8007e2c:	aa10      	add	r2, sp, #64	; 0x40
 8007e2e:	a911      	add	r1, sp, #68	; 0x44
 8007e30:	4620      	mov	r0, r4
 8007e32:	f001 fdfd 	bl	8009a30 <__d2b>
 8007e36:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8007e3a:	ee08 0a10 	vmov	s16, r0
 8007e3e:	2d00      	cmp	r5, #0
 8007e40:	f000 8084 	beq.w	8007f4c <_dtoa_r+0x204>
 8007e44:	ee19 3a90 	vmov	r3, s19
 8007e48:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007e4c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007e50:	4656      	mov	r6, sl
 8007e52:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007e56:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007e5a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8007e5e:	4b74      	ldr	r3, [pc, #464]	; (8008030 <_dtoa_r+0x2e8>)
 8007e60:	2200      	movs	r2, #0
 8007e62:	4630      	mov	r0, r6
 8007e64:	4639      	mov	r1, r7
 8007e66:	f7f8 fa17 	bl	8000298 <__aeabi_dsub>
 8007e6a:	a365      	add	r3, pc, #404	; (adr r3, 8008000 <_dtoa_r+0x2b8>)
 8007e6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e70:	f7f8 fbca 	bl	8000608 <__aeabi_dmul>
 8007e74:	a364      	add	r3, pc, #400	; (adr r3, 8008008 <_dtoa_r+0x2c0>)
 8007e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e7a:	f7f8 fa0f 	bl	800029c <__adddf3>
 8007e7e:	4606      	mov	r6, r0
 8007e80:	4628      	mov	r0, r5
 8007e82:	460f      	mov	r7, r1
 8007e84:	f7f8 fb56 	bl	8000534 <__aeabi_i2d>
 8007e88:	a361      	add	r3, pc, #388	; (adr r3, 8008010 <_dtoa_r+0x2c8>)
 8007e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e8e:	f7f8 fbbb 	bl	8000608 <__aeabi_dmul>
 8007e92:	4602      	mov	r2, r0
 8007e94:	460b      	mov	r3, r1
 8007e96:	4630      	mov	r0, r6
 8007e98:	4639      	mov	r1, r7
 8007e9a:	f7f8 f9ff 	bl	800029c <__adddf3>
 8007e9e:	4606      	mov	r6, r0
 8007ea0:	460f      	mov	r7, r1
 8007ea2:	f7f8 fe61 	bl	8000b68 <__aeabi_d2iz>
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	9000      	str	r0, [sp, #0]
 8007eaa:	2300      	movs	r3, #0
 8007eac:	4630      	mov	r0, r6
 8007eae:	4639      	mov	r1, r7
 8007eb0:	f7f8 fe1c 	bl	8000aec <__aeabi_dcmplt>
 8007eb4:	b150      	cbz	r0, 8007ecc <_dtoa_r+0x184>
 8007eb6:	9800      	ldr	r0, [sp, #0]
 8007eb8:	f7f8 fb3c 	bl	8000534 <__aeabi_i2d>
 8007ebc:	4632      	mov	r2, r6
 8007ebe:	463b      	mov	r3, r7
 8007ec0:	f7f8 fe0a 	bl	8000ad8 <__aeabi_dcmpeq>
 8007ec4:	b910      	cbnz	r0, 8007ecc <_dtoa_r+0x184>
 8007ec6:	9b00      	ldr	r3, [sp, #0]
 8007ec8:	3b01      	subs	r3, #1
 8007eca:	9300      	str	r3, [sp, #0]
 8007ecc:	9b00      	ldr	r3, [sp, #0]
 8007ece:	2b16      	cmp	r3, #22
 8007ed0:	d85a      	bhi.n	8007f88 <_dtoa_r+0x240>
 8007ed2:	9a00      	ldr	r2, [sp, #0]
 8007ed4:	4b57      	ldr	r3, [pc, #348]	; (8008034 <_dtoa_r+0x2ec>)
 8007ed6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007eda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ede:	ec51 0b19 	vmov	r0, r1, d9
 8007ee2:	f7f8 fe03 	bl	8000aec <__aeabi_dcmplt>
 8007ee6:	2800      	cmp	r0, #0
 8007ee8:	d050      	beq.n	8007f8c <_dtoa_r+0x244>
 8007eea:	9b00      	ldr	r3, [sp, #0]
 8007eec:	3b01      	subs	r3, #1
 8007eee:	9300      	str	r3, [sp, #0]
 8007ef0:	2300      	movs	r3, #0
 8007ef2:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ef4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007ef6:	1b5d      	subs	r5, r3, r5
 8007ef8:	1e6b      	subs	r3, r5, #1
 8007efa:	9305      	str	r3, [sp, #20]
 8007efc:	bf45      	ittet	mi
 8007efe:	f1c5 0301 	rsbmi	r3, r5, #1
 8007f02:	9304      	strmi	r3, [sp, #16]
 8007f04:	2300      	movpl	r3, #0
 8007f06:	2300      	movmi	r3, #0
 8007f08:	bf4c      	ite	mi
 8007f0a:	9305      	strmi	r3, [sp, #20]
 8007f0c:	9304      	strpl	r3, [sp, #16]
 8007f0e:	9b00      	ldr	r3, [sp, #0]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	db3d      	blt.n	8007f90 <_dtoa_r+0x248>
 8007f14:	9b05      	ldr	r3, [sp, #20]
 8007f16:	9a00      	ldr	r2, [sp, #0]
 8007f18:	920a      	str	r2, [sp, #40]	; 0x28
 8007f1a:	4413      	add	r3, r2
 8007f1c:	9305      	str	r3, [sp, #20]
 8007f1e:	2300      	movs	r3, #0
 8007f20:	9307      	str	r3, [sp, #28]
 8007f22:	9b06      	ldr	r3, [sp, #24]
 8007f24:	2b09      	cmp	r3, #9
 8007f26:	f200 8089 	bhi.w	800803c <_dtoa_r+0x2f4>
 8007f2a:	2b05      	cmp	r3, #5
 8007f2c:	bfc4      	itt	gt
 8007f2e:	3b04      	subgt	r3, #4
 8007f30:	9306      	strgt	r3, [sp, #24]
 8007f32:	9b06      	ldr	r3, [sp, #24]
 8007f34:	f1a3 0302 	sub.w	r3, r3, #2
 8007f38:	bfcc      	ite	gt
 8007f3a:	2500      	movgt	r5, #0
 8007f3c:	2501      	movle	r5, #1
 8007f3e:	2b03      	cmp	r3, #3
 8007f40:	f200 8087 	bhi.w	8008052 <_dtoa_r+0x30a>
 8007f44:	e8df f003 	tbb	[pc, r3]
 8007f48:	59383a2d 	.word	0x59383a2d
 8007f4c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8007f50:	441d      	add	r5, r3
 8007f52:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8007f56:	2b20      	cmp	r3, #32
 8007f58:	bfc1      	itttt	gt
 8007f5a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007f5e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8007f62:	fa0b f303 	lslgt.w	r3, fp, r3
 8007f66:	fa26 f000 	lsrgt.w	r0, r6, r0
 8007f6a:	bfda      	itte	le
 8007f6c:	f1c3 0320 	rsble	r3, r3, #32
 8007f70:	fa06 f003 	lslle.w	r0, r6, r3
 8007f74:	4318      	orrgt	r0, r3
 8007f76:	f7f8 facd 	bl	8000514 <__aeabi_ui2d>
 8007f7a:	2301      	movs	r3, #1
 8007f7c:	4606      	mov	r6, r0
 8007f7e:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8007f82:	3d01      	subs	r5, #1
 8007f84:	930e      	str	r3, [sp, #56]	; 0x38
 8007f86:	e76a      	b.n	8007e5e <_dtoa_r+0x116>
 8007f88:	2301      	movs	r3, #1
 8007f8a:	e7b2      	b.n	8007ef2 <_dtoa_r+0x1aa>
 8007f8c:	900b      	str	r0, [sp, #44]	; 0x2c
 8007f8e:	e7b1      	b.n	8007ef4 <_dtoa_r+0x1ac>
 8007f90:	9b04      	ldr	r3, [sp, #16]
 8007f92:	9a00      	ldr	r2, [sp, #0]
 8007f94:	1a9b      	subs	r3, r3, r2
 8007f96:	9304      	str	r3, [sp, #16]
 8007f98:	4253      	negs	r3, r2
 8007f9a:	9307      	str	r3, [sp, #28]
 8007f9c:	2300      	movs	r3, #0
 8007f9e:	930a      	str	r3, [sp, #40]	; 0x28
 8007fa0:	e7bf      	b.n	8007f22 <_dtoa_r+0x1da>
 8007fa2:	2300      	movs	r3, #0
 8007fa4:	9308      	str	r3, [sp, #32]
 8007fa6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	dc55      	bgt.n	8008058 <_dtoa_r+0x310>
 8007fac:	2301      	movs	r3, #1
 8007fae:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8007fb2:	461a      	mov	r2, r3
 8007fb4:	9209      	str	r2, [sp, #36]	; 0x24
 8007fb6:	e00c      	b.n	8007fd2 <_dtoa_r+0x28a>
 8007fb8:	2301      	movs	r3, #1
 8007fba:	e7f3      	b.n	8007fa4 <_dtoa_r+0x25c>
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007fc0:	9308      	str	r3, [sp, #32]
 8007fc2:	9b00      	ldr	r3, [sp, #0]
 8007fc4:	4413      	add	r3, r2
 8007fc6:	9302      	str	r3, [sp, #8]
 8007fc8:	3301      	adds	r3, #1
 8007fca:	2b01      	cmp	r3, #1
 8007fcc:	9303      	str	r3, [sp, #12]
 8007fce:	bfb8      	it	lt
 8007fd0:	2301      	movlt	r3, #1
 8007fd2:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8007fd4:	2200      	movs	r2, #0
 8007fd6:	6042      	str	r2, [r0, #4]
 8007fd8:	2204      	movs	r2, #4
 8007fda:	f102 0614 	add.w	r6, r2, #20
 8007fde:	429e      	cmp	r6, r3
 8007fe0:	6841      	ldr	r1, [r0, #4]
 8007fe2:	d93d      	bls.n	8008060 <_dtoa_r+0x318>
 8007fe4:	4620      	mov	r0, r4
 8007fe6:	f001 f935 	bl	8009254 <_Balloc>
 8007fea:	9001      	str	r0, [sp, #4]
 8007fec:	2800      	cmp	r0, #0
 8007fee:	d13b      	bne.n	8008068 <_dtoa_r+0x320>
 8007ff0:	4b11      	ldr	r3, [pc, #68]	; (8008038 <_dtoa_r+0x2f0>)
 8007ff2:	4602      	mov	r2, r0
 8007ff4:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8007ff8:	e6c0      	b.n	8007d7c <_dtoa_r+0x34>
 8007ffa:	2301      	movs	r3, #1
 8007ffc:	e7df      	b.n	8007fbe <_dtoa_r+0x276>
 8007ffe:	bf00      	nop
 8008000:	636f4361 	.word	0x636f4361
 8008004:	3fd287a7 	.word	0x3fd287a7
 8008008:	8b60c8b3 	.word	0x8b60c8b3
 800800c:	3fc68a28 	.word	0x3fc68a28
 8008010:	509f79fb 	.word	0x509f79fb
 8008014:	3fd34413 	.word	0x3fd34413
 8008018:	0800aa6e 	.word	0x0800aa6e
 800801c:	0800aa85 	.word	0x0800aa85
 8008020:	7ff00000 	.word	0x7ff00000
 8008024:	0800aa6a 	.word	0x0800aa6a
 8008028:	0800aa61 	.word	0x0800aa61
 800802c:	0800a8e5 	.word	0x0800a8e5
 8008030:	3ff80000 	.word	0x3ff80000
 8008034:	0800ac58 	.word	0x0800ac58
 8008038:	0800aae0 	.word	0x0800aae0
 800803c:	2501      	movs	r5, #1
 800803e:	2300      	movs	r3, #0
 8008040:	9306      	str	r3, [sp, #24]
 8008042:	9508      	str	r5, [sp, #32]
 8008044:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8008048:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800804c:	2200      	movs	r2, #0
 800804e:	2312      	movs	r3, #18
 8008050:	e7b0      	b.n	8007fb4 <_dtoa_r+0x26c>
 8008052:	2301      	movs	r3, #1
 8008054:	9308      	str	r3, [sp, #32]
 8008056:	e7f5      	b.n	8008044 <_dtoa_r+0x2fc>
 8008058:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800805a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800805e:	e7b8      	b.n	8007fd2 <_dtoa_r+0x28a>
 8008060:	3101      	adds	r1, #1
 8008062:	6041      	str	r1, [r0, #4]
 8008064:	0052      	lsls	r2, r2, #1
 8008066:	e7b8      	b.n	8007fda <_dtoa_r+0x292>
 8008068:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800806a:	9a01      	ldr	r2, [sp, #4]
 800806c:	601a      	str	r2, [r3, #0]
 800806e:	9b03      	ldr	r3, [sp, #12]
 8008070:	2b0e      	cmp	r3, #14
 8008072:	f200 809d 	bhi.w	80081b0 <_dtoa_r+0x468>
 8008076:	2d00      	cmp	r5, #0
 8008078:	f000 809a 	beq.w	80081b0 <_dtoa_r+0x468>
 800807c:	9b00      	ldr	r3, [sp, #0]
 800807e:	2b00      	cmp	r3, #0
 8008080:	dd32      	ble.n	80080e8 <_dtoa_r+0x3a0>
 8008082:	4ab7      	ldr	r2, [pc, #732]	; (8008360 <_dtoa_r+0x618>)
 8008084:	f003 030f 	and.w	r3, r3, #15
 8008088:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800808c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008090:	9b00      	ldr	r3, [sp, #0]
 8008092:	05d8      	lsls	r0, r3, #23
 8008094:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008098:	d516      	bpl.n	80080c8 <_dtoa_r+0x380>
 800809a:	4bb2      	ldr	r3, [pc, #712]	; (8008364 <_dtoa_r+0x61c>)
 800809c:	ec51 0b19 	vmov	r0, r1, d9
 80080a0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80080a4:	f7f8 fbda 	bl	800085c <__aeabi_ddiv>
 80080a8:	f007 070f 	and.w	r7, r7, #15
 80080ac:	4682      	mov	sl, r0
 80080ae:	468b      	mov	fp, r1
 80080b0:	2503      	movs	r5, #3
 80080b2:	4eac      	ldr	r6, [pc, #688]	; (8008364 <_dtoa_r+0x61c>)
 80080b4:	b957      	cbnz	r7, 80080cc <_dtoa_r+0x384>
 80080b6:	4642      	mov	r2, r8
 80080b8:	464b      	mov	r3, r9
 80080ba:	4650      	mov	r0, sl
 80080bc:	4659      	mov	r1, fp
 80080be:	f7f8 fbcd 	bl	800085c <__aeabi_ddiv>
 80080c2:	4682      	mov	sl, r0
 80080c4:	468b      	mov	fp, r1
 80080c6:	e028      	b.n	800811a <_dtoa_r+0x3d2>
 80080c8:	2502      	movs	r5, #2
 80080ca:	e7f2      	b.n	80080b2 <_dtoa_r+0x36a>
 80080cc:	07f9      	lsls	r1, r7, #31
 80080ce:	d508      	bpl.n	80080e2 <_dtoa_r+0x39a>
 80080d0:	4640      	mov	r0, r8
 80080d2:	4649      	mov	r1, r9
 80080d4:	e9d6 2300 	ldrd	r2, r3, [r6]
 80080d8:	f7f8 fa96 	bl	8000608 <__aeabi_dmul>
 80080dc:	3501      	adds	r5, #1
 80080de:	4680      	mov	r8, r0
 80080e0:	4689      	mov	r9, r1
 80080e2:	107f      	asrs	r7, r7, #1
 80080e4:	3608      	adds	r6, #8
 80080e6:	e7e5      	b.n	80080b4 <_dtoa_r+0x36c>
 80080e8:	f000 809b 	beq.w	8008222 <_dtoa_r+0x4da>
 80080ec:	9b00      	ldr	r3, [sp, #0]
 80080ee:	4f9d      	ldr	r7, [pc, #628]	; (8008364 <_dtoa_r+0x61c>)
 80080f0:	425e      	negs	r6, r3
 80080f2:	4b9b      	ldr	r3, [pc, #620]	; (8008360 <_dtoa_r+0x618>)
 80080f4:	f006 020f 	and.w	r2, r6, #15
 80080f8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80080fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008100:	ec51 0b19 	vmov	r0, r1, d9
 8008104:	f7f8 fa80 	bl	8000608 <__aeabi_dmul>
 8008108:	1136      	asrs	r6, r6, #4
 800810a:	4682      	mov	sl, r0
 800810c:	468b      	mov	fp, r1
 800810e:	2300      	movs	r3, #0
 8008110:	2502      	movs	r5, #2
 8008112:	2e00      	cmp	r6, #0
 8008114:	d17a      	bne.n	800820c <_dtoa_r+0x4c4>
 8008116:	2b00      	cmp	r3, #0
 8008118:	d1d3      	bne.n	80080c2 <_dtoa_r+0x37a>
 800811a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800811c:	2b00      	cmp	r3, #0
 800811e:	f000 8082 	beq.w	8008226 <_dtoa_r+0x4de>
 8008122:	4b91      	ldr	r3, [pc, #580]	; (8008368 <_dtoa_r+0x620>)
 8008124:	2200      	movs	r2, #0
 8008126:	4650      	mov	r0, sl
 8008128:	4659      	mov	r1, fp
 800812a:	f7f8 fcdf 	bl	8000aec <__aeabi_dcmplt>
 800812e:	2800      	cmp	r0, #0
 8008130:	d079      	beq.n	8008226 <_dtoa_r+0x4de>
 8008132:	9b03      	ldr	r3, [sp, #12]
 8008134:	2b00      	cmp	r3, #0
 8008136:	d076      	beq.n	8008226 <_dtoa_r+0x4de>
 8008138:	9b02      	ldr	r3, [sp, #8]
 800813a:	2b00      	cmp	r3, #0
 800813c:	dd36      	ble.n	80081ac <_dtoa_r+0x464>
 800813e:	9b00      	ldr	r3, [sp, #0]
 8008140:	4650      	mov	r0, sl
 8008142:	4659      	mov	r1, fp
 8008144:	1e5f      	subs	r7, r3, #1
 8008146:	2200      	movs	r2, #0
 8008148:	4b88      	ldr	r3, [pc, #544]	; (800836c <_dtoa_r+0x624>)
 800814a:	f7f8 fa5d 	bl	8000608 <__aeabi_dmul>
 800814e:	9e02      	ldr	r6, [sp, #8]
 8008150:	4682      	mov	sl, r0
 8008152:	468b      	mov	fp, r1
 8008154:	3501      	adds	r5, #1
 8008156:	4628      	mov	r0, r5
 8008158:	f7f8 f9ec 	bl	8000534 <__aeabi_i2d>
 800815c:	4652      	mov	r2, sl
 800815e:	465b      	mov	r3, fp
 8008160:	f7f8 fa52 	bl	8000608 <__aeabi_dmul>
 8008164:	4b82      	ldr	r3, [pc, #520]	; (8008370 <_dtoa_r+0x628>)
 8008166:	2200      	movs	r2, #0
 8008168:	f7f8 f898 	bl	800029c <__adddf3>
 800816c:	46d0      	mov	r8, sl
 800816e:	46d9      	mov	r9, fp
 8008170:	4682      	mov	sl, r0
 8008172:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8008176:	2e00      	cmp	r6, #0
 8008178:	d158      	bne.n	800822c <_dtoa_r+0x4e4>
 800817a:	4b7e      	ldr	r3, [pc, #504]	; (8008374 <_dtoa_r+0x62c>)
 800817c:	2200      	movs	r2, #0
 800817e:	4640      	mov	r0, r8
 8008180:	4649      	mov	r1, r9
 8008182:	f7f8 f889 	bl	8000298 <__aeabi_dsub>
 8008186:	4652      	mov	r2, sl
 8008188:	465b      	mov	r3, fp
 800818a:	4680      	mov	r8, r0
 800818c:	4689      	mov	r9, r1
 800818e:	f7f8 fccb 	bl	8000b28 <__aeabi_dcmpgt>
 8008192:	2800      	cmp	r0, #0
 8008194:	f040 8295 	bne.w	80086c2 <_dtoa_r+0x97a>
 8008198:	4652      	mov	r2, sl
 800819a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800819e:	4640      	mov	r0, r8
 80081a0:	4649      	mov	r1, r9
 80081a2:	f7f8 fca3 	bl	8000aec <__aeabi_dcmplt>
 80081a6:	2800      	cmp	r0, #0
 80081a8:	f040 8289 	bne.w	80086be <_dtoa_r+0x976>
 80081ac:	ec5b ab19 	vmov	sl, fp, d9
 80081b0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80081b2:	2b00      	cmp	r3, #0
 80081b4:	f2c0 8148 	blt.w	8008448 <_dtoa_r+0x700>
 80081b8:	9a00      	ldr	r2, [sp, #0]
 80081ba:	2a0e      	cmp	r2, #14
 80081bc:	f300 8144 	bgt.w	8008448 <_dtoa_r+0x700>
 80081c0:	4b67      	ldr	r3, [pc, #412]	; (8008360 <_dtoa_r+0x618>)
 80081c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80081c6:	e9d3 8900 	ldrd	r8, r9, [r3]
 80081ca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80081cc:	2b00      	cmp	r3, #0
 80081ce:	f280 80d5 	bge.w	800837c <_dtoa_r+0x634>
 80081d2:	9b03      	ldr	r3, [sp, #12]
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	f300 80d1 	bgt.w	800837c <_dtoa_r+0x634>
 80081da:	f040 826f 	bne.w	80086bc <_dtoa_r+0x974>
 80081de:	4b65      	ldr	r3, [pc, #404]	; (8008374 <_dtoa_r+0x62c>)
 80081e0:	2200      	movs	r2, #0
 80081e2:	4640      	mov	r0, r8
 80081e4:	4649      	mov	r1, r9
 80081e6:	f7f8 fa0f 	bl	8000608 <__aeabi_dmul>
 80081ea:	4652      	mov	r2, sl
 80081ec:	465b      	mov	r3, fp
 80081ee:	f7f8 fc91 	bl	8000b14 <__aeabi_dcmpge>
 80081f2:	9e03      	ldr	r6, [sp, #12]
 80081f4:	4637      	mov	r7, r6
 80081f6:	2800      	cmp	r0, #0
 80081f8:	f040 8245 	bne.w	8008686 <_dtoa_r+0x93e>
 80081fc:	9d01      	ldr	r5, [sp, #4]
 80081fe:	2331      	movs	r3, #49	; 0x31
 8008200:	f805 3b01 	strb.w	r3, [r5], #1
 8008204:	9b00      	ldr	r3, [sp, #0]
 8008206:	3301      	adds	r3, #1
 8008208:	9300      	str	r3, [sp, #0]
 800820a:	e240      	b.n	800868e <_dtoa_r+0x946>
 800820c:	07f2      	lsls	r2, r6, #31
 800820e:	d505      	bpl.n	800821c <_dtoa_r+0x4d4>
 8008210:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008214:	f7f8 f9f8 	bl	8000608 <__aeabi_dmul>
 8008218:	3501      	adds	r5, #1
 800821a:	2301      	movs	r3, #1
 800821c:	1076      	asrs	r6, r6, #1
 800821e:	3708      	adds	r7, #8
 8008220:	e777      	b.n	8008112 <_dtoa_r+0x3ca>
 8008222:	2502      	movs	r5, #2
 8008224:	e779      	b.n	800811a <_dtoa_r+0x3d2>
 8008226:	9f00      	ldr	r7, [sp, #0]
 8008228:	9e03      	ldr	r6, [sp, #12]
 800822a:	e794      	b.n	8008156 <_dtoa_r+0x40e>
 800822c:	9901      	ldr	r1, [sp, #4]
 800822e:	4b4c      	ldr	r3, [pc, #304]	; (8008360 <_dtoa_r+0x618>)
 8008230:	4431      	add	r1, r6
 8008232:	910d      	str	r1, [sp, #52]	; 0x34
 8008234:	9908      	ldr	r1, [sp, #32]
 8008236:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800823a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800823e:	2900      	cmp	r1, #0
 8008240:	d043      	beq.n	80082ca <_dtoa_r+0x582>
 8008242:	494d      	ldr	r1, [pc, #308]	; (8008378 <_dtoa_r+0x630>)
 8008244:	2000      	movs	r0, #0
 8008246:	f7f8 fb09 	bl	800085c <__aeabi_ddiv>
 800824a:	4652      	mov	r2, sl
 800824c:	465b      	mov	r3, fp
 800824e:	f7f8 f823 	bl	8000298 <__aeabi_dsub>
 8008252:	9d01      	ldr	r5, [sp, #4]
 8008254:	4682      	mov	sl, r0
 8008256:	468b      	mov	fp, r1
 8008258:	4649      	mov	r1, r9
 800825a:	4640      	mov	r0, r8
 800825c:	f7f8 fc84 	bl	8000b68 <__aeabi_d2iz>
 8008260:	4606      	mov	r6, r0
 8008262:	f7f8 f967 	bl	8000534 <__aeabi_i2d>
 8008266:	4602      	mov	r2, r0
 8008268:	460b      	mov	r3, r1
 800826a:	4640      	mov	r0, r8
 800826c:	4649      	mov	r1, r9
 800826e:	f7f8 f813 	bl	8000298 <__aeabi_dsub>
 8008272:	3630      	adds	r6, #48	; 0x30
 8008274:	f805 6b01 	strb.w	r6, [r5], #1
 8008278:	4652      	mov	r2, sl
 800827a:	465b      	mov	r3, fp
 800827c:	4680      	mov	r8, r0
 800827e:	4689      	mov	r9, r1
 8008280:	f7f8 fc34 	bl	8000aec <__aeabi_dcmplt>
 8008284:	2800      	cmp	r0, #0
 8008286:	d163      	bne.n	8008350 <_dtoa_r+0x608>
 8008288:	4642      	mov	r2, r8
 800828a:	464b      	mov	r3, r9
 800828c:	4936      	ldr	r1, [pc, #216]	; (8008368 <_dtoa_r+0x620>)
 800828e:	2000      	movs	r0, #0
 8008290:	f7f8 f802 	bl	8000298 <__aeabi_dsub>
 8008294:	4652      	mov	r2, sl
 8008296:	465b      	mov	r3, fp
 8008298:	f7f8 fc28 	bl	8000aec <__aeabi_dcmplt>
 800829c:	2800      	cmp	r0, #0
 800829e:	f040 80b5 	bne.w	800840c <_dtoa_r+0x6c4>
 80082a2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80082a4:	429d      	cmp	r5, r3
 80082a6:	d081      	beq.n	80081ac <_dtoa_r+0x464>
 80082a8:	4b30      	ldr	r3, [pc, #192]	; (800836c <_dtoa_r+0x624>)
 80082aa:	2200      	movs	r2, #0
 80082ac:	4650      	mov	r0, sl
 80082ae:	4659      	mov	r1, fp
 80082b0:	f7f8 f9aa 	bl	8000608 <__aeabi_dmul>
 80082b4:	4b2d      	ldr	r3, [pc, #180]	; (800836c <_dtoa_r+0x624>)
 80082b6:	4682      	mov	sl, r0
 80082b8:	468b      	mov	fp, r1
 80082ba:	4640      	mov	r0, r8
 80082bc:	4649      	mov	r1, r9
 80082be:	2200      	movs	r2, #0
 80082c0:	f7f8 f9a2 	bl	8000608 <__aeabi_dmul>
 80082c4:	4680      	mov	r8, r0
 80082c6:	4689      	mov	r9, r1
 80082c8:	e7c6      	b.n	8008258 <_dtoa_r+0x510>
 80082ca:	4650      	mov	r0, sl
 80082cc:	4659      	mov	r1, fp
 80082ce:	f7f8 f99b 	bl	8000608 <__aeabi_dmul>
 80082d2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80082d4:	9d01      	ldr	r5, [sp, #4]
 80082d6:	930f      	str	r3, [sp, #60]	; 0x3c
 80082d8:	4682      	mov	sl, r0
 80082da:	468b      	mov	fp, r1
 80082dc:	4649      	mov	r1, r9
 80082de:	4640      	mov	r0, r8
 80082e0:	f7f8 fc42 	bl	8000b68 <__aeabi_d2iz>
 80082e4:	4606      	mov	r6, r0
 80082e6:	f7f8 f925 	bl	8000534 <__aeabi_i2d>
 80082ea:	3630      	adds	r6, #48	; 0x30
 80082ec:	4602      	mov	r2, r0
 80082ee:	460b      	mov	r3, r1
 80082f0:	4640      	mov	r0, r8
 80082f2:	4649      	mov	r1, r9
 80082f4:	f7f7 ffd0 	bl	8000298 <__aeabi_dsub>
 80082f8:	f805 6b01 	strb.w	r6, [r5], #1
 80082fc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80082fe:	429d      	cmp	r5, r3
 8008300:	4680      	mov	r8, r0
 8008302:	4689      	mov	r9, r1
 8008304:	f04f 0200 	mov.w	r2, #0
 8008308:	d124      	bne.n	8008354 <_dtoa_r+0x60c>
 800830a:	4b1b      	ldr	r3, [pc, #108]	; (8008378 <_dtoa_r+0x630>)
 800830c:	4650      	mov	r0, sl
 800830e:	4659      	mov	r1, fp
 8008310:	f7f7 ffc4 	bl	800029c <__adddf3>
 8008314:	4602      	mov	r2, r0
 8008316:	460b      	mov	r3, r1
 8008318:	4640      	mov	r0, r8
 800831a:	4649      	mov	r1, r9
 800831c:	f7f8 fc04 	bl	8000b28 <__aeabi_dcmpgt>
 8008320:	2800      	cmp	r0, #0
 8008322:	d173      	bne.n	800840c <_dtoa_r+0x6c4>
 8008324:	4652      	mov	r2, sl
 8008326:	465b      	mov	r3, fp
 8008328:	4913      	ldr	r1, [pc, #76]	; (8008378 <_dtoa_r+0x630>)
 800832a:	2000      	movs	r0, #0
 800832c:	f7f7 ffb4 	bl	8000298 <__aeabi_dsub>
 8008330:	4602      	mov	r2, r0
 8008332:	460b      	mov	r3, r1
 8008334:	4640      	mov	r0, r8
 8008336:	4649      	mov	r1, r9
 8008338:	f7f8 fbd8 	bl	8000aec <__aeabi_dcmplt>
 800833c:	2800      	cmp	r0, #0
 800833e:	f43f af35 	beq.w	80081ac <_dtoa_r+0x464>
 8008342:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8008344:	1e6b      	subs	r3, r5, #1
 8008346:	930f      	str	r3, [sp, #60]	; 0x3c
 8008348:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800834c:	2b30      	cmp	r3, #48	; 0x30
 800834e:	d0f8      	beq.n	8008342 <_dtoa_r+0x5fa>
 8008350:	9700      	str	r7, [sp, #0]
 8008352:	e049      	b.n	80083e8 <_dtoa_r+0x6a0>
 8008354:	4b05      	ldr	r3, [pc, #20]	; (800836c <_dtoa_r+0x624>)
 8008356:	f7f8 f957 	bl	8000608 <__aeabi_dmul>
 800835a:	4680      	mov	r8, r0
 800835c:	4689      	mov	r9, r1
 800835e:	e7bd      	b.n	80082dc <_dtoa_r+0x594>
 8008360:	0800ac58 	.word	0x0800ac58
 8008364:	0800ac30 	.word	0x0800ac30
 8008368:	3ff00000 	.word	0x3ff00000
 800836c:	40240000 	.word	0x40240000
 8008370:	401c0000 	.word	0x401c0000
 8008374:	40140000 	.word	0x40140000
 8008378:	3fe00000 	.word	0x3fe00000
 800837c:	9d01      	ldr	r5, [sp, #4]
 800837e:	4656      	mov	r6, sl
 8008380:	465f      	mov	r7, fp
 8008382:	4642      	mov	r2, r8
 8008384:	464b      	mov	r3, r9
 8008386:	4630      	mov	r0, r6
 8008388:	4639      	mov	r1, r7
 800838a:	f7f8 fa67 	bl	800085c <__aeabi_ddiv>
 800838e:	f7f8 fbeb 	bl	8000b68 <__aeabi_d2iz>
 8008392:	4682      	mov	sl, r0
 8008394:	f7f8 f8ce 	bl	8000534 <__aeabi_i2d>
 8008398:	4642      	mov	r2, r8
 800839a:	464b      	mov	r3, r9
 800839c:	f7f8 f934 	bl	8000608 <__aeabi_dmul>
 80083a0:	4602      	mov	r2, r0
 80083a2:	460b      	mov	r3, r1
 80083a4:	4630      	mov	r0, r6
 80083a6:	4639      	mov	r1, r7
 80083a8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80083ac:	f7f7 ff74 	bl	8000298 <__aeabi_dsub>
 80083b0:	f805 6b01 	strb.w	r6, [r5], #1
 80083b4:	9e01      	ldr	r6, [sp, #4]
 80083b6:	9f03      	ldr	r7, [sp, #12]
 80083b8:	1bae      	subs	r6, r5, r6
 80083ba:	42b7      	cmp	r7, r6
 80083bc:	4602      	mov	r2, r0
 80083be:	460b      	mov	r3, r1
 80083c0:	d135      	bne.n	800842e <_dtoa_r+0x6e6>
 80083c2:	f7f7 ff6b 	bl	800029c <__adddf3>
 80083c6:	4642      	mov	r2, r8
 80083c8:	464b      	mov	r3, r9
 80083ca:	4606      	mov	r6, r0
 80083cc:	460f      	mov	r7, r1
 80083ce:	f7f8 fbab 	bl	8000b28 <__aeabi_dcmpgt>
 80083d2:	b9d0      	cbnz	r0, 800840a <_dtoa_r+0x6c2>
 80083d4:	4642      	mov	r2, r8
 80083d6:	464b      	mov	r3, r9
 80083d8:	4630      	mov	r0, r6
 80083da:	4639      	mov	r1, r7
 80083dc:	f7f8 fb7c 	bl	8000ad8 <__aeabi_dcmpeq>
 80083e0:	b110      	cbz	r0, 80083e8 <_dtoa_r+0x6a0>
 80083e2:	f01a 0f01 	tst.w	sl, #1
 80083e6:	d110      	bne.n	800840a <_dtoa_r+0x6c2>
 80083e8:	4620      	mov	r0, r4
 80083ea:	ee18 1a10 	vmov	r1, s16
 80083ee:	f000 ff71 	bl	80092d4 <_Bfree>
 80083f2:	2300      	movs	r3, #0
 80083f4:	9800      	ldr	r0, [sp, #0]
 80083f6:	702b      	strb	r3, [r5, #0]
 80083f8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80083fa:	3001      	adds	r0, #1
 80083fc:	6018      	str	r0, [r3, #0]
 80083fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008400:	2b00      	cmp	r3, #0
 8008402:	f43f acf1 	beq.w	8007de8 <_dtoa_r+0xa0>
 8008406:	601d      	str	r5, [r3, #0]
 8008408:	e4ee      	b.n	8007de8 <_dtoa_r+0xa0>
 800840a:	9f00      	ldr	r7, [sp, #0]
 800840c:	462b      	mov	r3, r5
 800840e:	461d      	mov	r5, r3
 8008410:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008414:	2a39      	cmp	r2, #57	; 0x39
 8008416:	d106      	bne.n	8008426 <_dtoa_r+0x6de>
 8008418:	9a01      	ldr	r2, [sp, #4]
 800841a:	429a      	cmp	r2, r3
 800841c:	d1f7      	bne.n	800840e <_dtoa_r+0x6c6>
 800841e:	9901      	ldr	r1, [sp, #4]
 8008420:	2230      	movs	r2, #48	; 0x30
 8008422:	3701      	adds	r7, #1
 8008424:	700a      	strb	r2, [r1, #0]
 8008426:	781a      	ldrb	r2, [r3, #0]
 8008428:	3201      	adds	r2, #1
 800842a:	701a      	strb	r2, [r3, #0]
 800842c:	e790      	b.n	8008350 <_dtoa_r+0x608>
 800842e:	4ba6      	ldr	r3, [pc, #664]	; (80086c8 <_dtoa_r+0x980>)
 8008430:	2200      	movs	r2, #0
 8008432:	f7f8 f8e9 	bl	8000608 <__aeabi_dmul>
 8008436:	2200      	movs	r2, #0
 8008438:	2300      	movs	r3, #0
 800843a:	4606      	mov	r6, r0
 800843c:	460f      	mov	r7, r1
 800843e:	f7f8 fb4b 	bl	8000ad8 <__aeabi_dcmpeq>
 8008442:	2800      	cmp	r0, #0
 8008444:	d09d      	beq.n	8008382 <_dtoa_r+0x63a>
 8008446:	e7cf      	b.n	80083e8 <_dtoa_r+0x6a0>
 8008448:	9a08      	ldr	r2, [sp, #32]
 800844a:	2a00      	cmp	r2, #0
 800844c:	f000 80d7 	beq.w	80085fe <_dtoa_r+0x8b6>
 8008450:	9a06      	ldr	r2, [sp, #24]
 8008452:	2a01      	cmp	r2, #1
 8008454:	f300 80ba 	bgt.w	80085cc <_dtoa_r+0x884>
 8008458:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800845a:	2a00      	cmp	r2, #0
 800845c:	f000 80b2 	beq.w	80085c4 <_dtoa_r+0x87c>
 8008460:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008464:	9e07      	ldr	r6, [sp, #28]
 8008466:	9d04      	ldr	r5, [sp, #16]
 8008468:	9a04      	ldr	r2, [sp, #16]
 800846a:	441a      	add	r2, r3
 800846c:	9204      	str	r2, [sp, #16]
 800846e:	9a05      	ldr	r2, [sp, #20]
 8008470:	2101      	movs	r1, #1
 8008472:	441a      	add	r2, r3
 8008474:	4620      	mov	r0, r4
 8008476:	9205      	str	r2, [sp, #20]
 8008478:	f001 f82e 	bl	80094d8 <__i2b>
 800847c:	4607      	mov	r7, r0
 800847e:	2d00      	cmp	r5, #0
 8008480:	dd0c      	ble.n	800849c <_dtoa_r+0x754>
 8008482:	9b05      	ldr	r3, [sp, #20]
 8008484:	2b00      	cmp	r3, #0
 8008486:	dd09      	ble.n	800849c <_dtoa_r+0x754>
 8008488:	42ab      	cmp	r3, r5
 800848a:	9a04      	ldr	r2, [sp, #16]
 800848c:	bfa8      	it	ge
 800848e:	462b      	movge	r3, r5
 8008490:	1ad2      	subs	r2, r2, r3
 8008492:	9204      	str	r2, [sp, #16]
 8008494:	9a05      	ldr	r2, [sp, #20]
 8008496:	1aed      	subs	r5, r5, r3
 8008498:	1ad3      	subs	r3, r2, r3
 800849a:	9305      	str	r3, [sp, #20]
 800849c:	9b07      	ldr	r3, [sp, #28]
 800849e:	b31b      	cbz	r3, 80084e8 <_dtoa_r+0x7a0>
 80084a0:	9b08      	ldr	r3, [sp, #32]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	f000 80af 	beq.w	8008606 <_dtoa_r+0x8be>
 80084a8:	2e00      	cmp	r6, #0
 80084aa:	dd13      	ble.n	80084d4 <_dtoa_r+0x78c>
 80084ac:	4639      	mov	r1, r7
 80084ae:	4632      	mov	r2, r6
 80084b0:	4620      	mov	r0, r4
 80084b2:	f001 f8d1 	bl	8009658 <__pow5mult>
 80084b6:	ee18 2a10 	vmov	r2, s16
 80084ba:	4601      	mov	r1, r0
 80084bc:	4607      	mov	r7, r0
 80084be:	4620      	mov	r0, r4
 80084c0:	f001 f820 	bl	8009504 <__multiply>
 80084c4:	ee18 1a10 	vmov	r1, s16
 80084c8:	4680      	mov	r8, r0
 80084ca:	4620      	mov	r0, r4
 80084cc:	f000 ff02 	bl	80092d4 <_Bfree>
 80084d0:	ee08 8a10 	vmov	s16, r8
 80084d4:	9b07      	ldr	r3, [sp, #28]
 80084d6:	1b9a      	subs	r2, r3, r6
 80084d8:	d006      	beq.n	80084e8 <_dtoa_r+0x7a0>
 80084da:	ee18 1a10 	vmov	r1, s16
 80084de:	4620      	mov	r0, r4
 80084e0:	f001 f8ba 	bl	8009658 <__pow5mult>
 80084e4:	ee08 0a10 	vmov	s16, r0
 80084e8:	2101      	movs	r1, #1
 80084ea:	4620      	mov	r0, r4
 80084ec:	f000 fff4 	bl	80094d8 <__i2b>
 80084f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	4606      	mov	r6, r0
 80084f6:	f340 8088 	ble.w	800860a <_dtoa_r+0x8c2>
 80084fa:	461a      	mov	r2, r3
 80084fc:	4601      	mov	r1, r0
 80084fe:	4620      	mov	r0, r4
 8008500:	f001 f8aa 	bl	8009658 <__pow5mult>
 8008504:	9b06      	ldr	r3, [sp, #24]
 8008506:	2b01      	cmp	r3, #1
 8008508:	4606      	mov	r6, r0
 800850a:	f340 8081 	ble.w	8008610 <_dtoa_r+0x8c8>
 800850e:	f04f 0800 	mov.w	r8, #0
 8008512:	6933      	ldr	r3, [r6, #16]
 8008514:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008518:	6918      	ldr	r0, [r3, #16]
 800851a:	f000 ff8d 	bl	8009438 <__hi0bits>
 800851e:	f1c0 0020 	rsb	r0, r0, #32
 8008522:	9b05      	ldr	r3, [sp, #20]
 8008524:	4418      	add	r0, r3
 8008526:	f010 001f 	ands.w	r0, r0, #31
 800852a:	f000 8092 	beq.w	8008652 <_dtoa_r+0x90a>
 800852e:	f1c0 0320 	rsb	r3, r0, #32
 8008532:	2b04      	cmp	r3, #4
 8008534:	f340 808a 	ble.w	800864c <_dtoa_r+0x904>
 8008538:	f1c0 001c 	rsb	r0, r0, #28
 800853c:	9b04      	ldr	r3, [sp, #16]
 800853e:	4403      	add	r3, r0
 8008540:	9304      	str	r3, [sp, #16]
 8008542:	9b05      	ldr	r3, [sp, #20]
 8008544:	4403      	add	r3, r0
 8008546:	4405      	add	r5, r0
 8008548:	9305      	str	r3, [sp, #20]
 800854a:	9b04      	ldr	r3, [sp, #16]
 800854c:	2b00      	cmp	r3, #0
 800854e:	dd07      	ble.n	8008560 <_dtoa_r+0x818>
 8008550:	ee18 1a10 	vmov	r1, s16
 8008554:	461a      	mov	r2, r3
 8008556:	4620      	mov	r0, r4
 8008558:	f001 f8d8 	bl	800970c <__lshift>
 800855c:	ee08 0a10 	vmov	s16, r0
 8008560:	9b05      	ldr	r3, [sp, #20]
 8008562:	2b00      	cmp	r3, #0
 8008564:	dd05      	ble.n	8008572 <_dtoa_r+0x82a>
 8008566:	4631      	mov	r1, r6
 8008568:	461a      	mov	r2, r3
 800856a:	4620      	mov	r0, r4
 800856c:	f001 f8ce 	bl	800970c <__lshift>
 8008570:	4606      	mov	r6, r0
 8008572:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008574:	2b00      	cmp	r3, #0
 8008576:	d06e      	beq.n	8008656 <_dtoa_r+0x90e>
 8008578:	ee18 0a10 	vmov	r0, s16
 800857c:	4631      	mov	r1, r6
 800857e:	f001 f935 	bl	80097ec <__mcmp>
 8008582:	2800      	cmp	r0, #0
 8008584:	da67      	bge.n	8008656 <_dtoa_r+0x90e>
 8008586:	9b00      	ldr	r3, [sp, #0]
 8008588:	3b01      	subs	r3, #1
 800858a:	ee18 1a10 	vmov	r1, s16
 800858e:	9300      	str	r3, [sp, #0]
 8008590:	220a      	movs	r2, #10
 8008592:	2300      	movs	r3, #0
 8008594:	4620      	mov	r0, r4
 8008596:	f000 febf 	bl	8009318 <__multadd>
 800859a:	9b08      	ldr	r3, [sp, #32]
 800859c:	ee08 0a10 	vmov	s16, r0
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	f000 81b1 	beq.w	8008908 <_dtoa_r+0xbc0>
 80085a6:	2300      	movs	r3, #0
 80085a8:	4639      	mov	r1, r7
 80085aa:	220a      	movs	r2, #10
 80085ac:	4620      	mov	r0, r4
 80085ae:	f000 feb3 	bl	8009318 <__multadd>
 80085b2:	9b02      	ldr	r3, [sp, #8]
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	4607      	mov	r7, r0
 80085b8:	f300 808e 	bgt.w	80086d8 <_dtoa_r+0x990>
 80085bc:	9b06      	ldr	r3, [sp, #24]
 80085be:	2b02      	cmp	r3, #2
 80085c0:	dc51      	bgt.n	8008666 <_dtoa_r+0x91e>
 80085c2:	e089      	b.n	80086d8 <_dtoa_r+0x990>
 80085c4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80085c6:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80085ca:	e74b      	b.n	8008464 <_dtoa_r+0x71c>
 80085cc:	9b03      	ldr	r3, [sp, #12]
 80085ce:	1e5e      	subs	r6, r3, #1
 80085d0:	9b07      	ldr	r3, [sp, #28]
 80085d2:	42b3      	cmp	r3, r6
 80085d4:	bfbf      	itttt	lt
 80085d6:	9b07      	ldrlt	r3, [sp, #28]
 80085d8:	9607      	strlt	r6, [sp, #28]
 80085da:	1af2      	sublt	r2, r6, r3
 80085dc:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80085de:	bfb6      	itet	lt
 80085e0:	189b      	addlt	r3, r3, r2
 80085e2:	1b9e      	subge	r6, r3, r6
 80085e4:	930a      	strlt	r3, [sp, #40]	; 0x28
 80085e6:	9b03      	ldr	r3, [sp, #12]
 80085e8:	bfb8      	it	lt
 80085ea:	2600      	movlt	r6, #0
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	bfb7      	itett	lt
 80085f0:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80085f4:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80085f8:	1a9d      	sublt	r5, r3, r2
 80085fa:	2300      	movlt	r3, #0
 80085fc:	e734      	b.n	8008468 <_dtoa_r+0x720>
 80085fe:	9e07      	ldr	r6, [sp, #28]
 8008600:	9d04      	ldr	r5, [sp, #16]
 8008602:	9f08      	ldr	r7, [sp, #32]
 8008604:	e73b      	b.n	800847e <_dtoa_r+0x736>
 8008606:	9a07      	ldr	r2, [sp, #28]
 8008608:	e767      	b.n	80084da <_dtoa_r+0x792>
 800860a:	9b06      	ldr	r3, [sp, #24]
 800860c:	2b01      	cmp	r3, #1
 800860e:	dc18      	bgt.n	8008642 <_dtoa_r+0x8fa>
 8008610:	f1ba 0f00 	cmp.w	sl, #0
 8008614:	d115      	bne.n	8008642 <_dtoa_r+0x8fa>
 8008616:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800861a:	b993      	cbnz	r3, 8008642 <_dtoa_r+0x8fa>
 800861c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008620:	0d1b      	lsrs	r3, r3, #20
 8008622:	051b      	lsls	r3, r3, #20
 8008624:	b183      	cbz	r3, 8008648 <_dtoa_r+0x900>
 8008626:	9b04      	ldr	r3, [sp, #16]
 8008628:	3301      	adds	r3, #1
 800862a:	9304      	str	r3, [sp, #16]
 800862c:	9b05      	ldr	r3, [sp, #20]
 800862e:	3301      	adds	r3, #1
 8008630:	9305      	str	r3, [sp, #20]
 8008632:	f04f 0801 	mov.w	r8, #1
 8008636:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008638:	2b00      	cmp	r3, #0
 800863a:	f47f af6a 	bne.w	8008512 <_dtoa_r+0x7ca>
 800863e:	2001      	movs	r0, #1
 8008640:	e76f      	b.n	8008522 <_dtoa_r+0x7da>
 8008642:	f04f 0800 	mov.w	r8, #0
 8008646:	e7f6      	b.n	8008636 <_dtoa_r+0x8ee>
 8008648:	4698      	mov	r8, r3
 800864a:	e7f4      	b.n	8008636 <_dtoa_r+0x8ee>
 800864c:	f43f af7d 	beq.w	800854a <_dtoa_r+0x802>
 8008650:	4618      	mov	r0, r3
 8008652:	301c      	adds	r0, #28
 8008654:	e772      	b.n	800853c <_dtoa_r+0x7f4>
 8008656:	9b03      	ldr	r3, [sp, #12]
 8008658:	2b00      	cmp	r3, #0
 800865a:	dc37      	bgt.n	80086cc <_dtoa_r+0x984>
 800865c:	9b06      	ldr	r3, [sp, #24]
 800865e:	2b02      	cmp	r3, #2
 8008660:	dd34      	ble.n	80086cc <_dtoa_r+0x984>
 8008662:	9b03      	ldr	r3, [sp, #12]
 8008664:	9302      	str	r3, [sp, #8]
 8008666:	9b02      	ldr	r3, [sp, #8]
 8008668:	b96b      	cbnz	r3, 8008686 <_dtoa_r+0x93e>
 800866a:	4631      	mov	r1, r6
 800866c:	2205      	movs	r2, #5
 800866e:	4620      	mov	r0, r4
 8008670:	f000 fe52 	bl	8009318 <__multadd>
 8008674:	4601      	mov	r1, r0
 8008676:	4606      	mov	r6, r0
 8008678:	ee18 0a10 	vmov	r0, s16
 800867c:	f001 f8b6 	bl	80097ec <__mcmp>
 8008680:	2800      	cmp	r0, #0
 8008682:	f73f adbb 	bgt.w	80081fc <_dtoa_r+0x4b4>
 8008686:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008688:	9d01      	ldr	r5, [sp, #4]
 800868a:	43db      	mvns	r3, r3
 800868c:	9300      	str	r3, [sp, #0]
 800868e:	f04f 0800 	mov.w	r8, #0
 8008692:	4631      	mov	r1, r6
 8008694:	4620      	mov	r0, r4
 8008696:	f000 fe1d 	bl	80092d4 <_Bfree>
 800869a:	2f00      	cmp	r7, #0
 800869c:	f43f aea4 	beq.w	80083e8 <_dtoa_r+0x6a0>
 80086a0:	f1b8 0f00 	cmp.w	r8, #0
 80086a4:	d005      	beq.n	80086b2 <_dtoa_r+0x96a>
 80086a6:	45b8      	cmp	r8, r7
 80086a8:	d003      	beq.n	80086b2 <_dtoa_r+0x96a>
 80086aa:	4641      	mov	r1, r8
 80086ac:	4620      	mov	r0, r4
 80086ae:	f000 fe11 	bl	80092d4 <_Bfree>
 80086b2:	4639      	mov	r1, r7
 80086b4:	4620      	mov	r0, r4
 80086b6:	f000 fe0d 	bl	80092d4 <_Bfree>
 80086ba:	e695      	b.n	80083e8 <_dtoa_r+0x6a0>
 80086bc:	2600      	movs	r6, #0
 80086be:	4637      	mov	r7, r6
 80086c0:	e7e1      	b.n	8008686 <_dtoa_r+0x93e>
 80086c2:	9700      	str	r7, [sp, #0]
 80086c4:	4637      	mov	r7, r6
 80086c6:	e599      	b.n	80081fc <_dtoa_r+0x4b4>
 80086c8:	40240000 	.word	0x40240000
 80086cc:	9b08      	ldr	r3, [sp, #32]
 80086ce:	2b00      	cmp	r3, #0
 80086d0:	f000 80ca 	beq.w	8008868 <_dtoa_r+0xb20>
 80086d4:	9b03      	ldr	r3, [sp, #12]
 80086d6:	9302      	str	r3, [sp, #8]
 80086d8:	2d00      	cmp	r5, #0
 80086da:	dd05      	ble.n	80086e8 <_dtoa_r+0x9a0>
 80086dc:	4639      	mov	r1, r7
 80086de:	462a      	mov	r2, r5
 80086e0:	4620      	mov	r0, r4
 80086e2:	f001 f813 	bl	800970c <__lshift>
 80086e6:	4607      	mov	r7, r0
 80086e8:	f1b8 0f00 	cmp.w	r8, #0
 80086ec:	d05b      	beq.n	80087a6 <_dtoa_r+0xa5e>
 80086ee:	6879      	ldr	r1, [r7, #4]
 80086f0:	4620      	mov	r0, r4
 80086f2:	f000 fdaf 	bl	8009254 <_Balloc>
 80086f6:	4605      	mov	r5, r0
 80086f8:	b928      	cbnz	r0, 8008706 <_dtoa_r+0x9be>
 80086fa:	4b87      	ldr	r3, [pc, #540]	; (8008918 <_dtoa_r+0xbd0>)
 80086fc:	4602      	mov	r2, r0
 80086fe:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008702:	f7ff bb3b 	b.w	8007d7c <_dtoa_r+0x34>
 8008706:	693a      	ldr	r2, [r7, #16]
 8008708:	3202      	adds	r2, #2
 800870a:	0092      	lsls	r2, r2, #2
 800870c:	f107 010c 	add.w	r1, r7, #12
 8008710:	300c      	adds	r0, #12
 8008712:	f000 fd84 	bl	800921e <memcpy>
 8008716:	2201      	movs	r2, #1
 8008718:	4629      	mov	r1, r5
 800871a:	4620      	mov	r0, r4
 800871c:	f000 fff6 	bl	800970c <__lshift>
 8008720:	9b01      	ldr	r3, [sp, #4]
 8008722:	f103 0901 	add.w	r9, r3, #1
 8008726:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800872a:	4413      	add	r3, r2
 800872c:	9305      	str	r3, [sp, #20]
 800872e:	f00a 0301 	and.w	r3, sl, #1
 8008732:	46b8      	mov	r8, r7
 8008734:	9304      	str	r3, [sp, #16]
 8008736:	4607      	mov	r7, r0
 8008738:	4631      	mov	r1, r6
 800873a:	ee18 0a10 	vmov	r0, s16
 800873e:	f7ff fa77 	bl	8007c30 <quorem>
 8008742:	4641      	mov	r1, r8
 8008744:	9002      	str	r0, [sp, #8]
 8008746:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800874a:	ee18 0a10 	vmov	r0, s16
 800874e:	f001 f84d 	bl	80097ec <__mcmp>
 8008752:	463a      	mov	r2, r7
 8008754:	9003      	str	r0, [sp, #12]
 8008756:	4631      	mov	r1, r6
 8008758:	4620      	mov	r0, r4
 800875a:	f001 f863 	bl	8009824 <__mdiff>
 800875e:	68c2      	ldr	r2, [r0, #12]
 8008760:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 8008764:	4605      	mov	r5, r0
 8008766:	bb02      	cbnz	r2, 80087aa <_dtoa_r+0xa62>
 8008768:	4601      	mov	r1, r0
 800876a:	ee18 0a10 	vmov	r0, s16
 800876e:	f001 f83d 	bl	80097ec <__mcmp>
 8008772:	4602      	mov	r2, r0
 8008774:	4629      	mov	r1, r5
 8008776:	4620      	mov	r0, r4
 8008778:	9207      	str	r2, [sp, #28]
 800877a:	f000 fdab 	bl	80092d4 <_Bfree>
 800877e:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8008782:	ea43 0102 	orr.w	r1, r3, r2
 8008786:	9b04      	ldr	r3, [sp, #16]
 8008788:	430b      	orrs	r3, r1
 800878a:	464d      	mov	r5, r9
 800878c:	d10f      	bne.n	80087ae <_dtoa_r+0xa66>
 800878e:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8008792:	d02a      	beq.n	80087ea <_dtoa_r+0xaa2>
 8008794:	9b03      	ldr	r3, [sp, #12]
 8008796:	2b00      	cmp	r3, #0
 8008798:	dd02      	ble.n	80087a0 <_dtoa_r+0xa58>
 800879a:	9b02      	ldr	r3, [sp, #8]
 800879c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80087a0:	f88b a000 	strb.w	sl, [fp]
 80087a4:	e775      	b.n	8008692 <_dtoa_r+0x94a>
 80087a6:	4638      	mov	r0, r7
 80087a8:	e7ba      	b.n	8008720 <_dtoa_r+0x9d8>
 80087aa:	2201      	movs	r2, #1
 80087ac:	e7e2      	b.n	8008774 <_dtoa_r+0xa2c>
 80087ae:	9b03      	ldr	r3, [sp, #12]
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	db04      	blt.n	80087be <_dtoa_r+0xa76>
 80087b4:	9906      	ldr	r1, [sp, #24]
 80087b6:	430b      	orrs	r3, r1
 80087b8:	9904      	ldr	r1, [sp, #16]
 80087ba:	430b      	orrs	r3, r1
 80087bc:	d122      	bne.n	8008804 <_dtoa_r+0xabc>
 80087be:	2a00      	cmp	r2, #0
 80087c0:	ddee      	ble.n	80087a0 <_dtoa_r+0xa58>
 80087c2:	ee18 1a10 	vmov	r1, s16
 80087c6:	2201      	movs	r2, #1
 80087c8:	4620      	mov	r0, r4
 80087ca:	f000 ff9f 	bl	800970c <__lshift>
 80087ce:	4631      	mov	r1, r6
 80087d0:	ee08 0a10 	vmov	s16, r0
 80087d4:	f001 f80a 	bl	80097ec <__mcmp>
 80087d8:	2800      	cmp	r0, #0
 80087da:	dc03      	bgt.n	80087e4 <_dtoa_r+0xa9c>
 80087dc:	d1e0      	bne.n	80087a0 <_dtoa_r+0xa58>
 80087de:	f01a 0f01 	tst.w	sl, #1
 80087e2:	d0dd      	beq.n	80087a0 <_dtoa_r+0xa58>
 80087e4:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80087e8:	d1d7      	bne.n	800879a <_dtoa_r+0xa52>
 80087ea:	2339      	movs	r3, #57	; 0x39
 80087ec:	f88b 3000 	strb.w	r3, [fp]
 80087f0:	462b      	mov	r3, r5
 80087f2:	461d      	mov	r5, r3
 80087f4:	3b01      	subs	r3, #1
 80087f6:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80087fa:	2a39      	cmp	r2, #57	; 0x39
 80087fc:	d071      	beq.n	80088e2 <_dtoa_r+0xb9a>
 80087fe:	3201      	adds	r2, #1
 8008800:	701a      	strb	r2, [r3, #0]
 8008802:	e746      	b.n	8008692 <_dtoa_r+0x94a>
 8008804:	2a00      	cmp	r2, #0
 8008806:	dd07      	ble.n	8008818 <_dtoa_r+0xad0>
 8008808:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800880c:	d0ed      	beq.n	80087ea <_dtoa_r+0xaa2>
 800880e:	f10a 0301 	add.w	r3, sl, #1
 8008812:	f88b 3000 	strb.w	r3, [fp]
 8008816:	e73c      	b.n	8008692 <_dtoa_r+0x94a>
 8008818:	9b05      	ldr	r3, [sp, #20]
 800881a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800881e:	4599      	cmp	r9, r3
 8008820:	d047      	beq.n	80088b2 <_dtoa_r+0xb6a>
 8008822:	ee18 1a10 	vmov	r1, s16
 8008826:	2300      	movs	r3, #0
 8008828:	220a      	movs	r2, #10
 800882a:	4620      	mov	r0, r4
 800882c:	f000 fd74 	bl	8009318 <__multadd>
 8008830:	45b8      	cmp	r8, r7
 8008832:	ee08 0a10 	vmov	s16, r0
 8008836:	f04f 0300 	mov.w	r3, #0
 800883a:	f04f 020a 	mov.w	r2, #10
 800883e:	4641      	mov	r1, r8
 8008840:	4620      	mov	r0, r4
 8008842:	d106      	bne.n	8008852 <_dtoa_r+0xb0a>
 8008844:	f000 fd68 	bl	8009318 <__multadd>
 8008848:	4680      	mov	r8, r0
 800884a:	4607      	mov	r7, r0
 800884c:	f109 0901 	add.w	r9, r9, #1
 8008850:	e772      	b.n	8008738 <_dtoa_r+0x9f0>
 8008852:	f000 fd61 	bl	8009318 <__multadd>
 8008856:	4639      	mov	r1, r7
 8008858:	4680      	mov	r8, r0
 800885a:	2300      	movs	r3, #0
 800885c:	220a      	movs	r2, #10
 800885e:	4620      	mov	r0, r4
 8008860:	f000 fd5a 	bl	8009318 <__multadd>
 8008864:	4607      	mov	r7, r0
 8008866:	e7f1      	b.n	800884c <_dtoa_r+0xb04>
 8008868:	9b03      	ldr	r3, [sp, #12]
 800886a:	9302      	str	r3, [sp, #8]
 800886c:	9d01      	ldr	r5, [sp, #4]
 800886e:	ee18 0a10 	vmov	r0, s16
 8008872:	4631      	mov	r1, r6
 8008874:	f7ff f9dc 	bl	8007c30 <quorem>
 8008878:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800887c:	9b01      	ldr	r3, [sp, #4]
 800887e:	f805 ab01 	strb.w	sl, [r5], #1
 8008882:	1aea      	subs	r2, r5, r3
 8008884:	9b02      	ldr	r3, [sp, #8]
 8008886:	4293      	cmp	r3, r2
 8008888:	dd09      	ble.n	800889e <_dtoa_r+0xb56>
 800888a:	ee18 1a10 	vmov	r1, s16
 800888e:	2300      	movs	r3, #0
 8008890:	220a      	movs	r2, #10
 8008892:	4620      	mov	r0, r4
 8008894:	f000 fd40 	bl	8009318 <__multadd>
 8008898:	ee08 0a10 	vmov	s16, r0
 800889c:	e7e7      	b.n	800886e <_dtoa_r+0xb26>
 800889e:	9b02      	ldr	r3, [sp, #8]
 80088a0:	2b00      	cmp	r3, #0
 80088a2:	bfc8      	it	gt
 80088a4:	461d      	movgt	r5, r3
 80088a6:	9b01      	ldr	r3, [sp, #4]
 80088a8:	bfd8      	it	le
 80088aa:	2501      	movle	r5, #1
 80088ac:	441d      	add	r5, r3
 80088ae:	f04f 0800 	mov.w	r8, #0
 80088b2:	ee18 1a10 	vmov	r1, s16
 80088b6:	2201      	movs	r2, #1
 80088b8:	4620      	mov	r0, r4
 80088ba:	f000 ff27 	bl	800970c <__lshift>
 80088be:	4631      	mov	r1, r6
 80088c0:	ee08 0a10 	vmov	s16, r0
 80088c4:	f000 ff92 	bl	80097ec <__mcmp>
 80088c8:	2800      	cmp	r0, #0
 80088ca:	dc91      	bgt.n	80087f0 <_dtoa_r+0xaa8>
 80088cc:	d102      	bne.n	80088d4 <_dtoa_r+0xb8c>
 80088ce:	f01a 0f01 	tst.w	sl, #1
 80088d2:	d18d      	bne.n	80087f0 <_dtoa_r+0xaa8>
 80088d4:	462b      	mov	r3, r5
 80088d6:	461d      	mov	r5, r3
 80088d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80088dc:	2a30      	cmp	r2, #48	; 0x30
 80088de:	d0fa      	beq.n	80088d6 <_dtoa_r+0xb8e>
 80088e0:	e6d7      	b.n	8008692 <_dtoa_r+0x94a>
 80088e2:	9a01      	ldr	r2, [sp, #4]
 80088e4:	429a      	cmp	r2, r3
 80088e6:	d184      	bne.n	80087f2 <_dtoa_r+0xaaa>
 80088e8:	9b00      	ldr	r3, [sp, #0]
 80088ea:	3301      	adds	r3, #1
 80088ec:	9300      	str	r3, [sp, #0]
 80088ee:	2331      	movs	r3, #49	; 0x31
 80088f0:	7013      	strb	r3, [r2, #0]
 80088f2:	e6ce      	b.n	8008692 <_dtoa_r+0x94a>
 80088f4:	4b09      	ldr	r3, [pc, #36]	; (800891c <_dtoa_r+0xbd4>)
 80088f6:	f7ff ba95 	b.w	8007e24 <_dtoa_r+0xdc>
 80088fa:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	f47f aa6e 	bne.w	8007dde <_dtoa_r+0x96>
 8008902:	4b07      	ldr	r3, [pc, #28]	; (8008920 <_dtoa_r+0xbd8>)
 8008904:	f7ff ba8e 	b.w	8007e24 <_dtoa_r+0xdc>
 8008908:	9b02      	ldr	r3, [sp, #8]
 800890a:	2b00      	cmp	r3, #0
 800890c:	dcae      	bgt.n	800886c <_dtoa_r+0xb24>
 800890e:	9b06      	ldr	r3, [sp, #24]
 8008910:	2b02      	cmp	r3, #2
 8008912:	f73f aea8 	bgt.w	8008666 <_dtoa_r+0x91e>
 8008916:	e7a9      	b.n	800886c <_dtoa_r+0xb24>
 8008918:	0800aae0 	.word	0x0800aae0
 800891c:	0800a8e4 	.word	0x0800a8e4
 8008920:	0800aa61 	.word	0x0800aa61

08008924 <std>:
 8008924:	2300      	movs	r3, #0
 8008926:	b510      	push	{r4, lr}
 8008928:	4604      	mov	r4, r0
 800892a:	e9c0 3300 	strd	r3, r3, [r0]
 800892e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008932:	6083      	str	r3, [r0, #8]
 8008934:	8181      	strh	r1, [r0, #12]
 8008936:	6643      	str	r3, [r0, #100]	; 0x64
 8008938:	81c2      	strh	r2, [r0, #14]
 800893a:	6183      	str	r3, [r0, #24]
 800893c:	4619      	mov	r1, r3
 800893e:	2208      	movs	r2, #8
 8008940:	305c      	adds	r0, #92	; 0x5c
 8008942:	f7fd fb03 	bl	8005f4c <memset>
 8008946:	4b05      	ldr	r3, [pc, #20]	; (800895c <std+0x38>)
 8008948:	6263      	str	r3, [r4, #36]	; 0x24
 800894a:	4b05      	ldr	r3, [pc, #20]	; (8008960 <std+0x3c>)
 800894c:	62a3      	str	r3, [r4, #40]	; 0x28
 800894e:	4b05      	ldr	r3, [pc, #20]	; (8008964 <std+0x40>)
 8008950:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008952:	4b05      	ldr	r3, [pc, #20]	; (8008968 <std+0x44>)
 8008954:	6224      	str	r4, [r4, #32]
 8008956:	6323      	str	r3, [r4, #48]	; 0x30
 8008958:	bd10      	pop	{r4, pc}
 800895a:	bf00      	nop
 800895c:	0800a151 	.word	0x0800a151
 8008960:	0800a173 	.word	0x0800a173
 8008964:	0800a1ab 	.word	0x0800a1ab
 8008968:	0800a1cf 	.word	0x0800a1cf

0800896c <_cleanup_r>:
 800896c:	4901      	ldr	r1, [pc, #4]	; (8008974 <_cleanup_r+0x8>)
 800896e:	f000 b8af 	b.w	8008ad0 <_fwalk_reent>
 8008972:	bf00      	nop
 8008974:	0800a529 	.word	0x0800a529

08008978 <__sfmoreglue>:
 8008978:	b570      	push	{r4, r5, r6, lr}
 800897a:	2268      	movs	r2, #104	; 0x68
 800897c:	1e4d      	subs	r5, r1, #1
 800897e:	4355      	muls	r5, r2
 8008980:	460e      	mov	r6, r1
 8008982:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008986:	f7fd fb6b 	bl	8006060 <_malloc_r>
 800898a:	4604      	mov	r4, r0
 800898c:	b140      	cbz	r0, 80089a0 <__sfmoreglue+0x28>
 800898e:	2100      	movs	r1, #0
 8008990:	e9c0 1600 	strd	r1, r6, [r0]
 8008994:	300c      	adds	r0, #12
 8008996:	60a0      	str	r0, [r4, #8]
 8008998:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800899c:	f7fd fad6 	bl	8005f4c <memset>
 80089a0:	4620      	mov	r0, r4
 80089a2:	bd70      	pop	{r4, r5, r6, pc}

080089a4 <__sfp_lock_acquire>:
 80089a4:	4801      	ldr	r0, [pc, #4]	; (80089ac <__sfp_lock_acquire+0x8>)
 80089a6:	f000 bc26 	b.w	80091f6 <__retarget_lock_acquire_recursive>
 80089aa:	bf00      	nop
 80089ac:	20000451 	.word	0x20000451

080089b0 <__sfp_lock_release>:
 80089b0:	4801      	ldr	r0, [pc, #4]	; (80089b8 <__sfp_lock_release+0x8>)
 80089b2:	f000 bc21 	b.w	80091f8 <__retarget_lock_release_recursive>
 80089b6:	bf00      	nop
 80089b8:	20000451 	.word	0x20000451

080089bc <__sinit_lock_acquire>:
 80089bc:	4801      	ldr	r0, [pc, #4]	; (80089c4 <__sinit_lock_acquire+0x8>)
 80089be:	f000 bc1a 	b.w	80091f6 <__retarget_lock_acquire_recursive>
 80089c2:	bf00      	nop
 80089c4:	20000452 	.word	0x20000452

080089c8 <__sinit_lock_release>:
 80089c8:	4801      	ldr	r0, [pc, #4]	; (80089d0 <__sinit_lock_release+0x8>)
 80089ca:	f000 bc15 	b.w	80091f8 <__retarget_lock_release_recursive>
 80089ce:	bf00      	nop
 80089d0:	20000452 	.word	0x20000452

080089d4 <__sinit>:
 80089d4:	b510      	push	{r4, lr}
 80089d6:	4604      	mov	r4, r0
 80089d8:	f7ff fff0 	bl	80089bc <__sinit_lock_acquire>
 80089dc:	69a3      	ldr	r3, [r4, #24]
 80089de:	b11b      	cbz	r3, 80089e8 <__sinit+0x14>
 80089e0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089e4:	f7ff bff0 	b.w	80089c8 <__sinit_lock_release>
 80089e8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80089ec:	6523      	str	r3, [r4, #80]	; 0x50
 80089ee:	4b13      	ldr	r3, [pc, #76]	; (8008a3c <__sinit+0x68>)
 80089f0:	4a13      	ldr	r2, [pc, #76]	; (8008a40 <__sinit+0x6c>)
 80089f2:	681b      	ldr	r3, [r3, #0]
 80089f4:	62a2      	str	r2, [r4, #40]	; 0x28
 80089f6:	42a3      	cmp	r3, r4
 80089f8:	bf04      	itt	eq
 80089fa:	2301      	moveq	r3, #1
 80089fc:	61a3      	streq	r3, [r4, #24]
 80089fe:	4620      	mov	r0, r4
 8008a00:	f000 f820 	bl	8008a44 <__sfp>
 8008a04:	6060      	str	r0, [r4, #4]
 8008a06:	4620      	mov	r0, r4
 8008a08:	f000 f81c 	bl	8008a44 <__sfp>
 8008a0c:	60a0      	str	r0, [r4, #8]
 8008a0e:	4620      	mov	r0, r4
 8008a10:	f000 f818 	bl	8008a44 <__sfp>
 8008a14:	2200      	movs	r2, #0
 8008a16:	60e0      	str	r0, [r4, #12]
 8008a18:	2104      	movs	r1, #4
 8008a1a:	6860      	ldr	r0, [r4, #4]
 8008a1c:	f7ff ff82 	bl	8008924 <std>
 8008a20:	68a0      	ldr	r0, [r4, #8]
 8008a22:	2201      	movs	r2, #1
 8008a24:	2109      	movs	r1, #9
 8008a26:	f7ff ff7d 	bl	8008924 <std>
 8008a2a:	68e0      	ldr	r0, [r4, #12]
 8008a2c:	2202      	movs	r2, #2
 8008a2e:	2112      	movs	r1, #18
 8008a30:	f7ff ff78 	bl	8008924 <std>
 8008a34:	2301      	movs	r3, #1
 8008a36:	61a3      	str	r3, [r4, #24]
 8008a38:	e7d2      	b.n	80089e0 <__sinit+0xc>
 8008a3a:	bf00      	nop
 8008a3c:	0800a8d0 	.word	0x0800a8d0
 8008a40:	0800896d 	.word	0x0800896d

08008a44 <__sfp>:
 8008a44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a46:	4607      	mov	r7, r0
 8008a48:	f7ff ffac 	bl	80089a4 <__sfp_lock_acquire>
 8008a4c:	4b1e      	ldr	r3, [pc, #120]	; (8008ac8 <__sfp+0x84>)
 8008a4e:	681e      	ldr	r6, [r3, #0]
 8008a50:	69b3      	ldr	r3, [r6, #24]
 8008a52:	b913      	cbnz	r3, 8008a5a <__sfp+0x16>
 8008a54:	4630      	mov	r0, r6
 8008a56:	f7ff ffbd 	bl	80089d4 <__sinit>
 8008a5a:	3648      	adds	r6, #72	; 0x48
 8008a5c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008a60:	3b01      	subs	r3, #1
 8008a62:	d503      	bpl.n	8008a6c <__sfp+0x28>
 8008a64:	6833      	ldr	r3, [r6, #0]
 8008a66:	b30b      	cbz	r3, 8008aac <__sfp+0x68>
 8008a68:	6836      	ldr	r6, [r6, #0]
 8008a6a:	e7f7      	b.n	8008a5c <__sfp+0x18>
 8008a6c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008a70:	b9d5      	cbnz	r5, 8008aa8 <__sfp+0x64>
 8008a72:	4b16      	ldr	r3, [pc, #88]	; (8008acc <__sfp+0x88>)
 8008a74:	60e3      	str	r3, [r4, #12]
 8008a76:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008a7a:	6665      	str	r5, [r4, #100]	; 0x64
 8008a7c:	f000 fbba 	bl	80091f4 <__retarget_lock_init_recursive>
 8008a80:	f7ff ff96 	bl	80089b0 <__sfp_lock_release>
 8008a84:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008a88:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008a8c:	6025      	str	r5, [r4, #0]
 8008a8e:	61a5      	str	r5, [r4, #24]
 8008a90:	2208      	movs	r2, #8
 8008a92:	4629      	mov	r1, r5
 8008a94:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008a98:	f7fd fa58 	bl	8005f4c <memset>
 8008a9c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008aa0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008aa4:	4620      	mov	r0, r4
 8008aa6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008aa8:	3468      	adds	r4, #104	; 0x68
 8008aaa:	e7d9      	b.n	8008a60 <__sfp+0x1c>
 8008aac:	2104      	movs	r1, #4
 8008aae:	4638      	mov	r0, r7
 8008ab0:	f7ff ff62 	bl	8008978 <__sfmoreglue>
 8008ab4:	4604      	mov	r4, r0
 8008ab6:	6030      	str	r0, [r6, #0]
 8008ab8:	2800      	cmp	r0, #0
 8008aba:	d1d5      	bne.n	8008a68 <__sfp+0x24>
 8008abc:	f7ff ff78 	bl	80089b0 <__sfp_lock_release>
 8008ac0:	230c      	movs	r3, #12
 8008ac2:	603b      	str	r3, [r7, #0]
 8008ac4:	e7ee      	b.n	8008aa4 <__sfp+0x60>
 8008ac6:	bf00      	nop
 8008ac8:	0800a8d0 	.word	0x0800a8d0
 8008acc:	ffff0001 	.word	0xffff0001

08008ad0 <_fwalk_reent>:
 8008ad0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ad4:	4606      	mov	r6, r0
 8008ad6:	4688      	mov	r8, r1
 8008ad8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008adc:	2700      	movs	r7, #0
 8008ade:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008ae2:	f1b9 0901 	subs.w	r9, r9, #1
 8008ae6:	d505      	bpl.n	8008af4 <_fwalk_reent+0x24>
 8008ae8:	6824      	ldr	r4, [r4, #0]
 8008aea:	2c00      	cmp	r4, #0
 8008aec:	d1f7      	bne.n	8008ade <_fwalk_reent+0xe>
 8008aee:	4638      	mov	r0, r7
 8008af0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008af4:	89ab      	ldrh	r3, [r5, #12]
 8008af6:	2b01      	cmp	r3, #1
 8008af8:	d907      	bls.n	8008b0a <_fwalk_reent+0x3a>
 8008afa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008afe:	3301      	adds	r3, #1
 8008b00:	d003      	beq.n	8008b0a <_fwalk_reent+0x3a>
 8008b02:	4629      	mov	r1, r5
 8008b04:	4630      	mov	r0, r6
 8008b06:	47c0      	blx	r8
 8008b08:	4307      	orrs	r7, r0
 8008b0a:	3568      	adds	r5, #104	; 0x68
 8008b0c:	e7e9      	b.n	8008ae2 <_fwalk_reent+0x12>

08008b0e <rshift>:
 8008b0e:	6903      	ldr	r3, [r0, #16]
 8008b10:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8008b14:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008b18:	ea4f 1261 	mov.w	r2, r1, asr #5
 8008b1c:	f100 0414 	add.w	r4, r0, #20
 8008b20:	dd45      	ble.n	8008bae <rshift+0xa0>
 8008b22:	f011 011f 	ands.w	r1, r1, #31
 8008b26:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8008b2a:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8008b2e:	d10c      	bne.n	8008b4a <rshift+0x3c>
 8008b30:	f100 0710 	add.w	r7, r0, #16
 8008b34:	4629      	mov	r1, r5
 8008b36:	42b1      	cmp	r1, r6
 8008b38:	d334      	bcc.n	8008ba4 <rshift+0x96>
 8008b3a:	1a9b      	subs	r3, r3, r2
 8008b3c:	009b      	lsls	r3, r3, #2
 8008b3e:	1eea      	subs	r2, r5, #3
 8008b40:	4296      	cmp	r6, r2
 8008b42:	bf38      	it	cc
 8008b44:	2300      	movcc	r3, #0
 8008b46:	4423      	add	r3, r4
 8008b48:	e015      	b.n	8008b76 <rshift+0x68>
 8008b4a:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8008b4e:	f1c1 0820 	rsb	r8, r1, #32
 8008b52:	40cf      	lsrs	r7, r1
 8008b54:	f105 0e04 	add.w	lr, r5, #4
 8008b58:	46a1      	mov	r9, r4
 8008b5a:	4576      	cmp	r6, lr
 8008b5c:	46f4      	mov	ip, lr
 8008b5e:	d815      	bhi.n	8008b8c <rshift+0x7e>
 8008b60:	1a9a      	subs	r2, r3, r2
 8008b62:	0092      	lsls	r2, r2, #2
 8008b64:	3a04      	subs	r2, #4
 8008b66:	3501      	adds	r5, #1
 8008b68:	42ae      	cmp	r6, r5
 8008b6a:	bf38      	it	cc
 8008b6c:	2200      	movcc	r2, #0
 8008b6e:	18a3      	adds	r3, r4, r2
 8008b70:	50a7      	str	r7, [r4, r2]
 8008b72:	b107      	cbz	r7, 8008b76 <rshift+0x68>
 8008b74:	3304      	adds	r3, #4
 8008b76:	1b1a      	subs	r2, r3, r4
 8008b78:	42a3      	cmp	r3, r4
 8008b7a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8008b7e:	bf08      	it	eq
 8008b80:	2300      	moveq	r3, #0
 8008b82:	6102      	str	r2, [r0, #16]
 8008b84:	bf08      	it	eq
 8008b86:	6143      	streq	r3, [r0, #20]
 8008b88:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008b8c:	f8dc c000 	ldr.w	ip, [ip]
 8008b90:	fa0c fc08 	lsl.w	ip, ip, r8
 8008b94:	ea4c 0707 	orr.w	r7, ip, r7
 8008b98:	f849 7b04 	str.w	r7, [r9], #4
 8008b9c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8008ba0:	40cf      	lsrs	r7, r1
 8008ba2:	e7da      	b.n	8008b5a <rshift+0x4c>
 8008ba4:	f851 cb04 	ldr.w	ip, [r1], #4
 8008ba8:	f847 cf04 	str.w	ip, [r7, #4]!
 8008bac:	e7c3      	b.n	8008b36 <rshift+0x28>
 8008bae:	4623      	mov	r3, r4
 8008bb0:	e7e1      	b.n	8008b76 <rshift+0x68>

08008bb2 <__hexdig_fun>:
 8008bb2:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8008bb6:	2b09      	cmp	r3, #9
 8008bb8:	d802      	bhi.n	8008bc0 <__hexdig_fun+0xe>
 8008bba:	3820      	subs	r0, #32
 8008bbc:	b2c0      	uxtb	r0, r0
 8008bbe:	4770      	bx	lr
 8008bc0:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8008bc4:	2b05      	cmp	r3, #5
 8008bc6:	d801      	bhi.n	8008bcc <__hexdig_fun+0x1a>
 8008bc8:	3847      	subs	r0, #71	; 0x47
 8008bca:	e7f7      	b.n	8008bbc <__hexdig_fun+0xa>
 8008bcc:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8008bd0:	2b05      	cmp	r3, #5
 8008bd2:	d801      	bhi.n	8008bd8 <__hexdig_fun+0x26>
 8008bd4:	3827      	subs	r0, #39	; 0x27
 8008bd6:	e7f1      	b.n	8008bbc <__hexdig_fun+0xa>
 8008bd8:	2000      	movs	r0, #0
 8008bda:	4770      	bx	lr

08008bdc <__gethex>:
 8008bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008be0:	ed2d 8b02 	vpush	{d8}
 8008be4:	b089      	sub	sp, #36	; 0x24
 8008be6:	ee08 0a10 	vmov	s16, r0
 8008bea:	9304      	str	r3, [sp, #16]
 8008bec:	4bb4      	ldr	r3, [pc, #720]	; (8008ec0 <__gethex+0x2e4>)
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	9301      	str	r3, [sp, #4]
 8008bf2:	4618      	mov	r0, r3
 8008bf4:	468b      	mov	fp, r1
 8008bf6:	4690      	mov	r8, r2
 8008bf8:	f7f7 faf2 	bl	80001e0 <strlen>
 8008bfc:	9b01      	ldr	r3, [sp, #4]
 8008bfe:	f8db 2000 	ldr.w	r2, [fp]
 8008c02:	4403      	add	r3, r0
 8008c04:	4682      	mov	sl, r0
 8008c06:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8008c0a:	9305      	str	r3, [sp, #20]
 8008c0c:	1c93      	adds	r3, r2, #2
 8008c0e:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8008c12:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8008c16:	32fe      	adds	r2, #254	; 0xfe
 8008c18:	18d1      	adds	r1, r2, r3
 8008c1a:	461f      	mov	r7, r3
 8008c1c:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008c20:	9100      	str	r1, [sp, #0]
 8008c22:	2830      	cmp	r0, #48	; 0x30
 8008c24:	d0f8      	beq.n	8008c18 <__gethex+0x3c>
 8008c26:	f7ff ffc4 	bl	8008bb2 <__hexdig_fun>
 8008c2a:	4604      	mov	r4, r0
 8008c2c:	2800      	cmp	r0, #0
 8008c2e:	d13a      	bne.n	8008ca6 <__gethex+0xca>
 8008c30:	9901      	ldr	r1, [sp, #4]
 8008c32:	4652      	mov	r2, sl
 8008c34:	4638      	mov	r0, r7
 8008c36:	f001 face 	bl	800a1d6 <strncmp>
 8008c3a:	4605      	mov	r5, r0
 8008c3c:	2800      	cmp	r0, #0
 8008c3e:	d168      	bne.n	8008d12 <__gethex+0x136>
 8008c40:	f817 000a 	ldrb.w	r0, [r7, sl]
 8008c44:	eb07 060a 	add.w	r6, r7, sl
 8008c48:	f7ff ffb3 	bl	8008bb2 <__hexdig_fun>
 8008c4c:	2800      	cmp	r0, #0
 8008c4e:	d062      	beq.n	8008d16 <__gethex+0x13a>
 8008c50:	4633      	mov	r3, r6
 8008c52:	7818      	ldrb	r0, [r3, #0]
 8008c54:	2830      	cmp	r0, #48	; 0x30
 8008c56:	461f      	mov	r7, r3
 8008c58:	f103 0301 	add.w	r3, r3, #1
 8008c5c:	d0f9      	beq.n	8008c52 <__gethex+0x76>
 8008c5e:	f7ff ffa8 	bl	8008bb2 <__hexdig_fun>
 8008c62:	2301      	movs	r3, #1
 8008c64:	fab0 f480 	clz	r4, r0
 8008c68:	0964      	lsrs	r4, r4, #5
 8008c6a:	4635      	mov	r5, r6
 8008c6c:	9300      	str	r3, [sp, #0]
 8008c6e:	463a      	mov	r2, r7
 8008c70:	4616      	mov	r6, r2
 8008c72:	3201      	adds	r2, #1
 8008c74:	7830      	ldrb	r0, [r6, #0]
 8008c76:	f7ff ff9c 	bl	8008bb2 <__hexdig_fun>
 8008c7a:	2800      	cmp	r0, #0
 8008c7c:	d1f8      	bne.n	8008c70 <__gethex+0x94>
 8008c7e:	9901      	ldr	r1, [sp, #4]
 8008c80:	4652      	mov	r2, sl
 8008c82:	4630      	mov	r0, r6
 8008c84:	f001 faa7 	bl	800a1d6 <strncmp>
 8008c88:	b980      	cbnz	r0, 8008cac <__gethex+0xd0>
 8008c8a:	b94d      	cbnz	r5, 8008ca0 <__gethex+0xc4>
 8008c8c:	eb06 050a 	add.w	r5, r6, sl
 8008c90:	462a      	mov	r2, r5
 8008c92:	4616      	mov	r6, r2
 8008c94:	3201      	adds	r2, #1
 8008c96:	7830      	ldrb	r0, [r6, #0]
 8008c98:	f7ff ff8b 	bl	8008bb2 <__hexdig_fun>
 8008c9c:	2800      	cmp	r0, #0
 8008c9e:	d1f8      	bne.n	8008c92 <__gethex+0xb6>
 8008ca0:	1bad      	subs	r5, r5, r6
 8008ca2:	00ad      	lsls	r5, r5, #2
 8008ca4:	e004      	b.n	8008cb0 <__gethex+0xd4>
 8008ca6:	2400      	movs	r4, #0
 8008ca8:	4625      	mov	r5, r4
 8008caa:	e7e0      	b.n	8008c6e <__gethex+0x92>
 8008cac:	2d00      	cmp	r5, #0
 8008cae:	d1f7      	bne.n	8008ca0 <__gethex+0xc4>
 8008cb0:	7833      	ldrb	r3, [r6, #0]
 8008cb2:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8008cb6:	2b50      	cmp	r3, #80	; 0x50
 8008cb8:	d13b      	bne.n	8008d32 <__gethex+0x156>
 8008cba:	7873      	ldrb	r3, [r6, #1]
 8008cbc:	2b2b      	cmp	r3, #43	; 0x2b
 8008cbe:	d02c      	beq.n	8008d1a <__gethex+0x13e>
 8008cc0:	2b2d      	cmp	r3, #45	; 0x2d
 8008cc2:	d02e      	beq.n	8008d22 <__gethex+0x146>
 8008cc4:	1c71      	adds	r1, r6, #1
 8008cc6:	f04f 0900 	mov.w	r9, #0
 8008cca:	7808      	ldrb	r0, [r1, #0]
 8008ccc:	f7ff ff71 	bl	8008bb2 <__hexdig_fun>
 8008cd0:	1e43      	subs	r3, r0, #1
 8008cd2:	b2db      	uxtb	r3, r3
 8008cd4:	2b18      	cmp	r3, #24
 8008cd6:	d82c      	bhi.n	8008d32 <__gethex+0x156>
 8008cd8:	f1a0 0210 	sub.w	r2, r0, #16
 8008cdc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8008ce0:	f7ff ff67 	bl	8008bb2 <__hexdig_fun>
 8008ce4:	1e43      	subs	r3, r0, #1
 8008ce6:	b2db      	uxtb	r3, r3
 8008ce8:	2b18      	cmp	r3, #24
 8008cea:	d91d      	bls.n	8008d28 <__gethex+0x14c>
 8008cec:	f1b9 0f00 	cmp.w	r9, #0
 8008cf0:	d000      	beq.n	8008cf4 <__gethex+0x118>
 8008cf2:	4252      	negs	r2, r2
 8008cf4:	4415      	add	r5, r2
 8008cf6:	f8cb 1000 	str.w	r1, [fp]
 8008cfa:	b1e4      	cbz	r4, 8008d36 <__gethex+0x15a>
 8008cfc:	9b00      	ldr	r3, [sp, #0]
 8008cfe:	2b00      	cmp	r3, #0
 8008d00:	bf14      	ite	ne
 8008d02:	2700      	movne	r7, #0
 8008d04:	2706      	moveq	r7, #6
 8008d06:	4638      	mov	r0, r7
 8008d08:	b009      	add	sp, #36	; 0x24
 8008d0a:	ecbd 8b02 	vpop	{d8}
 8008d0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d12:	463e      	mov	r6, r7
 8008d14:	4625      	mov	r5, r4
 8008d16:	2401      	movs	r4, #1
 8008d18:	e7ca      	b.n	8008cb0 <__gethex+0xd4>
 8008d1a:	f04f 0900 	mov.w	r9, #0
 8008d1e:	1cb1      	adds	r1, r6, #2
 8008d20:	e7d3      	b.n	8008cca <__gethex+0xee>
 8008d22:	f04f 0901 	mov.w	r9, #1
 8008d26:	e7fa      	b.n	8008d1e <__gethex+0x142>
 8008d28:	230a      	movs	r3, #10
 8008d2a:	fb03 0202 	mla	r2, r3, r2, r0
 8008d2e:	3a10      	subs	r2, #16
 8008d30:	e7d4      	b.n	8008cdc <__gethex+0x100>
 8008d32:	4631      	mov	r1, r6
 8008d34:	e7df      	b.n	8008cf6 <__gethex+0x11a>
 8008d36:	1bf3      	subs	r3, r6, r7
 8008d38:	3b01      	subs	r3, #1
 8008d3a:	4621      	mov	r1, r4
 8008d3c:	2b07      	cmp	r3, #7
 8008d3e:	dc0b      	bgt.n	8008d58 <__gethex+0x17c>
 8008d40:	ee18 0a10 	vmov	r0, s16
 8008d44:	f000 fa86 	bl	8009254 <_Balloc>
 8008d48:	4604      	mov	r4, r0
 8008d4a:	b940      	cbnz	r0, 8008d5e <__gethex+0x182>
 8008d4c:	4b5d      	ldr	r3, [pc, #372]	; (8008ec4 <__gethex+0x2e8>)
 8008d4e:	4602      	mov	r2, r0
 8008d50:	21de      	movs	r1, #222	; 0xde
 8008d52:	485d      	ldr	r0, [pc, #372]	; (8008ec8 <__gethex+0x2ec>)
 8008d54:	f001 fb34 	bl	800a3c0 <__assert_func>
 8008d58:	3101      	adds	r1, #1
 8008d5a:	105b      	asrs	r3, r3, #1
 8008d5c:	e7ee      	b.n	8008d3c <__gethex+0x160>
 8008d5e:	f100 0914 	add.w	r9, r0, #20
 8008d62:	f04f 0b00 	mov.w	fp, #0
 8008d66:	f1ca 0301 	rsb	r3, sl, #1
 8008d6a:	f8cd 9008 	str.w	r9, [sp, #8]
 8008d6e:	f8cd b000 	str.w	fp, [sp]
 8008d72:	9306      	str	r3, [sp, #24]
 8008d74:	42b7      	cmp	r7, r6
 8008d76:	d340      	bcc.n	8008dfa <__gethex+0x21e>
 8008d78:	9802      	ldr	r0, [sp, #8]
 8008d7a:	9b00      	ldr	r3, [sp, #0]
 8008d7c:	f840 3b04 	str.w	r3, [r0], #4
 8008d80:	eba0 0009 	sub.w	r0, r0, r9
 8008d84:	1080      	asrs	r0, r0, #2
 8008d86:	0146      	lsls	r6, r0, #5
 8008d88:	6120      	str	r0, [r4, #16]
 8008d8a:	4618      	mov	r0, r3
 8008d8c:	f000 fb54 	bl	8009438 <__hi0bits>
 8008d90:	1a30      	subs	r0, r6, r0
 8008d92:	f8d8 6000 	ldr.w	r6, [r8]
 8008d96:	42b0      	cmp	r0, r6
 8008d98:	dd63      	ble.n	8008e62 <__gethex+0x286>
 8008d9a:	1b87      	subs	r7, r0, r6
 8008d9c:	4639      	mov	r1, r7
 8008d9e:	4620      	mov	r0, r4
 8008da0:	f000 fef8 	bl	8009b94 <__any_on>
 8008da4:	4682      	mov	sl, r0
 8008da6:	b1a8      	cbz	r0, 8008dd4 <__gethex+0x1f8>
 8008da8:	1e7b      	subs	r3, r7, #1
 8008daa:	1159      	asrs	r1, r3, #5
 8008dac:	f003 021f 	and.w	r2, r3, #31
 8008db0:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8008db4:	f04f 0a01 	mov.w	sl, #1
 8008db8:	fa0a f202 	lsl.w	r2, sl, r2
 8008dbc:	420a      	tst	r2, r1
 8008dbe:	d009      	beq.n	8008dd4 <__gethex+0x1f8>
 8008dc0:	4553      	cmp	r3, sl
 8008dc2:	dd05      	ble.n	8008dd0 <__gethex+0x1f4>
 8008dc4:	1eb9      	subs	r1, r7, #2
 8008dc6:	4620      	mov	r0, r4
 8008dc8:	f000 fee4 	bl	8009b94 <__any_on>
 8008dcc:	2800      	cmp	r0, #0
 8008dce:	d145      	bne.n	8008e5c <__gethex+0x280>
 8008dd0:	f04f 0a02 	mov.w	sl, #2
 8008dd4:	4639      	mov	r1, r7
 8008dd6:	4620      	mov	r0, r4
 8008dd8:	f7ff fe99 	bl	8008b0e <rshift>
 8008ddc:	443d      	add	r5, r7
 8008dde:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8008de2:	42ab      	cmp	r3, r5
 8008de4:	da4c      	bge.n	8008e80 <__gethex+0x2a4>
 8008de6:	ee18 0a10 	vmov	r0, s16
 8008dea:	4621      	mov	r1, r4
 8008dec:	f000 fa72 	bl	80092d4 <_Bfree>
 8008df0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008df2:	2300      	movs	r3, #0
 8008df4:	6013      	str	r3, [r2, #0]
 8008df6:	27a3      	movs	r7, #163	; 0xa3
 8008df8:	e785      	b.n	8008d06 <__gethex+0x12a>
 8008dfa:	1e73      	subs	r3, r6, #1
 8008dfc:	9a05      	ldr	r2, [sp, #20]
 8008dfe:	9303      	str	r3, [sp, #12]
 8008e00:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8008e04:	4293      	cmp	r3, r2
 8008e06:	d019      	beq.n	8008e3c <__gethex+0x260>
 8008e08:	f1bb 0f20 	cmp.w	fp, #32
 8008e0c:	d107      	bne.n	8008e1e <__gethex+0x242>
 8008e0e:	9b02      	ldr	r3, [sp, #8]
 8008e10:	9a00      	ldr	r2, [sp, #0]
 8008e12:	f843 2b04 	str.w	r2, [r3], #4
 8008e16:	9302      	str	r3, [sp, #8]
 8008e18:	2300      	movs	r3, #0
 8008e1a:	9300      	str	r3, [sp, #0]
 8008e1c:	469b      	mov	fp, r3
 8008e1e:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8008e22:	f7ff fec6 	bl	8008bb2 <__hexdig_fun>
 8008e26:	9b00      	ldr	r3, [sp, #0]
 8008e28:	f000 000f 	and.w	r0, r0, #15
 8008e2c:	fa00 f00b 	lsl.w	r0, r0, fp
 8008e30:	4303      	orrs	r3, r0
 8008e32:	9300      	str	r3, [sp, #0]
 8008e34:	f10b 0b04 	add.w	fp, fp, #4
 8008e38:	9b03      	ldr	r3, [sp, #12]
 8008e3a:	e00d      	b.n	8008e58 <__gethex+0x27c>
 8008e3c:	9b03      	ldr	r3, [sp, #12]
 8008e3e:	9a06      	ldr	r2, [sp, #24]
 8008e40:	4413      	add	r3, r2
 8008e42:	42bb      	cmp	r3, r7
 8008e44:	d3e0      	bcc.n	8008e08 <__gethex+0x22c>
 8008e46:	4618      	mov	r0, r3
 8008e48:	9901      	ldr	r1, [sp, #4]
 8008e4a:	9307      	str	r3, [sp, #28]
 8008e4c:	4652      	mov	r2, sl
 8008e4e:	f001 f9c2 	bl	800a1d6 <strncmp>
 8008e52:	9b07      	ldr	r3, [sp, #28]
 8008e54:	2800      	cmp	r0, #0
 8008e56:	d1d7      	bne.n	8008e08 <__gethex+0x22c>
 8008e58:	461e      	mov	r6, r3
 8008e5a:	e78b      	b.n	8008d74 <__gethex+0x198>
 8008e5c:	f04f 0a03 	mov.w	sl, #3
 8008e60:	e7b8      	b.n	8008dd4 <__gethex+0x1f8>
 8008e62:	da0a      	bge.n	8008e7a <__gethex+0x29e>
 8008e64:	1a37      	subs	r7, r6, r0
 8008e66:	4621      	mov	r1, r4
 8008e68:	ee18 0a10 	vmov	r0, s16
 8008e6c:	463a      	mov	r2, r7
 8008e6e:	f000 fc4d 	bl	800970c <__lshift>
 8008e72:	1bed      	subs	r5, r5, r7
 8008e74:	4604      	mov	r4, r0
 8008e76:	f100 0914 	add.w	r9, r0, #20
 8008e7a:	f04f 0a00 	mov.w	sl, #0
 8008e7e:	e7ae      	b.n	8008dde <__gethex+0x202>
 8008e80:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8008e84:	42a8      	cmp	r0, r5
 8008e86:	dd72      	ble.n	8008f6e <__gethex+0x392>
 8008e88:	1b45      	subs	r5, r0, r5
 8008e8a:	42ae      	cmp	r6, r5
 8008e8c:	dc36      	bgt.n	8008efc <__gethex+0x320>
 8008e8e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008e92:	2b02      	cmp	r3, #2
 8008e94:	d02a      	beq.n	8008eec <__gethex+0x310>
 8008e96:	2b03      	cmp	r3, #3
 8008e98:	d02c      	beq.n	8008ef4 <__gethex+0x318>
 8008e9a:	2b01      	cmp	r3, #1
 8008e9c:	d11c      	bne.n	8008ed8 <__gethex+0x2fc>
 8008e9e:	42ae      	cmp	r6, r5
 8008ea0:	d11a      	bne.n	8008ed8 <__gethex+0x2fc>
 8008ea2:	2e01      	cmp	r6, #1
 8008ea4:	d112      	bne.n	8008ecc <__gethex+0x2f0>
 8008ea6:	9a04      	ldr	r2, [sp, #16]
 8008ea8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8008eac:	6013      	str	r3, [r2, #0]
 8008eae:	2301      	movs	r3, #1
 8008eb0:	6123      	str	r3, [r4, #16]
 8008eb2:	f8c9 3000 	str.w	r3, [r9]
 8008eb6:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008eb8:	2762      	movs	r7, #98	; 0x62
 8008eba:	601c      	str	r4, [r3, #0]
 8008ebc:	e723      	b.n	8008d06 <__gethex+0x12a>
 8008ebe:	bf00      	nop
 8008ec0:	0800abbc 	.word	0x0800abbc
 8008ec4:	0800aae0 	.word	0x0800aae0
 8008ec8:	0800ab54 	.word	0x0800ab54
 8008ecc:	1e71      	subs	r1, r6, #1
 8008ece:	4620      	mov	r0, r4
 8008ed0:	f000 fe60 	bl	8009b94 <__any_on>
 8008ed4:	2800      	cmp	r0, #0
 8008ed6:	d1e6      	bne.n	8008ea6 <__gethex+0x2ca>
 8008ed8:	ee18 0a10 	vmov	r0, s16
 8008edc:	4621      	mov	r1, r4
 8008ede:	f000 f9f9 	bl	80092d4 <_Bfree>
 8008ee2:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8008ee4:	2300      	movs	r3, #0
 8008ee6:	6013      	str	r3, [r2, #0]
 8008ee8:	2750      	movs	r7, #80	; 0x50
 8008eea:	e70c      	b.n	8008d06 <__gethex+0x12a>
 8008eec:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008eee:	2b00      	cmp	r3, #0
 8008ef0:	d1f2      	bne.n	8008ed8 <__gethex+0x2fc>
 8008ef2:	e7d8      	b.n	8008ea6 <__gethex+0x2ca>
 8008ef4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d1d5      	bne.n	8008ea6 <__gethex+0x2ca>
 8008efa:	e7ed      	b.n	8008ed8 <__gethex+0x2fc>
 8008efc:	1e6f      	subs	r7, r5, #1
 8008efe:	f1ba 0f00 	cmp.w	sl, #0
 8008f02:	d131      	bne.n	8008f68 <__gethex+0x38c>
 8008f04:	b127      	cbz	r7, 8008f10 <__gethex+0x334>
 8008f06:	4639      	mov	r1, r7
 8008f08:	4620      	mov	r0, r4
 8008f0a:	f000 fe43 	bl	8009b94 <__any_on>
 8008f0e:	4682      	mov	sl, r0
 8008f10:	117b      	asrs	r3, r7, #5
 8008f12:	2101      	movs	r1, #1
 8008f14:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8008f18:	f007 071f 	and.w	r7, r7, #31
 8008f1c:	fa01 f707 	lsl.w	r7, r1, r7
 8008f20:	421f      	tst	r7, r3
 8008f22:	4629      	mov	r1, r5
 8008f24:	4620      	mov	r0, r4
 8008f26:	bf18      	it	ne
 8008f28:	f04a 0a02 	orrne.w	sl, sl, #2
 8008f2c:	1b76      	subs	r6, r6, r5
 8008f2e:	f7ff fdee 	bl	8008b0e <rshift>
 8008f32:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8008f36:	2702      	movs	r7, #2
 8008f38:	f1ba 0f00 	cmp.w	sl, #0
 8008f3c:	d048      	beq.n	8008fd0 <__gethex+0x3f4>
 8008f3e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8008f42:	2b02      	cmp	r3, #2
 8008f44:	d015      	beq.n	8008f72 <__gethex+0x396>
 8008f46:	2b03      	cmp	r3, #3
 8008f48:	d017      	beq.n	8008f7a <__gethex+0x39e>
 8008f4a:	2b01      	cmp	r3, #1
 8008f4c:	d109      	bne.n	8008f62 <__gethex+0x386>
 8008f4e:	f01a 0f02 	tst.w	sl, #2
 8008f52:	d006      	beq.n	8008f62 <__gethex+0x386>
 8008f54:	f8d9 0000 	ldr.w	r0, [r9]
 8008f58:	ea4a 0a00 	orr.w	sl, sl, r0
 8008f5c:	f01a 0f01 	tst.w	sl, #1
 8008f60:	d10e      	bne.n	8008f80 <__gethex+0x3a4>
 8008f62:	f047 0710 	orr.w	r7, r7, #16
 8008f66:	e033      	b.n	8008fd0 <__gethex+0x3f4>
 8008f68:	f04f 0a01 	mov.w	sl, #1
 8008f6c:	e7d0      	b.n	8008f10 <__gethex+0x334>
 8008f6e:	2701      	movs	r7, #1
 8008f70:	e7e2      	b.n	8008f38 <__gethex+0x35c>
 8008f72:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f74:	f1c3 0301 	rsb	r3, r3, #1
 8008f78:	9315      	str	r3, [sp, #84]	; 0x54
 8008f7a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008f7c:	2b00      	cmp	r3, #0
 8008f7e:	d0f0      	beq.n	8008f62 <__gethex+0x386>
 8008f80:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8008f84:	f104 0314 	add.w	r3, r4, #20
 8008f88:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8008f8c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8008f90:	f04f 0c00 	mov.w	ip, #0
 8008f94:	4618      	mov	r0, r3
 8008f96:	f853 2b04 	ldr.w	r2, [r3], #4
 8008f9a:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
 8008f9e:	d01c      	beq.n	8008fda <__gethex+0x3fe>
 8008fa0:	3201      	adds	r2, #1
 8008fa2:	6002      	str	r2, [r0, #0]
 8008fa4:	2f02      	cmp	r7, #2
 8008fa6:	f104 0314 	add.w	r3, r4, #20
 8008faa:	d13f      	bne.n	800902c <__gethex+0x450>
 8008fac:	f8d8 2000 	ldr.w	r2, [r8]
 8008fb0:	3a01      	subs	r2, #1
 8008fb2:	42b2      	cmp	r2, r6
 8008fb4:	d10a      	bne.n	8008fcc <__gethex+0x3f0>
 8008fb6:	1171      	asrs	r1, r6, #5
 8008fb8:	2201      	movs	r2, #1
 8008fba:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8008fbe:	f006 061f 	and.w	r6, r6, #31
 8008fc2:	fa02 f606 	lsl.w	r6, r2, r6
 8008fc6:	421e      	tst	r6, r3
 8008fc8:	bf18      	it	ne
 8008fca:	4617      	movne	r7, r2
 8008fcc:	f047 0720 	orr.w	r7, r7, #32
 8008fd0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008fd2:	601c      	str	r4, [r3, #0]
 8008fd4:	9b04      	ldr	r3, [sp, #16]
 8008fd6:	601d      	str	r5, [r3, #0]
 8008fd8:	e695      	b.n	8008d06 <__gethex+0x12a>
 8008fda:	4299      	cmp	r1, r3
 8008fdc:	f843 cc04 	str.w	ip, [r3, #-4]
 8008fe0:	d8d8      	bhi.n	8008f94 <__gethex+0x3b8>
 8008fe2:	68a3      	ldr	r3, [r4, #8]
 8008fe4:	459b      	cmp	fp, r3
 8008fe6:	db19      	blt.n	800901c <__gethex+0x440>
 8008fe8:	6861      	ldr	r1, [r4, #4]
 8008fea:	ee18 0a10 	vmov	r0, s16
 8008fee:	3101      	adds	r1, #1
 8008ff0:	f000 f930 	bl	8009254 <_Balloc>
 8008ff4:	4681      	mov	r9, r0
 8008ff6:	b918      	cbnz	r0, 8009000 <__gethex+0x424>
 8008ff8:	4b1a      	ldr	r3, [pc, #104]	; (8009064 <__gethex+0x488>)
 8008ffa:	4602      	mov	r2, r0
 8008ffc:	2184      	movs	r1, #132	; 0x84
 8008ffe:	e6a8      	b.n	8008d52 <__gethex+0x176>
 8009000:	6922      	ldr	r2, [r4, #16]
 8009002:	3202      	adds	r2, #2
 8009004:	f104 010c 	add.w	r1, r4, #12
 8009008:	0092      	lsls	r2, r2, #2
 800900a:	300c      	adds	r0, #12
 800900c:	f000 f907 	bl	800921e <memcpy>
 8009010:	4621      	mov	r1, r4
 8009012:	ee18 0a10 	vmov	r0, s16
 8009016:	f000 f95d 	bl	80092d4 <_Bfree>
 800901a:	464c      	mov	r4, r9
 800901c:	6923      	ldr	r3, [r4, #16]
 800901e:	1c5a      	adds	r2, r3, #1
 8009020:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009024:	6122      	str	r2, [r4, #16]
 8009026:	2201      	movs	r2, #1
 8009028:	615a      	str	r2, [r3, #20]
 800902a:	e7bb      	b.n	8008fa4 <__gethex+0x3c8>
 800902c:	6922      	ldr	r2, [r4, #16]
 800902e:	455a      	cmp	r2, fp
 8009030:	dd0b      	ble.n	800904a <__gethex+0x46e>
 8009032:	2101      	movs	r1, #1
 8009034:	4620      	mov	r0, r4
 8009036:	f7ff fd6a 	bl	8008b0e <rshift>
 800903a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800903e:	3501      	adds	r5, #1
 8009040:	42ab      	cmp	r3, r5
 8009042:	f6ff aed0 	blt.w	8008de6 <__gethex+0x20a>
 8009046:	2701      	movs	r7, #1
 8009048:	e7c0      	b.n	8008fcc <__gethex+0x3f0>
 800904a:	f016 061f 	ands.w	r6, r6, #31
 800904e:	d0fa      	beq.n	8009046 <__gethex+0x46a>
 8009050:	4453      	add	r3, sl
 8009052:	f1c6 0620 	rsb	r6, r6, #32
 8009056:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800905a:	f000 f9ed 	bl	8009438 <__hi0bits>
 800905e:	42b0      	cmp	r0, r6
 8009060:	dbe7      	blt.n	8009032 <__gethex+0x456>
 8009062:	e7f0      	b.n	8009046 <__gethex+0x46a>
 8009064:	0800aae0 	.word	0x0800aae0

08009068 <L_shift>:
 8009068:	f1c2 0208 	rsb	r2, r2, #8
 800906c:	0092      	lsls	r2, r2, #2
 800906e:	b570      	push	{r4, r5, r6, lr}
 8009070:	f1c2 0620 	rsb	r6, r2, #32
 8009074:	6843      	ldr	r3, [r0, #4]
 8009076:	6804      	ldr	r4, [r0, #0]
 8009078:	fa03 f506 	lsl.w	r5, r3, r6
 800907c:	432c      	orrs	r4, r5
 800907e:	40d3      	lsrs	r3, r2
 8009080:	6004      	str	r4, [r0, #0]
 8009082:	f840 3f04 	str.w	r3, [r0, #4]!
 8009086:	4288      	cmp	r0, r1
 8009088:	d3f4      	bcc.n	8009074 <L_shift+0xc>
 800908a:	bd70      	pop	{r4, r5, r6, pc}

0800908c <__match>:
 800908c:	b530      	push	{r4, r5, lr}
 800908e:	6803      	ldr	r3, [r0, #0]
 8009090:	3301      	adds	r3, #1
 8009092:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009096:	b914      	cbnz	r4, 800909e <__match+0x12>
 8009098:	6003      	str	r3, [r0, #0]
 800909a:	2001      	movs	r0, #1
 800909c:	bd30      	pop	{r4, r5, pc}
 800909e:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090a2:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80090a6:	2d19      	cmp	r5, #25
 80090a8:	bf98      	it	ls
 80090aa:	3220      	addls	r2, #32
 80090ac:	42a2      	cmp	r2, r4
 80090ae:	d0f0      	beq.n	8009092 <__match+0x6>
 80090b0:	2000      	movs	r0, #0
 80090b2:	e7f3      	b.n	800909c <__match+0x10>

080090b4 <__hexnan>:
 80090b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80090b8:	680b      	ldr	r3, [r1, #0]
 80090ba:	115e      	asrs	r6, r3, #5
 80090bc:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80090c0:	f013 031f 	ands.w	r3, r3, #31
 80090c4:	b087      	sub	sp, #28
 80090c6:	bf18      	it	ne
 80090c8:	3604      	addne	r6, #4
 80090ca:	2500      	movs	r5, #0
 80090cc:	1f37      	subs	r7, r6, #4
 80090ce:	4690      	mov	r8, r2
 80090d0:	6802      	ldr	r2, [r0, #0]
 80090d2:	9301      	str	r3, [sp, #4]
 80090d4:	4682      	mov	sl, r0
 80090d6:	f846 5c04 	str.w	r5, [r6, #-4]
 80090da:	46b9      	mov	r9, r7
 80090dc:	463c      	mov	r4, r7
 80090de:	9502      	str	r5, [sp, #8]
 80090e0:	46ab      	mov	fp, r5
 80090e2:	7851      	ldrb	r1, [r2, #1]
 80090e4:	1c53      	adds	r3, r2, #1
 80090e6:	9303      	str	r3, [sp, #12]
 80090e8:	b341      	cbz	r1, 800913c <__hexnan+0x88>
 80090ea:	4608      	mov	r0, r1
 80090ec:	9205      	str	r2, [sp, #20]
 80090ee:	9104      	str	r1, [sp, #16]
 80090f0:	f7ff fd5f 	bl	8008bb2 <__hexdig_fun>
 80090f4:	2800      	cmp	r0, #0
 80090f6:	d14f      	bne.n	8009198 <__hexnan+0xe4>
 80090f8:	9904      	ldr	r1, [sp, #16]
 80090fa:	9a05      	ldr	r2, [sp, #20]
 80090fc:	2920      	cmp	r1, #32
 80090fe:	d818      	bhi.n	8009132 <__hexnan+0x7e>
 8009100:	9b02      	ldr	r3, [sp, #8]
 8009102:	459b      	cmp	fp, r3
 8009104:	dd13      	ble.n	800912e <__hexnan+0x7a>
 8009106:	454c      	cmp	r4, r9
 8009108:	d206      	bcs.n	8009118 <__hexnan+0x64>
 800910a:	2d07      	cmp	r5, #7
 800910c:	dc04      	bgt.n	8009118 <__hexnan+0x64>
 800910e:	462a      	mov	r2, r5
 8009110:	4649      	mov	r1, r9
 8009112:	4620      	mov	r0, r4
 8009114:	f7ff ffa8 	bl	8009068 <L_shift>
 8009118:	4544      	cmp	r4, r8
 800911a:	d950      	bls.n	80091be <__hexnan+0x10a>
 800911c:	2300      	movs	r3, #0
 800911e:	f1a4 0904 	sub.w	r9, r4, #4
 8009122:	f844 3c04 	str.w	r3, [r4, #-4]
 8009126:	f8cd b008 	str.w	fp, [sp, #8]
 800912a:	464c      	mov	r4, r9
 800912c:	461d      	mov	r5, r3
 800912e:	9a03      	ldr	r2, [sp, #12]
 8009130:	e7d7      	b.n	80090e2 <__hexnan+0x2e>
 8009132:	2929      	cmp	r1, #41	; 0x29
 8009134:	d156      	bne.n	80091e4 <__hexnan+0x130>
 8009136:	3202      	adds	r2, #2
 8009138:	f8ca 2000 	str.w	r2, [sl]
 800913c:	f1bb 0f00 	cmp.w	fp, #0
 8009140:	d050      	beq.n	80091e4 <__hexnan+0x130>
 8009142:	454c      	cmp	r4, r9
 8009144:	d206      	bcs.n	8009154 <__hexnan+0xa0>
 8009146:	2d07      	cmp	r5, #7
 8009148:	dc04      	bgt.n	8009154 <__hexnan+0xa0>
 800914a:	462a      	mov	r2, r5
 800914c:	4649      	mov	r1, r9
 800914e:	4620      	mov	r0, r4
 8009150:	f7ff ff8a 	bl	8009068 <L_shift>
 8009154:	4544      	cmp	r4, r8
 8009156:	d934      	bls.n	80091c2 <__hexnan+0x10e>
 8009158:	f1a8 0204 	sub.w	r2, r8, #4
 800915c:	4623      	mov	r3, r4
 800915e:	f853 1b04 	ldr.w	r1, [r3], #4
 8009162:	f842 1f04 	str.w	r1, [r2, #4]!
 8009166:	429f      	cmp	r7, r3
 8009168:	d2f9      	bcs.n	800915e <__hexnan+0xaa>
 800916a:	1b3b      	subs	r3, r7, r4
 800916c:	f023 0303 	bic.w	r3, r3, #3
 8009170:	3304      	adds	r3, #4
 8009172:	3401      	adds	r4, #1
 8009174:	3e03      	subs	r6, #3
 8009176:	42b4      	cmp	r4, r6
 8009178:	bf88      	it	hi
 800917a:	2304      	movhi	r3, #4
 800917c:	4443      	add	r3, r8
 800917e:	2200      	movs	r2, #0
 8009180:	f843 2b04 	str.w	r2, [r3], #4
 8009184:	429f      	cmp	r7, r3
 8009186:	d2fb      	bcs.n	8009180 <__hexnan+0xcc>
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	b91b      	cbnz	r3, 8009194 <__hexnan+0xe0>
 800918c:	4547      	cmp	r7, r8
 800918e:	d127      	bne.n	80091e0 <__hexnan+0x12c>
 8009190:	2301      	movs	r3, #1
 8009192:	603b      	str	r3, [r7, #0]
 8009194:	2005      	movs	r0, #5
 8009196:	e026      	b.n	80091e6 <__hexnan+0x132>
 8009198:	3501      	adds	r5, #1
 800919a:	2d08      	cmp	r5, #8
 800919c:	f10b 0b01 	add.w	fp, fp, #1
 80091a0:	dd06      	ble.n	80091b0 <__hexnan+0xfc>
 80091a2:	4544      	cmp	r4, r8
 80091a4:	d9c3      	bls.n	800912e <__hexnan+0x7a>
 80091a6:	2300      	movs	r3, #0
 80091a8:	f844 3c04 	str.w	r3, [r4, #-4]
 80091ac:	2501      	movs	r5, #1
 80091ae:	3c04      	subs	r4, #4
 80091b0:	6822      	ldr	r2, [r4, #0]
 80091b2:	f000 000f 	and.w	r0, r0, #15
 80091b6:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80091ba:	6022      	str	r2, [r4, #0]
 80091bc:	e7b7      	b.n	800912e <__hexnan+0x7a>
 80091be:	2508      	movs	r5, #8
 80091c0:	e7b5      	b.n	800912e <__hexnan+0x7a>
 80091c2:	9b01      	ldr	r3, [sp, #4]
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d0df      	beq.n	8009188 <__hexnan+0xd4>
 80091c8:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80091cc:	f1c3 0320 	rsb	r3, r3, #32
 80091d0:	fa22 f303 	lsr.w	r3, r2, r3
 80091d4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80091d8:	401a      	ands	r2, r3
 80091da:	f846 2c04 	str.w	r2, [r6, #-4]
 80091de:	e7d3      	b.n	8009188 <__hexnan+0xd4>
 80091e0:	3f04      	subs	r7, #4
 80091e2:	e7d1      	b.n	8009188 <__hexnan+0xd4>
 80091e4:	2004      	movs	r0, #4
 80091e6:	b007      	add	sp, #28
 80091e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080091ec <_localeconv_r>:
 80091ec:	4800      	ldr	r0, [pc, #0]	; (80091f0 <_localeconv_r+0x4>)
 80091ee:	4770      	bx	lr
 80091f0:	20000204 	.word	0x20000204

080091f4 <__retarget_lock_init_recursive>:
 80091f4:	4770      	bx	lr

080091f6 <__retarget_lock_acquire_recursive>:
 80091f6:	4770      	bx	lr

080091f8 <__retarget_lock_release_recursive>:
 80091f8:	4770      	bx	lr

080091fa <__ascii_mbtowc>:
 80091fa:	b082      	sub	sp, #8
 80091fc:	b901      	cbnz	r1, 8009200 <__ascii_mbtowc+0x6>
 80091fe:	a901      	add	r1, sp, #4
 8009200:	b142      	cbz	r2, 8009214 <__ascii_mbtowc+0x1a>
 8009202:	b14b      	cbz	r3, 8009218 <__ascii_mbtowc+0x1e>
 8009204:	7813      	ldrb	r3, [r2, #0]
 8009206:	600b      	str	r3, [r1, #0]
 8009208:	7812      	ldrb	r2, [r2, #0]
 800920a:	1e10      	subs	r0, r2, #0
 800920c:	bf18      	it	ne
 800920e:	2001      	movne	r0, #1
 8009210:	b002      	add	sp, #8
 8009212:	4770      	bx	lr
 8009214:	4610      	mov	r0, r2
 8009216:	e7fb      	b.n	8009210 <__ascii_mbtowc+0x16>
 8009218:	f06f 0001 	mvn.w	r0, #1
 800921c:	e7f8      	b.n	8009210 <__ascii_mbtowc+0x16>

0800921e <memcpy>:
 800921e:	440a      	add	r2, r1
 8009220:	4291      	cmp	r1, r2
 8009222:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8009226:	d100      	bne.n	800922a <memcpy+0xc>
 8009228:	4770      	bx	lr
 800922a:	b510      	push	{r4, lr}
 800922c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009230:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009234:	4291      	cmp	r1, r2
 8009236:	d1f9      	bne.n	800922c <memcpy+0xe>
 8009238:	bd10      	pop	{r4, pc}
	...

0800923c <__malloc_lock>:
 800923c:	4801      	ldr	r0, [pc, #4]	; (8009244 <__malloc_lock+0x8>)
 800923e:	f7ff bfda 	b.w	80091f6 <__retarget_lock_acquire_recursive>
 8009242:	bf00      	nop
 8009244:	20000450 	.word	0x20000450

08009248 <__malloc_unlock>:
 8009248:	4801      	ldr	r0, [pc, #4]	; (8009250 <__malloc_unlock+0x8>)
 800924a:	f7ff bfd5 	b.w	80091f8 <__retarget_lock_release_recursive>
 800924e:	bf00      	nop
 8009250:	20000450 	.word	0x20000450

08009254 <_Balloc>:
 8009254:	b570      	push	{r4, r5, r6, lr}
 8009256:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009258:	4604      	mov	r4, r0
 800925a:	460d      	mov	r5, r1
 800925c:	b976      	cbnz	r6, 800927c <_Balloc+0x28>
 800925e:	2010      	movs	r0, #16
 8009260:	f7fc fe4a 	bl	8005ef8 <malloc>
 8009264:	4602      	mov	r2, r0
 8009266:	6260      	str	r0, [r4, #36]	; 0x24
 8009268:	b920      	cbnz	r0, 8009274 <_Balloc+0x20>
 800926a:	4b18      	ldr	r3, [pc, #96]	; (80092cc <_Balloc+0x78>)
 800926c:	4818      	ldr	r0, [pc, #96]	; (80092d0 <_Balloc+0x7c>)
 800926e:	2166      	movs	r1, #102	; 0x66
 8009270:	f001 f8a6 	bl	800a3c0 <__assert_func>
 8009274:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009278:	6006      	str	r6, [r0, #0]
 800927a:	60c6      	str	r6, [r0, #12]
 800927c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800927e:	68f3      	ldr	r3, [r6, #12]
 8009280:	b183      	cbz	r3, 80092a4 <_Balloc+0x50>
 8009282:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009284:	68db      	ldr	r3, [r3, #12]
 8009286:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800928a:	b9b8      	cbnz	r0, 80092bc <_Balloc+0x68>
 800928c:	2101      	movs	r1, #1
 800928e:	fa01 f605 	lsl.w	r6, r1, r5
 8009292:	1d72      	adds	r2, r6, #5
 8009294:	0092      	lsls	r2, r2, #2
 8009296:	4620      	mov	r0, r4
 8009298:	f7fc fe60 	bl	8005f5c <_calloc_r>
 800929c:	b160      	cbz	r0, 80092b8 <_Balloc+0x64>
 800929e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80092a2:	e00e      	b.n	80092c2 <_Balloc+0x6e>
 80092a4:	2221      	movs	r2, #33	; 0x21
 80092a6:	2104      	movs	r1, #4
 80092a8:	4620      	mov	r0, r4
 80092aa:	f7fc fe57 	bl	8005f5c <_calloc_r>
 80092ae:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80092b0:	60f0      	str	r0, [r6, #12]
 80092b2:	68db      	ldr	r3, [r3, #12]
 80092b4:	2b00      	cmp	r3, #0
 80092b6:	d1e4      	bne.n	8009282 <_Balloc+0x2e>
 80092b8:	2000      	movs	r0, #0
 80092ba:	bd70      	pop	{r4, r5, r6, pc}
 80092bc:	6802      	ldr	r2, [r0, #0]
 80092be:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80092c2:	2300      	movs	r3, #0
 80092c4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80092c8:	e7f7      	b.n	80092ba <_Balloc+0x66>
 80092ca:	bf00      	nop
 80092cc:	0800aa6e 	.word	0x0800aa6e
 80092d0:	0800abd0 	.word	0x0800abd0

080092d4 <_Bfree>:
 80092d4:	b570      	push	{r4, r5, r6, lr}
 80092d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80092d8:	4605      	mov	r5, r0
 80092da:	460c      	mov	r4, r1
 80092dc:	b976      	cbnz	r6, 80092fc <_Bfree+0x28>
 80092de:	2010      	movs	r0, #16
 80092e0:	f7fc fe0a 	bl	8005ef8 <malloc>
 80092e4:	4602      	mov	r2, r0
 80092e6:	6268      	str	r0, [r5, #36]	; 0x24
 80092e8:	b920      	cbnz	r0, 80092f4 <_Bfree+0x20>
 80092ea:	4b09      	ldr	r3, [pc, #36]	; (8009310 <_Bfree+0x3c>)
 80092ec:	4809      	ldr	r0, [pc, #36]	; (8009314 <_Bfree+0x40>)
 80092ee:	218a      	movs	r1, #138	; 0x8a
 80092f0:	f001 f866 	bl	800a3c0 <__assert_func>
 80092f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80092f8:	6006      	str	r6, [r0, #0]
 80092fa:	60c6      	str	r6, [r0, #12]
 80092fc:	b13c      	cbz	r4, 800930e <_Bfree+0x3a>
 80092fe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009300:	6862      	ldr	r2, [r4, #4]
 8009302:	68db      	ldr	r3, [r3, #12]
 8009304:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009308:	6021      	str	r1, [r4, #0]
 800930a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800930e:	bd70      	pop	{r4, r5, r6, pc}
 8009310:	0800aa6e 	.word	0x0800aa6e
 8009314:	0800abd0 	.word	0x0800abd0

08009318 <__multadd>:
 8009318:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800931c:	690d      	ldr	r5, [r1, #16]
 800931e:	4607      	mov	r7, r0
 8009320:	460c      	mov	r4, r1
 8009322:	461e      	mov	r6, r3
 8009324:	f101 0c14 	add.w	ip, r1, #20
 8009328:	2000      	movs	r0, #0
 800932a:	f8dc 3000 	ldr.w	r3, [ip]
 800932e:	b299      	uxth	r1, r3
 8009330:	fb02 6101 	mla	r1, r2, r1, r6
 8009334:	0c1e      	lsrs	r6, r3, #16
 8009336:	0c0b      	lsrs	r3, r1, #16
 8009338:	fb02 3306 	mla	r3, r2, r6, r3
 800933c:	b289      	uxth	r1, r1
 800933e:	3001      	adds	r0, #1
 8009340:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009344:	4285      	cmp	r5, r0
 8009346:	f84c 1b04 	str.w	r1, [ip], #4
 800934a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800934e:	dcec      	bgt.n	800932a <__multadd+0x12>
 8009350:	b30e      	cbz	r6, 8009396 <__multadd+0x7e>
 8009352:	68a3      	ldr	r3, [r4, #8]
 8009354:	42ab      	cmp	r3, r5
 8009356:	dc19      	bgt.n	800938c <__multadd+0x74>
 8009358:	6861      	ldr	r1, [r4, #4]
 800935a:	4638      	mov	r0, r7
 800935c:	3101      	adds	r1, #1
 800935e:	f7ff ff79 	bl	8009254 <_Balloc>
 8009362:	4680      	mov	r8, r0
 8009364:	b928      	cbnz	r0, 8009372 <__multadd+0x5a>
 8009366:	4602      	mov	r2, r0
 8009368:	4b0c      	ldr	r3, [pc, #48]	; (800939c <__multadd+0x84>)
 800936a:	480d      	ldr	r0, [pc, #52]	; (80093a0 <__multadd+0x88>)
 800936c:	21b5      	movs	r1, #181	; 0xb5
 800936e:	f001 f827 	bl	800a3c0 <__assert_func>
 8009372:	6922      	ldr	r2, [r4, #16]
 8009374:	3202      	adds	r2, #2
 8009376:	f104 010c 	add.w	r1, r4, #12
 800937a:	0092      	lsls	r2, r2, #2
 800937c:	300c      	adds	r0, #12
 800937e:	f7ff ff4e 	bl	800921e <memcpy>
 8009382:	4621      	mov	r1, r4
 8009384:	4638      	mov	r0, r7
 8009386:	f7ff ffa5 	bl	80092d4 <_Bfree>
 800938a:	4644      	mov	r4, r8
 800938c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8009390:	3501      	adds	r5, #1
 8009392:	615e      	str	r6, [r3, #20]
 8009394:	6125      	str	r5, [r4, #16]
 8009396:	4620      	mov	r0, r4
 8009398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800939c:	0800aae0 	.word	0x0800aae0
 80093a0:	0800abd0 	.word	0x0800abd0

080093a4 <__s2b>:
 80093a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80093a8:	460c      	mov	r4, r1
 80093aa:	4615      	mov	r5, r2
 80093ac:	461f      	mov	r7, r3
 80093ae:	2209      	movs	r2, #9
 80093b0:	3308      	adds	r3, #8
 80093b2:	4606      	mov	r6, r0
 80093b4:	fb93 f3f2 	sdiv	r3, r3, r2
 80093b8:	2100      	movs	r1, #0
 80093ba:	2201      	movs	r2, #1
 80093bc:	429a      	cmp	r2, r3
 80093be:	db09      	blt.n	80093d4 <__s2b+0x30>
 80093c0:	4630      	mov	r0, r6
 80093c2:	f7ff ff47 	bl	8009254 <_Balloc>
 80093c6:	b940      	cbnz	r0, 80093da <__s2b+0x36>
 80093c8:	4602      	mov	r2, r0
 80093ca:	4b19      	ldr	r3, [pc, #100]	; (8009430 <__s2b+0x8c>)
 80093cc:	4819      	ldr	r0, [pc, #100]	; (8009434 <__s2b+0x90>)
 80093ce:	21ce      	movs	r1, #206	; 0xce
 80093d0:	f000 fff6 	bl	800a3c0 <__assert_func>
 80093d4:	0052      	lsls	r2, r2, #1
 80093d6:	3101      	adds	r1, #1
 80093d8:	e7f0      	b.n	80093bc <__s2b+0x18>
 80093da:	9b08      	ldr	r3, [sp, #32]
 80093dc:	6143      	str	r3, [r0, #20]
 80093de:	2d09      	cmp	r5, #9
 80093e0:	f04f 0301 	mov.w	r3, #1
 80093e4:	6103      	str	r3, [r0, #16]
 80093e6:	dd16      	ble.n	8009416 <__s2b+0x72>
 80093e8:	f104 0909 	add.w	r9, r4, #9
 80093ec:	46c8      	mov	r8, r9
 80093ee:	442c      	add	r4, r5
 80093f0:	f818 3b01 	ldrb.w	r3, [r8], #1
 80093f4:	4601      	mov	r1, r0
 80093f6:	3b30      	subs	r3, #48	; 0x30
 80093f8:	220a      	movs	r2, #10
 80093fa:	4630      	mov	r0, r6
 80093fc:	f7ff ff8c 	bl	8009318 <__multadd>
 8009400:	45a0      	cmp	r8, r4
 8009402:	d1f5      	bne.n	80093f0 <__s2b+0x4c>
 8009404:	f1a5 0408 	sub.w	r4, r5, #8
 8009408:	444c      	add	r4, r9
 800940a:	1b2d      	subs	r5, r5, r4
 800940c:	1963      	adds	r3, r4, r5
 800940e:	42bb      	cmp	r3, r7
 8009410:	db04      	blt.n	800941c <__s2b+0x78>
 8009412:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009416:	340a      	adds	r4, #10
 8009418:	2509      	movs	r5, #9
 800941a:	e7f6      	b.n	800940a <__s2b+0x66>
 800941c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009420:	4601      	mov	r1, r0
 8009422:	3b30      	subs	r3, #48	; 0x30
 8009424:	220a      	movs	r2, #10
 8009426:	4630      	mov	r0, r6
 8009428:	f7ff ff76 	bl	8009318 <__multadd>
 800942c:	e7ee      	b.n	800940c <__s2b+0x68>
 800942e:	bf00      	nop
 8009430:	0800aae0 	.word	0x0800aae0
 8009434:	0800abd0 	.word	0x0800abd0

08009438 <__hi0bits>:
 8009438:	0c03      	lsrs	r3, r0, #16
 800943a:	041b      	lsls	r3, r3, #16
 800943c:	b9d3      	cbnz	r3, 8009474 <__hi0bits+0x3c>
 800943e:	0400      	lsls	r0, r0, #16
 8009440:	2310      	movs	r3, #16
 8009442:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009446:	bf04      	itt	eq
 8009448:	0200      	lsleq	r0, r0, #8
 800944a:	3308      	addeq	r3, #8
 800944c:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009450:	bf04      	itt	eq
 8009452:	0100      	lsleq	r0, r0, #4
 8009454:	3304      	addeq	r3, #4
 8009456:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800945a:	bf04      	itt	eq
 800945c:	0080      	lsleq	r0, r0, #2
 800945e:	3302      	addeq	r3, #2
 8009460:	2800      	cmp	r0, #0
 8009462:	db05      	blt.n	8009470 <__hi0bits+0x38>
 8009464:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009468:	f103 0301 	add.w	r3, r3, #1
 800946c:	bf08      	it	eq
 800946e:	2320      	moveq	r3, #32
 8009470:	4618      	mov	r0, r3
 8009472:	4770      	bx	lr
 8009474:	2300      	movs	r3, #0
 8009476:	e7e4      	b.n	8009442 <__hi0bits+0xa>

08009478 <__lo0bits>:
 8009478:	6803      	ldr	r3, [r0, #0]
 800947a:	f013 0207 	ands.w	r2, r3, #7
 800947e:	4601      	mov	r1, r0
 8009480:	d00b      	beq.n	800949a <__lo0bits+0x22>
 8009482:	07da      	lsls	r2, r3, #31
 8009484:	d423      	bmi.n	80094ce <__lo0bits+0x56>
 8009486:	0798      	lsls	r0, r3, #30
 8009488:	bf49      	itett	mi
 800948a:	085b      	lsrmi	r3, r3, #1
 800948c:	089b      	lsrpl	r3, r3, #2
 800948e:	2001      	movmi	r0, #1
 8009490:	600b      	strmi	r3, [r1, #0]
 8009492:	bf5c      	itt	pl
 8009494:	600b      	strpl	r3, [r1, #0]
 8009496:	2002      	movpl	r0, #2
 8009498:	4770      	bx	lr
 800949a:	b298      	uxth	r0, r3
 800949c:	b9a8      	cbnz	r0, 80094ca <__lo0bits+0x52>
 800949e:	0c1b      	lsrs	r3, r3, #16
 80094a0:	2010      	movs	r0, #16
 80094a2:	b2da      	uxtb	r2, r3
 80094a4:	b90a      	cbnz	r2, 80094aa <__lo0bits+0x32>
 80094a6:	3008      	adds	r0, #8
 80094a8:	0a1b      	lsrs	r3, r3, #8
 80094aa:	071a      	lsls	r2, r3, #28
 80094ac:	bf04      	itt	eq
 80094ae:	091b      	lsreq	r3, r3, #4
 80094b0:	3004      	addeq	r0, #4
 80094b2:	079a      	lsls	r2, r3, #30
 80094b4:	bf04      	itt	eq
 80094b6:	089b      	lsreq	r3, r3, #2
 80094b8:	3002      	addeq	r0, #2
 80094ba:	07da      	lsls	r2, r3, #31
 80094bc:	d403      	bmi.n	80094c6 <__lo0bits+0x4e>
 80094be:	085b      	lsrs	r3, r3, #1
 80094c0:	f100 0001 	add.w	r0, r0, #1
 80094c4:	d005      	beq.n	80094d2 <__lo0bits+0x5a>
 80094c6:	600b      	str	r3, [r1, #0]
 80094c8:	4770      	bx	lr
 80094ca:	4610      	mov	r0, r2
 80094cc:	e7e9      	b.n	80094a2 <__lo0bits+0x2a>
 80094ce:	2000      	movs	r0, #0
 80094d0:	4770      	bx	lr
 80094d2:	2020      	movs	r0, #32
 80094d4:	4770      	bx	lr
	...

080094d8 <__i2b>:
 80094d8:	b510      	push	{r4, lr}
 80094da:	460c      	mov	r4, r1
 80094dc:	2101      	movs	r1, #1
 80094de:	f7ff feb9 	bl	8009254 <_Balloc>
 80094e2:	4602      	mov	r2, r0
 80094e4:	b928      	cbnz	r0, 80094f2 <__i2b+0x1a>
 80094e6:	4b05      	ldr	r3, [pc, #20]	; (80094fc <__i2b+0x24>)
 80094e8:	4805      	ldr	r0, [pc, #20]	; (8009500 <__i2b+0x28>)
 80094ea:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80094ee:	f000 ff67 	bl	800a3c0 <__assert_func>
 80094f2:	2301      	movs	r3, #1
 80094f4:	6144      	str	r4, [r0, #20]
 80094f6:	6103      	str	r3, [r0, #16]
 80094f8:	bd10      	pop	{r4, pc}
 80094fa:	bf00      	nop
 80094fc:	0800aae0 	.word	0x0800aae0
 8009500:	0800abd0 	.word	0x0800abd0

08009504 <__multiply>:
 8009504:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009508:	4691      	mov	r9, r2
 800950a:	690a      	ldr	r2, [r1, #16]
 800950c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009510:	429a      	cmp	r2, r3
 8009512:	bfb8      	it	lt
 8009514:	460b      	movlt	r3, r1
 8009516:	460c      	mov	r4, r1
 8009518:	bfbc      	itt	lt
 800951a:	464c      	movlt	r4, r9
 800951c:	4699      	movlt	r9, r3
 800951e:	6927      	ldr	r7, [r4, #16]
 8009520:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8009524:	68a3      	ldr	r3, [r4, #8]
 8009526:	6861      	ldr	r1, [r4, #4]
 8009528:	eb07 060a 	add.w	r6, r7, sl
 800952c:	42b3      	cmp	r3, r6
 800952e:	b085      	sub	sp, #20
 8009530:	bfb8      	it	lt
 8009532:	3101      	addlt	r1, #1
 8009534:	f7ff fe8e 	bl	8009254 <_Balloc>
 8009538:	b930      	cbnz	r0, 8009548 <__multiply+0x44>
 800953a:	4602      	mov	r2, r0
 800953c:	4b44      	ldr	r3, [pc, #272]	; (8009650 <__multiply+0x14c>)
 800953e:	4845      	ldr	r0, [pc, #276]	; (8009654 <__multiply+0x150>)
 8009540:	f240 115d 	movw	r1, #349	; 0x15d
 8009544:	f000 ff3c 	bl	800a3c0 <__assert_func>
 8009548:	f100 0514 	add.w	r5, r0, #20
 800954c:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8009550:	462b      	mov	r3, r5
 8009552:	2200      	movs	r2, #0
 8009554:	4543      	cmp	r3, r8
 8009556:	d321      	bcc.n	800959c <__multiply+0x98>
 8009558:	f104 0314 	add.w	r3, r4, #20
 800955c:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8009560:	f109 0314 	add.w	r3, r9, #20
 8009564:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8009568:	9202      	str	r2, [sp, #8]
 800956a:	1b3a      	subs	r2, r7, r4
 800956c:	3a15      	subs	r2, #21
 800956e:	f022 0203 	bic.w	r2, r2, #3
 8009572:	3204      	adds	r2, #4
 8009574:	f104 0115 	add.w	r1, r4, #21
 8009578:	428f      	cmp	r7, r1
 800957a:	bf38      	it	cc
 800957c:	2204      	movcc	r2, #4
 800957e:	9201      	str	r2, [sp, #4]
 8009580:	9a02      	ldr	r2, [sp, #8]
 8009582:	9303      	str	r3, [sp, #12]
 8009584:	429a      	cmp	r2, r3
 8009586:	d80c      	bhi.n	80095a2 <__multiply+0x9e>
 8009588:	2e00      	cmp	r6, #0
 800958a:	dd03      	ble.n	8009594 <__multiply+0x90>
 800958c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009590:	2b00      	cmp	r3, #0
 8009592:	d05a      	beq.n	800964a <__multiply+0x146>
 8009594:	6106      	str	r6, [r0, #16]
 8009596:	b005      	add	sp, #20
 8009598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800959c:	f843 2b04 	str.w	r2, [r3], #4
 80095a0:	e7d8      	b.n	8009554 <__multiply+0x50>
 80095a2:	f8b3 a000 	ldrh.w	sl, [r3]
 80095a6:	f1ba 0f00 	cmp.w	sl, #0
 80095aa:	d024      	beq.n	80095f6 <__multiply+0xf2>
 80095ac:	f104 0e14 	add.w	lr, r4, #20
 80095b0:	46a9      	mov	r9, r5
 80095b2:	f04f 0c00 	mov.w	ip, #0
 80095b6:	f85e 2b04 	ldr.w	r2, [lr], #4
 80095ba:	f8d9 1000 	ldr.w	r1, [r9]
 80095be:	fa1f fb82 	uxth.w	fp, r2
 80095c2:	b289      	uxth	r1, r1
 80095c4:	fb0a 110b 	mla	r1, sl, fp, r1
 80095c8:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 80095cc:	f8d9 2000 	ldr.w	r2, [r9]
 80095d0:	4461      	add	r1, ip
 80095d2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80095d6:	fb0a c20b 	mla	r2, sl, fp, ip
 80095da:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 80095de:	b289      	uxth	r1, r1
 80095e0:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80095e4:	4577      	cmp	r7, lr
 80095e6:	f849 1b04 	str.w	r1, [r9], #4
 80095ea:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80095ee:	d8e2      	bhi.n	80095b6 <__multiply+0xb2>
 80095f0:	9a01      	ldr	r2, [sp, #4]
 80095f2:	f845 c002 	str.w	ip, [r5, r2]
 80095f6:	9a03      	ldr	r2, [sp, #12]
 80095f8:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80095fc:	3304      	adds	r3, #4
 80095fe:	f1b9 0f00 	cmp.w	r9, #0
 8009602:	d020      	beq.n	8009646 <__multiply+0x142>
 8009604:	6829      	ldr	r1, [r5, #0]
 8009606:	f104 0c14 	add.w	ip, r4, #20
 800960a:	46ae      	mov	lr, r5
 800960c:	f04f 0a00 	mov.w	sl, #0
 8009610:	f8bc b000 	ldrh.w	fp, [ip]
 8009614:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8009618:	fb09 220b 	mla	r2, r9, fp, r2
 800961c:	4492      	add	sl, r2
 800961e:	b289      	uxth	r1, r1
 8009620:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8009624:	f84e 1b04 	str.w	r1, [lr], #4
 8009628:	f85c 2b04 	ldr.w	r2, [ip], #4
 800962c:	f8be 1000 	ldrh.w	r1, [lr]
 8009630:	0c12      	lsrs	r2, r2, #16
 8009632:	fb09 1102 	mla	r1, r9, r2, r1
 8009636:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800963a:	4567      	cmp	r7, ip
 800963c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8009640:	d8e6      	bhi.n	8009610 <__multiply+0x10c>
 8009642:	9a01      	ldr	r2, [sp, #4]
 8009644:	50a9      	str	r1, [r5, r2]
 8009646:	3504      	adds	r5, #4
 8009648:	e79a      	b.n	8009580 <__multiply+0x7c>
 800964a:	3e01      	subs	r6, #1
 800964c:	e79c      	b.n	8009588 <__multiply+0x84>
 800964e:	bf00      	nop
 8009650:	0800aae0 	.word	0x0800aae0
 8009654:	0800abd0 	.word	0x0800abd0

08009658 <__pow5mult>:
 8009658:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800965c:	4615      	mov	r5, r2
 800965e:	f012 0203 	ands.w	r2, r2, #3
 8009662:	4606      	mov	r6, r0
 8009664:	460f      	mov	r7, r1
 8009666:	d007      	beq.n	8009678 <__pow5mult+0x20>
 8009668:	4c25      	ldr	r4, [pc, #148]	; (8009700 <__pow5mult+0xa8>)
 800966a:	3a01      	subs	r2, #1
 800966c:	2300      	movs	r3, #0
 800966e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009672:	f7ff fe51 	bl	8009318 <__multadd>
 8009676:	4607      	mov	r7, r0
 8009678:	10ad      	asrs	r5, r5, #2
 800967a:	d03d      	beq.n	80096f8 <__pow5mult+0xa0>
 800967c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800967e:	b97c      	cbnz	r4, 80096a0 <__pow5mult+0x48>
 8009680:	2010      	movs	r0, #16
 8009682:	f7fc fc39 	bl	8005ef8 <malloc>
 8009686:	4602      	mov	r2, r0
 8009688:	6270      	str	r0, [r6, #36]	; 0x24
 800968a:	b928      	cbnz	r0, 8009698 <__pow5mult+0x40>
 800968c:	4b1d      	ldr	r3, [pc, #116]	; (8009704 <__pow5mult+0xac>)
 800968e:	481e      	ldr	r0, [pc, #120]	; (8009708 <__pow5mult+0xb0>)
 8009690:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009694:	f000 fe94 	bl	800a3c0 <__assert_func>
 8009698:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800969c:	6004      	str	r4, [r0, #0]
 800969e:	60c4      	str	r4, [r0, #12]
 80096a0:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80096a4:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80096a8:	b94c      	cbnz	r4, 80096be <__pow5mult+0x66>
 80096aa:	f240 2171 	movw	r1, #625	; 0x271
 80096ae:	4630      	mov	r0, r6
 80096b0:	f7ff ff12 	bl	80094d8 <__i2b>
 80096b4:	2300      	movs	r3, #0
 80096b6:	f8c8 0008 	str.w	r0, [r8, #8]
 80096ba:	4604      	mov	r4, r0
 80096bc:	6003      	str	r3, [r0, #0]
 80096be:	f04f 0900 	mov.w	r9, #0
 80096c2:	07eb      	lsls	r3, r5, #31
 80096c4:	d50a      	bpl.n	80096dc <__pow5mult+0x84>
 80096c6:	4639      	mov	r1, r7
 80096c8:	4622      	mov	r2, r4
 80096ca:	4630      	mov	r0, r6
 80096cc:	f7ff ff1a 	bl	8009504 <__multiply>
 80096d0:	4639      	mov	r1, r7
 80096d2:	4680      	mov	r8, r0
 80096d4:	4630      	mov	r0, r6
 80096d6:	f7ff fdfd 	bl	80092d4 <_Bfree>
 80096da:	4647      	mov	r7, r8
 80096dc:	106d      	asrs	r5, r5, #1
 80096de:	d00b      	beq.n	80096f8 <__pow5mult+0xa0>
 80096e0:	6820      	ldr	r0, [r4, #0]
 80096e2:	b938      	cbnz	r0, 80096f4 <__pow5mult+0x9c>
 80096e4:	4622      	mov	r2, r4
 80096e6:	4621      	mov	r1, r4
 80096e8:	4630      	mov	r0, r6
 80096ea:	f7ff ff0b 	bl	8009504 <__multiply>
 80096ee:	6020      	str	r0, [r4, #0]
 80096f0:	f8c0 9000 	str.w	r9, [r0]
 80096f4:	4604      	mov	r4, r0
 80096f6:	e7e4      	b.n	80096c2 <__pow5mult+0x6a>
 80096f8:	4638      	mov	r0, r7
 80096fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80096fe:	bf00      	nop
 8009700:	0800ad20 	.word	0x0800ad20
 8009704:	0800aa6e 	.word	0x0800aa6e
 8009708:	0800abd0 	.word	0x0800abd0

0800970c <__lshift>:
 800970c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009710:	460c      	mov	r4, r1
 8009712:	6849      	ldr	r1, [r1, #4]
 8009714:	6923      	ldr	r3, [r4, #16]
 8009716:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800971a:	68a3      	ldr	r3, [r4, #8]
 800971c:	4607      	mov	r7, r0
 800971e:	4691      	mov	r9, r2
 8009720:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009724:	f108 0601 	add.w	r6, r8, #1
 8009728:	42b3      	cmp	r3, r6
 800972a:	db0b      	blt.n	8009744 <__lshift+0x38>
 800972c:	4638      	mov	r0, r7
 800972e:	f7ff fd91 	bl	8009254 <_Balloc>
 8009732:	4605      	mov	r5, r0
 8009734:	b948      	cbnz	r0, 800974a <__lshift+0x3e>
 8009736:	4602      	mov	r2, r0
 8009738:	4b2a      	ldr	r3, [pc, #168]	; (80097e4 <__lshift+0xd8>)
 800973a:	482b      	ldr	r0, [pc, #172]	; (80097e8 <__lshift+0xdc>)
 800973c:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009740:	f000 fe3e 	bl	800a3c0 <__assert_func>
 8009744:	3101      	adds	r1, #1
 8009746:	005b      	lsls	r3, r3, #1
 8009748:	e7ee      	b.n	8009728 <__lshift+0x1c>
 800974a:	2300      	movs	r3, #0
 800974c:	f100 0114 	add.w	r1, r0, #20
 8009750:	f100 0210 	add.w	r2, r0, #16
 8009754:	4618      	mov	r0, r3
 8009756:	4553      	cmp	r3, sl
 8009758:	db37      	blt.n	80097ca <__lshift+0xbe>
 800975a:	6920      	ldr	r0, [r4, #16]
 800975c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009760:	f104 0314 	add.w	r3, r4, #20
 8009764:	f019 091f 	ands.w	r9, r9, #31
 8009768:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800976c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8009770:	d02f      	beq.n	80097d2 <__lshift+0xc6>
 8009772:	f1c9 0e20 	rsb	lr, r9, #32
 8009776:	468a      	mov	sl, r1
 8009778:	f04f 0c00 	mov.w	ip, #0
 800977c:	681a      	ldr	r2, [r3, #0]
 800977e:	fa02 f209 	lsl.w	r2, r2, r9
 8009782:	ea42 020c 	orr.w	r2, r2, ip
 8009786:	f84a 2b04 	str.w	r2, [sl], #4
 800978a:	f853 2b04 	ldr.w	r2, [r3], #4
 800978e:	4298      	cmp	r0, r3
 8009790:	fa22 fc0e 	lsr.w	ip, r2, lr
 8009794:	d8f2      	bhi.n	800977c <__lshift+0x70>
 8009796:	1b03      	subs	r3, r0, r4
 8009798:	3b15      	subs	r3, #21
 800979a:	f023 0303 	bic.w	r3, r3, #3
 800979e:	3304      	adds	r3, #4
 80097a0:	f104 0215 	add.w	r2, r4, #21
 80097a4:	4290      	cmp	r0, r2
 80097a6:	bf38      	it	cc
 80097a8:	2304      	movcc	r3, #4
 80097aa:	f841 c003 	str.w	ip, [r1, r3]
 80097ae:	f1bc 0f00 	cmp.w	ip, #0
 80097b2:	d001      	beq.n	80097b8 <__lshift+0xac>
 80097b4:	f108 0602 	add.w	r6, r8, #2
 80097b8:	3e01      	subs	r6, #1
 80097ba:	4638      	mov	r0, r7
 80097bc:	612e      	str	r6, [r5, #16]
 80097be:	4621      	mov	r1, r4
 80097c0:	f7ff fd88 	bl	80092d4 <_Bfree>
 80097c4:	4628      	mov	r0, r5
 80097c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80097ca:	f842 0f04 	str.w	r0, [r2, #4]!
 80097ce:	3301      	adds	r3, #1
 80097d0:	e7c1      	b.n	8009756 <__lshift+0x4a>
 80097d2:	3904      	subs	r1, #4
 80097d4:	f853 2b04 	ldr.w	r2, [r3], #4
 80097d8:	f841 2f04 	str.w	r2, [r1, #4]!
 80097dc:	4298      	cmp	r0, r3
 80097de:	d8f9      	bhi.n	80097d4 <__lshift+0xc8>
 80097e0:	e7ea      	b.n	80097b8 <__lshift+0xac>
 80097e2:	bf00      	nop
 80097e4:	0800aae0 	.word	0x0800aae0
 80097e8:	0800abd0 	.word	0x0800abd0

080097ec <__mcmp>:
 80097ec:	b530      	push	{r4, r5, lr}
 80097ee:	6902      	ldr	r2, [r0, #16]
 80097f0:	690c      	ldr	r4, [r1, #16]
 80097f2:	1b12      	subs	r2, r2, r4
 80097f4:	d10e      	bne.n	8009814 <__mcmp+0x28>
 80097f6:	f100 0314 	add.w	r3, r0, #20
 80097fa:	3114      	adds	r1, #20
 80097fc:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009800:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009804:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009808:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800980c:	42a5      	cmp	r5, r4
 800980e:	d003      	beq.n	8009818 <__mcmp+0x2c>
 8009810:	d305      	bcc.n	800981e <__mcmp+0x32>
 8009812:	2201      	movs	r2, #1
 8009814:	4610      	mov	r0, r2
 8009816:	bd30      	pop	{r4, r5, pc}
 8009818:	4283      	cmp	r3, r0
 800981a:	d3f3      	bcc.n	8009804 <__mcmp+0x18>
 800981c:	e7fa      	b.n	8009814 <__mcmp+0x28>
 800981e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009822:	e7f7      	b.n	8009814 <__mcmp+0x28>

08009824 <__mdiff>:
 8009824:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009828:	460c      	mov	r4, r1
 800982a:	4606      	mov	r6, r0
 800982c:	4611      	mov	r1, r2
 800982e:	4620      	mov	r0, r4
 8009830:	4690      	mov	r8, r2
 8009832:	f7ff ffdb 	bl	80097ec <__mcmp>
 8009836:	1e05      	subs	r5, r0, #0
 8009838:	d110      	bne.n	800985c <__mdiff+0x38>
 800983a:	4629      	mov	r1, r5
 800983c:	4630      	mov	r0, r6
 800983e:	f7ff fd09 	bl	8009254 <_Balloc>
 8009842:	b930      	cbnz	r0, 8009852 <__mdiff+0x2e>
 8009844:	4b3a      	ldr	r3, [pc, #232]	; (8009930 <__mdiff+0x10c>)
 8009846:	4602      	mov	r2, r0
 8009848:	f240 2132 	movw	r1, #562	; 0x232
 800984c:	4839      	ldr	r0, [pc, #228]	; (8009934 <__mdiff+0x110>)
 800984e:	f000 fdb7 	bl	800a3c0 <__assert_func>
 8009852:	2301      	movs	r3, #1
 8009854:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009858:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800985c:	bfa4      	itt	ge
 800985e:	4643      	movge	r3, r8
 8009860:	46a0      	movge	r8, r4
 8009862:	4630      	mov	r0, r6
 8009864:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8009868:	bfa6      	itte	ge
 800986a:	461c      	movge	r4, r3
 800986c:	2500      	movge	r5, #0
 800986e:	2501      	movlt	r5, #1
 8009870:	f7ff fcf0 	bl	8009254 <_Balloc>
 8009874:	b920      	cbnz	r0, 8009880 <__mdiff+0x5c>
 8009876:	4b2e      	ldr	r3, [pc, #184]	; (8009930 <__mdiff+0x10c>)
 8009878:	4602      	mov	r2, r0
 800987a:	f44f 7110 	mov.w	r1, #576	; 0x240
 800987e:	e7e5      	b.n	800984c <__mdiff+0x28>
 8009880:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8009884:	6926      	ldr	r6, [r4, #16]
 8009886:	60c5      	str	r5, [r0, #12]
 8009888:	f104 0914 	add.w	r9, r4, #20
 800988c:	f108 0514 	add.w	r5, r8, #20
 8009890:	f100 0e14 	add.w	lr, r0, #20
 8009894:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8009898:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800989c:	f108 0210 	add.w	r2, r8, #16
 80098a0:	46f2      	mov	sl, lr
 80098a2:	2100      	movs	r1, #0
 80098a4:	f859 3b04 	ldr.w	r3, [r9], #4
 80098a8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80098ac:	fa1f f883 	uxth.w	r8, r3
 80098b0:	fa11 f18b 	uxtah	r1, r1, fp
 80098b4:	0c1b      	lsrs	r3, r3, #16
 80098b6:	eba1 0808 	sub.w	r8, r1, r8
 80098ba:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80098be:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80098c2:	fa1f f888 	uxth.w	r8, r8
 80098c6:	1419      	asrs	r1, r3, #16
 80098c8:	454e      	cmp	r6, r9
 80098ca:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80098ce:	f84a 3b04 	str.w	r3, [sl], #4
 80098d2:	d8e7      	bhi.n	80098a4 <__mdiff+0x80>
 80098d4:	1b33      	subs	r3, r6, r4
 80098d6:	3b15      	subs	r3, #21
 80098d8:	f023 0303 	bic.w	r3, r3, #3
 80098dc:	3304      	adds	r3, #4
 80098de:	3415      	adds	r4, #21
 80098e0:	42a6      	cmp	r6, r4
 80098e2:	bf38      	it	cc
 80098e4:	2304      	movcc	r3, #4
 80098e6:	441d      	add	r5, r3
 80098e8:	4473      	add	r3, lr
 80098ea:	469e      	mov	lr, r3
 80098ec:	462e      	mov	r6, r5
 80098ee:	4566      	cmp	r6, ip
 80098f0:	d30e      	bcc.n	8009910 <__mdiff+0xec>
 80098f2:	f10c 0203 	add.w	r2, ip, #3
 80098f6:	1b52      	subs	r2, r2, r5
 80098f8:	f022 0203 	bic.w	r2, r2, #3
 80098fc:	3d03      	subs	r5, #3
 80098fe:	45ac      	cmp	ip, r5
 8009900:	bf38      	it	cc
 8009902:	2200      	movcc	r2, #0
 8009904:	441a      	add	r2, r3
 8009906:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800990a:	b17b      	cbz	r3, 800992c <__mdiff+0x108>
 800990c:	6107      	str	r7, [r0, #16]
 800990e:	e7a3      	b.n	8009858 <__mdiff+0x34>
 8009910:	f856 8b04 	ldr.w	r8, [r6], #4
 8009914:	fa11 f288 	uxtah	r2, r1, r8
 8009918:	1414      	asrs	r4, r2, #16
 800991a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800991e:	b292      	uxth	r2, r2
 8009920:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009924:	f84e 2b04 	str.w	r2, [lr], #4
 8009928:	1421      	asrs	r1, r4, #16
 800992a:	e7e0      	b.n	80098ee <__mdiff+0xca>
 800992c:	3f01      	subs	r7, #1
 800992e:	e7ea      	b.n	8009906 <__mdiff+0xe2>
 8009930:	0800aae0 	.word	0x0800aae0
 8009934:	0800abd0 	.word	0x0800abd0

08009938 <__ulp>:
 8009938:	b082      	sub	sp, #8
 800993a:	ed8d 0b00 	vstr	d0, [sp]
 800993e:	9b01      	ldr	r3, [sp, #4]
 8009940:	4912      	ldr	r1, [pc, #72]	; (800998c <__ulp+0x54>)
 8009942:	4019      	ands	r1, r3
 8009944:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009948:	2900      	cmp	r1, #0
 800994a:	dd05      	ble.n	8009958 <__ulp+0x20>
 800994c:	2200      	movs	r2, #0
 800994e:	460b      	mov	r3, r1
 8009950:	ec43 2b10 	vmov	d0, r2, r3
 8009954:	b002      	add	sp, #8
 8009956:	4770      	bx	lr
 8009958:	4249      	negs	r1, r1
 800995a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800995e:	ea4f 5021 	mov.w	r0, r1, asr #20
 8009962:	f04f 0200 	mov.w	r2, #0
 8009966:	f04f 0300 	mov.w	r3, #0
 800996a:	da04      	bge.n	8009976 <__ulp+0x3e>
 800996c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009970:	fa41 f300 	asr.w	r3, r1, r0
 8009974:	e7ec      	b.n	8009950 <__ulp+0x18>
 8009976:	f1a0 0114 	sub.w	r1, r0, #20
 800997a:	291e      	cmp	r1, #30
 800997c:	bfda      	itte	le
 800997e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8009982:	fa20 f101 	lsrle.w	r1, r0, r1
 8009986:	2101      	movgt	r1, #1
 8009988:	460a      	mov	r2, r1
 800998a:	e7e1      	b.n	8009950 <__ulp+0x18>
 800998c:	7ff00000 	.word	0x7ff00000

08009990 <__b2d>:
 8009990:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009992:	6905      	ldr	r5, [r0, #16]
 8009994:	f100 0714 	add.w	r7, r0, #20
 8009998:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800999c:	1f2e      	subs	r6, r5, #4
 800999e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 80099a2:	4620      	mov	r0, r4
 80099a4:	f7ff fd48 	bl	8009438 <__hi0bits>
 80099a8:	f1c0 0320 	rsb	r3, r0, #32
 80099ac:	280a      	cmp	r0, #10
 80099ae:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8009a2c <__b2d+0x9c>
 80099b2:	600b      	str	r3, [r1, #0]
 80099b4:	dc14      	bgt.n	80099e0 <__b2d+0x50>
 80099b6:	f1c0 0e0b 	rsb	lr, r0, #11
 80099ba:	fa24 f10e 	lsr.w	r1, r4, lr
 80099be:	42b7      	cmp	r7, r6
 80099c0:	ea41 030c 	orr.w	r3, r1, ip
 80099c4:	bf34      	ite	cc
 80099c6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80099ca:	2100      	movcs	r1, #0
 80099cc:	3015      	adds	r0, #21
 80099ce:	fa04 f000 	lsl.w	r0, r4, r0
 80099d2:	fa21 f10e 	lsr.w	r1, r1, lr
 80099d6:	ea40 0201 	orr.w	r2, r0, r1
 80099da:	ec43 2b10 	vmov	d0, r2, r3
 80099de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80099e0:	42b7      	cmp	r7, r6
 80099e2:	bf3a      	itte	cc
 80099e4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 80099e8:	f1a5 0608 	subcc.w	r6, r5, #8
 80099ec:	2100      	movcs	r1, #0
 80099ee:	380b      	subs	r0, #11
 80099f0:	d017      	beq.n	8009a22 <__b2d+0x92>
 80099f2:	f1c0 0c20 	rsb	ip, r0, #32
 80099f6:	fa04 f500 	lsl.w	r5, r4, r0
 80099fa:	42be      	cmp	r6, r7
 80099fc:	fa21 f40c 	lsr.w	r4, r1, ip
 8009a00:	ea45 0504 	orr.w	r5, r5, r4
 8009a04:	bf8c      	ite	hi
 8009a06:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8009a0a:	2400      	movls	r4, #0
 8009a0c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8009a10:	fa01 f000 	lsl.w	r0, r1, r0
 8009a14:	fa24 f40c 	lsr.w	r4, r4, ip
 8009a18:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8009a1c:	ea40 0204 	orr.w	r2, r0, r4
 8009a20:	e7db      	b.n	80099da <__b2d+0x4a>
 8009a22:	ea44 030c 	orr.w	r3, r4, ip
 8009a26:	460a      	mov	r2, r1
 8009a28:	e7d7      	b.n	80099da <__b2d+0x4a>
 8009a2a:	bf00      	nop
 8009a2c:	3ff00000 	.word	0x3ff00000

08009a30 <__d2b>:
 8009a30:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009a34:	4689      	mov	r9, r1
 8009a36:	2101      	movs	r1, #1
 8009a38:	ec57 6b10 	vmov	r6, r7, d0
 8009a3c:	4690      	mov	r8, r2
 8009a3e:	f7ff fc09 	bl	8009254 <_Balloc>
 8009a42:	4604      	mov	r4, r0
 8009a44:	b930      	cbnz	r0, 8009a54 <__d2b+0x24>
 8009a46:	4602      	mov	r2, r0
 8009a48:	4b25      	ldr	r3, [pc, #148]	; (8009ae0 <__d2b+0xb0>)
 8009a4a:	4826      	ldr	r0, [pc, #152]	; (8009ae4 <__d2b+0xb4>)
 8009a4c:	f240 310a 	movw	r1, #778	; 0x30a
 8009a50:	f000 fcb6 	bl	800a3c0 <__assert_func>
 8009a54:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009a58:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009a5c:	bb35      	cbnz	r5, 8009aac <__d2b+0x7c>
 8009a5e:	2e00      	cmp	r6, #0
 8009a60:	9301      	str	r3, [sp, #4]
 8009a62:	d028      	beq.n	8009ab6 <__d2b+0x86>
 8009a64:	4668      	mov	r0, sp
 8009a66:	9600      	str	r6, [sp, #0]
 8009a68:	f7ff fd06 	bl	8009478 <__lo0bits>
 8009a6c:	9900      	ldr	r1, [sp, #0]
 8009a6e:	b300      	cbz	r0, 8009ab2 <__d2b+0x82>
 8009a70:	9a01      	ldr	r2, [sp, #4]
 8009a72:	f1c0 0320 	rsb	r3, r0, #32
 8009a76:	fa02 f303 	lsl.w	r3, r2, r3
 8009a7a:	430b      	orrs	r3, r1
 8009a7c:	40c2      	lsrs	r2, r0
 8009a7e:	6163      	str	r3, [r4, #20]
 8009a80:	9201      	str	r2, [sp, #4]
 8009a82:	9b01      	ldr	r3, [sp, #4]
 8009a84:	61a3      	str	r3, [r4, #24]
 8009a86:	2b00      	cmp	r3, #0
 8009a88:	bf14      	ite	ne
 8009a8a:	2202      	movne	r2, #2
 8009a8c:	2201      	moveq	r2, #1
 8009a8e:	6122      	str	r2, [r4, #16]
 8009a90:	b1d5      	cbz	r5, 8009ac8 <__d2b+0x98>
 8009a92:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8009a96:	4405      	add	r5, r0
 8009a98:	f8c9 5000 	str.w	r5, [r9]
 8009a9c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8009aa0:	f8c8 0000 	str.w	r0, [r8]
 8009aa4:	4620      	mov	r0, r4
 8009aa6:	b003      	add	sp, #12
 8009aa8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009aac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8009ab0:	e7d5      	b.n	8009a5e <__d2b+0x2e>
 8009ab2:	6161      	str	r1, [r4, #20]
 8009ab4:	e7e5      	b.n	8009a82 <__d2b+0x52>
 8009ab6:	a801      	add	r0, sp, #4
 8009ab8:	f7ff fcde 	bl	8009478 <__lo0bits>
 8009abc:	9b01      	ldr	r3, [sp, #4]
 8009abe:	6163      	str	r3, [r4, #20]
 8009ac0:	2201      	movs	r2, #1
 8009ac2:	6122      	str	r2, [r4, #16]
 8009ac4:	3020      	adds	r0, #32
 8009ac6:	e7e3      	b.n	8009a90 <__d2b+0x60>
 8009ac8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8009acc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8009ad0:	f8c9 0000 	str.w	r0, [r9]
 8009ad4:	6918      	ldr	r0, [r3, #16]
 8009ad6:	f7ff fcaf 	bl	8009438 <__hi0bits>
 8009ada:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8009ade:	e7df      	b.n	8009aa0 <__d2b+0x70>
 8009ae0:	0800aae0 	.word	0x0800aae0
 8009ae4:	0800abd0 	.word	0x0800abd0

08009ae8 <__ratio>:
 8009ae8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009aec:	4688      	mov	r8, r1
 8009aee:	4669      	mov	r1, sp
 8009af0:	4681      	mov	r9, r0
 8009af2:	f7ff ff4d 	bl	8009990 <__b2d>
 8009af6:	a901      	add	r1, sp, #4
 8009af8:	4640      	mov	r0, r8
 8009afa:	ec55 4b10 	vmov	r4, r5, d0
 8009afe:	f7ff ff47 	bl	8009990 <__b2d>
 8009b02:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8009b06:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8009b0a:	eba3 0c02 	sub.w	ip, r3, r2
 8009b0e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8009b12:	1a9b      	subs	r3, r3, r2
 8009b14:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8009b18:	ec51 0b10 	vmov	r0, r1, d0
 8009b1c:	2b00      	cmp	r3, #0
 8009b1e:	bfd6      	itet	le
 8009b20:	460a      	movle	r2, r1
 8009b22:	462a      	movgt	r2, r5
 8009b24:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8009b28:	468b      	mov	fp, r1
 8009b2a:	462f      	mov	r7, r5
 8009b2c:	bfd4      	ite	le
 8009b2e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8009b32:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8009b36:	4620      	mov	r0, r4
 8009b38:	ee10 2a10 	vmov	r2, s0
 8009b3c:	465b      	mov	r3, fp
 8009b3e:	4639      	mov	r1, r7
 8009b40:	f7f6 fe8c 	bl	800085c <__aeabi_ddiv>
 8009b44:	ec41 0b10 	vmov	d0, r0, r1
 8009b48:	b003      	add	sp, #12
 8009b4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009b4e <__copybits>:
 8009b4e:	3901      	subs	r1, #1
 8009b50:	b570      	push	{r4, r5, r6, lr}
 8009b52:	1149      	asrs	r1, r1, #5
 8009b54:	6914      	ldr	r4, [r2, #16]
 8009b56:	3101      	adds	r1, #1
 8009b58:	f102 0314 	add.w	r3, r2, #20
 8009b5c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8009b60:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8009b64:	1f05      	subs	r5, r0, #4
 8009b66:	42a3      	cmp	r3, r4
 8009b68:	d30c      	bcc.n	8009b84 <__copybits+0x36>
 8009b6a:	1aa3      	subs	r3, r4, r2
 8009b6c:	3b11      	subs	r3, #17
 8009b6e:	f023 0303 	bic.w	r3, r3, #3
 8009b72:	3211      	adds	r2, #17
 8009b74:	42a2      	cmp	r2, r4
 8009b76:	bf88      	it	hi
 8009b78:	2300      	movhi	r3, #0
 8009b7a:	4418      	add	r0, r3
 8009b7c:	2300      	movs	r3, #0
 8009b7e:	4288      	cmp	r0, r1
 8009b80:	d305      	bcc.n	8009b8e <__copybits+0x40>
 8009b82:	bd70      	pop	{r4, r5, r6, pc}
 8009b84:	f853 6b04 	ldr.w	r6, [r3], #4
 8009b88:	f845 6f04 	str.w	r6, [r5, #4]!
 8009b8c:	e7eb      	b.n	8009b66 <__copybits+0x18>
 8009b8e:	f840 3b04 	str.w	r3, [r0], #4
 8009b92:	e7f4      	b.n	8009b7e <__copybits+0x30>

08009b94 <__any_on>:
 8009b94:	f100 0214 	add.w	r2, r0, #20
 8009b98:	6900      	ldr	r0, [r0, #16]
 8009b9a:	114b      	asrs	r3, r1, #5
 8009b9c:	4298      	cmp	r0, r3
 8009b9e:	b510      	push	{r4, lr}
 8009ba0:	db11      	blt.n	8009bc6 <__any_on+0x32>
 8009ba2:	dd0a      	ble.n	8009bba <__any_on+0x26>
 8009ba4:	f011 011f 	ands.w	r1, r1, #31
 8009ba8:	d007      	beq.n	8009bba <__any_on+0x26>
 8009baa:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8009bae:	fa24 f001 	lsr.w	r0, r4, r1
 8009bb2:	fa00 f101 	lsl.w	r1, r0, r1
 8009bb6:	428c      	cmp	r4, r1
 8009bb8:	d10b      	bne.n	8009bd2 <__any_on+0x3e>
 8009bba:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8009bbe:	4293      	cmp	r3, r2
 8009bc0:	d803      	bhi.n	8009bca <__any_on+0x36>
 8009bc2:	2000      	movs	r0, #0
 8009bc4:	bd10      	pop	{r4, pc}
 8009bc6:	4603      	mov	r3, r0
 8009bc8:	e7f7      	b.n	8009bba <__any_on+0x26>
 8009bca:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8009bce:	2900      	cmp	r1, #0
 8009bd0:	d0f5      	beq.n	8009bbe <__any_on+0x2a>
 8009bd2:	2001      	movs	r0, #1
 8009bd4:	e7f6      	b.n	8009bc4 <__any_on+0x30>

08009bd6 <__ssputs_r>:
 8009bd6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009bda:	688e      	ldr	r6, [r1, #8]
 8009bdc:	429e      	cmp	r6, r3
 8009bde:	4682      	mov	sl, r0
 8009be0:	460c      	mov	r4, r1
 8009be2:	4690      	mov	r8, r2
 8009be4:	461f      	mov	r7, r3
 8009be6:	d838      	bhi.n	8009c5a <__ssputs_r+0x84>
 8009be8:	898a      	ldrh	r2, [r1, #12]
 8009bea:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009bee:	d032      	beq.n	8009c56 <__ssputs_r+0x80>
 8009bf0:	6825      	ldr	r5, [r4, #0]
 8009bf2:	6909      	ldr	r1, [r1, #16]
 8009bf4:	eba5 0901 	sub.w	r9, r5, r1
 8009bf8:	6965      	ldr	r5, [r4, #20]
 8009bfa:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8009bfe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009c02:	3301      	adds	r3, #1
 8009c04:	444b      	add	r3, r9
 8009c06:	106d      	asrs	r5, r5, #1
 8009c08:	429d      	cmp	r5, r3
 8009c0a:	bf38      	it	cc
 8009c0c:	461d      	movcc	r5, r3
 8009c0e:	0553      	lsls	r3, r2, #21
 8009c10:	d531      	bpl.n	8009c76 <__ssputs_r+0xa0>
 8009c12:	4629      	mov	r1, r5
 8009c14:	f7fc fa24 	bl	8006060 <_malloc_r>
 8009c18:	4606      	mov	r6, r0
 8009c1a:	b950      	cbnz	r0, 8009c32 <__ssputs_r+0x5c>
 8009c1c:	230c      	movs	r3, #12
 8009c1e:	f8ca 3000 	str.w	r3, [sl]
 8009c22:	89a3      	ldrh	r3, [r4, #12]
 8009c24:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009c28:	81a3      	strh	r3, [r4, #12]
 8009c2a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009c2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009c32:	6921      	ldr	r1, [r4, #16]
 8009c34:	464a      	mov	r2, r9
 8009c36:	f7ff faf2 	bl	800921e <memcpy>
 8009c3a:	89a3      	ldrh	r3, [r4, #12]
 8009c3c:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8009c40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009c44:	81a3      	strh	r3, [r4, #12]
 8009c46:	6126      	str	r6, [r4, #16]
 8009c48:	6165      	str	r5, [r4, #20]
 8009c4a:	444e      	add	r6, r9
 8009c4c:	eba5 0509 	sub.w	r5, r5, r9
 8009c50:	6026      	str	r6, [r4, #0]
 8009c52:	60a5      	str	r5, [r4, #8]
 8009c54:	463e      	mov	r6, r7
 8009c56:	42be      	cmp	r6, r7
 8009c58:	d900      	bls.n	8009c5c <__ssputs_r+0x86>
 8009c5a:	463e      	mov	r6, r7
 8009c5c:	6820      	ldr	r0, [r4, #0]
 8009c5e:	4632      	mov	r2, r6
 8009c60:	4641      	mov	r1, r8
 8009c62:	f7fc f959 	bl	8005f18 <memmove>
 8009c66:	68a3      	ldr	r3, [r4, #8]
 8009c68:	1b9b      	subs	r3, r3, r6
 8009c6a:	60a3      	str	r3, [r4, #8]
 8009c6c:	6823      	ldr	r3, [r4, #0]
 8009c6e:	4433      	add	r3, r6
 8009c70:	6023      	str	r3, [r4, #0]
 8009c72:	2000      	movs	r0, #0
 8009c74:	e7db      	b.n	8009c2e <__ssputs_r+0x58>
 8009c76:	462a      	mov	r2, r5
 8009c78:	f000 fd1c 	bl	800a6b4 <_realloc_r>
 8009c7c:	4606      	mov	r6, r0
 8009c7e:	2800      	cmp	r0, #0
 8009c80:	d1e1      	bne.n	8009c46 <__ssputs_r+0x70>
 8009c82:	6921      	ldr	r1, [r4, #16]
 8009c84:	4650      	mov	r0, sl
 8009c86:	f7fc f97f 	bl	8005f88 <_free_r>
 8009c8a:	e7c7      	b.n	8009c1c <__ssputs_r+0x46>

08009c8c <_svfiprintf_r>:
 8009c8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c90:	4698      	mov	r8, r3
 8009c92:	898b      	ldrh	r3, [r1, #12]
 8009c94:	061b      	lsls	r3, r3, #24
 8009c96:	b09d      	sub	sp, #116	; 0x74
 8009c98:	4607      	mov	r7, r0
 8009c9a:	460d      	mov	r5, r1
 8009c9c:	4614      	mov	r4, r2
 8009c9e:	d50e      	bpl.n	8009cbe <_svfiprintf_r+0x32>
 8009ca0:	690b      	ldr	r3, [r1, #16]
 8009ca2:	b963      	cbnz	r3, 8009cbe <_svfiprintf_r+0x32>
 8009ca4:	2140      	movs	r1, #64	; 0x40
 8009ca6:	f7fc f9db 	bl	8006060 <_malloc_r>
 8009caa:	6028      	str	r0, [r5, #0]
 8009cac:	6128      	str	r0, [r5, #16]
 8009cae:	b920      	cbnz	r0, 8009cba <_svfiprintf_r+0x2e>
 8009cb0:	230c      	movs	r3, #12
 8009cb2:	603b      	str	r3, [r7, #0]
 8009cb4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009cb8:	e0d1      	b.n	8009e5e <_svfiprintf_r+0x1d2>
 8009cba:	2340      	movs	r3, #64	; 0x40
 8009cbc:	616b      	str	r3, [r5, #20]
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	9309      	str	r3, [sp, #36]	; 0x24
 8009cc2:	2320      	movs	r3, #32
 8009cc4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009cc8:	f8cd 800c 	str.w	r8, [sp, #12]
 8009ccc:	2330      	movs	r3, #48	; 0x30
 8009cce:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009e78 <_svfiprintf_r+0x1ec>
 8009cd2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009cd6:	f04f 0901 	mov.w	r9, #1
 8009cda:	4623      	mov	r3, r4
 8009cdc:	469a      	mov	sl, r3
 8009cde:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009ce2:	b10a      	cbz	r2, 8009ce8 <_svfiprintf_r+0x5c>
 8009ce4:	2a25      	cmp	r2, #37	; 0x25
 8009ce6:	d1f9      	bne.n	8009cdc <_svfiprintf_r+0x50>
 8009ce8:	ebba 0b04 	subs.w	fp, sl, r4
 8009cec:	d00b      	beq.n	8009d06 <_svfiprintf_r+0x7a>
 8009cee:	465b      	mov	r3, fp
 8009cf0:	4622      	mov	r2, r4
 8009cf2:	4629      	mov	r1, r5
 8009cf4:	4638      	mov	r0, r7
 8009cf6:	f7ff ff6e 	bl	8009bd6 <__ssputs_r>
 8009cfa:	3001      	adds	r0, #1
 8009cfc:	f000 80aa 	beq.w	8009e54 <_svfiprintf_r+0x1c8>
 8009d00:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009d02:	445a      	add	r2, fp
 8009d04:	9209      	str	r2, [sp, #36]	; 0x24
 8009d06:	f89a 3000 	ldrb.w	r3, [sl]
 8009d0a:	2b00      	cmp	r3, #0
 8009d0c:	f000 80a2 	beq.w	8009e54 <_svfiprintf_r+0x1c8>
 8009d10:	2300      	movs	r3, #0
 8009d12:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009d16:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009d1a:	f10a 0a01 	add.w	sl, sl, #1
 8009d1e:	9304      	str	r3, [sp, #16]
 8009d20:	9307      	str	r3, [sp, #28]
 8009d22:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009d26:	931a      	str	r3, [sp, #104]	; 0x68
 8009d28:	4654      	mov	r4, sl
 8009d2a:	2205      	movs	r2, #5
 8009d2c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009d30:	4851      	ldr	r0, [pc, #324]	; (8009e78 <_svfiprintf_r+0x1ec>)
 8009d32:	f7f6 fa5d 	bl	80001f0 <memchr>
 8009d36:	9a04      	ldr	r2, [sp, #16]
 8009d38:	b9d8      	cbnz	r0, 8009d72 <_svfiprintf_r+0xe6>
 8009d3a:	06d0      	lsls	r0, r2, #27
 8009d3c:	bf44      	itt	mi
 8009d3e:	2320      	movmi	r3, #32
 8009d40:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d44:	0711      	lsls	r1, r2, #28
 8009d46:	bf44      	itt	mi
 8009d48:	232b      	movmi	r3, #43	; 0x2b
 8009d4a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009d4e:	f89a 3000 	ldrb.w	r3, [sl]
 8009d52:	2b2a      	cmp	r3, #42	; 0x2a
 8009d54:	d015      	beq.n	8009d82 <_svfiprintf_r+0xf6>
 8009d56:	9a07      	ldr	r2, [sp, #28]
 8009d58:	4654      	mov	r4, sl
 8009d5a:	2000      	movs	r0, #0
 8009d5c:	f04f 0c0a 	mov.w	ip, #10
 8009d60:	4621      	mov	r1, r4
 8009d62:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009d66:	3b30      	subs	r3, #48	; 0x30
 8009d68:	2b09      	cmp	r3, #9
 8009d6a:	d94e      	bls.n	8009e0a <_svfiprintf_r+0x17e>
 8009d6c:	b1b0      	cbz	r0, 8009d9c <_svfiprintf_r+0x110>
 8009d6e:	9207      	str	r2, [sp, #28]
 8009d70:	e014      	b.n	8009d9c <_svfiprintf_r+0x110>
 8009d72:	eba0 0308 	sub.w	r3, r0, r8
 8009d76:	fa09 f303 	lsl.w	r3, r9, r3
 8009d7a:	4313      	orrs	r3, r2
 8009d7c:	9304      	str	r3, [sp, #16]
 8009d7e:	46a2      	mov	sl, r4
 8009d80:	e7d2      	b.n	8009d28 <_svfiprintf_r+0x9c>
 8009d82:	9b03      	ldr	r3, [sp, #12]
 8009d84:	1d19      	adds	r1, r3, #4
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	9103      	str	r1, [sp, #12]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	bfbb      	ittet	lt
 8009d8e:	425b      	neglt	r3, r3
 8009d90:	f042 0202 	orrlt.w	r2, r2, #2
 8009d94:	9307      	strge	r3, [sp, #28]
 8009d96:	9307      	strlt	r3, [sp, #28]
 8009d98:	bfb8      	it	lt
 8009d9a:	9204      	strlt	r2, [sp, #16]
 8009d9c:	7823      	ldrb	r3, [r4, #0]
 8009d9e:	2b2e      	cmp	r3, #46	; 0x2e
 8009da0:	d10c      	bne.n	8009dbc <_svfiprintf_r+0x130>
 8009da2:	7863      	ldrb	r3, [r4, #1]
 8009da4:	2b2a      	cmp	r3, #42	; 0x2a
 8009da6:	d135      	bne.n	8009e14 <_svfiprintf_r+0x188>
 8009da8:	9b03      	ldr	r3, [sp, #12]
 8009daa:	1d1a      	adds	r2, r3, #4
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	9203      	str	r2, [sp, #12]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	bfb8      	it	lt
 8009db4:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8009db8:	3402      	adds	r4, #2
 8009dba:	9305      	str	r3, [sp, #20]
 8009dbc:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009e88 <_svfiprintf_r+0x1fc>
 8009dc0:	7821      	ldrb	r1, [r4, #0]
 8009dc2:	2203      	movs	r2, #3
 8009dc4:	4650      	mov	r0, sl
 8009dc6:	f7f6 fa13 	bl	80001f0 <memchr>
 8009dca:	b140      	cbz	r0, 8009dde <_svfiprintf_r+0x152>
 8009dcc:	2340      	movs	r3, #64	; 0x40
 8009dce:	eba0 000a 	sub.w	r0, r0, sl
 8009dd2:	fa03 f000 	lsl.w	r0, r3, r0
 8009dd6:	9b04      	ldr	r3, [sp, #16]
 8009dd8:	4303      	orrs	r3, r0
 8009dda:	3401      	adds	r4, #1
 8009ddc:	9304      	str	r3, [sp, #16]
 8009dde:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009de2:	4826      	ldr	r0, [pc, #152]	; (8009e7c <_svfiprintf_r+0x1f0>)
 8009de4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009de8:	2206      	movs	r2, #6
 8009dea:	f7f6 fa01 	bl	80001f0 <memchr>
 8009dee:	2800      	cmp	r0, #0
 8009df0:	d038      	beq.n	8009e64 <_svfiprintf_r+0x1d8>
 8009df2:	4b23      	ldr	r3, [pc, #140]	; (8009e80 <_svfiprintf_r+0x1f4>)
 8009df4:	bb1b      	cbnz	r3, 8009e3e <_svfiprintf_r+0x1b2>
 8009df6:	9b03      	ldr	r3, [sp, #12]
 8009df8:	3307      	adds	r3, #7
 8009dfa:	f023 0307 	bic.w	r3, r3, #7
 8009dfe:	3308      	adds	r3, #8
 8009e00:	9303      	str	r3, [sp, #12]
 8009e02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e04:	4433      	add	r3, r6
 8009e06:	9309      	str	r3, [sp, #36]	; 0x24
 8009e08:	e767      	b.n	8009cda <_svfiprintf_r+0x4e>
 8009e0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8009e0e:	460c      	mov	r4, r1
 8009e10:	2001      	movs	r0, #1
 8009e12:	e7a5      	b.n	8009d60 <_svfiprintf_r+0xd4>
 8009e14:	2300      	movs	r3, #0
 8009e16:	3401      	adds	r4, #1
 8009e18:	9305      	str	r3, [sp, #20]
 8009e1a:	4619      	mov	r1, r3
 8009e1c:	f04f 0c0a 	mov.w	ip, #10
 8009e20:	4620      	mov	r0, r4
 8009e22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009e26:	3a30      	subs	r2, #48	; 0x30
 8009e28:	2a09      	cmp	r2, #9
 8009e2a:	d903      	bls.n	8009e34 <_svfiprintf_r+0x1a8>
 8009e2c:	2b00      	cmp	r3, #0
 8009e2e:	d0c5      	beq.n	8009dbc <_svfiprintf_r+0x130>
 8009e30:	9105      	str	r1, [sp, #20]
 8009e32:	e7c3      	b.n	8009dbc <_svfiprintf_r+0x130>
 8009e34:	fb0c 2101 	mla	r1, ip, r1, r2
 8009e38:	4604      	mov	r4, r0
 8009e3a:	2301      	movs	r3, #1
 8009e3c:	e7f0      	b.n	8009e20 <_svfiprintf_r+0x194>
 8009e3e:	ab03      	add	r3, sp, #12
 8009e40:	9300      	str	r3, [sp, #0]
 8009e42:	462a      	mov	r2, r5
 8009e44:	4b0f      	ldr	r3, [pc, #60]	; (8009e84 <_svfiprintf_r+0x1f8>)
 8009e46:	a904      	add	r1, sp, #16
 8009e48:	4638      	mov	r0, r7
 8009e4a:	f7fc fa1d 	bl	8006288 <_printf_float>
 8009e4e:	1c42      	adds	r2, r0, #1
 8009e50:	4606      	mov	r6, r0
 8009e52:	d1d6      	bne.n	8009e02 <_svfiprintf_r+0x176>
 8009e54:	89ab      	ldrh	r3, [r5, #12]
 8009e56:	065b      	lsls	r3, r3, #25
 8009e58:	f53f af2c 	bmi.w	8009cb4 <_svfiprintf_r+0x28>
 8009e5c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009e5e:	b01d      	add	sp, #116	; 0x74
 8009e60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e64:	ab03      	add	r3, sp, #12
 8009e66:	9300      	str	r3, [sp, #0]
 8009e68:	462a      	mov	r2, r5
 8009e6a:	4b06      	ldr	r3, [pc, #24]	; (8009e84 <_svfiprintf_r+0x1f8>)
 8009e6c:	a904      	add	r1, sp, #16
 8009e6e:	4638      	mov	r0, r7
 8009e70:	f7fc fcae 	bl	80067d0 <_printf_i>
 8009e74:	e7eb      	b.n	8009e4e <_svfiprintf_r+0x1c2>
 8009e76:	bf00      	nop
 8009e78:	0800ad2c 	.word	0x0800ad2c
 8009e7c:	0800ad36 	.word	0x0800ad36
 8009e80:	08006289 	.word	0x08006289
 8009e84:	08009bd7 	.word	0x08009bd7
 8009e88:	0800ad32 	.word	0x0800ad32

08009e8c <__sfputc_r>:
 8009e8c:	6893      	ldr	r3, [r2, #8]
 8009e8e:	3b01      	subs	r3, #1
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	b410      	push	{r4}
 8009e94:	6093      	str	r3, [r2, #8]
 8009e96:	da08      	bge.n	8009eaa <__sfputc_r+0x1e>
 8009e98:	6994      	ldr	r4, [r2, #24]
 8009e9a:	42a3      	cmp	r3, r4
 8009e9c:	db01      	blt.n	8009ea2 <__sfputc_r+0x16>
 8009e9e:	290a      	cmp	r1, #10
 8009ea0:	d103      	bne.n	8009eaa <__sfputc_r+0x1e>
 8009ea2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009ea6:	f000 b9ab 	b.w	800a200 <__swbuf_r>
 8009eaa:	6813      	ldr	r3, [r2, #0]
 8009eac:	1c58      	adds	r0, r3, #1
 8009eae:	6010      	str	r0, [r2, #0]
 8009eb0:	7019      	strb	r1, [r3, #0]
 8009eb2:	4608      	mov	r0, r1
 8009eb4:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009eb8:	4770      	bx	lr

08009eba <__sfputs_r>:
 8009eba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009ebc:	4606      	mov	r6, r0
 8009ebe:	460f      	mov	r7, r1
 8009ec0:	4614      	mov	r4, r2
 8009ec2:	18d5      	adds	r5, r2, r3
 8009ec4:	42ac      	cmp	r4, r5
 8009ec6:	d101      	bne.n	8009ecc <__sfputs_r+0x12>
 8009ec8:	2000      	movs	r0, #0
 8009eca:	e007      	b.n	8009edc <__sfputs_r+0x22>
 8009ecc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009ed0:	463a      	mov	r2, r7
 8009ed2:	4630      	mov	r0, r6
 8009ed4:	f7ff ffda 	bl	8009e8c <__sfputc_r>
 8009ed8:	1c43      	adds	r3, r0, #1
 8009eda:	d1f3      	bne.n	8009ec4 <__sfputs_r+0xa>
 8009edc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009ee0 <_vfiprintf_r>:
 8009ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009ee4:	460d      	mov	r5, r1
 8009ee6:	b09d      	sub	sp, #116	; 0x74
 8009ee8:	4614      	mov	r4, r2
 8009eea:	4698      	mov	r8, r3
 8009eec:	4606      	mov	r6, r0
 8009eee:	b118      	cbz	r0, 8009ef8 <_vfiprintf_r+0x18>
 8009ef0:	6983      	ldr	r3, [r0, #24]
 8009ef2:	b90b      	cbnz	r3, 8009ef8 <_vfiprintf_r+0x18>
 8009ef4:	f7fe fd6e 	bl	80089d4 <__sinit>
 8009ef8:	4b89      	ldr	r3, [pc, #548]	; (800a120 <_vfiprintf_r+0x240>)
 8009efa:	429d      	cmp	r5, r3
 8009efc:	d11b      	bne.n	8009f36 <_vfiprintf_r+0x56>
 8009efe:	6875      	ldr	r5, [r6, #4]
 8009f00:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f02:	07d9      	lsls	r1, r3, #31
 8009f04:	d405      	bmi.n	8009f12 <_vfiprintf_r+0x32>
 8009f06:	89ab      	ldrh	r3, [r5, #12]
 8009f08:	059a      	lsls	r2, r3, #22
 8009f0a:	d402      	bmi.n	8009f12 <_vfiprintf_r+0x32>
 8009f0c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009f0e:	f7ff f972 	bl	80091f6 <__retarget_lock_acquire_recursive>
 8009f12:	89ab      	ldrh	r3, [r5, #12]
 8009f14:	071b      	lsls	r3, r3, #28
 8009f16:	d501      	bpl.n	8009f1c <_vfiprintf_r+0x3c>
 8009f18:	692b      	ldr	r3, [r5, #16]
 8009f1a:	b9eb      	cbnz	r3, 8009f58 <_vfiprintf_r+0x78>
 8009f1c:	4629      	mov	r1, r5
 8009f1e:	4630      	mov	r0, r6
 8009f20:	f000 f9e0 	bl	800a2e4 <__swsetup_r>
 8009f24:	b1c0      	cbz	r0, 8009f58 <_vfiprintf_r+0x78>
 8009f26:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009f28:	07dc      	lsls	r4, r3, #31
 8009f2a:	d50e      	bpl.n	8009f4a <_vfiprintf_r+0x6a>
 8009f2c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8009f30:	b01d      	add	sp, #116	; 0x74
 8009f32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f36:	4b7b      	ldr	r3, [pc, #492]	; (800a124 <_vfiprintf_r+0x244>)
 8009f38:	429d      	cmp	r5, r3
 8009f3a:	d101      	bne.n	8009f40 <_vfiprintf_r+0x60>
 8009f3c:	68b5      	ldr	r5, [r6, #8]
 8009f3e:	e7df      	b.n	8009f00 <_vfiprintf_r+0x20>
 8009f40:	4b79      	ldr	r3, [pc, #484]	; (800a128 <_vfiprintf_r+0x248>)
 8009f42:	429d      	cmp	r5, r3
 8009f44:	bf08      	it	eq
 8009f46:	68f5      	ldreq	r5, [r6, #12]
 8009f48:	e7da      	b.n	8009f00 <_vfiprintf_r+0x20>
 8009f4a:	89ab      	ldrh	r3, [r5, #12]
 8009f4c:	0598      	lsls	r0, r3, #22
 8009f4e:	d4ed      	bmi.n	8009f2c <_vfiprintf_r+0x4c>
 8009f50:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009f52:	f7ff f951 	bl	80091f8 <__retarget_lock_release_recursive>
 8009f56:	e7e9      	b.n	8009f2c <_vfiprintf_r+0x4c>
 8009f58:	2300      	movs	r3, #0
 8009f5a:	9309      	str	r3, [sp, #36]	; 0x24
 8009f5c:	2320      	movs	r3, #32
 8009f5e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009f62:	f8cd 800c 	str.w	r8, [sp, #12]
 8009f66:	2330      	movs	r3, #48	; 0x30
 8009f68:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800a12c <_vfiprintf_r+0x24c>
 8009f6c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009f70:	f04f 0901 	mov.w	r9, #1
 8009f74:	4623      	mov	r3, r4
 8009f76:	469a      	mov	sl, r3
 8009f78:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009f7c:	b10a      	cbz	r2, 8009f82 <_vfiprintf_r+0xa2>
 8009f7e:	2a25      	cmp	r2, #37	; 0x25
 8009f80:	d1f9      	bne.n	8009f76 <_vfiprintf_r+0x96>
 8009f82:	ebba 0b04 	subs.w	fp, sl, r4
 8009f86:	d00b      	beq.n	8009fa0 <_vfiprintf_r+0xc0>
 8009f88:	465b      	mov	r3, fp
 8009f8a:	4622      	mov	r2, r4
 8009f8c:	4629      	mov	r1, r5
 8009f8e:	4630      	mov	r0, r6
 8009f90:	f7ff ff93 	bl	8009eba <__sfputs_r>
 8009f94:	3001      	adds	r0, #1
 8009f96:	f000 80aa 	beq.w	800a0ee <_vfiprintf_r+0x20e>
 8009f9a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009f9c:	445a      	add	r2, fp
 8009f9e:	9209      	str	r2, [sp, #36]	; 0x24
 8009fa0:	f89a 3000 	ldrb.w	r3, [sl]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	f000 80a2 	beq.w	800a0ee <_vfiprintf_r+0x20e>
 8009faa:	2300      	movs	r3, #0
 8009fac:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009fb0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009fb4:	f10a 0a01 	add.w	sl, sl, #1
 8009fb8:	9304      	str	r3, [sp, #16]
 8009fba:	9307      	str	r3, [sp, #28]
 8009fbc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009fc0:	931a      	str	r3, [sp, #104]	; 0x68
 8009fc2:	4654      	mov	r4, sl
 8009fc4:	2205      	movs	r2, #5
 8009fc6:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009fca:	4858      	ldr	r0, [pc, #352]	; (800a12c <_vfiprintf_r+0x24c>)
 8009fcc:	f7f6 f910 	bl	80001f0 <memchr>
 8009fd0:	9a04      	ldr	r2, [sp, #16]
 8009fd2:	b9d8      	cbnz	r0, 800a00c <_vfiprintf_r+0x12c>
 8009fd4:	06d1      	lsls	r1, r2, #27
 8009fd6:	bf44      	itt	mi
 8009fd8:	2320      	movmi	r3, #32
 8009fda:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009fde:	0713      	lsls	r3, r2, #28
 8009fe0:	bf44      	itt	mi
 8009fe2:	232b      	movmi	r3, #43	; 0x2b
 8009fe4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009fe8:	f89a 3000 	ldrb.w	r3, [sl]
 8009fec:	2b2a      	cmp	r3, #42	; 0x2a
 8009fee:	d015      	beq.n	800a01c <_vfiprintf_r+0x13c>
 8009ff0:	9a07      	ldr	r2, [sp, #28]
 8009ff2:	4654      	mov	r4, sl
 8009ff4:	2000      	movs	r0, #0
 8009ff6:	f04f 0c0a 	mov.w	ip, #10
 8009ffa:	4621      	mov	r1, r4
 8009ffc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a000:	3b30      	subs	r3, #48	; 0x30
 800a002:	2b09      	cmp	r3, #9
 800a004:	d94e      	bls.n	800a0a4 <_vfiprintf_r+0x1c4>
 800a006:	b1b0      	cbz	r0, 800a036 <_vfiprintf_r+0x156>
 800a008:	9207      	str	r2, [sp, #28]
 800a00a:	e014      	b.n	800a036 <_vfiprintf_r+0x156>
 800a00c:	eba0 0308 	sub.w	r3, r0, r8
 800a010:	fa09 f303 	lsl.w	r3, r9, r3
 800a014:	4313      	orrs	r3, r2
 800a016:	9304      	str	r3, [sp, #16]
 800a018:	46a2      	mov	sl, r4
 800a01a:	e7d2      	b.n	8009fc2 <_vfiprintf_r+0xe2>
 800a01c:	9b03      	ldr	r3, [sp, #12]
 800a01e:	1d19      	adds	r1, r3, #4
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	9103      	str	r1, [sp, #12]
 800a024:	2b00      	cmp	r3, #0
 800a026:	bfbb      	ittet	lt
 800a028:	425b      	neglt	r3, r3
 800a02a:	f042 0202 	orrlt.w	r2, r2, #2
 800a02e:	9307      	strge	r3, [sp, #28]
 800a030:	9307      	strlt	r3, [sp, #28]
 800a032:	bfb8      	it	lt
 800a034:	9204      	strlt	r2, [sp, #16]
 800a036:	7823      	ldrb	r3, [r4, #0]
 800a038:	2b2e      	cmp	r3, #46	; 0x2e
 800a03a:	d10c      	bne.n	800a056 <_vfiprintf_r+0x176>
 800a03c:	7863      	ldrb	r3, [r4, #1]
 800a03e:	2b2a      	cmp	r3, #42	; 0x2a
 800a040:	d135      	bne.n	800a0ae <_vfiprintf_r+0x1ce>
 800a042:	9b03      	ldr	r3, [sp, #12]
 800a044:	1d1a      	adds	r2, r3, #4
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	9203      	str	r2, [sp, #12]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	bfb8      	it	lt
 800a04e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800a052:	3402      	adds	r4, #2
 800a054:	9305      	str	r3, [sp, #20]
 800a056:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800a13c <_vfiprintf_r+0x25c>
 800a05a:	7821      	ldrb	r1, [r4, #0]
 800a05c:	2203      	movs	r2, #3
 800a05e:	4650      	mov	r0, sl
 800a060:	f7f6 f8c6 	bl	80001f0 <memchr>
 800a064:	b140      	cbz	r0, 800a078 <_vfiprintf_r+0x198>
 800a066:	2340      	movs	r3, #64	; 0x40
 800a068:	eba0 000a 	sub.w	r0, r0, sl
 800a06c:	fa03 f000 	lsl.w	r0, r3, r0
 800a070:	9b04      	ldr	r3, [sp, #16]
 800a072:	4303      	orrs	r3, r0
 800a074:	3401      	adds	r4, #1
 800a076:	9304      	str	r3, [sp, #16]
 800a078:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a07c:	482c      	ldr	r0, [pc, #176]	; (800a130 <_vfiprintf_r+0x250>)
 800a07e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a082:	2206      	movs	r2, #6
 800a084:	f7f6 f8b4 	bl	80001f0 <memchr>
 800a088:	2800      	cmp	r0, #0
 800a08a:	d03f      	beq.n	800a10c <_vfiprintf_r+0x22c>
 800a08c:	4b29      	ldr	r3, [pc, #164]	; (800a134 <_vfiprintf_r+0x254>)
 800a08e:	bb1b      	cbnz	r3, 800a0d8 <_vfiprintf_r+0x1f8>
 800a090:	9b03      	ldr	r3, [sp, #12]
 800a092:	3307      	adds	r3, #7
 800a094:	f023 0307 	bic.w	r3, r3, #7
 800a098:	3308      	adds	r3, #8
 800a09a:	9303      	str	r3, [sp, #12]
 800a09c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a09e:	443b      	add	r3, r7
 800a0a0:	9309      	str	r3, [sp, #36]	; 0x24
 800a0a2:	e767      	b.n	8009f74 <_vfiprintf_r+0x94>
 800a0a4:	fb0c 3202 	mla	r2, ip, r2, r3
 800a0a8:	460c      	mov	r4, r1
 800a0aa:	2001      	movs	r0, #1
 800a0ac:	e7a5      	b.n	8009ffa <_vfiprintf_r+0x11a>
 800a0ae:	2300      	movs	r3, #0
 800a0b0:	3401      	adds	r4, #1
 800a0b2:	9305      	str	r3, [sp, #20]
 800a0b4:	4619      	mov	r1, r3
 800a0b6:	f04f 0c0a 	mov.w	ip, #10
 800a0ba:	4620      	mov	r0, r4
 800a0bc:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a0c0:	3a30      	subs	r2, #48	; 0x30
 800a0c2:	2a09      	cmp	r2, #9
 800a0c4:	d903      	bls.n	800a0ce <_vfiprintf_r+0x1ee>
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d0c5      	beq.n	800a056 <_vfiprintf_r+0x176>
 800a0ca:	9105      	str	r1, [sp, #20]
 800a0cc:	e7c3      	b.n	800a056 <_vfiprintf_r+0x176>
 800a0ce:	fb0c 2101 	mla	r1, ip, r1, r2
 800a0d2:	4604      	mov	r4, r0
 800a0d4:	2301      	movs	r3, #1
 800a0d6:	e7f0      	b.n	800a0ba <_vfiprintf_r+0x1da>
 800a0d8:	ab03      	add	r3, sp, #12
 800a0da:	9300      	str	r3, [sp, #0]
 800a0dc:	462a      	mov	r2, r5
 800a0de:	4b16      	ldr	r3, [pc, #88]	; (800a138 <_vfiprintf_r+0x258>)
 800a0e0:	a904      	add	r1, sp, #16
 800a0e2:	4630      	mov	r0, r6
 800a0e4:	f7fc f8d0 	bl	8006288 <_printf_float>
 800a0e8:	4607      	mov	r7, r0
 800a0ea:	1c78      	adds	r0, r7, #1
 800a0ec:	d1d6      	bne.n	800a09c <_vfiprintf_r+0x1bc>
 800a0ee:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a0f0:	07d9      	lsls	r1, r3, #31
 800a0f2:	d405      	bmi.n	800a100 <_vfiprintf_r+0x220>
 800a0f4:	89ab      	ldrh	r3, [r5, #12]
 800a0f6:	059a      	lsls	r2, r3, #22
 800a0f8:	d402      	bmi.n	800a100 <_vfiprintf_r+0x220>
 800a0fa:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a0fc:	f7ff f87c 	bl	80091f8 <__retarget_lock_release_recursive>
 800a100:	89ab      	ldrh	r3, [r5, #12]
 800a102:	065b      	lsls	r3, r3, #25
 800a104:	f53f af12 	bmi.w	8009f2c <_vfiprintf_r+0x4c>
 800a108:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a10a:	e711      	b.n	8009f30 <_vfiprintf_r+0x50>
 800a10c:	ab03      	add	r3, sp, #12
 800a10e:	9300      	str	r3, [sp, #0]
 800a110:	462a      	mov	r2, r5
 800a112:	4b09      	ldr	r3, [pc, #36]	; (800a138 <_vfiprintf_r+0x258>)
 800a114:	a904      	add	r1, sp, #16
 800a116:	4630      	mov	r0, r6
 800a118:	f7fc fb5a 	bl	80067d0 <_printf_i>
 800a11c:	e7e4      	b.n	800a0e8 <_vfiprintf_r+0x208>
 800a11e:	bf00      	nop
 800a120:	0800ab14 	.word	0x0800ab14
 800a124:	0800ab34 	.word	0x0800ab34
 800a128:	0800aaf4 	.word	0x0800aaf4
 800a12c:	0800ad2c 	.word	0x0800ad2c
 800a130:	0800ad36 	.word	0x0800ad36
 800a134:	08006289 	.word	0x08006289
 800a138:	08009ebb 	.word	0x08009ebb
 800a13c:	0800ad32 	.word	0x0800ad32

0800a140 <nan>:
 800a140:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a148 <nan+0x8>
 800a144:	4770      	bx	lr
 800a146:	bf00      	nop
 800a148:	00000000 	.word	0x00000000
 800a14c:	7ff80000 	.word	0x7ff80000

0800a150 <__sread>:
 800a150:	b510      	push	{r4, lr}
 800a152:	460c      	mov	r4, r1
 800a154:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a158:	f000 fadc 	bl	800a714 <_read_r>
 800a15c:	2800      	cmp	r0, #0
 800a15e:	bfab      	itete	ge
 800a160:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800a162:	89a3      	ldrhlt	r3, [r4, #12]
 800a164:	181b      	addge	r3, r3, r0
 800a166:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800a16a:	bfac      	ite	ge
 800a16c:	6563      	strge	r3, [r4, #84]	; 0x54
 800a16e:	81a3      	strhlt	r3, [r4, #12]
 800a170:	bd10      	pop	{r4, pc}

0800a172 <__swrite>:
 800a172:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a176:	461f      	mov	r7, r3
 800a178:	898b      	ldrh	r3, [r1, #12]
 800a17a:	05db      	lsls	r3, r3, #23
 800a17c:	4605      	mov	r5, r0
 800a17e:	460c      	mov	r4, r1
 800a180:	4616      	mov	r6, r2
 800a182:	d505      	bpl.n	800a190 <__swrite+0x1e>
 800a184:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a188:	2302      	movs	r3, #2
 800a18a:	2200      	movs	r2, #0
 800a18c:	f000 fa1a 	bl	800a5c4 <_lseek_r>
 800a190:	89a3      	ldrh	r3, [r4, #12]
 800a192:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a196:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a19a:	81a3      	strh	r3, [r4, #12]
 800a19c:	4632      	mov	r2, r6
 800a19e:	463b      	mov	r3, r7
 800a1a0:	4628      	mov	r0, r5
 800a1a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a1a6:	f000 b88b 	b.w	800a2c0 <_write_r>

0800a1aa <__sseek>:
 800a1aa:	b510      	push	{r4, lr}
 800a1ac:	460c      	mov	r4, r1
 800a1ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1b2:	f000 fa07 	bl	800a5c4 <_lseek_r>
 800a1b6:	1c43      	adds	r3, r0, #1
 800a1b8:	89a3      	ldrh	r3, [r4, #12]
 800a1ba:	bf15      	itete	ne
 800a1bc:	6560      	strne	r0, [r4, #84]	; 0x54
 800a1be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a1c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a1c6:	81a3      	strheq	r3, [r4, #12]
 800a1c8:	bf18      	it	ne
 800a1ca:	81a3      	strhne	r3, [r4, #12]
 800a1cc:	bd10      	pop	{r4, pc}

0800a1ce <__sclose>:
 800a1ce:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a1d2:	f000 b913 	b.w	800a3fc <_close_r>

0800a1d6 <strncmp>:
 800a1d6:	b510      	push	{r4, lr}
 800a1d8:	b17a      	cbz	r2, 800a1fa <strncmp+0x24>
 800a1da:	4603      	mov	r3, r0
 800a1dc:	3901      	subs	r1, #1
 800a1de:	1884      	adds	r4, r0, r2
 800a1e0:	f813 0b01 	ldrb.w	r0, [r3], #1
 800a1e4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a1e8:	4290      	cmp	r0, r2
 800a1ea:	d101      	bne.n	800a1f0 <strncmp+0x1a>
 800a1ec:	42a3      	cmp	r3, r4
 800a1ee:	d101      	bne.n	800a1f4 <strncmp+0x1e>
 800a1f0:	1a80      	subs	r0, r0, r2
 800a1f2:	bd10      	pop	{r4, pc}
 800a1f4:	2800      	cmp	r0, #0
 800a1f6:	d1f3      	bne.n	800a1e0 <strncmp+0xa>
 800a1f8:	e7fa      	b.n	800a1f0 <strncmp+0x1a>
 800a1fa:	4610      	mov	r0, r2
 800a1fc:	e7f9      	b.n	800a1f2 <strncmp+0x1c>
	...

0800a200 <__swbuf_r>:
 800a200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a202:	460e      	mov	r6, r1
 800a204:	4614      	mov	r4, r2
 800a206:	4605      	mov	r5, r0
 800a208:	b118      	cbz	r0, 800a212 <__swbuf_r+0x12>
 800a20a:	6983      	ldr	r3, [r0, #24]
 800a20c:	b90b      	cbnz	r3, 800a212 <__swbuf_r+0x12>
 800a20e:	f7fe fbe1 	bl	80089d4 <__sinit>
 800a212:	4b21      	ldr	r3, [pc, #132]	; (800a298 <__swbuf_r+0x98>)
 800a214:	429c      	cmp	r4, r3
 800a216:	d12b      	bne.n	800a270 <__swbuf_r+0x70>
 800a218:	686c      	ldr	r4, [r5, #4]
 800a21a:	69a3      	ldr	r3, [r4, #24]
 800a21c:	60a3      	str	r3, [r4, #8]
 800a21e:	89a3      	ldrh	r3, [r4, #12]
 800a220:	071a      	lsls	r2, r3, #28
 800a222:	d52f      	bpl.n	800a284 <__swbuf_r+0x84>
 800a224:	6923      	ldr	r3, [r4, #16]
 800a226:	b36b      	cbz	r3, 800a284 <__swbuf_r+0x84>
 800a228:	6923      	ldr	r3, [r4, #16]
 800a22a:	6820      	ldr	r0, [r4, #0]
 800a22c:	1ac0      	subs	r0, r0, r3
 800a22e:	6963      	ldr	r3, [r4, #20]
 800a230:	b2f6      	uxtb	r6, r6
 800a232:	4283      	cmp	r3, r0
 800a234:	4637      	mov	r7, r6
 800a236:	dc04      	bgt.n	800a242 <__swbuf_r+0x42>
 800a238:	4621      	mov	r1, r4
 800a23a:	4628      	mov	r0, r5
 800a23c:	f000 f974 	bl	800a528 <_fflush_r>
 800a240:	bb30      	cbnz	r0, 800a290 <__swbuf_r+0x90>
 800a242:	68a3      	ldr	r3, [r4, #8]
 800a244:	3b01      	subs	r3, #1
 800a246:	60a3      	str	r3, [r4, #8]
 800a248:	6823      	ldr	r3, [r4, #0]
 800a24a:	1c5a      	adds	r2, r3, #1
 800a24c:	6022      	str	r2, [r4, #0]
 800a24e:	701e      	strb	r6, [r3, #0]
 800a250:	6963      	ldr	r3, [r4, #20]
 800a252:	3001      	adds	r0, #1
 800a254:	4283      	cmp	r3, r0
 800a256:	d004      	beq.n	800a262 <__swbuf_r+0x62>
 800a258:	89a3      	ldrh	r3, [r4, #12]
 800a25a:	07db      	lsls	r3, r3, #31
 800a25c:	d506      	bpl.n	800a26c <__swbuf_r+0x6c>
 800a25e:	2e0a      	cmp	r6, #10
 800a260:	d104      	bne.n	800a26c <__swbuf_r+0x6c>
 800a262:	4621      	mov	r1, r4
 800a264:	4628      	mov	r0, r5
 800a266:	f000 f95f 	bl	800a528 <_fflush_r>
 800a26a:	b988      	cbnz	r0, 800a290 <__swbuf_r+0x90>
 800a26c:	4638      	mov	r0, r7
 800a26e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a270:	4b0a      	ldr	r3, [pc, #40]	; (800a29c <__swbuf_r+0x9c>)
 800a272:	429c      	cmp	r4, r3
 800a274:	d101      	bne.n	800a27a <__swbuf_r+0x7a>
 800a276:	68ac      	ldr	r4, [r5, #8]
 800a278:	e7cf      	b.n	800a21a <__swbuf_r+0x1a>
 800a27a:	4b09      	ldr	r3, [pc, #36]	; (800a2a0 <__swbuf_r+0xa0>)
 800a27c:	429c      	cmp	r4, r3
 800a27e:	bf08      	it	eq
 800a280:	68ec      	ldreq	r4, [r5, #12]
 800a282:	e7ca      	b.n	800a21a <__swbuf_r+0x1a>
 800a284:	4621      	mov	r1, r4
 800a286:	4628      	mov	r0, r5
 800a288:	f000 f82c 	bl	800a2e4 <__swsetup_r>
 800a28c:	2800      	cmp	r0, #0
 800a28e:	d0cb      	beq.n	800a228 <__swbuf_r+0x28>
 800a290:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800a294:	e7ea      	b.n	800a26c <__swbuf_r+0x6c>
 800a296:	bf00      	nop
 800a298:	0800ab14 	.word	0x0800ab14
 800a29c:	0800ab34 	.word	0x0800ab34
 800a2a0:	0800aaf4 	.word	0x0800aaf4

0800a2a4 <__ascii_wctomb>:
 800a2a4:	b149      	cbz	r1, 800a2ba <__ascii_wctomb+0x16>
 800a2a6:	2aff      	cmp	r2, #255	; 0xff
 800a2a8:	bf85      	ittet	hi
 800a2aa:	238a      	movhi	r3, #138	; 0x8a
 800a2ac:	6003      	strhi	r3, [r0, #0]
 800a2ae:	700a      	strbls	r2, [r1, #0]
 800a2b0:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 800a2b4:	bf98      	it	ls
 800a2b6:	2001      	movls	r0, #1
 800a2b8:	4770      	bx	lr
 800a2ba:	4608      	mov	r0, r1
 800a2bc:	4770      	bx	lr
	...

0800a2c0 <_write_r>:
 800a2c0:	b538      	push	{r3, r4, r5, lr}
 800a2c2:	4d07      	ldr	r5, [pc, #28]	; (800a2e0 <_write_r+0x20>)
 800a2c4:	4604      	mov	r4, r0
 800a2c6:	4608      	mov	r0, r1
 800a2c8:	4611      	mov	r1, r2
 800a2ca:	2200      	movs	r2, #0
 800a2cc:	602a      	str	r2, [r5, #0]
 800a2ce:	461a      	mov	r2, r3
 800a2d0:	f7f8 fa59 	bl	8002786 <_write>
 800a2d4:	1c43      	adds	r3, r0, #1
 800a2d6:	d102      	bne.n	800a2de <_write_r+0x1e>
 800a2d8:	682b      	ldr	r3, [r5, #0]
 800a2da:	b103      	cbz	r3, 800a2de <_write_r+0x1e>
 800a2dc:	6023      	str	r3, [r4, #0]
 800a2de:	bd38      	pop	{r3, r4, r5, pc}
 800a2e0:	20000454 	.word	0x20000454

0800a2e4 <__swsetup_r>:
 800a2e4:	4b32      	ldr	r3, [pc, #200]	; (800a3b0 <__swsetup_r+0xcc>)
 800a2e6:	b570      	push	{r4, r5, r6, lr}
 800a2e8:	681d      	ldr	r5, [r3, #0]
 800a2ea:	4606      	mov	r6, r0
 800a2ec:	460c      	mov	r4, r1
 800a2ee:	b125      	cbz	r5, 800a2fa <__swsetup_r+0x16>
 800a2f0:	69ab      	ldr	r3, [r5, #24]
 800a2f2:	b913      	cbnz	r3, 800a2fa <__swsetup_r+0x16>
 800a2f4:	4628      	mov	r0, r5
 800a2f6:	f7fe fb6d 	bl	80089d4 <__sinit>
 800a2fa:	4b2e      	ldr	r3, [pc, #184]	; (800a3b4 <__swsetup_r+0xd0>)
 800a2fc:	429c      	cmp	r4, r3
 800a2fe:	d10f      	bne.n	800a320 <__swsetup_r+0x3c>
 800a300:	686c      	ldr	r4, [r5, #4]
 800a302:	89a3      	ldrh	r3, [r4, #12]
 800a304:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a308:	0719      	lsls	r1, r3, #28
 800a30a:	d42c      	bmi.n	800a366 <__swsetup_r+0x82>
 800a30c:	06dd      	lsls	r5, r3, #27
 800a30e:	d411      	bmi.n	800a334 <__swsetup_r+0x50>
 800a310:	2309      	movs	r3, #9
 800a312:	6033      	str	r3, [r6, #0]
 800a314:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800a318:	81a3      	strh	r3, [r4, #12]
 800a31a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a31e:	e03e      	b.n	800a39e <__swsetup_r+0xba>
 800a320:	4b25      	ldr	r3, [pc, #148]	; (800a3b8 <__swsetup_r+0xd4>)
 800a322:	429c      	cmp	r4, r3
 800a324:	d101      	bne.n	800a32a <__swsetup_r+0x46>
 800a326:	68ac      	ldr	r4, [r5, #8]
 800a328:	e7eb      	b.n	800a302 <__swsetup_r+0x1e>
 800a32a:	4b24      	ldr	r3, [pc, #144]	; (800a3bc <__swsetup_r+0xd8>)
 800a32c:	429c      	cmp	r4, r3
 800a32e:	bf08      	it	eq
 800a330:	68ec      	ldreq	r4, [r5, #12]
 800a332:	e7e6      	b.n	800a302 <__swsetup_r+0x1e>
 800a334:	0758      	lsls	r0, r3, #29
 800a336:	d512      	bpl.n	800a35e <__swsetup_r+0x7a>
 800a338:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a33a:	b141      	cbz	r1, 800a34e <__swsetup_r+0x6a>
 800a33c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a340:	4299      	cmp	r1, r3
 800a342:	d002      	beq.n	800a34a <__swsetup_r+0x66>
 800a344:	4630      	mov	r0, r6
 800a346:	f7fb fe1f 	bl	8005f88 <_free_r>
 800a34a:	2300      	movs	r3, #0
 800a34c:	6363      	str	r3, [r4, #52]	; 0x34
 800a34e:	89a3      	ldrh	r3, [r4, #12]
 800a350:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a354:	81a3      	strh	r3, [r4, #12]
 800a356:	2300      	movs	r3, #0
 800a358:	6063      	str	r3, [r4, #4]
 800a35a:	6923      	ldr	r3, [r4, #16]
 800a35c:	6023      	str	r3, [r4, #0]
 800a35e:	89a3      	ldrh	r3, [r4, #12]
 800a360:	f043 0308 	orr.w	r3, r3, #8
 800a364:	81a3      	strh	r3, [r4, #12]
 800a366:	6923      	ldr	r3, [r4, #16]
 800a368:	b94b      	cbnz	r3, 800a37e <__swsetup_r+0x9a>
 800a36a:	89a3      	ldrh	r3, [r4, #12]
 800a36c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a370:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a374:	d003      	beq.n	800a37e <__swsetup_r+0x9a>
 800a376:	4621      	mov	r1, r4
 800a378:	4630      	mov	r0, r6
 800a37a:	f000 f95b 	bl	800a634 <__smakebuf_r>
 800a37e:	89a0      	ldrh	r0, [r4, #12]
 800a380:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800a384:	f010 0301 	ands.w	r3, r0, #1
 800a388:	d00a      	beq.n	800a3a0 <__swsetup_r+0xbc>
 800a38a:	2300      	movs	r3, #0
 800a38c:	60a3      	str	r3, [r4, #8]
 800a38e:	6963      	ldr	r3, [r4, #20]
 800a390:	425b      	negs	r3, r3
 800a392:	61a3      	str	r3, [r4, #24]
 800a394:	6923      	ldr	r3, [r4, #16]
 800a396:	b943      	cbnz	r3, 800a3aa <__swsetup_r+0xc6>
 800a398:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800a39c:	d1ba      	bne.n	800a314 <__swsetup_r+0x30>
 800a39e:	bd70      	pop	{r4, r5, r6, pc}
 800a3a0:	0781      	lsls	r1, r0, #30
 800a3a2:	bf58      	it	pl
 800a3a4:	6963      	ldrpl	r3, [r4, #20]
 800a3a6:	60a3      	str	r3, [r4, #8]
 800a3a8:	e7f4      	b.n	800a394 <__swsetup_r+0xb0>
 800a3aa:	2000      	movs	r0, #0
 800a3ac:	e7f7      	b.n	800a39e <__swsetup_r+0xba>
 800a3ae:	bf00      	nop
 800a3b0:	200000ac 	.word	0x200000ac
 800a3b4:	0800ab14 	.word	0x0800ab14
 800a3b8:	0800ab34 	.word	0x0800ab34
 800a3bc:	0800aaf4 	.word	0x0800aaf4

0800a3c0 <__assert_func>:
 800a3c0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a3c2:	4614      	mov	r4, r2
 800a3c4:	461a      	mov	r2, r3
 800a3c6:	4b09      	ldr	r3, [pc, #36]	; (800a3ec <__assert_func+0x2c>)
 800a3c8:	681b      	ldr	r3, [r3, #0]
 800a3ca:	4605      	mov	r5, r0
 800a3cc:	68d8      	ldr	r0, [r3, #12]
 800a3ce:	b14c      	cbz	r4, 800a3e4 <__assert_func+0x24>
 800a3d0:	4b07      	ldr	r3, [pc, #28]	; (800a3f0 <__assert_func+0x30>)
 800a3d2:	9100      	str	r1, [sp, #0]
 800a3d4:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a3d8:	4906      	ldr	r1, [pc, #24]	; (800a3f4 <__assert_func+0x34>)
 800a3da:	462b      	mov	r3, r5
 800a3dc:	f000 f8e0 	bl	800a5a0 <fiprintf>
 800a3e0:	f000 f9aa 	bl	800a738 <abort>
 800a3e4:	4b04      	ldr	r3, [pc, #16]	; (800a3f8 <__assert_func+0x38>)
 800a3e6:	461c      	mov	r4, r3
 800a3e8:	e7f3      	b.n	800a3d2 <__assert_func+0x12>
 800a3ea:	bf00      	nop
 800a3ec:	200000ac 	.word	0x200000ac
 800a3f0:	0800ad3d 	.word	0x0800ad3d
 800a3f4:	0800ad4a 	.word	0x0800ad4a
 800a3f8:	0800ad78 	.word	0x0800ad78

0800a3fc <_close_r>:
 800a3fc:	b538      	push	{r3, r4, r5, lr}
 800a3fe:	4d06      	ldr	r5, [pc, #24]	; (800a418 <_close_r+0x1c>)
 800a400:	2300      	movs	r3, #0
 800a402:	4604      	mov	r4, r0
 800a404:	4608      	mov	r0, r1
 800a406:	602b      	str	r3, [r5, #0]
 800a408:	f7f8 f9d9 	bl	80027be <_close>
 800a40c:	1c43      	adds	r3, r0, #1
 800a40e:	d102      	bne.n	800a416 <_close_r+0x1a>
 800a410:	682b      	ldr	r3, [r5, #0]
 800a412:	b103      	cbz	r3, 800a416 <_close_r+0x1a>
 800a414:	6023      	str	r3, [r4, #0]
 800a416:	bd38      	pop	{r3, r4, r5, pc}
 800a418:	20000454 	.word	0x20000454

0800a41c <__sflush_r>:
 800a41c:	898a      	ldrh	r2, [r1, #12]
 800a41e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a422:	4605      	mov	r5, r0
 800a424:	0710      	lsls	r0, r2, #28
 800a426:	460c      	mov	r4, r1
 800a428:	d458      	bmi.n	800a4dc <__sflush_r+0xc0>
 800a42a:	684b      	ldr	r3, [r1, #4]
 800a42c:	2b00      	cmp	r3, #0
 800a42e:	dc05      	bgt.n	800a43c <__sflush_r+0x20>
 800a430:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a432:	2b00      	cmp	r3, #0
 800a434:	dc02      	bgt.n	800a43c <__sflush_r+0x20>
 800a436:	2000      	movs	r0, #0
 800a438:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a43c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a43e:	2e00      	cmp	r6, #0
 800a440:	d0f9      	beq.n	800a436 <__sflush_r+0x1a>
 800a442:	2300      	movs	r3, #0
 800a444:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a448:	682f      	ldr	r7, [r5, #0]
 800a44a:	602b      	str	r3, [r5, #0]
 800a44c:	d032      	beq.n	800a4b4 <__sflush_r+0x98>
 800a44e:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a450:	89a3      	ldrh	r3, [r4, #12]
 800a452:	075a      	lsls	r2, r3, #29
 800a454:	d505      	bpl.n	800a462 <__sflush_r+0x46>
 800a456:	6863      	ldr	r3, [r4, #4]
 800a458:	1ac0      	subs	r0, r0, r3
 800a45a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a45c:	b10b      	cbz	r3, 800a462 <__sflush_r+0x46>
 800a45e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a460:	1ac0      	subs	r0, r0, r3
 800a462:	2300      	movs	r3, #0
 800a464:	4602      	mov	r2, r0
 800a466:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a468:	6a21      	ldr	r1, [r4, #32]
 800a46a:	4628      	mov	r0, r5
 800a46c:	47b0      	blx	r6
 800a46e:	1c43      	adds	r3, r0, #1
 800a470:	89a3      	ldrh	r3, [r4, #12]
 800a472:	d106      	bne.n	800a482 <__sflush_r+0x66>
 800a474:	6829      	ldr	r1, [r5, #0]
 800a476:	291d      	cmp	r1, #29
 800a478:	d82c      	bhi.n	800a4d4 <__sflush_r+0xb8>
 800a47a:	4a2a      	ldr	r2, [pc, #168]	; (800a524 <__sflush_r+0x108>)
 800a47c:	40ca      	lsrs	r2, r1
 800a47e:	07d6      	lsls	r6, r2, #31
 800a480:	d528      	bpl.n	800a4d4 <__sflush_r+0xb8>
 800a482:	2200      	movs	r2, #0
 800a484:	6062      	str	r2, [r4, #4]
 800a486:	04d9      	lsls	r1, r3, #19
 800a488:	6922      	ldr	r2, [r4, #16]
 800a48a:	6022      	str	r2, [r4, #0]
 800a48c:	d504      	bpl.n	800a498 <__sflush_r+0x7c>
 800a48e:	1c42      	adds	r2, r0, #1
 800a490:	d101      	bne.n	800a496 <__sflush_r+0x7a>
 800a492:	682b      	ldr	r3, [r5, #0]
 800a494:	b903      	cbnz	r3, 800a498 <__sflush_r+0x7c>
 800a496:	6560      	str	r0, [r4, #84]	; 0x54
 800a498:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a49a:	602f      	str	r7, [r5, #0]
 800a49c:	2900      	cmp	r1, #0
 800a49e:	d0ca      	beq.n	800a436 <__sflush_r+0x1a>
 800a4a0:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a4a4:	4299      	cmp	r1, r3
 800a4a6:	d002      	beq.n	800a4ae <__sflush_r+0x92>
 800a4a8:	4628      	mov	r0, r5
 800a4aa:	f7fb fd6d 	bl	8005f88 <_free_r>
 800a4ae:	2000      	movs	r0, #0
 800a4b0:	6360      	str	r0, [r4, #52]	; 0x34
 800a4b2:	e7c1      	b.n	800a438 <__sflush_r+0x1c>
 800a4b4:	6a21      	ldr	r1, [r4, #32]
 800a4b6:	2301      	movs	r3, #1
 800a4b8:	4628      	mov	r0, r5
 800a4ba:	47b0      	blx	r6
 800a4bc:	1c41      	adds	r1, r0, #1
 800a4be:	d1c7      	bne.n	800a450 <__sflush_r+0x34>
 800a4c0:	682b      	ldr	r3, [r5, #0]
 800a4c2:	2b00      	cmp	r3, #0
 800a4c4:	d0c4      	beq.n	800a450 <__sflush_r+0x34>
 800a4c6:	2b1d      	cmp	r3, #29
 800a4c8:	d001      	beq.n	800a4ce <__sflush_r+0xb2>
 800a4ca:	2b16      	cmp	r3, #22
 800a4cc:	d101      	bne.n	800a4d2 <__sflush_r+0xb6>
 800a4ce:	602f      	str	r7, [r5, #0]
 800a4d0:	e7b1      	b.n	800a436 <__sflush_r+0x1a>
 800a4d2:	89a3      	ldrh	r3, [r4, #12]
 800a4d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a4d8:	81a3      	strh	r3, [r4, #12]
 800a4da:	e7ad      	b.n	800a438 <__sflush_r+0x1c>
 800a4dc:	690f      	ldr	r7, [r1, #16]
 800a4de:	2f00      	cmp	r7, #0
 800a4e0:	d0a9      	beq.n	800a436 <__sflush_r+0x1a>
 800a4e2:	0793      	lsls	r3, r2, #30
 800a4e4:	680e      	ldr	r6, [r1, #0]
 800a4e6:	bf08      	it	eq
 800a4e8:	694b      	ldreq	r3, [r1, #20]
 800a4ea:	600f      	str	r7, [r1, #0]
 800a4ec:	bf18      	it	ne
 800a4ee:	2300      	movne	r3, #0
 800a4f0:	eba6 0807 	sub.w	r8, r6, r7
 800a4f4:	608b      	str	r3, [r1, #8]
 800a4f6:	f1b8 0f00 	cmp.w	r8, #0
 800a4fa:	dd9c      	ble.n	800a436 <__sflush_r+0x1a>
 800a4fc:	6a21      	ldr	r1, [r4, #32]
 800a4fe:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a500:	4643      	mov	r3, r8
 800a502:	463a      	mov	r2, r7
 800a504:	4628      	mov	r0, r5
 800a506:	47b0      	blx	r6
 800a508:	2800      	cmp	r0, #0
 800a50a:	dc06      	bgt.n	800a51a <__sflush_r+0xfe>
 800a50c:	89a3      	ldrh	r3, [r4, #12]
 800a50e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a512:	81a3      	strh	r3, [r4, #12]
 800a514:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a518:	e78e      	b.n	800a438 <__sflush_r+0x1c>
 800a51a:	4407      	add	r7, r0
 800a51c:	eba8 0800 	sub.w	r8, r8, r0
 800a520:	e7e9      	b.n	800a4f6 <__sflush_r+0xda>
 800a522:	bf00      	nop
 800a524:	20400001 	.word	0x20400001

0800a528 <_fflush_r>:
 800a528:	b538      	push	{r3, r4, r5, lr}
 800a52a:	690b      	ldr	r3, [r1, #16]
 800a52c:	4605      	mov	r5, r0
 800a52e:	460c      	mov	r4, r1
 800a530:	b913      	cbnz	r3, 800a538 <_fflush_r+0x10>
 800a532:	2500      	movs	r5, #0
 800a534:	4628      	mov	r0, r5
 800a536:	bd38      	pop	{r3, r4, r5, pc}
 800a538:	b118      	cbz	r0, 800a542 <_fflush_r+0x1a>
 800a53a:	6983      	ldr	r3, [r0, #24]
 800a53c:	b90b      	cbnz	r3, 800a542 <_fflush_r+0x1a>
 800a53e:	f7fe fa49 	bl	80089d4 <__sinit>
 800a542:	4b14      	ldr	r3, [pc, #80]	; (800a594 <_fflush_r+0x6c>)
 800a544:	429c      	cmp	r4, r3
 800a546:	d11b      	bne.n	800a580 <_fflush_r+0x58>
 800a548:	686c      	ldr	r4, [r5, #4]
 800a54a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d0ef      	beq.n	800a532 <_fflush_r+0xa>
 800a552:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800a554:	07d0      	lsls	r0, r2, #31
 800a556:	d404      	bmi.n	800a562 <_fflush_r+0x3a>
 800a558:	0599      	lsls	r1, r3, #22
 800a55a:	d402      	bmi.n	800a562 <_fflush_r+0x3a>
 800a55c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a55e:	f7fe fe4a 	bl	80091f6 <__retarget_lock_acquire_recursive>
 800a562:	4628      	mov	r0, r5
 800a564:	4621      	mov	r1, r4
 800a566:	f7ff ff59 	bl	800a41c <__sflush_r>
 800a56a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800a56c:	07da      	lsls	r2, r3, #31
 800a56e:	4605      	mov	r5, r0
 800a570:	d4e0      	bmi.n	800a534 <_fflush_r+0xc>
 800a572:	89a3      	ldrh	r3, [r4, #12]
 800a574:	059b      	lsls	r3, r3, #22
 800a576:	d4dd      	bmi.n	800a534 <_fflush_r+0xc>
 800a578:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800a57a:	f7fe fe3d 	bl	80091f8 <__retarget_lock_release_recursive>
 800a57e:	e7d9      	b.n	800a534 <_fflush_r+0xc>
 800a580:	4b05      	ldr	r3, [pc, #20]	; (800a598 <_fflush_r+0x70>)
 800a582:	429c      	cmp	r4, r3
 800a584:	d101      	bne.n	800a58a <_fflush_r+0x62>
 800a586:	68ac      	ldr	r4, [r5, #8]
 800a588:	e7df      	b.n	800a54a <_fflush_r+0x22>
 800a58a:	4b04      	ldr	r3, [pc, #16]	; (800a59c <_fflush_r+0x74>)
 800a58c:	429c      	cmp	r4, r3
 800a58e:	bf08      	it	eq
 800a590:	68ec      	ldreq	r4, [r5, #12]
 800a592:	e7da      	b.n	800a54a <_fflush_r+0x22>
 800a594:	0800ab14 	.word	0x0800ab14
 800a598:	0800ab34 	.word	0x0800ab34
 800a59c:	0800aaf4 	.word	0x0800aaf4

0800a5a0 <fiprintf>:
 800a5a0:	b40e      	push	{r1, r2, r3}
 800a5a2:	b503      	push	{r0, r1, lr}
 800a5a4:	4601      	mov	r1, r0
 800a5a6:	ab03      	add	r3, sp, #12
 800a5a8:	4805      	ldr	r0, [pc, #20]	; (800a5c0 <fiprintf+0x20>)
 800a5aa:	f853 2b04 	ldr.w	r2, [r3], #4
 800a5ae:	6800      	ldr	r0, [r0, #0]
 800a5b0:	9301      	str	r3, [sp, #4]
 800a5b2:	f7ff fc95 	bl	8009ee0 <_vfiprintf_r>
 800a5b6:	b002      	add	sp, #8
 800a5b8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a5bc:	b003      	add	sp, #12
 800a5be:	4770      	bx	lr
 800a5c0:	200000ac 	.word	0x200000ac

0800a5c4 <_lseek_r>:
 800a5c4:	b538      	push	{r3, r4, r5, lr}
 800a5c6:	4d07      	ldr	r5, [pc, #28]	; (800a5e4 <_lseek_r+0x20>)
 800a5c8:	4604      	mov	r4, r0
 800a5ca:	4608      	mov	r0, r1
 800a5cc:	4611      	mov	r1, r2
 800a5ce:	2200      	movs	r2, #0
 800a5d0:	602a      	str	r2, [r5, #0]
 800a5d2:	461a      	mov	r2, r3
 800a5d4:	f7f8 f91a 	bl	800280c <_lseek>
 800a5d8:	1c43      	adds	r3, r0, #1
 800a5da:	d102      	bne.n	800a5e2 <_lseek_r+0x1e>
 800a5dc:	682b      	ldr	r3, [r5, #0]
 800a5de:	b103      	cbz	r3, 800a5e2 <_lseek_r+0x1e>
 800a5e0:	6023      	str	r3, [r4, #0]
 800a5e2:	bd38      	pop	{r3, r4, r5, pc}
 800a5e4:	20000454 	.word	0x20000454

0800a5e8 <__swhatbuf_r>:
 800a5e8:	b570      	push	{r4, r5, r6, lr}
 800a5ea:	460e      	mov	r6, r1
 800a5ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a5f0:	2900      	cmp	r1, #0
 800a5f2:	b096      	sub	sp, #88	; 0x58
 800a5f4:	4614      	mov	r4, r2
 800a5f6:	461d      	mov	r5, r3
 800a5f8:	da08      	bge.n	800a60c <__swhatbuf_r+0x24>
 800a5fa:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800a5fe:	2200      	movs	r2, #0
 800a600:	602a      	str	r2, [r5, #0]
 800a602:	061a      	lsls	r2, r3, #24
 800a604:	d410      	bmi.n	800a628 <__swhatbuf_r+0x40>
 800a606:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a60a:	e00e      	b.n	800a62a <__swhatbuf_r+0x42>
 800a60c:	466a      	mov	r2, sp
 800a60e:	f000 f89b 	bl	800a748 <_fstat_r>
 800a612:	2800      	cmp	r0, #0
 800a614:	dbf1      	blt.n	800a5fa <__swhatbuf_r+0x12>
 800a616:	9a01      	ldr	r2, [sp, #4]
 800a618:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a61c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a620:	425a      	negs	r2, r3
 800a622:	415a      	adcs	r2, r3
 800a624:	602a      	str	r2, [r5, #0]
 800a626:	e7ee      	b.n	800a606 <__swhatbuf_r+0x1e>
 800a628:	2340      	movs	r3, #64	; 0x40
 800a62a:	2000      	movs	r0, #0
 800a62c:	6023      	str	r3, [r4, #0]
 800a62e:	b016      	add	sp, #88	; 0x58
 800a630:	bd70      	pop	{r4, r5, r6, pc}
	...

0800a634 <__smakebuf_r>:
 800a634:	898b      	ldrh	r3, [r1, #12]
 800a636:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a638:	079d      	lsls	r5, r3, #30
 800a63a:	4606      	mov	r6, r0
 800a63c:	460c      	mov	r4, r1
 800a63e:	d507      	bpl.n	800a650 <__smakebuf_r+0x1c>
 800a640:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a644:	6023      	str	r3, [r4, #0]
 800a646:	6123      	str	r3, [r4, #16]
 800a648:	2301      	movs	r3, #1
 800a64a:	6163      	str	r3, [r4, #20]
 800a64c:	b002      	add	sp, #8
 800a64e:	bd70      	pop	{r4, r5, r6, pc}
 800a650:	ab01      	add	r3, sp, #4
 800a652:	466a      	mov	r2, sp
 800a654:	f7ff ffc8 	bl	800a5e8 <__swhatbuf_r>
 800a658:	9900      	ldr	r1, [sp, #0]
 800a65a:	4605      	mov	r5, r0
 800a65c:	4630      	mov	r0, r6
 800a65e:	f7fb fcff 	bl	8006060 <_malloc_r>
 800a662:	b948      	cbnz	r0, 800a678 <__smakebuf_r+0x44>
 800a664:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a668:	059a      	lsls	r2, r3, #22
 800a66a:	d4ef      	bmi.n	800a64c <__smakebuf_r+0x18>
 800a66c:	f023 0303 	bic.w	r3, r3, #3
 800a670:	f043 0302 	orr.w	r3, r3, #2
 800a674:	81a3      	strh	r3, [r4, #12]
 800a676:	e7e3      	b.n	800a640 <__smakebuf_r+0xc>
 800a678:	4b0d      	ldr	r3, [pc, #52]	; (800a6b0 <__smakebuf_r+0x7c>)
 800a67a:	62b3      	str	r3, [r6, #40]	; 0x28
 800a67c:	89a3      	ldrh	r3, [r4, #12]
 800a67e:	6020      	str	r0, [r4, #0]
 800a680:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a684:	81a3      	strh	r3, [r4, #12]
 800a686:	9b00      	ldr	r3, [sp, #0]
 800a688:	6163      	str	r3, [r4, #20]
 800a68a:	9b01      	ldr	r3, [sp, #4]
 800a68c:	6120      	str	r0, [r4, #16]
 800a68e:	b15b      	cbz	r3, 800a6a8 <__smakebuf_r+0x74>
 800a690:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a694:	4630      	mov	r0, r6
 800a696:	f000 f869 	bl	800a76c <_isatty_r>
 800a69a:	b128      	cbz	r0, 800a6a8 <__smakebuf_r+0x74>
 800a69c:	89a3      	ldrh	r3, [r4, #12]
 800a69e:	f023 0303 	bic.w	r3, r3, #3
 800a6a2:	f043 0301 	orr.w	r3, r3, #1
 800a6a6:	81a3      	strh	r3, [r4, #12]
 800a6a8:	89a0      	ldrh	r0, [r4, #12]
 800a6aa:	4305      	orrs	r5, r0
 800a6ac:	81a5      	strh	r5, [r4, #12]
 800a6ae:	e7cd      	b.n	800a64c <__smakebuf_r+0x18>
 800a6b0:	0800896d 	.word	0x0800896d

0800a6b4 <_realloc_r>:
 800a6b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a6b8:	4680      	mov	r8, r0
 800a6ba:	4614      	mov	r4, r2
 800a6bc:	460e      	mov	r6, r1
 800a6be:	b921      	cbnz	r1, 800a6ca <_realloc_r+0x16>
 800a6c0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800a6c4:	4611      	mov	r1, r2
 800a6c6:	f7fb bccb 	b.w	8006060 <_malloc_r>
 800a6ca:	b92a      	cbnz	r2, 800a6d8 <_realloc_r+0x24>
 800a6cc:	f7fb fc5c 	bl	8005f88 <_free_r>
 800a6d0:	4625      	mov	r5, r4
 800a6d2:	4628      	mov	r0, r5
 800a6d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a6d8:	f000 f858 	bl	800a78c <_malloc_usable_size_r>
 800a6dc:	4284      	cmp	r4, r0
 800a6de:	4607      	mov	r7, r0
 800a6e0:	d802      	bhi.n	800a6e8 <_realloc_r+0x34>
 800a6e2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800a6e6:	d812      	bhi.n	800a70e <_realloc_r+0x5a>
 800a6e8:	4621      	mov	r1, r4
 800a6ea:	4640      	mov	r0, r8
 800a6ec:	f7fb fcb8 	bl	8006060 <_malloc_r>
 800a6f0:	4605      	mov	r5, r0
 800a6f2:	2800      	cmp	r0, #0
 800a6f4:	d0ed      	beq.n	800a6d2 <_realloc_r+0x1e>
 800a6f6:	42bc      	cmp	r4, r7
 800a6f8:	4622      	mov	r2, r4
 800a6fa:	4631      	mov	r1, r6
 800a6fc:	bf28      	it	cs
 800a6fe:	463a      	movcs	r2, r7
 800a700:	f7fe fd8d 	bl	800921e <memcpy>
 800a704:	4631      	mov	r1, r6
 800a706:	4640      	mov	r0, r8
 800a708:	f7fb fc3e 	bl	8005f88 <_free_r>
 800a70c:	e7e1      	b.n	800a6d2 <_realloc_r+0x1e>
 800a70e:	4635      	mov	r5, r6
 800a710:	e7df      	b.n	800a6d2 <_realloc_r+0x1e>
	...

0800a714 <_read_r>:
 800a714:	b538      	push	{r3, r4, r5, lr}
 800a716:	4d07      	ldr	r5, [pc, #28]	; (800a734 <_read_r+0x20>)
 800a718:	4604      	mov	r4, r0
 800a71a:	4608      	mov	r0, r1
 800a71c:	4611      	mov	r1, r2
 800a71e:	2200      	movs	r2, #0
 800a720:	602a      	str	r2, [r5, #0]
 800a722:	461a      	mov	r2, r3
 800a724:	f7f8 f812 	bl	800274c <_read>
 800a728:	1c43      	adds	r3, r0, #1
 800a72a:	d102      	bne.n	800a732 <_read_r+0x1e>
 800a72c:	682b      	ldr	r3, [r5, #0]
 800a72e:	b103      	cbz	r3, 800a732 <_read_r+0x1e>
 800a730:	6023      	str	r3, [r4, #0]
 800a732:	bd38      	pop	{r3, r4, r5, pc}
 800a734:	20000454 	.word	0x20000454

0800a738 <abort>:
 800a738:	b508      	push	{r3, lr}
 800a73a:	2006      	movs	r0, #6
 800a73c:	f000 f856 	bl	800a7ec <raise>
 800a740:	2001      	movs	r0, #1
 800a742:	f7f7 fff9 	bl	8002738 <_exit>
	...

0800a748 <_fstat_r>:
 800a748:	b538      	push	{r3, r4, r5, lr}
 800a74a:	4d07      	ldr	r5, [pc, #28]	; (800a768 <_fstat_r+0x20>)
 800a74c:	2300      	movs	r3, #0
 800a74e:	4604      	mov	r4, r0
 800a750:	4608      	mov	r0, r1
 800a752:	4611      	mov	r1, r2
 800a754:	602b      	str	r3, [r5, #0]
 800a756:	f7f8 f83e 	bl	80027d6 <_fstat>
 800a75a:	1c43      	adds	r3, r0, #1
 800a75c:	d102      	bne.n	800a764 <_fstat_r+0x1c>
 800a75e:	682b      	ldr	r3, [r5, #0]
 800a760:	b103      	cbz	r3, 800a764 <_fstat_r+0x1c>
 800a762:	6023      	str	r3, [r4, #0]
 800a764:	bd38      	pop	{r3, r4, r5, pc}
 800a766:	bf00      	nop
 800a768:	20000454 	.word	0x20000454

0800a76c <_isatty_r>:
 800a76c:	b538      	push	{r3, r4, r5, lr}
 800a76e:	4d06      	ldr	r5, [pc, #24]	; (800a788 <_isatty_r+0x1c>)
 800a770:	2300      	movs	r3, #0
 800a772:	4604      	mov	r4, r0
 800a774:	4608      	mov	r0, r1
 800a776:	602b      	str	r3, [r5, #0]
 800a778:	f7f8 f83d 	bl	80027f6 <_isatty>
 800a77c:	1c43      	adds	r3, r0, #1
 800a77e:	d102      	bne.n	800a786 <_isatty_r+0x1a>
 800a780:	682b      	ldr	r3, [r5, #0]
 800a782:	b103      	cbz	r3, 800a786 <_isatty_r+0x1a>
 800a784:	6023      	str	r3, [r4, #0]
 800a786:	bd38      	pop	{r3, r4, r5, pc}
 800a788:	20000454 	.word	0x20000454

0800a78c <_malloc_usable_size_r>:
 800a78c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a790:	1f18      	subs	r0, r3, #4
 800a792:	2b00      	cmp	r3, #0
 800a794:	bfbc      	itt	lt
 800a796:	580b      	ldrlt	r3, [r1, r0]
 800a798:	18c0      	addlt	r0, r0, r3
 800a79a:	4770      	bx	lr

0800a79c <_raise_r>:
 800a79c:	291f      	cmp	r1, #31
 800a79e:	b538      	push	{r3, r4, r5, lr}
 800a7a0:	4604      	mov	r4, r0
 800a7a2:	460d      	mov	r5, r1
 800a7a4:	d904      	bls.n	800a7b0 <_raise_r+0x14>
 800a7a6:	2316      	movs	r3, #22
 800a7a8:	6003      	str	r3, [r0, #0]
 800a7aa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800a7ae:	bd38      	pop	{r3, r4, r5, pc}
 800a7b0:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800a7b2:	b112      	cbz	r2, 800a7ba <_raise_r+0x1e>
 800a7b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800a7b8:	b94b      	cbnz	r3, 800a7ce <_raise_r+0x32>
 800a7ba:	4620      	mov	r0, r4
 800a7bc:	f000 f830 	bl	800a820 <_getpid_r>
 800a7c0:	462a      	mov	r2, r5
 800a7c2:	4601      	mov	r1, r0
 800a7c4:	4620      	mov	r0, r4
 800a7c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a7ca:	f000 b817 	b.w	800a7fc <_kill_r>
 800a7ce:	2b01      	cmp	r3, #1
 800a7d0:	d00a      	beq.n	800a7e8 <_raise_r+0x4c>
 800a7d2:	1c59      	adds	r1, r3, #1
 800a7d4:	d103      	bne.n	800a7de <_raise_r+0x42>
 800a7d6:	2316      	movs	r3, #22
 800a7d8:	6003      	str	r3, [r0, #0]
 800a7da:	2001      	movs	r0, #1
 800a7dc:	e7e7      	b.n	800a7ae <_raise_r+0x12>
 800a7de:	2400      	movs	r4, #0
 800a7e0:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800a7e4:	4628      	mov	r0, r5
 800a7e6:	4798      	blx	r3
 800a7e8:	2000      	movs	r0, #0
 800a7ea:	e7e0      	b.n	800a7ae <_raise_r+0x12>

0800a7ec <raise>:
 800a7ec:	4b02      	ldr	r3, [pc, #8]	; (800a7f8 <raise+0xc>)
 800a7ee:	4601      	mov	r1, r0
 800a7f0:	6818      	ldr	r0, [r3, #0]
 800a7f2:	f7ff bfd3 	b.w	800a79c <_raise_r>
 800a7f6:	bf00      	nop
 800a7f8:	200000ac 	.word	0x200000ac

0800a7fc <_kill_r>:
 800a7fc:	b538      	push	{r3, r4, r5, lr}
 800a7fe:	4d07      	ldr	r5, [pc, #28]	; (800a81c <_kill_r+0x20>)
 800a800:	2300      	movs	r3, #0
 800a802:	4604      	mov	r4, r0
 800a804:	4608      	mov	r0, r1
 800a806:	4611      	mov	r1, r2
 800a808:	602b      	str	r3, [r5, #0]
 800a80a:	f7f7 ff85 	bl	8002718 <_kill>
 800a80e:	1c43      	adds	r3, r0, #1
 800a810:	d102      	bne.n	800a818 <_kill_r+0x1c>
 800a812:	682b      	ldr	r3, [r5, #0]
 800a814:	b103      	cbz	r3, 800a818 <_kill_r+0x1c>
 800a816:	6023      	str	r3, [r4, #0]
 800a818:	bd38      	pop	{r3, r4, r5, pc}
 800a81a:	bf00      	nop
 800a81c:	20000454 	.word	0x20000454

0800a820 <_getpid_r>:
 800a820:	f7f7 bf72 	b.w	8002708 <_getpid>

0800a824 <_init>:
 800a824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a826:	bf00      	nop
 800a828:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a82a:	bc08      	pop	{r3}
 800a82c:	469e      	mov	lr, r3
 800a82e:	4770      	bx	lr

0800a830 <_fini>:
 800a830:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a832:	bf00      	nop
 800a834:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a836:	bc08      	pop	{r3}
 800a838:	469e      	mov	lr, r3
 800a83a:	4770      	bx	lr
