(pcb C:\Users\Tisham\Documents\kicad\din_meter_atm90e26\protoslice.dsn
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(2017-06-19 revision 6733101c6)-makepkg")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer Top
      (type signal)
      (property
        (index 0)
      )
    )
    (layer Bottom
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  199136 -66548  199136 -102997  197485 -104648  160528 -104648
            159131 -103251  159131 -96012  157988 -94869  149860 -94869
            149225 -94234  149225 -88011  149733 -87503  156845 -87503  156972 -87376
            156972 -86106  156845 -85979  149860 -85979  149225 -85344  149225 -75184
            149860 -74549  157861 -74549  159385 -73025  159385 -66294  161036 -64643
            197231 -64643  199136 -66548)
    )
    (plane +3V3 (polygon Top 0  167001 -99853.6  192381 -99753.6  192381 -104504  167001 -104604))
    (keepout "" (polygon Bottom 0  147320 -73660  150622 -73660  150495 -95250  147320 -95250))
    (keepout "" (polygon Top 0  147286 -73680.7  150588 -73680.7  150461 -95270.7  147286 -95270.7))
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 152.5)
      (clearance 152.5 (type default_smd))
      (clearance 38.1 (type smd_smd))
    )
  )
  (placement
    (component "XSLICE-SMALL"
      (place U$1 189501 -85153.6 front 0 (PN "XSLICEXSLICE-SMALL"))
    )
    (component 2X14
      (place JP1 169251 -84683.6 front 90)
      (place JP2 174331 -84683.6 front 90)
      (place JP3 179411 -84683.6 front 90)
      (place JP4 184491 -84683.6 front 90)
      (place JP5 189571 -84683.6 front 90)
    )
    (component "MA10-2"
      (place SV1 194601 -84633.6 front 270)
    )
    (component R0805
      (place R1 169251 -65753.6 front 180)
      (place R2 174301 -65753.6 front 180)
      (place R3 179401 -65753.6 front 180)
      (place R4 184501 -65753.6 front 180)
      (place R5 189551 -65753.6 front 180)
      (place R10 169251 -65753.6 back 180)
      (place R11 174301 -65753.6 back 180)
      (place R12 179401 -65753.6 back 180)
      (place R13 184501 -65753.6 back 180)
      (place R14 189551 -65753.6 back 180)
    )
    (component C0805
      (place C1 169251 -103604 front 0)
      (place C2 174331 -103604 front 0)
      (place C3 179411 -103604 front 0)
      (place C4 184491 -103604 front 0)
      (place C5 189571 -103604 front 0)
    )
    (component 1X02
      (place 5V 162301 -73043.6 front 90)
      (place RST 163571 -91623.6 front 90)
    )
  )
  (library
    (image "XSLICE-SMALL"
      (outline (path signal 50  0 0  0 0))
      (outline (path signal 50  0 0  0 0))
      (outline (path signal 50  0 0  0 0))
      (outline (path signal 50  0 0  0 0))
      (outline (path signal 50  0 0  0 0))
      (outline (path signal 50  0 0  0 0))
      (outline (path signal 50  0 0  0 0))
      (outline (path signal 50  0 0  0 0))
      (outline (path signal 50  0 0  0 0))
      (outline (path signal 50  0 0  0 0))
      (outline (path signal 50  0 0  0 0))
      (outline (path signal 50  0 0  0 0))
      (outline (path signal 50  0 0  0 0))
      (outline (path signal 50  0 0  0 0))
      (outline (path signal 50  0 0  0 0))
      (pin Round[A]Pad_5400_um (rotate 180) H1 6535 -16540)
      (pin Round[A]Pad_5400_um (rotate 180) H3 6535 17460)
      (pin Round[A]Pad_5400_um (rotate 180) H2 -27255 17460)
      (pin Round[A]Pad_5400_um (rotate 180) H0 -27255 -16540)
      (pin Rect[B]Pad_4200x700_um A1 -36755 9960)
      (pin Rect[B]Pad_4200x700_um A2 -36755 8960)
      (pin Rect[B]Pad_4200x700_um A3 -36755 7960)
      (pin Rect[B]Pad_4200x700_um A4 -36755 6960)
      (pin Rect[B]Pad_4200x700_um A5 -36755 5960)
      (pin Rect[B]Pad_4200x700_um A6 -36755 4960)
      (pin Rect[B]Pad_4200x700_um A7 -36755 3960)
      (pin Rect[B]Pad_4200x700_um A8 -36755 2960)
      (pin Rect[B]Pad_4200x700_um A9 -36755 1960)
      (pin Rect[B]Pad_4200x700_um A10 -36755 960)
      (pin Rect[B]Pad_4200x700_um A11 -36755 -40)
      (pin Rect[B]Pad_4200x700_um A12 -36755 -3040)
      (pin Rect[B]Pad_4200x700_um A13 -36755 -4040)
      (pin Rect[B]Pad_4200x700_um A14 -36755 -5040)
      (pin Rect[B]Pad_4200x700_um A15 -36755 -6040)
      (pin Rect[B]Pad_4200x700_um A16 -36755 -7040)
      (pin Rect[B]Pad_4200x700_um A17 -36755 -8040)
      (pin Rect[B]Pad_4200x700_um A18 -36755 -9040)
      (pin Rect[T]Pad_4200x700_um (rotate 180) B1 -36755 9960)
      (pin Rect[T]Pad_4200x700_um (rotate 180) B2 -36755 8960)
      (pin Rect[T]Pad_4200x700_um (rotate 180) B3 -36755 7960)
      (pin Rect[T]Pad_4200x700_um (rotate 180) B4 -36755 6960)
      (pin Rect[T]Pad_4200x700_um (rotate 180) B5 -36755 5960)
      (pin Rect[T]Pad_4200x700_um (rotate 180) B6 -36755 4960)
      (pin Rect[T]Pad_4200x700_um (rotate 180) B7 -36755 3960)
      (pin Rect[T]Pad_4200x700_um (rotate 180) B8 -36755 2960)
      (pin Rect[T]Pad_4200x700_um (rotate 180) B9 -36755 1960)
      (pin Rect[T]Pad_4200x700_um (rotate 180) B10 -36755 960)
      (pin Rect[T]Pad_4200x700_um (rotate 180) B11 -36755 -40)
      (pin Rect[T]Pad_4200x700_um (rotate 180) B12 -36755 -3040)
      (pin Rect[T]Pad_4200x700_um (rotate 180) B13 -36755 -4040)
      (pin Rect[T]Pad_4200x700_um (rotate 180) B14 -36755 -5040)
      (pin Rect[T]Pad_4200x700_um (rotate 180) B15 -36755 -6040)
      (pin Rect[T]Pad_4200x700_um (rotate 180) B16 -36755 -7040)
      (pin Rect[T]Pad_4200x700_um (rotate 180) B17 -36755 -8040)
      (pin Rect[T]Pad_4200x700_um (rotate 180) B18 -36755 -9040)
      (keepout "" (circle Top 2500 -29255 -1540))
      (keepout "" (circle Bottom 2500 -29255 -1540))
    )
    (image 2X14
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (pin Round[A]Pad_1524_um 28 16510 1270)
      (pin Round[A]Pad_1524_um 27 16510 -1270)
      (pin Round[A]Pad_1524_um 26 13970 1270)
      (pin Round[A]Pad_1524_um 25 13970 -1270)
      (pin Round[A]Pad_1524_um 24 11430 1270)
      (pin Round[A]Pad_1524_um 23 11430 -1270)
      (pin Round[A]Pad_1524_um 22 8890 1270)
      (pin Round[A]Pad_1524_um 21 8890 -1270)
      (pin Round[A]Pad_1524_um 20 6350 1270)
      (pin Round[A]Pad_1524_um 19 6350 -1270)
      (pin Round[A]Pad_1524_um 18 3810 1270)
      (pin Round[A]Pad_1524_um 17 3810 -1270)
      (pin Round[A]Pad_1524_um 16 1270 1270)
      (pin Round[A]Pad_1524_um 15 1270 -1270)
      (pin Round[A]Pad_1524_um 14 -1270 1270)
      (pin Round[A]Pad_1524_um 13 -1270 -1270)
      (pin Round[A]Pad_1524_um 12 -3810 1270)
      (pin Round[A]Pad_1524_um 11 -3810 -1270)
      (pin Round[A]Pad_1524_um 10 -6350 1270)
      (pin Round[A]Pad_1524_um 9 -6350 -1270)
      (pin Round[A]Pad_1524_um 8 -8890 1270)
      (pin Round[A]Pad_1524_um 7 -8890 -1270)
      (pin Round[A]Pad_1524_um 6 -11430 1270)
      (pin Round[A]Pad_1524_um 5 -11430 -1270)
      (pin Round[A]Pad_1524_um 4 -13970 1270)
      (pin Round[A]Pad_1524_um 3 -13970 -1270)
      (pin Round[A]Pad_1524_um 2 -16510 1270)
      (pin Round[A]Pad_1524_um 1 -16510 -1270)
    )
    (image "MA10-2"
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (pin Round[A]Pad_1524_um 20 11430 1270)
      (pin Round[A]Pad_1524_um 19 11430 -1270)
      (pin Round[A]Pad_1524_um 18 8890 1270)
      (pin Round[A]Pad_1524_um 17 8890 -1270)
      (pin Round[A]Pad_1524_um 16 6350 1270)
      (pin Round[A]Pad_1524_um 14 3810 1270)
      (pin Round[A]Pad_1524_um 15 6350 -1270)
      (pin Round[A]Pad_1524_um 13 3810 -1270)
      (pin Round[A]Pad_1524_um 12 1270 1270)
      (pin Round[A]Pad_1524_um 10 -1270 1270)
      (pin Round[A]Pad_1524_um 8 -3810 1270)
      (pin Round[A]Pad_1524_um 6 -6350 1270)
      (pin Round[A]Pad_1524_um 4 -8890 1270)
      (pin Round[A]Pad_1524_um 2 -11430 1270)
      (pin Round[A]Pad_1524_um 11 1270 -1270)
      (pin Round[A]Pad_1524_um 9 -1270 -1270)
      (pin Round[A]Pad_1524_um 7 -3810 -1270)
      (pin Round[A]Pad_1524_um 5 -6350 -1270)
      (pin Round[A]Pad_1524_um 3 -8890 -1270)
      (pin Round[A]Pad_1524_um 1 -11430 -1270)
    )
    (image R0805
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (pin Rect[T]Pad_1300x1500_um 2 950 0)
      (pin Rect[T]Pad_1300x1500_um 1 -950 0)
    )
    (image C0805
      (outline (path signal 101.6  0 0  0 0))
      (outline (path signal 101.6  0 0  0 0))
      (pin Rect[T]Pad_1300x1500_um 2 950 0)
      (pin Rect[T]Pad_1300x1500_um 1 -950 0)
    )
    (image 1X02
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (outline (path signal 152.4  0 0  0 0))
      (pin Oval[A]Pad_3048x1524_um (rotate 90) 2 1270 0)
      (pin Oval[A]Pad_3048x1524_um (rotate 90) 1 -1270 0)
    )
    (padstack Round[A]Pad_1524_um
      (shape (circle Top 1524))
      (shape (circle Bottom 1524))
      (attach off)
    )
    (padstack Round[A]Pad_5400_um
      (shape (circle Top 5400))
      (shape (circle Bottom 5400))
      (attach off)
    )
    (padstack Oval[A]Pad_3048x1524_um
      (shape (path Top 1524  -762 0  762 0))
      (shape (path Bottom 1524  -762 0  762 0))
      (attach off)
    )
    (padstack Rect[B]Pad_4200x700_um
      (shape (rect Bottom -2100 -350 2100 350))
      (attach off)
    )
    (padstack Rect[T]Pad_4200x700_um
      (shape (rect Top -2100 -350 2100 350))
      (attach off)
    )
    (padstack Rect[T]Pad_1300x1500_um
      (shape (rect Top -650 -750 650 750))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle Top 800))
      (shape (circle Bottom 800))
      (attach off)
    )
  )
  (network
    (net B2
      (pins U$1-B2 JP1-25)
    )
    (net B4
      (pins U$1-B4 JP1-23)
    )
    (net B6
      (pins U$1-B6 JP1-21)
    )
    (net B7
      (pins U$1-B7 JP1-19)
    )
    (net B10
      (pins U$1-B10 JP1-15)
    )
    (net B11
      (pins U$1-B11 JP1-13)
    )
    (net B12
      (pins U$1-B12 JP1-11)
    )
    (net B13
      (pins U$1-B13 JP1-9)
    )
    (net CLK
      (pins U$1-B14 RST-2)
    )
    (net B17
      (pins U$1-B17 JP1-5)
    )
    (net B18
      (pins U$1-B18 JP1-3)
    )
    (net A3
      (pins U$1-A3 JP1-26)
    )
    (net A4
      (pins U$1-A4 JP1-24)
    )
    (net A6
      (pins U$1-A6 JP1-22)
    )
    (net A7
      (pins U$1-A7 JP1-20)
    )
    (net A8
      (pins U$1-A8 JP1-18)
    )
    (net A9
      (pins U$1-A9 JP1-16)
    )
    (net A11
      (pins U$1-A11 JP1-14)
    )
    (net A12
      (pins U$1-A12 JP1-12)
    )
    (net A13
      (pins U$1-A13 JP1-10)
    )
    (net A15
      (pins U$1-A15 JP1-8)
    )
    (net !RST
      (pins U$1-A16 RST-1)
    )
    (net A17
      (pins U$1-A17 JP1-6)
    )
    (net A18
      (pins U$1-A18 JP1-4)
    )
    (net B15
      (pins U$1-B15 JP1-7)
    )
    (net +3V3
      (pins U$1-B5 JP1-2 JP2-2 JP3-2 JP4-2 JP5-2 C1-1 C2-1 C3-1 C4-1 C5-1)
    )
    (net N$1
      (pins JP1-27 R1-1 R10-2)
    )
    (net N$2
      (pins JP1-28 R1-2)
    )
    (net N$3
      (pins JP2-27 R2-1 R11-2)
    )
    (net N$4
      (pins JP2-28 R2-2)
    )
    (net N$5
      (pins JP3-27 R3-1 R12-2)
    )
    (net N$6
      (pins JP3-28 R3-2)
    )
    (net N$7
      (pins JP4-27 R4-1 R13-2)
    )
    (net N$8
      (pins JP4-28 R4-2)
    )
    (net N$9
      (pins JP5-27 R5-1 R14-2)
    )
    (net N$10
      (pins JP5-28 R5-2)
    )
    (net C20
      (pins JP5-5 SV1-20)
    )
    (net C18
      (pins JP5-7 SV1-18)
    )
    (net C16
      (pins JP5-9 SV1-16)
    )
    (net C14
      (pins JP5-11 SV1-14)
    )
    (net C12
      (pins JP5-13 SV1-12)
    )
    (net C10
      (pins JP5-15 SV1-10)
    )
    (net C8
      (pins JP5-17 SV1-8)
    )
    (net C6
      (pins JP5-19 SV1-6)
    )
    (net C4
      (pins JP5-21 SV1-4)
    )
    (net C2
      (pins JP5-23 SV1-2)
    )
    (net C19
      (pins JP5-6 SV1-19)
    )
    (net C17
      (pins JP5-8 SV1-17)
    )
    (net C15
      (pins JP5-10 SV1-15)
    )
    (net C13
      (pins JP5-12 SV1-13)
    )
    (net C11
      (pins JP5-14 SV1-11)
    )
    (net C9
      (pins JP5-16 SV1-9)
    )
    (net C7
      (pins JP5-18 SV1-7)
    )
    (net C5
      (pins JP5-20 SV1-5)
    )
    (net C3
      (pins JP5-22 SV1-3)
    )
    (net C1
      (pins JP5-24 SV1-1)
    )
    (net +5V
      (pins U$1-A2 5V-2 5V-1)
    )
    (net GND
      (pins U$1-H1 U$1-H3 U$1-H2 U$1-H0 U$1-A5 U$1-A10 U$1-A14 U$1-B3 U$1-B8 U$1-B16
        JP1-1 JP2-1 JP3-1 JP4-1 JP5-1 C1-2 C2-2 C3-2 C4-2 C5-2 R10-1 R11-1 R12-1 R13-1
        R14-1)
    )
    (net B9
      (pins U$1-B9 JP1-17)
    )
    (class kicad_default "" !RST A11 A12 A13 A15 A17 A18 A3 A4 A6 A7 A8 A9
      B10 B11 B12 B13 B15 B17 B18 B2 B4 B6 B7 B9 C1 C10 C11 C12 C13 C14 C15
      C16 C17 C18 C19 C2 C20 C3 C4 C5 C6 C7 C8 C9 CLK N$1 N$10 N$2 N$3 N$4
      N$5 N$6 N$7 N$8 N$9
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 152.5)
      )
    )
    (class Power +3V3 +5V GND
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 609.6)
        (clearance 152.5)
      )
    )
  )
  (wiring
  )
)
