
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.120497                       # Number of seconds simulated
sim_ticks                                120496873000                       # Number of ticks simulated
final_tick                               1188466113000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  72422                       # Simulator instruction rate (inst/s)
host_op_rate                                   113750                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               87266213                       # Simulator tick rate (ticks/s)
host_mem_usage                                2215628                       # Number of bytes of host memory used
host_seconds                                  1380.80                       # Real time elapsed on the host
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     157066184                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst              8960                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          50252736                       # Number of bytes read from this memory
system.physmem.bytes_read::total             50261696                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst         8960                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            8960                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks     43869696                       # Number of bytes written to this memory
system.physmem.bytes_written::total          43869696                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst                140                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data             785199                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                785339                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks          685464                       # Number of write requests responded to by this memory
system.physmem.num_writes::total               685464                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst                74359                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            417045976                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               417120335                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst           74359                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              74359                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks         364073315                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total              364073315                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks         364073315                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst               74359                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           417045976                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              781193650                       # Total bandwidth to/from this memory (bytes/s)
system.cpu.branchPred.lookups                11092554                       # Number of BP lookups
system.cpu.branchPred.condPredicted          11092554                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             98469                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             11092504                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                10666226                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.157062                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    1                       # Number of system calls
system.cpu.numCycles                        240993748                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           21303120                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      100408948                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    11092554                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           10666226                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      55093618                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  196968                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              158518102                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  21201643                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                    41                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          235013333                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.672086                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.402344                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                180018547     76.60%     76.60% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                 20316143      8.64%     85.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   360474      0.15%     85.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   360499      0.15%     85.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 33957670     14.45%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            235013333                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.046028                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.416645                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 49491867                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             130493778                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  43049801                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              11879390                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  98493                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              157686927                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  98493                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 61136268                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                92537719                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles             11                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  32940997                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              48299843                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              157460145                       # Number of instructions processed by rename
system.cpu.rename.IQFullEvents               32288826                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents                  5610                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           219841626                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             358945941                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        343512094                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups          15433847                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             219545710                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   295910                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  1                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              1                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  66660421                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             22675248                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            11109023                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              8923                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores               10                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  157084434                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  28                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 157182708                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                 3                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined             281                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined          381                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              7                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     235013333                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.668825                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.922559                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           136283669     57.99%     57.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            55774900     23.73%     81.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            27489287     11.70%     93.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            15432674      6.57%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               32803      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       235013333                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                      15      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                842976    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                33      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             117720606     74.89%     74.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     74.89% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     74.89% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             5579507      3.55%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.44% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             22773545     14.49%     92.93% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11109017      7.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              157182708                       # Type of FU issued
system.cpu.iq.rate                           0.652227                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      842991                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.005363                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          534138637                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         149562961                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    149562516                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads            16083106                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            7521788                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      7512825                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              149562626                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 8463040                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           163843                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads           83                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            6                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         8949                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        98310                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  98493                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                29731546                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               7335207                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           157084462                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts            196659                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              22675248                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             11109023                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  1                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                5995476                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   510                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              6                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          98316                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          155                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                98471                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             157173694                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              22773528                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              9014                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     33882537                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 11092460                       # Number of branches executed
system.cpu.iew.exec_stores                   11109009                       # Number of stores executed
system.cpu.iew.exec_rate                     0.652190                       # Inst execution rate
system.cpu.iew.wb_sent                      157075341                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     157075341                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                  45999341                       # num instructions producing a value
system.cpu.iew.wb_consumers                  49695251                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.651782                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.925629                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           18279                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              21                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             98469                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    234914840                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.668609                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.079108                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    144806471     61.64%     61.64% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     56086892     23.88%     85.52% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     11942013      5.08%     90.60% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11222590      4.78%     95.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     10856874      4.62%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    234914840                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000000                       # Number of instructions committed
system.cpu.commit.committedOps              157066184                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       33775239                       # Number of memory references committed
system.cpu.commit.loads                      22675165                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.branches                   11092456                       # Number of branches committed
system.cpu.commit.fp_insts                    7503910                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 151757722                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              10856874                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    381142429                       # The number of ROB reads
system.cpu.rob.rob_writes                   314267423                       # The number of ROB writes
system.cpu.timesIdled                          665178                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         5980415                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000000                       # Number of Instructions Simulated
system.cpu.committedOps                     157066184                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000000                       # Number of Instructions Simulated
system.cpu.cpi                               2.409937                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.409937                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.414949                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.414949                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                294220789                       # number of integer regfile reads
system.cpu.int_regfile_writes               212959676                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   8364774                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  6586402                       # number of floating regfile writes
system.cpu.misc_regfile_reads                56001979                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.tagsinuse                101.212419                       # Cycle average of tags in use
system.cpu.icache.total_refs                 21201491                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                    140                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs               151439.221429                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     101.212419                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.197681                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.197681                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     21201491                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        21201491                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      21201491                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         21201491                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     21201491                       # number of overall hits
system.cpu.icache.overall_hits::total        21201491                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          152                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           152                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          152                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            152                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          152                       # number of overall misses
system.cpu.icache.overall_misses::total           152                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst      5343500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      5343500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst      5343500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      5343500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst      5343500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      5343500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     21201643                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     21201643                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     21201643                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     21201643                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     21201643                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     21201643                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000007                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000007                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000007                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000007                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000007                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 35154.605263                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35154.605263                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 35154.605263                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35154.605263                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 35154.605263                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35154.605263                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           12                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           12                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          140                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          140                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          140                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          140                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          140                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          140                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      4595500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      4595500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      4595500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      4595500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      4595500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      4595500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst        32825                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        32825                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst        32825                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        32825                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst        32825                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        32825                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 784687                       # number of replacements
system.cpu.dcache.tagsinuse                511.848292                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 32809371                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 785199                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  41.784784                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           1068040841500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.848292                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999704                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999704                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     22353719                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        22353719                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     10455652                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10455652                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      32809371                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         32809371                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     32809371                       # number of overall hits
system.cpu.dcache.overall_hits::total        32809371                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       157656                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        157656                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       644422                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       644422                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       802078                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         802078                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       802078                       # number of overall misses
system.cpu.dcache.overall_misses::total        802078                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   5330508000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5330508000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data  21977885000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  21977885000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data  27308393000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  27308393000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data  27308393000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  27308393000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     22511375                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     22511375                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     11100074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     11100074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     33611449                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33611449                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     33611449                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33611449                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.007003                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.007003                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.058056                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.058056                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.023863                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.023863                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.023863                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.023863                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 33811.006241                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33811.006241                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 34104.802443                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34104.802443                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 34047.054027                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 34047.054027                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 34047.054027                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 34047.054027                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       685464                       # number of writebacks
system.cpu.dcache.writebacks::total            685464                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data        16879                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        16879                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        16879                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16879                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        16879                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16879                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       140777                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       140777                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       644422                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       644422                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       785199                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       785199                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       785199                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       785199                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   4391904500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4391904500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data  19977959500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  19977959500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  24369864000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24369864000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  24369864000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  24369864000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.006254                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006254                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.058056                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.058056                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.023361                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.023361                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.023361                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.023361                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 31197.599750                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 31197.599750                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 31001.361685                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31001.361685                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 31036.544876                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 31036.544876                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 31036.544876                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 31036.544876                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
