--------------------------------------------------------------------------------
Release 14.6 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml s6base_top.twx s6base_top.ncd -o s6base_top.twr
s6base_top.pcf

Design file:              s6base_top.ncd
Physical constraint file: s6base_top.pcf
Device,package,speed:     xc6slx45,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clock_freq = PERIOD TIMEGRP "clock_freq" 5 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8097 paths analyzed, 3989 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.902ns.
--------------------------------------------------------------------------------

Paths for end point LM4550_controler_1/IN_SHIFT_6 (SLICE_X48Y84.C6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LM4550_controler_1/DELAY_SYNC1 (FF)
  Destination:          LM4550_controler_1/IN_SHIFT_6 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.399ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.239 - 0.256)
  Source Clock:         BIT_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BIT_CLK_BUFGP falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LM4550_controler_1/DELAY_SYNC1 to LM4550_controler_1/IN_SHIFT_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y93.AQ      Tcko                  0.391   LM4550_controler_1/DELAY_SYNC1
                                                       LM4550_controler_1/DELAY_SYNC1
    SLICE_X48Y84.C6      net (fanout=350)      1.719   LM4550_controler_1/DELAY_SYNC1
    SLICE_X48Y84.CLK     Tas                   0.289   LM4550_controler_1/IN_SHIFT<7>
                                                       LM4550_controler_1/IN_SHIFT_6_rstpot
                                                       LM4550_controler_1/IN_SHIFT_6
    -------------------------------------------------  ---------------------------
    Total                                      2.399ns (0.680ns logic, 1.719ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point LM4550_controler_1/IN_SHIFT_7 (SLICE_X48Y84.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LM4550_controler_1/DELAY_SYNC1 (FF)
  Destination:          LM4550_controler_1/IN_SHIFT_7 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.399ns (Levels of Logic = 1)
  Clock Path Skew:      -0.017ns (0.239 - 0.256)
  Source Clock:         BIT_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BIT_CLK_BUFGP falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: LM4550_controler_1/DELAY_SYNC1 to LM4550_controler_1/IN_SHIFT_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y93.AQ      Tcko                  0.391   LM4550_controler_1/DELAY_SYNC1
                                                       LM4550_controler_1/DELAY_SYNC1
    SLICE_X48Y84.D6      net (fanout=350)      1.719   LM4550_controler_1/DELAY_SYNC1
    SLICE_X48Y84.CLK     Tas                   0.289   LM4550_controler_1/IN_SHIFT<7>
                                                       LM4550_controler_1/IN_SHIFT_7_rstpot
                                                       LM4550_controler_1/IN_SHIFT_7
    -------------------------------------------------  ---------------------------
    Total                                      2.399ns (0.680ns logic, 1.719ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point LM4550_controler_1/IN_SHIFT_41 (SLICE_X44Y87.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset (FF)
  Destination:          LM4550_controler_1/IN_SHIFT_41 (FF)
  Requirement:          2.500ns
  Data Path Delay:      2.389ns (Levels of Logic = 0)
  Clock Path Skew:      -0.024ns (0.231 - 0.255)
  Source Clock:         BIT_CLK_BUFGP rising at 0.000ns
  Destination Clock:    BIT_CLK_BUFGP falling at 2.500ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset to LM4550_controler_1/IN_SHIFT_41
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y92.AQ      Tcko                  0.447   reset
                                                       reset
    SLICE_X44Y87.SR      net (fanout=197)      1.500   reset
    SLICE_X44Y87.CLK     Tsrck                 0.442   LM4550_controler_1/IN_SHIFT<43>
                                                       LM4550_controler_1/IN_SHIFT_41
    -------------------------------------------------  ---------------------------
    Total                                      2.389ns (0.889ns logic, 1.500ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock_freq = PERIOD TIMEGRP "clock_freq" 5 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point uart_1/baudtxcount_3 (SLICE_X34Y89.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.360ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_1/statetxbc (FF)
  Destination:          uart_1/baudtxcount_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.363ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.068 - 0.065)
  Source Clock:         BIT_CLK_BUFGP rising at 5.000ns
  Destination Clock:    BIT_CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_1/statetxbc to uart_1/baudtxcount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y89.BQ      Tcko                  0.198   uart_1/starttxbit
                                                       uart_1/statetxbc
    SLICE_X34Y89.CE      net (fanout=7)        0.273   uart_1/statetxbc
    SLICE_X34Y89.CLK     Tckce       (-Th)     0.108   uart_1/baudtxcount<3>
                                                       uart_1/baudtxcount_3
    -------------------------------------------------  ---------------------------
    Total                                      0.363ns (0.090ns logic, 0.273ns route)
                                                       (24.8% logic, 75.2% route)

--------------------------------------------------------------------------------

Paths for end point uart_1/baudtxcount_0 (SLICE_X34Y89.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               uart_1/statetxbc (FF)
  Destination:          uart_1/baudtxcount_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.068 - 0.065)
  Source Clock:         BIT_CLK_BUFGP rising at 5.000ns
  Destination Clock:    BIT_CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: uart_1/statetxbc to uart_1/baudtxcount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y89.BQ      Tcko                  0.198   uart_1/starttxbit
                                                       uart_1/statetxbc
    SLICE_X34Y89.CE      net (fanout=7)        0.273   uart_1/statetxbc
    SLICE_X34Y89.CLK     Tckce       (-Th)     0.092   uart_1/baudtxcount<3>
                                                       uart_1/baudtxcount_0
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.106ns logic, 0.273ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point reset_shift3 (SLICE_X54Y77.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               reset_shift2 (FF)
  Destination:          reset_shift3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         BIT_CLK_BUFGP rising at 5.000ns
  Destination Clock:    BIT_CLK_BUFGP rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: reset_shift2 to reset_shift3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y77.CQ      Tcko                  0.200   reset_shift3
                                                       reset_shift2
    SLICE_X54Y77.DX      net (fanout=1)        0.131   reset_shift2
    SLICE_X54Y77.CLK     Tckdi       (-Th)    -0.048   reset_shift3
                                                       reset_shift3
    -------------------------------------------------  ---------------------------
    Total                                      0.379ns (0.248ns logic, 0.131ns route)
                                                       (65.4% logic, 34.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock_freq = PERIOD TIMEGRP "clock_freq" 5 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BIT_CLK_BUFGP/BUFG/I0
  Logical resource: BIT_CLK_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: BIT_CLK_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: LM4550_controler_1/SYNC_REGISTER1/CLK
  Logical resource: LM4550_controler_1/Mshreg_SYNC_REGISTER/CLK
  Location pin: SLICE_X52Y77.CLK
  Clock network: BIT_CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: reset/CLK
  Logical resource: Mshreg_reset/CLK
  Location pin: SLICE_X52Y92.CLK
  Clock network: BIT_CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock BIT_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
BIT_CLK        |    4.388|    1.950|    2.451|    2.235|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8097 paths, 0 nets, and 3476 connections

Design statistics:
   Minimum period:   4.902ns{1}   (Maximum frequency: 203.998MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Nov 11 16:39:29 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 216 MB



