****************************************
Report : timing
	-path_type full_clock
	-delay_type max
	-slack_lesser_than 1000000.000
	-max_paths 30
	-group FEEDTHROUGH
	-transition_time
	-sort_by slack
Design : bp_softcore
Version: K-2015.12-SP3-2
Date   : Sat Mar 14 11:11:09 2020
****************************************

Report timing status: Started...
Report timing status: Processing group FEEDTHROUGH
Report timing status: Processing group FEEDTHROUGH (total endpoints 4)...10% done.
Report timing status: Processing group FEEDTHROUGH (total endpoints 4)...20% done.
Report timing status: Processing group FEEDTHROUGH (total endpoints 4)...30% done.
Report timing status: Processing group FEEDTHROUGH (total endpoints 4)...40% done.

  Startpoint: io_resp_v_i
               (input port clocked by core_clk)
  Endpoint: mem_resp_yumi_o
               (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                          Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock network delay (ideal)                               0.000      0.000
  input external delay                                      0.100      0.100 r
  io_resp_v_i (in)                               0.000      0.000 &    0.100 r
  U2002/ZN (INVX0)                               0.025      0.018 &    0.118 f
  U2003/QN (NOR4X0)                              0.173      0.099 &    0.218 r
  icc_place1886/Z (NBUFFX2)                      0.093      0.108 &    0.326 r
  U2020/QN (NAND2X0)                             0.108      0.079 &    0.405 f
  U2021/ZN (INVX0)                               0.079      0.052 &    0.457 r
  U2022/QN (NOR2X1)                              0.434      0.248 &    0.705 f
  icc_place1930/Z (NBUFFX2)                      0.246      0.241 &    0.946 f
  U2030/Q (AO222X1)                              0.313      0.268 &    1.215 f
  uce_1__uce/U17/Q (AO22X1)                      0.330      0.336 &    1.551 f
  core/be/be_mem/dcache/icc_place105/Z (NBUFFX2)    0.133    0.155 &    1.706 f
  core/be/be_mem/dcache/icc_place106/ZN (INVX0)    0.292    0.169 &    1.875 r
  core/be/be_mem/dcache/wbuf/U361/Q (MUX21X1)    0.060      0.157 &    2.032 r
  core/be/be_mem/dcache/wbuf/U365/QN (NAND4X0)    0.200     0.050 &    2.082 f
  core/be/be_mem/dcache/wbuf/U375/QN (NOR4X0)    0.155      0.090 &    2.172 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)      0.053      0.115 &    2.286 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)        0.135      0.059 H    2.345 f
  uce_1__uce/U51/QN (NAND2X0)                    0.177      0.876 H    3.221 r
  uce_1__uce/U52/ZN (INVX0)                      0.100      0.077 &    3.298 f
  uce_1__uce/U53/Q (OA221X1)                     0.055      0.102 &    3.400 f
  uce_1__uce/U72/ZN (INVX0)                      0.062      0.039 &    3.439 r
  uce_1__uce/U720/QN (NAND3X1)                   0.254      0.198 &    3.637 f
  U3127/Q (OA221X1)                              0.061      0.167 &    3.805 f
  mem_resp_yumi_o (out)                          0.061      0.000 &    3.805 f
  data arrival time                                                    3.805

  clock core_clk (rise edge)                     0.000      7.000      7.000
  clock network delay (ideal)                               0.000      7.000
  clock reconvergence pessimism                             0.000      7.000
  output external delay                                    -0.100      6.900
  data required time                                                   6.900
  -----------------------------------------------------------------------------
  data required time                                                   6.900
  data arrival time                                                   -3.805
  -----------------------------------------------------------------------------
  slack (MET)                                                          3.095


  Startpoint: io_resp_v_i
               (input port clocked by core_clk)
  Endpoint: io_resp_yumi_o
               (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                          Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock network delay (ideal)                               0.000      0.000
  input external delay                                      0.100      0.100 r
  io_resp_v_i (in)                               0.000      0.000 &    0.100 r
  U2002/ZN (INVX0)                               0.025      0.018 &    0.118 f
  U2003/QN (NOR4X0)                              0.173      0.099 &    0.218 r
  icc_place1886/Z (NBUFFX2)                      0.093      0.108 &    0.326 r
  U2020/QN (NAND2X0)                             0.108      0.079 &    0.405 f
  U2021/ZN (INVX0)                               0.079      0.052 &    0.457 r
  U2022/QN (NOR2X1)                              0.434      0.248 &    0.705 f
  icc_place1930/Z (NBUFFX2)                      0.246      0.241 &    0.946 f
  U2030/Q (AO222X1)                              0.313      0.268 &    1.215 f
  uce_1__uce/U17/Q (AO22X1)                      0.330      0.336 &    1.551 f
  core/be/be_mem/dcache/icc_place105/Z (NBUFFX2)    0.133    0.155 &    1.706 f
  core/be/be_mem/dcache/icc_place106/ZN (INVX0)    0.292    0.169 &    1.875 r
  core/be/be_mem/dcache/wbuf/U361/Q (MUX21X1)    0.060      0.157 &    2.032 r
  core/be/be_mem/dcache/wbuf/U365/QN (NAND4X0)    0.200     0.050 &    2.082 f
  core/be/be_mem/dcache/wbuf/U375/QN (NOR4X0)    0.155      0.090 &    2.172 r
  core/be/be_mem/dcache/wbuf/U389/Q (OR3X1)      0.053      0.115 &    2.286 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)        0.135      0.059 H    2.345 f
  uce_1__uce/U51/QN (NAND2X0)                    0.177      0.876 H    3.221 r
  uce_1__uce/U52/ZN (INVX0)                      0.100      0.077 &    3.298 f
  uce_1__uce/U53/Q (OA221X1)                     0.055      0.102 &    3.400 f
  uce_1__uce/U72/ZN (INVX0)                      0.062      0.039 &    3.439 r
  uce_1__uce/U720/QN (NAND3X1)                   0.254      0.198 &    3.637 f
  U3128/Q (AO22X1)                               0.056      0.162 &    3.799 f
  io_resp_yumi_o (out)                           0.056      0.000 &    3.799 f
  data arrival time                                                    3.799

  clock core_clk (rise edge)                     0.000      7.000      7.000
  clock network delay (ideal)                               0.000      7.000
  clock reconvergence pessimism                             0.000      7.000
  output external delay                                    -0.100      6.900
  data required time                                                   6.900
  -----------------------------------------------------------------------------
  data required time                                                   6.900
  data arrival time                                                   -3.799
  -----------------------------------------------------------------------------
  slack (MET)                                                          3.101


  Startpoint: mem_cmd_ready_i
               (input port clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                          Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock network delay (ideal)                               0.000      0.000
  input external delay                                      0.100      0.100 f
  mem_cmd_ready_i (in)                           0.000      0.000 &    0.100 f
  U3121/Q (AND3X1)                               0.315      0.209 &    0.309 f
  mem_arbiter/U1/Q (AND2X1)                      0.114      0.187 &    0.497 f
  U1993/QN (NOR2X1)                              0.500      0.254 &    0.750 r
  U1994/ZN (INVX0)                               0.133      0.173 &    0.923 f
  U1995/QN (NAND2X0)                             0.159      0.111 &    1.035 r
  U3122/QN (NOR2X0)                              0.184      0.106 &    1.140 f
  io_cmd_v_o (out)                               0.184      0.038 &    1.179 f
  data arrival time                                                    1.179

  clock core_clk (rise edge)                     0.000      7.000      7.000
  clock network delay (ideal)                               0.000      7.000
  clock reconvergence pessimism                             0.000      7.000
  output external delay                                    -0.100      6.900
  data required time                                                   6.900
  -----------------------------------------------------------------------------
  data required time                                                   6.900
  data arrival time                                                   -1.179
  -----------------------------------------------------------------------------
  slack (MET)                                                          5.721


  Startpoint: mem_cmd_ready_i
               (input port clocked by core_clk)
  Endpoint: mem_cmd_v_o
               (output port clocked by core_clk)
  Path Group: FEEDTHROUGH
  Path Type: max
  Max Data Paths Derating Factor  : 1.010
  Min Clock Paths Derating Factor : 0.990
  Max Clock Paths Derating Factor : 1.010

  Point                                          Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock core_clk (rise edge)                     0.000      0.000      0.000
  clock network delay (ideal)                               0.000      0.000
  input external delay                                      0.100      0.100 f
  mem_cmd_ready_i (in)                           0.000      0.000 &    0.100 f
  U3121/Q (AND3X1)                               0.315      0.209 &    0.309 f
  mem_arbiter/U1/Q (AND2X1)                      0.114      0.187 &    0.497 f
  U1993/QN (NOR2X1)                              0.500      0.254 &    0.750 r
  U3123/QN (NOR2X0)                              0.221      0.264 &    1.014 f
  mem_cmd_v_o (out)                              0.221      0.000 &    1.015 f
  data arrival time                                                    1.015

  clock core_clk (rise edge)                     0.000      7.000      7.000
  clock network delay (ideal)                               0.000      7.000
  clock reconvergence pessimism                             0.000      7.000
  output external delay                                    -0.100      6.900
  data required time                                                   6.900
  -----------------------------------------------------------------------------
  data required time                                                   6.900
  data arrival time                                                   -1.015
  -----------------------------------------------------------------------------
  slack (MET)                                                          5.885

Report timing status: Processing group FEEDTHROUGH (total endpoints 4)...100% done.

Report timing status: Completed...
1
