 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: P-2019.03-SP1
Date   : Tue Nov  9 05:30:49 2021
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: weight_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: dut_sram_write_data_reg[12]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  weight_reg[0]/CK (DFFR_X2)                            0.0000     0.0000 r
  weight_reg[0]/Q (DFFR_X2)                             0.7499     0.7499 f
  U718/Z (CLKBUF_X3)                                    0.2053     0.9553 f
  U866/ZN (XNOR2_X2)                                    0.2559     1.2111 f
  U609/ZN (AOI22_X2)                                    0.3029     1.5140 r
  U816/ZN (NAND2_X2)                                    0.0929     1.6069 f
  U815/ZN (NOR2_X2)                                     0.1279     1.7348 r
  U809/ZN (INV_X2)                                      0.0471     1.7819 f
  U810/ZN (NAND3_X2)                                    0.0913     1.8732 r
  U831/ZN (NAND2_X2)                                    0.0869     1.9602 f
  U830/ZN (INV_X4)                                      0.0635     2.0237 r
  U1163/ZN (AOI21_X2)                                   0.0528     2.0765 f
  dut_sram_write_data_reg[12]/D (DFF_X2)                0.0000     2.0765 f
  data arrival time                                                2.0765

  clock clk (rise edge)                                 2.4390     2.4390
  clock network delay (ideal)                           0.0000     2.4390
  clock uncertainty                                    -0.0500     2.3890
  dut_sram_write_data_reg[12]/CK (DFF_X2)               0.0000     2.3890 r
  library setup time                                   -0.3122     2.0768
  data required time                                               2.0768
  --------------------------------------------------------------------------
  data required time                                               2.0768
  data arrival time                                               -2.0765
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0003


1
