// SPDX-License-Identifier: Apache-2.0

/*
 * Copyright 2023 Ledger SAS
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 * http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 */

/*
 * XXX:
 *  !!!! Generated header, DO NOT EDIT !!!!
 */
#ifndef __{{ name.upper() }}_IRQ_DEFS_H
#define __{{ name.upper() }}_IRQ_DEFS_H

typedef void(*__irq_handler_t)(void);

/**
 * @brief IRQ num typedef that comply with cmsis header
 */
typedef enum IRQn
{
    /* core exceptions */
    RESET_IRQ      = -15,
    NMI_IRQ        = -14,
    HARDFAULT_IRQ  = -13,
    MEMMANAGE_IRQ  = -12,
    BUSFAULT_IRQ   = -11,
    USAGEFAULT_IRQ = -10,
    RES7_IRQ       = -9,
    RES8_IRQ       = -8,
    RES9_IRQ       = -7,
    RES10_IRQ      = -6,
    SVC_IRQ        = -5,
    RES12_IRQ      = -4,
    RES13_IRQ      = -3,
    PENDSV_IRQ     = -2,
    SYSTICK_IRQ    = -1,

    /*
     * SoC defined interrupts.
     * Generated from manufacturer SVD file
     */
    {% for interrupt in interrupts -%}
    /** @brief {{ " ".join(interrupt.description.split()) }} */
    {{ interrupt.name }}_IRQ = {{ interrupt.value }},
    {% endfor %}
} IRQn_Type;

/** @brief total number of connected IRQ line in current SoC */
#define __NVIC_VECTOR_LEN {{ interrupts[-1]["value"]+1 }}
/** @brief bitfield size of NVIC interrupt lines priority */
#define __NVIC_PRIO_BITS {{ cpu.nvicPrioBits }}

#endif /* __{{ name.upper() }}_IRQ_DEFS_H */
