One matching license found for this product: synplifypro_gowin
NOTE:  This version of the software is not a production release. No warranty is made as to the general availability of features and functionality included in this version or described in the accompanying documentation. The final contents of a production release and its timing remain at the sole discretion of Synopsys.

Starting:    d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro\bin64\mbin\synbatch.exe
Install:     d:\Gowin\Gowin_V1.9.2Beta\SynplifyPro
Hostname:    DESKTOP-KENK8J7
Date:        Thu Nov 21 22:11:01 2019
Version:     P-2019.03G-Beta4

Arguments:   -product synplify_pro -batch C:/Users/22144/Desktop/Gowin_FPGA/Project/04_ov5640_vga/src/divider/temp/Divider/Divider.prj
ProductType: synplify_pro

License checkout: synplifypro_gowin
License: synplifypro_gowin node-locked 
Licensed Vendor: gowin

Running in Vendor Mode

auto_infer_blackbox is not supported in current product.
log file: "C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\divider\temp\Divider\rev_1\divider.srr"
Running: rev_1 in foreground

Running Divider|rev_1

Running Flow: compile (Compile) on Divider|rev_1
# Thu Nov 21 22:11:02 2019

Running Flow: compile_flow (Compile Process) on Divider|rev_1
# Thu Nov 21 22:11:02 2019

Running: compiler (Compile Input) on Divider|rev_1
# Thu Nov 21 22:11:02 2019
Copied C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\divider\temp\Divider\rev_1\synwork\divider_comp.srs to C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\divider\temp\Divider\rev_1\divider.srs

compiler completed
# Thu Nov 21 22:11:05 2019

Return Code: 0
Run Time:00h:00m:03s

Running: multi_srs_gen (Multi-srs Generator) on Divider|rev_1
# Thu Nov 21 22:11:05 2019

multi_srs_gen completed
# Thu Nov 21 22:11:06 2019

Return Code: 0
Run Time:00h:00m:01s
Copied C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\divider\temp\Divider\rev_1\synwork\divider_mult.srs to C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\divider\temp\Divider\rev_1\divider.srs
Complete: Compile Process on Divider|rev_1

Running: premap (Premap) on Divider|rev_1
# Thu Nov 21 22:11:06 2019

premap completed with warnings
# Thu Nov 21 22:11:11 2019

Return Code: 1
Run Time:00h:00m:05s
Complete: Compile on Divider|rev_1

Running Flow: map (Map) on Divider|rev_1
# Thu Nov 21 22:11:11 2019

Running: fpga_mapper (Map & Optimize) on Divider|rev_1
# Thu Nov 21 22:11:11 2019
Copied C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\divider\temp\Divider\rev_1\synwork\divider_m.srm to C:\Users\22144\Desktop\Gowin_FPGA\Project\04_ov5640_vga\src\divider\temp\Divider\rev_1\divider.srm

fpga_mapper completed with warnings
# Thu Nov 21 22:11:20 2019

Return Code: 1
Run Time:00h:00m:09s
Complete: Map on Divider|rev_1
Complete: Logic Synthesis on Divider|rev_1
exit status=0
exit status=0
License checkin: synplifypro_gowin
