
f1tp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000053bc  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00060bb4  080055a0  080055a0  000155a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08066154  08066154  00080070  2**0
                  CONTENTS
  4 .ARM          00000000  08066154  08066154  00080070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08066154  08066154  00080070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08066154  08066154  00076154  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08066158  08066158  00076158  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  0806615c  00080000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000220  20000070  080661cc  00080070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000290  080661cc  00080290  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00080070  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d949  00000000  00000000  00080099  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027f6  00000000  00000000  0008d9e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ca0  00000000  00000000  000901d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  0001a656  00000000  00000000  00090e78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0000cb6d  00000000  00000000  000ab4ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    00096a4f  00000000  00000000  000b803b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000053  00000000  00000000  0014ea8a  2**0
                  CONTENTS, READONLY
 19 .debug_ranges 000009e8  00000000  00000000  0014eae0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00003130  00000000  00000000  0014f4c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	20000070 	.word	0x20000070
 8000200:	00000000 	.word	0x00000000
 8000204:	08005588 	.word	0x08005588

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000074 	.word	0x20000074
 8000220:	08005588 	.word	0x08005588

08000224 <strlen>:
 8000224:	4603      	mov	r3, r0
 8000226:	f813 2b01 	ldrb.w	r2, [r3], #1
 800022a:	2a00      	cmp	r2, #0
 800022c:	d1fb      	bne.n	8000226 <strlen+0x2>
 800022e:	1a18      	subs	r0, r3, r0
 8000230:	3801      	subs	r0, #1
 8000232:	4770      	bx	lr

08000234 <__aeabi_frsub>:
 8000234:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000238:	e002      	b.n	8000240 <__addsf3>
 800023a:	bf00      	nop

0800023c <__aeabi_fsub>:
 800023c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000240 <__addsf3>:
 8000240:	0042      	lsls	r2, r0, #1
 8000242:	bf1f      	itttt	ne
 8000244:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000248:	ea92 0f03 	teqne	r2, r3
 800024c:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000250:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000254:	d06a      	beq.n	800032c <__addsf3+0xec>
 8000256:	ea4f 6212 	mov.w	r2, r2, lsr #24
 800025a:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800025e:	bfc1      	itttt	gt
 8000260:	18d2      	addgt	r2, r2, r3
 8000262:	4041      	eorgt	r1, r0
 8000264:	4048      	eorgt	r0, r1
 8000266:	4041      	eorgt	r1, r0
 8000268:	bfb8      	it	lt
 800026a:	425b      	neglt	r3, r3
 800026c:	2b19      	cmp	r3, #25
 800026e:	bf88      	it	hi
 8000270:	4770      	bxhi	lr
 8000272:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000276:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800027a:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 800027e:	bf18      	it	ne
 8000280:	4240      	negne	r0, r0
 8000282:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000286:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 800028a:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 800028e:	bf18      	it	ne
 8000290:	4249      	negne	r1, r1
 8000292:	ea92 0f03 	teq	r2, r3
 8000296:	d03f      	beq.n	8000318 <__addsf3+0xd8>
 8000298:	f1a2 0201 	sub.w	r2, r2, #1
 800029c:	fa41 fc03 	asr.w	ip, r1, r3
 80002a0:	eb10 000c 	adds.w	r0, r0, ip
 80002a4:	f1c3 0320 	rsb	r3, r3, #32
 80002a8:	fa01 f103 	lsl.w	r1, r1, r3
 80002ac:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80002b0:	d502      	bpl.n	80002b8 <__addsf3+0x78>
 80002b2:	4249      	negs	r1, r1
 80002b4:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80002b8:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80002bc:	d313      	bcc.n	80002e6 <__addsf3+0xa6>
 80002be:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80002c2:	d306      	bcc.n	80002d2 <__addsf3+0x92>
 80002c4:	0840      	lsrs	r0, r0, #1
 80002c6:	ea4f 0131 	mov.w	r1, r1, rrx
 80002ca:	f102 0201 	add.w	r2, r2, #1
 80002ce:	2afe      	cmp	r2, #254	; 0xfe
 80002d0:	d251      	bcs.n	8000376 <__addsf3+0x136>
 80002d2:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 80002d6:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80002da:	bf08      	it	eq
 80002dc:	f020 0001 	biceq.w	r0, r0, #1
 80002e0:	ea40 0003 	orr.w	r0, r0, r3
 80002e4:	4770      	bx	lr
 80002e6:	0049      	lsls	r1, r1, #1
 80002e8:	eb40 0000 	adc.w	r0, r0, r0
 80002ec:	3a01      	subs	r2, #1
 80002ee:	bf28      	it	cs
 80002f0:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 80002f4:	d2ed      	bcs.n	80002d2 <__addsf3+0x92>
 80002f6:	fab0 fc80 	clz	ip, r0
 80002fa:	f1ac 0c08 	sub.w	ip, ip, #8
 80002fe:	ebb2 020c 	subs.w	r2, r2, ip
 8000302:	fa00 f00c 	lsl.w	r0, r0, ip
 8000306:	bfaa      	itet	ge
 8000308:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 800030c:	4252      	neglt	r2, r2
 800030e:	4318      	orrge	r0, r3
 8000310:	bfbc      	itt	lt
 8000312:	40d0      	lsrlt	r0, r2
 8000314:	4318      	orrlt	r0, r3
 8000316:	4770      	bx	lr
 8000318:	f092 0f00 	teq	r2, #0
 800031c:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000320:	bf06      	itte	eq
 8000322:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000326:	3201      	addeq	r2, #1
 8000328:	3b01      	subne	r3, #1
 800032a:	e7b5      	b.n	8000298 <__addsf3+0x58>
 800032c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000330:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000334:	bf18      	it	ne
 8000336:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800033a:	d021      	beq.n	8000380 <__addsf3+0x140>
 800033c:	ea92 0f03 	teq	r2, r3
 8000340:	d004      	beq.n	800034c <__addsf3+0x10c>
 8000342:	f092 0f00 	teq	r2, #0
 8000346:	bf08      	it	eq
 8000348:	4608      	moveq	r0, r1
 800034a:	4770      	bx	lr
 800034c:	ea90 0f01 	teq	r0, r1
 8000350:	bf1c      	itt	ne
 8000352:	2000      	movne	r0, #0
 8000354:	4770      	bxne	lr
 8000356:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 800035a:	d104      	bne.n	8000366 <__addsf3+0x126>
 800035c:	0040      	lsls	r0, r0, #1
 800035e:	bf28      	it	cs
 8000360:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000364:	4770      	bx	lr
 8000366:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 800036a:	bf3c      	itt	cc
 800036c:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000370:	4770      	bxcc	lr
 8000372:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000376:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 800037a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800037e:	4770      	bx	lr
 8000380:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000384:	bf16      	itet	ne
 8000386:	4608      	movne	r0, r1
 8000388:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 800038c:	4601      	movne	r1, r0
 800038e:	0242      	lsls	r2, r0, #9
 8000390:	bf06      	itte	eq
 8000392:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000396:	ea90 0f01 	teqeq	r0, r1
 800039a:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 800039e:	4770      	bx	lr

080003a0 <__aeabi_ui2f>:
 80003a0:	f04f 0300 	mov.w	r3, #0
 80003a4:	e004      	b.n	80003b0 <__aeabi_i2f+0x8>
 80003a6:	bf00      	nop

080003a8 <__aeabi_i2f>:
 80003a8:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80003ac:	bf48      	it	mi
 80003ae:	4240      	negmi	r0, r0
 80003b0:	ea5f 0c00 	movs.w	ip, r0
 80003b4:	bf08      	it	eq
 80003b6:	4770      	bxeq	lr
 80003b8:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80003bc:	4601      	mov	r1, r0
 80003be:	f04f 0000 	mov.w	r0, #0
 80003c2:	e01c      	b.n	80003fe <__aeabi_l2f+0x2a>

080003c4 <__aeabi_ul2f>:
 80003c4:	ea50 0201 	orrs.w	r2, r0, r1
 80003c8:	bf08      	it	eq
 80003ca:	4770      	bxeq	lr
 80003cc:	f04f 0300 	mov.w	r3, #0
 80003d0:	e00a      	b.n	80003e8 <__aeabi_l2f+0x14>
 80003d2:	bf00      	nop

080003d4 <__aeabi_l2f>:
 80003d4:	ea50 0201 	orrs.w	r2, r0, r1
 80003d8:	bf08      	it	eq
 80003da:	4770      	bxeq	lr
 80003dc:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 80003e0:	d502      	bpl.n	80003e8 <__aeabi_l2f+0x14>
 80003e2:	4240      	negs	r0, r0
 80003e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80003e8:	ea5f 0c01 	movs.w	ip, r1
 80003ec:	bf02      	ittt	eq
 80003ee:	4684      	moveq	ip, r0
 80003f0:	4601      	moveq	r1, r0
 80003f2:	2000      	moveq	r0, #0
 80003f4:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 80003f8:	bf08      	it	eq
 80003fa:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 80003fe:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000402:	fabc f28c 	clz	r2, ip
 8000406:	3a08      	subs	r2, #8
 8000408:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 800040c:	db10      	blt.n	8000430 <__aeabi_l2f+0x5c>
 800040e:	fa01 fc02 	lsl.w	ip, r1, r2
 8000412:	4463      	add	r3, ip
 8000414:	fa00 fc02 	lsl.w	ip, r0, r2
 8000418:	f1c2 0220 	rsb	r2, r2, #32
 800041c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000420:	fa20 f202 	lsr.w	r2, r0, r2
 8000424:	eb43 0002 	adc.w	r0, r3, r2
 8000428:	bf08      	it	eq
 800042a:	f020 0001 	biceq.w	r0, r0, #1
 800042e:	4770      	bx	lr
 8000430:	f102 0220 	add.w	r2, r2, #32
 8000434:	fa01 fc02 	lsl.w	ip, r1, r2
 8000438:	f1c2 0220 	rsb	r2, r2, #32
 800043c:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000440:	fa21 f202 	lsr.w	r2, r1, r2
 8000444:	eb43 0002 	adc.w	r0, r3, r2
 8000448:	bf08      	it	eq
 800044a:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800044e:	4770      	bx	lr

08000450 <__aeabi_fmul>:
 8000450:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000454:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000458:	bf1e      	ittt	ne
 800045a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 800045e:	ea92 0f0c 	teqne	r2, ip
 8000462:	ea93 0f0c 	teqne	r3, ip
 8000466:	d06f      	beq.n	8000548 <__aeabi_fmul+0xf8>
 8000468:	441a      	add	r2, r3
 800046a:	ea80 0c01 	eor.w	ip, r0, r1
 800046e:	0240      	lsls	r0, r0, #9
 8000470:	bf18      	it	ne
 8000472:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000476:	d01e      	beq.n	80004b6 <__aeabi_fmul+0x66>
 8000478:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800047c:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000480:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000484:	fba0 3101 	umull	r3, r1, r0, r1
 8000488:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 800048c:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000490:	bf3e      	ittt	cc
 8000492:	0049      	lslcc	r1, r1, #1
 8000494:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000498:	005b      	lslcc	r3, r3, #1
 800049a:	ea40 0001 	orr.w	r0, r0, r1
 800049e:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 80004a2:	2afd      	cmp	r2, #253	; 0xfd
 80004a4:	d81d      	bhi.n	80004e2 <__aeabi_fmul+0x92>
 80004a6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80004aa:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 80004ae:	bf08      	it	eq
 80004b0:	f020 0001 	biceq.w	r0, r0, #1
 80004b4:	4770      	bx	lr
 80004b6:	f090 0f00 	teq	r0, #0
 80004ba:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 80004be:	bf08      	it	eq
 80004c0:	0249      	lsleq	r1, r1, #9
 80004c2:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 80004c6:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 80004ca:	3a7f      	subs	r2, #127	; 0x7f
 80004cc:	bfc2      	ittt	gt
 80004ce:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 80004d2:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 80004d6:	4770      	bxgt	lr
 80004d8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80004dc:	f04f 0300 	mov.w	r3, #0
 80004e0:	3a01      	subs	r2, #1
 80004e2:	dc5d      	bgt.n	80005a0 <__aeabi_fmul+0x150>
 80004e4:	f112 0f19 	cmn.w	r2, #25
 80004e8:	bfdc      	itt	le
 80004ea:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 80004ee:	4770      	bxle	lr
 80004f0:	f1c2 0200 	rsb	r2, r2, #0
 80004f4:	0041      	lsls	r1, r0, #1
 80004f6:	fa21 f102 	lsr.w	r1, r1, r2
 80004fa:	f1c2 0220 	rsb	r2, r2, #32
 80004fe:	fa00 fc02 	lsl.w	ip, r0, r2
 8000502:	ea5f 0031 	movs.w	r0, r1, rrx
 8000506:	f140 0000 	adc.w	r0, r0, #0
 800050a:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 800050e:	bf08      	it	eq
 8000510:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000514:	4770      	bx	lr
 8000516:	f092 0f00 	teq	r2, #0
 800051a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800051e:	bf02      	ittt	eq
 8000520:	0040      	lsleq	r0, r0, #1
 8000522:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000526:	3a01      	subeq	r2, #1
 8000528:	d0f9      	beq.n	800051e <__aeabi_fmul+0xce>
 800052a:	ea40 000c 	orr.w	r0, r0, ip
 800052e:	f093 0f00 	teq	r3, #0
 8000532:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000536:	bf02      	ittt	eq
 8000538:	0049      	lsleq	r1, r1, #1
 800053a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800053e:	3b01      	subeq	r3, #1
 8000540:	d0f9      	beq.n	8000536 <__aeabi_fmul+0xe6>
 8000542:	ea41 010c 	orr.w	r1, r1, ip
 8000546:	e78f      	b.n	8000468 <__aeabi_fmul+0x18>
 8000548:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 800054c:	ea92 0f0c 	teq	r2, ip
 8000550:	bf18      	it	ne
 8000552:	ea93 0f0c 	teqne	r3, ip
 8000556:	d00a      	beq.n	800056e <__aeabi_fmul+0x11e>
 8000558:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800055c:	bf18      	it	ne
 800055e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000562:	d1d8      	bne.n	8000516 <__aeabi_fmul+0xc6>
 8000564:	ea80 0001 	eor.w	r0, r0, r1
 8000568:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 800056c:	4770      	bx	lr
 800056e:	f090 0f00 	teq	r0, #0
 8000572:	bf17      	itett	ne
 8000574:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000578:	4608      	moveq	r0, r1
 800057a:	f091 0f00 	teqne	r1, #0
 800057e:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000582:	d014      	beq.n	80005ae <__aeabi_fmul+0x15e>
 8000584:	ea92 0f0c 	teq	r2, ip
 8000588:	d101      	bne.n	800058e <__aeabi_fmul+0x13e>
 800058a:	0242      	lsls	r2, r0, #9
 800058c:	d10f      	bne.n	80005ae <__aeabi_fmul+0x15e>
 800058e:	ea93 0f0c 	teq	r3, ip
 8000592:	d103      	bne.n	800059c <__aeabi_fmul+0x14c>
 8000594:	024b      	lsls	r3, r1, #9
 8000596:	bf18      	it	ne
 8000598:	4608      	movne	r0, r1
 800059a:	d108      	bne.n	80005ae <__aeabi_fmul+0x15e>
 800059c:	ea80 0001 	eor.w	r0, r0, r1
 80005a0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 80005a4:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80005a8:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80005ac:	4770      	bx	lr
 80005ae:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 80005b2:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 80005b6:	4770      	bx	lr

080005b8 <__aeabi_fdiv>:
 80005b8:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005bc:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 80005c0:	bf1e      	ittt	ne
 80005c2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 80005c6:	ea92 0f0c 	teqne	r2, ip
 80005ca:	ea93 0f0c 	teqne	r3, ip
 80005ce:	d069      	beq.n	80006a4 <__aeabi_fdiv+0xec>
 80005d0:	eba2 0203 	sub.w	r2, r2, r3
 80005d4:	ea80 0c01 	eor.w	ip, r0, r1
 80005d8:	0249      	lsls	r1, r1, #9
 80005da:	ea4f 2040 	mov.w	r0, r0, lsl #9
 80005de:	d037      	beq.n	8000650 <__aeabi_fdiv+0x98>
 80005e0:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80005e4:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 80005e8:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 80005ec:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 80005f0:	428b      	cmp	r3, r1
 80005f2:	bf38      	it	cc
 80005f4:	005b      	lslcc	r3, r3, #1
 80005f6:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 80005fa:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 80005fe:	428b      	cmp	r3, r1
 8000600:	bf24      	itt	cs
 8000602:	1a5b      	subcs	r3, r3, r1
 8000604:	ea40 000c 	orrcs.w	r0, r0, ip
 8000608:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 800060c:	bf24      	itt	cs
 800060e:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000612:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000616:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 800061a:	bf24      	itt	cs
 800061c:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000620:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000624:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000628:	bf24      	itt	cs
 800062a:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 800062e:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000632:	011b      	lsls	r3, r3, #4
 8000634:	bf18      	it	ne
 8000636:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 800063a:	d1e0      	bne.n	80005fe <__aeabi_fdiv+0x46>
 800063c:	2afd      	cmp	r2, #253	; 0xfd
 800063e:	f63f af50 	bhi.w	80004e2 <__aeabi_fmul+0x92>
 8000642:	428b      	cmp	r3, r1
 8000644:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000648:	bf08      	it	eq
 800064a:	f020 0001 	biceq.w	r0, r0, #1
 800064e:	4770      	bx	lr
 8000650:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000654:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000658:	327f      	adds	r2, #127	; 0x7f
 800065a:	bfc2      	ittt	gt
 800065c:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000660:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000664:	4770      	bxgt	lr
 8000666:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800066a:	f04f 0300 	mov.w	r3, #0
 800066e:	3a01      	subs	r2, #1
 8000670:	e737      	b.n	80004e2 <__aeabi_fmul+0x92>
 8000672:	f092 0f00 	teq	r2, #0
 8000676:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 800067a:	bf02      	ittt	eq
 800067c:	0040      	lsleq	r0, r0, #1
 800067e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000682:	3a01      	subeq	r2, #1
 8000684:	d0f9      	beq.n	800067a <__aeabi_fdiv+0xc2>
 8000686:	ea40 000c 	orr.w	r0, r0, ip
 800068a:	f093 0f00 	teq	r3, #0
 800068e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000692:	bf02      	ittt	eq
 8000694:	0049      	lsleq	r1, r1, #1
 8000696:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 800069a:	3b01      	subeq	r3, #1
 800069c:	d0f9      	beq.n	8000692 <__aeabi_fdiv+0xda>
 800069e:	ea41 010c 	orr.w	r1, r1, ip
 80006a2:	e795      	b.n	80005d0 <__aeabi_fdiv+0x18>
 80006a4:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 80006a8:	ea92 0f0c 	teq	r2, ip
 80006ac:	d108      	bne.n	80006c0 <__aeabi_fdiv+0x108>
 80006ae:	0242      	lsls	r2, r0, #9
 80006b0:	f47f af7d 	bne.w	80005ae <__aeabi_fmul+0x15e>
 80006b4:	ea93 0f0c 	teq	r3, ip
 80006b8:	f47f af70 	bne.w	800059c <__aeabi_fmul+0x14c>
 80006bc:	4608      	mov	r0, r1
 80006be:	e776      	b.n	80005ae <__aeabi_fmul+0x15e>
 80006c0:	ea93 0f0c 	teq	r3, ip
 80006c4:	d104      	bne.n	80006d0 <__aeabi_fdiv+0x118>
 80006c6:	024b      	lsls	r3, r1, #9
 80006c8:	f43f af4c 	beq.w	8000564 <__aeabi_fmul+0x114>
 80006cc:	4608      	mov	r0, r1
 80006ce:	e76e      	b.n	80005ae <__aeabi_fmul+0x15e>
 80006d0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 80006d4:	bf18      	it	ne
 80006d6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 80006da:	d1ca      	bne.n	8000672 <__aeabi_fdiv+0xba>
 80006dc:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 80006e0:	f47f af5c 	bne.w	800059c <__aeabi_fmul+0x14c>
 80006e4:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 80006e8:	f47f af3c 	bne.w	8000564 <__aeabi_fmul+0x114>
 80006ec:	e75f      	b.n	80005ae <__aeabi_fmul+0x15e>
 80006ee:	bf00      	nop

080006f0 <__gesf2>:
 80006f0:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 80006f4:	e006      	b.n	8000704 <__cmpsf2+0x4>
 80006f6:	bf00      	nop

080006f8 <__lesf2>:
 80006f8:	f04f 0c01 	mov.w	ip, #1
 80006fc:	e002      	b.n	8000704 <__cmpsf2+0x4>
 80006fe:	bf00      	nop

08000700 <__cmpsf2>:
 8000700:	f04f 0c01 	mov.w	ip, #1
 8000704:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000708:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800070c:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000710:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000714:	bf18      	it	ne
 8000716:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800071a:	d011      	beq.n	8000740 <__cmpsf2+0x40>
 800071c:	b001      	add	sp, #4
 800071e:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000722:	bf18      	it	ne
 8000724:	ea90 0f01 	teqne	r0, r1
 8000728:	bf58      	it	pl
 800072a:	ebb2 0003 	subspl.w	r0, r2, r3
 800072e:	bf88      	it	hi
 8000730:	17c8      	asrhi	r0, r1, #31
 8000732:	bf38      	it	cc
 8000734:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000738:	bf18      	it	ne
 800073a:	f040 0001 	orrne.w	r0, r0, #1
 800073e:	4770      	bx	lr
 8000740:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000744:	d102      	bne.n	800074c <__cmpsf2+0x4c>
 8000746:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800074a:	d105      	bne.n	8000758 <__cmpsf2+0x58>
 800074c:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000750:	d1e4      	bne.n	800071c <__cmpsf2+0x1c>
 8000752:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000756:	d0e1      	beq.n	800071c <__cmpsf2+0x1c>
 8000758:	f85d 0b04 	ldr.w	r0, [sp], #4
 800075c:	4770      	bx	lr
 800075e:	bf00      	nop

08000760 <__aeabi_cfrcmple>:
 8000760:	4684      	mov	ip, r0
 8000762:	4608      	mov	r0, r1
 8000764:	4661      	mov	r1, ip
 8000766:	e7ff      	b.n	8000768 <__aeabi_cfcmpeq>

08000768 <__aeabi_cfcmpeq>:
 8000768:	b50f      	push	{r0, r1, r2, r3, lr}
 800076a:	f7ff ffc9 	bl	8000700 <__cmpsf2>
 800076e:	2800      	cmp	r0, #0
 8000770:	bf48      	it	mi
 8000772:	f110 0f00 	cmnmi.w	r0, #0
 8000776:	bd0f      	pop	{r0, r1, r2, r3, pc}

08000778 <__aeabi_fcmpeq>:
 8000778:	f84d ed08 	str.w	lr, [sp, #-8]!
 800077c:	f7ff fff4 	bl	8000768 <__aeabi_cfcmpeq>
 8000780:	bf0c      	ite	eq
 8000782:	2001      	moveq	r0, #1
 8000784:	2000      	movne	r0, #0
 8000786:	f85d fb08 	ldr.w	pc, [sp], #8
 800078a:	bf00      	nop

0800078c <__aeabi_fcmplt>:
 800078c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000790:	f7ff ffea 	bl	8000768 <__aeabi_cfcmpeq>
 8000794:	bf34      	ite	cc
 8000796:	2001      	movcc	r0, #1
 8000798:	2000      	movcs	r0, #0
 800079a:	f85d fb08 	ldr.w	pc, [sp], #8
 800079e:	bf00      	nop

080007a0 <__aeabi_fcmple>:
 80007a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007a4:	f7ff ffe0 	bl	8000768 <__aeabi_cfcmpeq>
 80007a8:	bf94      	ite	ls
 80007aa:	2001      	movls	r0, #1
 80007ac:	2000      	movhi	r0, #0
 80007ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80007b2:	bf00      	nop

080007b4 <__aeabi_fcmpge>:
 80007b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007b8:	f7ff ffd2 	bl	8000760 <__aeabi_cfrcmple>
 80007bc:	bf94      	ite	ls
 80007be:	2001      	movls	r0, #1
 80007c0:	2000      	movhi	r0, #0
 80007c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80007c6:	bf00      	nop

080007c8 <__aeabi_fcmpgt>:
 80007c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80007cc:	f7ff ffc8 	bl	8000760 <__aeabi_cfrcmple>
 80007d0:	bf34      	ite	cc
 80007d2:	2001      	movcc	r0, #1
 80007d4:	2000      	movcs	r0, #0
 80007d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80007da:	bf00      	nop

080007dc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007dc:	b5b0      	push	{r4, r5, r7, lr}
 80007de:	b084      	sub	sp, #16
 80007e0:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007e2:	f001 fcbb 	bl	800215c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007e6:	f000 f8cd 	bl	8000984 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007ea:	f000 f999 	bl	8000b20 <MX_GPIO_Init>
  MX_DMA_Init();
 80007ee:	f000 f971 	bl	8000ad4 <MX_DMA_Init>
  MX_FSMC_Init();
 80007f2:	f000 f9fb 	bl	8000bec <MX_FSMC_Init>
  MX_SPI2_Init();
 80007f6:	f000 f90d 	bl	8000a14 <MX_SPI2_Init>
  MX_USART1_UART_Init();
 80007fa:	f000 f941 	bl	8000a80 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
	SSD1963_Init();
 80007fe:	f000 fde9 	bl	80013d4 <SSD1963_Init>
	Init_TOUCH();
 8000802:	f001 fc7f 	bl	8002104 <Init_TOUCH>
	SSD1963_ClearScreen(COLOR_TORGU);
 8000806:	f240 501d 	movw	r0, #1309	; 0x51d
 800080a:	f000 fef2 	bl	80015f2 <SSD1963_ClearScreen>
	LCD_Show_Image(250,100,(uint16_t *) iran);
 800080e:	4a51      	ldr	r2, [pc, #324]	; (8000954 <main+0x178>)
 8000810:	2164      	movs	r1, #100	; 0x64
 8000812:	20fa      	movs	r0, #250	; 0xfa
 8000814:	f000 ff1a 	bl	800164c <LCD_Show_Image>

	sprintf(str,"Made in Iran");
 8000818:	494f      	ldr	r1, [pc, #316]	; (8000958 <main+0x17c>)
 800081a:	4850      	ldr	r0, [pc, #320]	; (800095c <main+0x180>)
 800081c:	f004 fa7a 	bl	8004d14 <siprintf>
	uint16_t x0 = 0;
 8000820:	2300      	movs	r3, #0
 8000822:	80bb      	strh	r3, [r7, #4]
	x0 = (TFT_WIDTH - str_whidth(str,segoe_ui) ) /2;
 8000824:	494e      	ldr	r1, [pc, #312]	; (8000960 <main+0x184>)
 8000826:	484d      	ldr	r0, [pc, #308]	; (800095c <main+0x180>)
 8000828:	f000 ffc4 	bl	80017b4 <str_whidth>
 800082c:	4603      	mov	r3, r0
 800082e:	b29a      	uxth	r2, r3
 8000830:	f04f 0300 	mov.w	r3, #0
 8000834:	f44f 7048 	mov.w	r0, #800	; 0x320
 8000838:	f04f 0100 	mov.w	r1, #0
 800083c:	1a84      	subs	r4, r0, r2
 800083e:	eb61 0503 	sbc.w	r5, r1, r3
 8000842:	f04f 0200 	mov.w	r2, #0
 8000846:	f04f 0300 	mov.w	r3, #0
 800084a:	0862      	lsrs	r2, r4, #1
 800084c:	ea42 72c5 	orr.w	r2, r2, r5, lsl #31
 8000850:	086b      	lsrs	r3, r5, #1
 8000852:	4613      	mov	r3, r2
 8000854:	80bb      	strh	r3, [r7, #4]
	lcd_put_str2( x0 ,420,str,WHITE,COLOR_TORGU,segoe_ui);
 8000856:	88b8      	ldrh	r0, [r7, #4]
 8000858:	4b41      	ldr	r3, [pc, #260]	; (8000960 <main+0x184>)
 800085a:	9301      	str	r3, [sp, #4]
 800085c:	f240 531d 	movw	r3, #1309	; 0x51d
 8000860:	9300      	str	r3, [sp, #0]
 8000862:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000866:	4a3d      	ldr	r2, [pc, #244]	; (800095c <main+0x180>)
 8000868:	f44f 71d2 	mov.w	r1, #420	; 0x1a4
 800086c:	f000 ffd8 	bl	8001820 <lcd_put_str2>

	HAL_Delay(1000);
 8000870:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000874:	f001 fcd4 	bl	8002220 <HAL_Delay>

	drawMainMenu();
 8000878:	f000 fa68 	bl	8000d4c <drawMainMenu>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	HAL_UART_Receive_DMA(&huart1, myRx,BUFF_SIZE);
 800087c:	2203      	movs	r2, #3
 800087e:	4939      	ldr	r1, [pc, #228]	; (8000964 <main+0x188>)
 8000880:	4839      	ldr	r0, [pc, #228]	; (8000968 <main+0x18c>)
 8000882:	f003 fd1d 	bl	80042c0 <HAL_UART_Receive_DMA>
	//HAL_UART_Transmit_DMA(&huart1,myTx,BUFF_SIZE);
	uint8_t i=0;
 8000886:	2300      	movs	r3, #0
 8000888:	71fb      	strb	r3, [r7, #7]
	myTx[0] = 0x0a;
 800088a:	4b38      	ldr	r3, [pc, #224]	; (800096c <main+0x190>)
 800088c:	220a      	movs	r2, #10
 800088e:	701a      	strb	r2, [r3, #0]
	myTx[1] = 0x0b;
 8000890:	4b36      	ldr	r3, [pc, #216]	; (800096c <main+0x190>)
 8000892:	220b      	movs	r2, #11
 8000894:	705a      	strb	r2, [r3, #1]
	myTx[2] = 0x0c;
 8000896:	4b35      	ldr	r3, [pc, #212]	; (800096c <main+0x190>)
 8000898:	220c      	movs	r2, #12
 800089a:	709a      	strb	r2, [r3, #2]
	//HAL_UART_Transmit_DMA(&huart1,myTx,BUFF_SIZE);
  while (1)
  {
  //s =  Read_ADS2(&y,&x); //TODO: change x and y in func

	i++;
 800089c:	79fb      	ldrb	r3, [r7, #7]
 800089e:	3301      	adds	r3, #1
 80008a0:	71fb      	strb	r3, [r7, #7]
	myTx[0] = i;
 80008a2:	4a32      	ldr	r2, [pc, #200]	; (800096c <main+0x190>)
 80008a4:	79fb      	ldrb	r3, [r7, #7]
 80008a6:	7013      	strb	r3, [r2, #0]
	myTx[1] = i+1;
 80008a8:	79fb      	ldrb	r3, [r7, #7]
 80008aa:	3301      	adds	r3, #1
 80008ac:	b2da      	uxtb	r2, r3
 80008ae:	4b2f      	ldr	r3, [pc, #188]	; (800096c <main+0x190>)
 80008b0:	705a      	strb	r2, [r3, #1]
	myTx[2] = i+2;
 80008b2:	79fb      	ldrb	r3, [r7, #7]
 80008b4:	3302      	adds	r3, #2
 80008b6:	b2da      	uxtb	r2, r3
 80008b8:	4b2c      	ldr	r3, [pc, #176]	; (800096c <main+0x190>)
 80008ba:	709a      	strb	r2, [r3, #2]
	HAL_UART_Transmit_DMA(&huart1,myTx,BUFF_SIZE);
 80008bc:	2203      	movs	r2, #3
 80008be:	492b      	ldr	r1, [pc, #172]	; (800096c <main+0x190>)
 80008c0:	4829      	ldr	r0, [pc, #164]	; (8000968 <main+0x18c>)
 80008c2:	f003 fc91 	bl	80041e8 <HAL_UART_Transmit_DMA>
	//HAL_UART_Transmit(&huart1,myTx,BUFF_SIZE,10);

	//lcd_put_str2(555,435,(char*) myTx,WHITE,BLACK,segoe_ui);

	sprintf(str,"TX: ");
 80008c6:	492a      	ldr	r1, [pc, #168]	; (8000970 <main+0x194>)
 80008c8:	4824      	ldr	r0, [pc, #144]	; (800095c <main+0x180>)
 80008ca:	f004 fa23 	bl	8004d14 <siprintf>
	lcd_put_str2(555,380,str,WHITE,BLACK,segoe_ui);
 80008ce:	4b24      	ldr	r3, [pc, #144]	; (8000960 <main+0x184>)
 80008d0:	9301      	str	r3, [sp, #4]
 80008d2:	2300      	movs	r3, #0
 80008d4:	9300      	str	r3, [sp, #0]
 80008d6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80008da:	4a20      	ldr	r2, [pc, #128]	; (800095c <main+0x180>)
 80008dc:	f44f 71be 	mov.w	r1, #380	; 0x17c
 80008e0:	f240 202b 	movw	r0, #555	; 0x22b
 80008e4:	f000 ff9c 	bl	8001820 <lcd_put_str2>
	sprintf(str,"%02x,%02x,%02x",myTx[0],myTx[1],myTx[2]);
 80008e8:	4b20      	ldr	r3, [pc, #128]	; (800096c <main+0x190>)
 80008ea:	781b      	ldrb	r3, [r3, #0]
 80008ec:	461a      	mov	r2, r3
 80008ee:	4b1f      	ldr	r3, [pc, #124]	; (800096c <main+0x190>)
 80008f0:	785b      	ldrb	r3, [r3, #1]
 80008f2:	4619      	mov	r1, r3
 80008f4:	4b1d      	ldr	r3, [pc, #116]	; (800096c <main+0x190>)
 80008f6:	789b      	ldrb	r3, [r3, #2]
 80008f8:	9300      	str	r3, [sp, #0]
 80008fa:	460b      	mov	r3, r1
 80008fc:	491d      	ldr	r1, [pc, #116]	; (8000974 <main+0x198>)
 80008fe:	4817      	ldr	r0, [pc, #92]	; (800095c <main+0x180>)
 8000900:	f004 fa08 	bl	8004d14 <siprintf>
	lcd_put_str2(650,380,str,WHITE,BLACK,segoe_ui);
 8000904:	4b16      	ldr	r3, [pc, #88]	; (8000960 <main+0x184>)
 8000906:	9301      	str	r3, [sp, #4]
 8000908:	2300      	movs	r3, #0
 800090a:	9300      	str	r3, [sp, #0]
 800090c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000910:	4a12      	ldr	r2, [pc, #72]	; (800095c <main+0x180>)
 8000912:	f44f 71be 	mov.w	r1, #380	; 0x17c
 8000916:	f240 208a 	movw	r0, #650	; 0x28a
 800091a:	f000 ff81 	bl	8001820 <lcd_put_str2>

	//HAL_UART_Transmit_IT(&huart1,myTx,BUFF_SIZE);


	HAL_Delay(1000);
 800091e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000922:	f001 fc7d 	bl	8002220 <HAL_Delay>
	s =  tp_read3(&x,&y);
 8000926:	4914      	ldr	r1, [pc, #80]	; (8000978 <main+0x19c>)
 8000928:	4814      	ldr	r0, [pc, #80]	; (800097c <main+0x1a0>)
 800092a:	f001 fb23 	bl	8001f74 <tp_read3>
 800092e:	4603      	mov	r3, r0
 8000930:	461a      	mov	r2, r3
 8000932:	4b13      	ldr	r3, [pc, #76]	; (8000980 <main+0x1a4>)
 8000934:	701a      	strb	r2, [r3, #0]
	if (s==1) {
 8000936:	4b12      	ldr	r3, [pc, #72]	; (8000980 <main+0x1a4>)
 8000938:	781b      	ldrb	r3, [r3, #0]
 800093a:	2b01      	cmp	r3, #1
 800093c:	d1ae      	bne.n	800089c <main+0xc0>
		handleTouch(x,y);
 800093e:	4b0f      	ldr	r3, [pc, #60]	; (800097c <main+0x1a0>)
 8000940:	881b      	ldrh	r3, [r3, #0]
 8000942:	4a0d      	ldr	r2, [pc, #52]	; (8000978 <main+0x19c>)
 8000944:	8812      	ldrh	r2, [r2, #0]
 8000946:	4611      	mov	r1, r2
 8000948:	4618      	mov	r0, r3
 800094a:	f000 fac5 	bl	8000ed8 <handleTouch>
		putTexts();
 800094e:	f000 fc81 	bl	8001254 <putTexts>
	i++;
 8000952:	e7a3      	b.n	800089c <main+0xc0>
 8000954:	0802d6d4 	.word	0x0802d6d4
 8000958:	080055a0 	.word	0x080055a0
 800095c:	20000228 	.word	0x20000228
 8000960:	0805e108 	.word	0x0805e108
 8000964:	20000278 	.word	0x20000278
 8000968:	200001e4 	.word	0x200001e4
 800096c:	20000110 	.word	0x20000110
 8000970:	080055b0 	.word	0x080055b0
 8000974:	080055b8 	.word	0x080055b8
 8000978:	20000224 	.word	0x20000224
 800097c:	200000b4 	.word	0x200000b4
 8000980:	2000009c 	.word	0x2000009c

08000984 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000984:	b580      	push	{r7, lr}
 8000986:	b090      	sub	sp, #64	; 0x40
 8000988:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800098a:	f107 0318 	add.w	r3, r7, #24
 800098e:	2228      	movs	r2, #40	; 0x28
 8000990:	2100      	movs	r1, #0
 8000992:	4618      	mov	r0, r3
 8000994:	f004 f9b6 	bl	8004d04 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000998:	1d3b      	adds	r3, r7, #4
 800099a:	2200      	movs	r2, #0
 800099c:	601a      	str	r2, [r3, #0]
 800099e:	605a      	str	r2, [r3, #4]
 80009a0:	609a      	str	r2, [r3, #8]
 80009a2:	60da      	str	r2, [r3, #12]
 80009a4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009a6:	2301      	movs	r3, #1
 80009a8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009aa:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009ae:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV2;
 80009b0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80009b4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80009b6:	2301      	movs	r3, #1
 80009b8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009ba:	2302      	movs	r3, #2
 80009bc:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009be:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80009c2:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80009c4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80009c8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009ca:	f107 0318 	add.w	r3, r7, #24
 80009ce:	4618      	mov	r0, r3
 80009d0:	f002 fb4c 	bl	800306c <HAL_RCC_OscConfig>
 80009d4:	4603      	mov	r3, r0
 80009d6:	2b00      	cmp	r3, #0
 80009d8:	d001      	beq.n	80009de <SystemClock_Config+0x5a>
  {
    Error_Handler();
 80009da:	f000 fcd7 	bl	800138c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80009de:	230f      	movs	r3, #15
 80009e0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80009e2:	2302      	movs	r3, #2
 80009e4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80009e6:	2300      	movs	r3, #0
 80009e8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80009ea:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80009ee:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80009f0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80009f4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80009f6:	1d3b      	adds	r3, r7, #4
 80009f8:	2102      	movs	r1, #2
 80009fa:	4618      	mov	r0, r3
 80009fc:	f002 fdb6 	bl	800356c <HAL_RCC_ClockConfig>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <SystemClock_Config+0x86>
  {
    Error_Handler();
 8000a06:	f000 fcc1 	bl	800138c <Error_Handler>
  }
}
 8000a0a:	bf00      	nop
 8000a0c:	3740      	adds	r7, #64	; 0x40
 8000a0e:	46bd      	mov	sp, r7
 8000a10:	bd80      	pop	{r7, pc}
	...

08000a14 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000a14:	b580      	push	{r7, lr}
 8000a16:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000a18:	4b17      	ldr	r3, [pc, #92]	; (8000a78 <MX_SPI2_Init+0x64>)
 8000a1a:	4a18      	ldr	r2, [pc, #96]	; (8000a7c <MX_SPI2_Init+0x68>)
 8000a1c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000a1e:	4b16      	ldr	r3, [pc, #88]	; (8000a78 <MX_SPI2_Init+0x64>)
 8000a20:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000a24:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000a26:	4b14      	ldr	r3, [pc, #80]	; (8000a78 <MX_SPI2_Init+0x64>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000a2c:	4b12      	ldr	r3, [pc, #72]	; (8000a78 <MX_SPI2_Init+0x64>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000a32:	4b11      	ldr	r3, [pc, #68]	; (8000a78 <MX_SPI2_Init+0x64>)
 8000a34:	2200      	movs	r2, #0
 8000a36:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000a38:	4b0f      	ldr	r3, [pc, #60]	; (8000a78 <MX_SPI2_Init+0x64>)
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000a3e:	4b0e      	ldr	r3, [pc, #56]	; (8000a78 <MX_SPI2_Init+0x64>)
 8000a40:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000a44:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000a46:	4b0c      	ldr	r3, [pc, #48]	; (8000a78 <MX_SPI2_Init+0x64>)
 8000a48:	2220      	movs	r2, #32
 8000a4a:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000a4c:	4b0a      	ldr	r3, [pc, #40]	; (8000a78 <MX_SPI2_Init+0x64>)
 8000a4e:	2200      	movs	r2, #0
 8000a50:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000a52:	4b09      	ldr	r3, [pc, #36]	; (8000a78 <MX_SPI2_Init+0x64>)
 8000a54:	2200      	movs	r2, #0
 8000a56:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000a58:	4b07      	ldr	r3, [pc, #28]	; (8000a78 <MX_SPI2_Init+0x64>)
 8000a5a:	2200      	movs	r2, #0
 8000a5c:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8000a5e:	4b06      	ldr	r3, [pc, #24]	; (8000a78 <MX_SPI2_Init+0x64>)
 8000a60:	220a      	movs	r2, #10
 8000a62:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000a64:	4804      	ldr	r0, [pc, #16]	; (8000a78 <MX_SPI2_Init+0x64>)
 8000a66:	f002 ff1d 	bl	80038a4 <HAL_SPI_Init>
 8000a6a:	4603      	mov	r3, r0
 8000a6c:	2b00      	cmp	r3, #0
 8000a6e:	d001      	beq.n	8000a74 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8000a70:	f000 fc8c 	bl	800138c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000a74:	bf00      	nop
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	200000b8 	.word	0x200000b8
 8000a7c:	40003800 	.word	0x40003800

08000a80 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a84:	4b11      	ldr	r3, [pc, #68]	; (8000acc <MX_USART1_UART_Init+0x4c>)
 8000a86:	4a12      	ldr	r2, [pc, #72]	; (8000ad0 <MX_USART1_UART_Init+0x50>)
 8000a88:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000a8a:	4b10      	ldr	r3, [pc, #64]	; (8000acc <MX_USART1_UART_Init+0x4c>)
 8000a8c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8000a90:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a92:	4b0e      	ldr	r3, [pc, #56]	; (8000acc <MX_USART1_UART_Init+0x4c>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a98:	4b0c      	ldr	r3, [pc, #48]	; (8000acc <MX_USART1_UART_Init+0x4c>)
 8000a9a:	2200      	movs	r2, #0
 8000a9c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a9e:	4b0b      	ldr	r3, [pc, #44]	; (8000acc <MX_USART1_UART_Init+0x4c>)
 8000aa0:	2200      	movs	r2, #0
 8000aa2:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000aa4:	4b09      	ldr	r3, [pc, #36]	; (8000acc <MX_USART1_UART_Init+0x4c>)
 8000aa6:	220c      	movs	r2, #12
 8000aa8:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000aaa:	4b08      	ldr	r3, [pc, #32]	; (8000acc <MX_USART1_UART_Init+0x4c>)
 8000aac:	2200      	movs	r2, #0
 8000aae:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000ab0:	4b06      	ldr	r3, [pc, #24]	; (8000acc <MX_USART1_UART_Init+0x4c>)
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000ab6:	4805      	ldr	r0, [pc, #20]	; (8000acc <MX_USART1_UART_Init+0x4c>)
 8000ab8:	f003 fb49 	bl	800414e <HAL_UART_Init>
 8000abc:	4603      	mov	r3, r0
 8000abe:	2b00      	cmp	r3, #0
 8000ac0:	d001      	beq.n	8000ac6 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8000ac2:	f000 fc63 	bl	800138c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000ac6:	bf00      	nop
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	200001e4 	.word	0x200001e4
 8000ad0:	40013800 	.word	0x40013800

08000ad4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000ad4:	b580      	push	{r7, lr}
 8000ad6:	b082      	sub	sp, #8
 8000ad8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000ada:	4b10      	ldr	r3, [pc, #64]	; (8000b1c <MX_DMA_Init+0x48>)
 8000adc:	695b      	ldr	r3, [r3, #20]
 8000ade:	4a0f      	ldr	r2, [pc, #60]	; (8000b1c <MX_DMA_Init+0x48>)
 8000ae0:	f043 0301 	orr.w	r3, r3, #1
 8000ae4:	6153      	str	r3, [r2, #20]
 8000ae6:	4b0d      	ldr	r3, [pc, #52]	; (8000b1c <MX_DMA_Init+0x48>)
 8000ae8:	695b      	ldr	r3, [r3, #20]
 8000aea:	f003 0301 	and.w	r3, r3, #1
 8000aee:	607b      	str	r3, [r7, #4]
 8000af0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000af2:	2200      	movs	r2, #0
 8000af4:	2100      	movs	r1, #0
 8000af6:	200e      	movs	r0, #14
 8000af8:	f001 fc8d 	bl	8002416 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000afc:	200e      	movs	r0, #14
 8000afe:	f001 fca6 	bl	800244e <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000b02:	2200      	movs	r2, #0
 8000b04:	2100      	movs	r1, #0
 8000b06:	200f      	movs	r0, #15
 8000b08:	f001 fc85 	bl	8002416 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000b0c:	200f      	movs	r0, #15
 8000b0e:	f001 fc9e 	bl	800244e <HAL_NVIC_EnableIRQ>

}
 8000b12:	bf00      	nop
 8000b14:	3708      	adds	r7, #8
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	bf00      	nop
 8000b1c:	40021000 	.word	0x40021000

08000b20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b088      	sub	sp, #32
 8000b24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b26:	f107 0310 	add.w	r3, r7, #16
 8000b2a:	2200      	movs	r2, #0
 8000b2c:	601a      	str	r2, [r3, #0]
 8000b2e:	605a      	str	r2, [r3, #4]
 8000b30:	609a      	str	r2, [r3, #8]
 8000b32:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b34:	4b2a      	ldr	r3, [pc, #168]	; (8000be0 <MX_GPIO_Init+0xc0>)
 8000b36:	699b      	ldr	r3, [r3, #24]
 8000b38:	4a29      	ldr	r2, [pc, #164]	; (8000be0 <MX_GPIO_Init+0xc0>)
 8000b3a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b3e:	6193      	str	r3, [r2, #24]
 8000b40:	4b27      	ldr	r3, [pc, #156]	; (8000be0 <MX_GPIO_Init+0xc0>)
 8000b42:	699b      	ldr	r3, [r3, #24]
 8000b44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b48:	60fb      	str	r3, [r7, #12]
 8000b4a:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b4c:	4b24      	ldr	r3, [pc, #144]	; (8000be0 <MX_GPIO_Init+0xc0>)
 8000b4e:	699b      	ldr	r3, [r3, #24]
 8000b50:	4a23      	ldr	r2, [pc, #140]	; (8000be0 <MX_GPIO_Init+0xc0>)
 8000b52:	f043 0308 	orr.w	r3, r3, #8
 8000b56:	6193      	str	r3, [r2, #24]
 8000b58:	4b21      	ldr	r3, [pc, #132]	; (8000be0 <MX_GPIO_Init+0xc0>)
 8000b5a:	699b      	ldr	r3, [r3, #24]
 8000b5c:	f003 0308 	and.w	r3, r3, #8
 8000b60:	60bb      	str	r3, [r7, #8]
 8000b62:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b64:	4b1e      	ldr	r3, [pc, #120]	; (8000be0 <MX_GPIO_Init+0xc0>)
 8000b66:	699b      	ldr	r3, [r3, #24]
 8000b68:	4a1d      	ldr	r2, [pc, #116]	; (8000be0 <MX_GPIO_Init+0xc0>)
 8000b6a:	f043 0320 	orr.w	r3, r3, #32
 8000b6e:	6193      	str	r3, [r2, #24]
 8000b70:	4b1b      	ldr	r3, [pc, #108]	; (8000be0 <MX_GPIO_Init+0xc0>)
 8000b72:	699b      	ldr	r3, [r3, #24]
 8000b74:	f003 0320 	and.w	r3, r3, #32
 8000b78:	607b      	str	r3, [r7, #4]
 8000b7a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b7c:	4b18      	ldr	r3, [pc, #96]	; (8000be0 <MX_GPIO_Init+0xc0>)
 8000b7e:	699b      	ldr	r3, [r3, #24]
 8000b80:	4a17      	ldr	r2, [pc, #92]	; (8000be0 <MX_GPIO_Init+0xc0>)
 8000b82:	f043 0304 	orr.w	r3, r3, #4
 8000b86:	6193      	str	r3, [r2, #24]
 8000b88:	4b15      	ldr	r3, [pc, #84]	; (8000be0 <MX_GPIO_Init+0xc0>)
 8000b8a:	699b      	ldr	r3, [r3, #24]
 8000b8c:	f003 0304 	and.w	r3, r3, #4
 8000b90:	603b      	str	r3, [r7, #0]
 8000b92:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(TP_CS_GPIO_Port, TP_CS_Pin, GPIO_PIN_RESET);
 8000b94:	2200      	movs	r2, #0
 8000b96:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000b9a:	4812      	ldr	r0, [pc, #72]	; (8000be4 <MX_GPIO_Init+0xc4>)
 8000b9c:	f002 fa4e 	bl	800303c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : TP_IRQ_Pin */
  GPIO_InitStruct.Pin = TP_IRQ_Pin;
 8000ba0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000ba4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ba6:	4b10      	ldr	r3, [pc, #64]	; (8000be8 <MX_GPIO_Init+0xc8>)
 8000ba8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000baa:	2300      	movs	r3, #0
 8000bac:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(TP_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000bae:	f107 0310 	add.w	r3, r7, #16
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	480b      	ldr	r0, [pc, #44]	; (8000be4 <MX_GPIO_Init+0xc4>)
 8000bb6:	f002 f8ad 	bl	8002d14 <HAL_GPIO_Init>

  /*Configure GPIO pin : TP_CS_Pin */
  GPIO_InitStruct.Pin = TP_CS_Pin;
 8000bba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000bbe:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc0:	2301      	movs	r3, #1
 8000bc2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc4:	2300      	movs	r3, #0
 8000bc6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bc8:	2302      	movs	r3, #2
 8000bca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(TP_CS_GPIO_Port, &GPIO_InitStruct);
 8000bcc:	f107 0310 	add.w	r3, r7, #16
 8000bd0:	4619      	mov	r1, r3
 8000bd2:	4804      	ldr	r0, [pc, #16]	; (8000be4 <MX_GPIO_Init+0xc4>)
 8000bd4:	f002 f89e 	bl	8002d14 <HAL_GPIO_Init>

}
 8000bd8:	bf00      	nop
 8000bda:	3720      	adds	r7, #32
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	40021000 	.word	0x40021000
 8000be4:	40011400 	.word	0x40011400
 8000be8:	10110000 	.word	0x10110000

08000bec <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b088      	sub	sp, #32
 8000bf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8000bf2:	1d3b      	adds	r3, r7, #4
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	601a      	str	r2, [r3, #0]
 8000bf8:	605a      	str	r2, [r3, #4]
 8000bfa:	609a      	str	r2, [r3, #8]
 8000bfc:	60da      	str	r2, [r3, #12]
 8000bfe:	611a      	str	r2, [r3, #16]
 8000c00:	615a      	str	r2, [r3, #20]
 8000c02:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8000c04:	4b28      	ldr	r3, [pc, #160]	; (8000ca8 <MX_FSMC_Init+0xbc>)
 8000c06:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8000c0a:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8000c0c:	4b26      	ldr	r3, [pc, #152]	; (8000ca8 <MX_FSMC_Init+0xbc>)
 8000c0e:	4a27      	ldr	r2, [pc, #156]	; (8000cac <MX_FSMC_Init+0xc0>)
 8000c10:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8000c12:	4b25      	ldr	r3, [pc, #148]	; (8000ca8 <MX_FSMC_Init+0xbc>)
 8000c14:	2200      	movs	r2, #0
 8000c16:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8000c18:	4b23      	ldr	r3, [pc, #140]	; (8000ca8 <MX_FSMC_Init+0xbc>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 8000c1e:	4b22      	ldr	r3, [pc, #136]	; (8000ca8 <MX_FSMC_Init+0xbc>)
 8000c20:	2200      	movs	r2, #0
 8000c22:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8000c24:	4b20      	ldr	r3, [pc, #128]	; (8000ca8 <MX_FSMC_Init+0xbc>)
 8000c26:	2210      	movs	r2, #16
 8000c28:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8000c2a:	4b1f      	ldr	r3, [pc, #124]	; (8000ca8 <MX_FSMC_Init+0xbc>)
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8000c30:	4b1d      	ldr	r3, [pc, #116]	; (8000ca8 <MX_FSMC_Init+0xbc>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8000c36:	4b1c      	ldr	r3, [pc, #112]	; (8000ca8 <MX_FSMC_Init+0xbc>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8000c3c:	4b1a      	ldr	r3, [pc, #104]	; (8000ca8 <MX_FSMC_Init+0xbc>)
 8000c3e:	2200      	movs	r2, #0
 8000c40:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 8000c42:	4b19      	ldr	r3, [pc, #100]	; (8000ca8 <MX_FSMC_Init+0xbc>)
 8000c44:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8000c48:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 8000c4a:	4b17      	ldr	r3, [pc, #92]	; (8000ca8 <MX_FSMC_Init+0xbc>)
 8000c4c:	2200      	movs	r2, #0
 8000c4e:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8000c50:	4b15      	ldr	r3, [pc, #84]	; (8000ca8 <MX_FSMC_Init+0xbc>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8000c56:	4b14      	ldr	r3, [pc, #80]	; (8000ca8 <MX_FSMC_Init+0xbc>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 8000c5c:	4b12      	ldr	r3, [pc, #72]	; (8000ca8 <MX_FSMC_Init+0xbc>)
 8000c5e:	2200      	movs	r2, #0
 8000c60:	639a      	str	r2, [r3, #56]	; 0x38
  /* Timing */
  Timing.AddressSetupTime = 15;
 8000c62:	230f      	movs	r3, #15
 8000c64:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 8000c66:	230f      	movs	r3, #15
 8000c68:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8000c6a:	23ff      	movs	r3, #255	; 0xff
 8000c6c:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8000c6e:	230f      	movs	r3, #15
 8000c70:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 8000c72:	2310      	movs	r3, #16
 8000c74:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 8000c76:	2311      	movs	r3, #17
 8000c78:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8000c7e:	1d3b      	adds	r3, r7, #4
 8000c80:	2200      	movs	r2, #0
 8000c82:	4619      	mov	r1, r3
 8000c84:	4808      	ldr	r0, [pc, #32]	; (8000ca8 <MX_FSMC_Init+0xbc>)
 8000c86:	f003 fa15 	bl	80040b4 <HAL_SRAM_Init>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d001      	beq.n	8000c94 <MX_FSMC_Init+0xa8>
  {
    Error_Handler( );
 8000c90:	f000 fb7c 	bl	800138c <Error_Handler>
  }

  /** Disconnect NADV
  */

  __HAL_AFIO_FSMCNADV_DISCONNECTED();
 8000c94:	4b06      	ldr	r3, [pc, #24]	; (8000cb0 <MX_FSMC_Init+0xc4>)
 8000c96:	69db      	ldr	r3, [r3, #28]
 8000c98:	4a05      	ldr	r2, [pc, #20]	; (8000cb0 <MX_FSMC_Init+0xc4>)
 8000c9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c9e:	61d3      	str	r3, [r2, #28]

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8000ca0:	bf00      	nop
 8000ca2:	3720      	adds	r7, #32
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}
 8000ca8:	20000114 	.word	0x20000114
 8000cac:	a0000104 	.word	0xa0000104
 8000cb0:	40010000 	.word	0x40010000

08000cb4 <inRegion>:

/* USER CODE BEGIN 4 */

uint8_t inRegion(uint16_t x,uint16_t y,uint16_t x0,uint16_t y0, uint16_t dx,uint16_t dy) {
 8000cb4:	b490      	push	{r4, r7}
 8000cb6:	b082      	sub	sp, #8
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	4604      	mov	r4, r0
 8000cbc:	4608      	mov	r0, r1
 8000cbe:	4611      	mov	r1, r2
 8000cc0:	461a      	mov	r2, r3
 8000cc2:	4623      	mov	r3, r4
 8000cc4:	80fb      	strh	r3, [r7, #6]
 8000cc6:	4603      	mov	r3, r0
 8000cc8:	80bb      	strh	r3, [r7, #4]
 8000cca:	460b      	mov	r3, r1
 8000ccc:	807b      	strh	r3, [r7, #2]
 8000cce:	4613      	mov	r3, r2
 8000cd0:	803b      	strh	r3, [r7, #0]
	// if x,y is in region of x0,y0 -> x0+dx,y0+dy return 1 oth. return 0
	if (x> x0 && x<x0+dx && y > y0 && y<y0+dy)
 8000cd2:	88fa      	ldrh	r2, [r7, #6]
 8000cd4:	887b      	ldrh	r3, [r7, #2]
 8000cd6:	429a      	cmp	r2, r3
 8000cd8:	d911      	bls.n	8000cfe <inRegion+0x4a>
 8000cda:	88fa      	ldrh	r2, [r7, #6]
 8000cdc:	8879      	ldrh	r1, [r7, #2]
 8000cde:	8a3b      	ldrh	r3, [r7, #16]
 8000ce0:	440b      	add	r3, r1
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	da0b      	bge.n	8000cfe <inRegion+0x4a>
 8000ce6:	88ba      	ldrh	r2, [r7, #4]
 8000ce8:	883b      	ldrh	r3, [r7, #0]
 8000cea:	429a      	cmp	r2, r3
 8000cec:	d907      	bls.n	8000cfe <inRegion+0x4a>
 8000cee:	88ba      	ldrh	r2, [r7, #4]
 8000cf0:	8839      	ldrh	r1, [r7, #0]
 8000cf2:	8abb      	ldrh	r3, [r7, #20]
 8000cf4:	440b      	add	r3, r1
 8000cf6:	429a      	cmp	r2, r3
 8000cf8:	da01      	bge.n	8000cfe <inRegion+0x4a>
		return 1;
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	e000      	b.n	8000d00 <inRegion+0x4c>
	else
		return 0;
 8000cfe:	2300      	movs	r3, #0
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	3708      	adds	r7, #8
 8000d04:	46bd      	mov	sp, r7
 8000d06:	bc90      	pop	{r4, r7}
 8000d08:	4770      	bx	lr
	...

08000d0c <sendCmd>:

void sendCmd(uint8_t id,uint16_t val){
 8000d0c:	b480      	push	{r7}
 8000d0e:	b083      	sub	sp, #12
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	4603      	mov	r3, r0
 8000d14:	460a      	mov	r2, r1
 8000d16:	71fb      	strb	r3, [r7, #7]
 8000d18:	4613      	mov	r3, r2
 8000d1a:	80bb      	strh	r3, [r7, #4]
	myTx[0] = id;
 8000d1c:	4a0a      	ldr	r2, [pc, #40]	; (8000d48 <sendCmd+0x3c>)
 8000d1e:	79fb      	ldrb	r3, [r7, #7]
 8000d20:	7013      	strb	r3, [r2, #0]
	myTx[1] = val/16;
 8000d22:	88bb      	ldrh	r3, [r7, #4]
 8000d24:	091b      	lsrs	r3, r3, #4
 8000d26:	b29b      	uxth	r3, r3
 8000d28:	b2da      	uxtb	r2, r3
 8000d2a:	4b07      	ldr	r3, [pc, #28]	; (8000d48 <sendCmd+0x3c>)
 8000d2c:	705a      	strb	r2, [r3, #1]
	myTx[2] = val%16;
 8000d2e:	88bb      	ldrh	r3, [r7, #4]
 8000d30:	b2db      	uxtb	r3, r3
 8000d32:	f003 030f 	and.w	r3, r3, #15
 8000d36:	b2da      	uxtb	r2, r3
 8000d38:	4b03      	ldr	r3, [pc, #12]	; (8000d48 <sendCmd+0x3c>)
 8000d3a:	709a      	strb	r2, [r3, #2]
	//HAL_UART_Transmit(&huart1,myTx,BUFF_SIZE,10);
	//sprintf(str,"%02x,%02x,%02x",myTx[0],myTx[1],myTx[2]);
	//lcd_put_str2(555,435,str,WHITE,BLACK,segoe_ui);
}
 8000d3c:	bf00      	nop
 8000d3e:	370c      	adds	r7, #12
 8000d40:	46bd      	mov	sp, r7
 8000d42:	bc80      	pop	{r7}
 8000d44:	4770      	bx	lr
 8000d46:	bf00      	nop
 8000d48:	20000110 	.word	0x20000110

08000d4c <drawMainMenu>:

void drawMainMenu() {
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	b082      	sub	sp, #8
 8000d50:	af02      	add	r7, sp, #8
	SSD1963_ClearScreen(COLOR_BLACK);
 8000d52:	2000      	movs	r0, #0
 8000d54:	f000 fc4d 	bl	80015f2 <SSD1963_ClearScreen>

	LCD_Show_Image(GEAR_X,GEAR_Y,(uint16_t *) gear);
 8000d58:	4a4f      	ldr	r2, [pc, #316]	; (8000e98 <drawMainMenu+0x14c>)
 8000d5a:	210f      	movs	r1, #15
 8000d5c:	203b      	movs	r0, #59	; 0x3b
 8000d5e:	f000 fc75 	bl	800164c <LCD_Show_Image>

	LCD_Show_Image(GEAR_DEC_X,GEAR_DEC_Y,(uint16_t *) dec);
 8000d62:	4a4e      	ldr	r2, [pc, #312]	; (8000e9c <drawMainMenu+0x150>)
 8000d64:	21a5      	movs	r1, #165	; 0xa5
 8000d66:	200f      	movs	r0, #15
 8000d68:	f000 fc70 	bl	800164c <LCD_Show_Image>
	LCD_Show_Image(GEAR_INC_X,GEAR_INC_Y,(uint16_t *) inc);
 8000d6c:	4a4c      	ldr	r2, [pc, #304]	; (8000ea0 <drawMainMenu+0x154>)
 8000d6e:	21a5      	movs	r1, #165	; 0xa5
 8000d70:	20af      	movs	r0, #175	; 0xaf
 8000d72:	f000 fc6b 	bl	800164c <LCD_Show_Image>



	LCD_Show_Image(CAMERA_X,CAMERA_Y,(uint16_t *) camera);
 8000d76:	4a4b      	ldr	r2, [pc, #300]	; (8000ea4 <drawMainMenu+0x158>)
 8000d78:	215a      	movs	r1, #90	; 0x5a
 8000d7a:	f44f 70aa 	mov.w	r0, #340	; 0x154
 8000d7e:	f000 fc65 	bl	800164c <LCD_Show_Image>
	LCD_Show_Image(LEFT_X,LEFT_Y,(uint16_t *) left);
 8000d82:	4a49      	ldr	r2, [pc, #292]	; (8000ea8 <drawMainMenu+0x15c>)
 8000d84:	2187      	movs	r1, #135	; 0x87
 8000d86:	f240 1009 	movw	r0, #265	; 0x109
 8000d8a:	f000 fc5f 	bl	800164c <LCD_Show_Image>
	LCD_Show_Image(RIGHT_X,RIGHT_Y,(uint16_t *) right);
 8000d8e:	4a47      	ldr	r2, [pc, #284]	; (8000eac <drawMainMenu+0x160>)
 8000d90:	2187      	movs	r1, #135	; 0x87
 8000d92:	f240 10db 	movw	r0, #475	; 0x1db
 8000d96:	f000 fc59 	bl	800164c <LCD_Show_Image>
	LCD_Show_Image(UP_X,UP_Y,(uint16_t *) up);
 8000d9a:	4a45      	ldr	r2, [pc, #276]	; (8000eb0 <drawMainMenu+0x164>)
 8000d9c:	210f      	movs	r1, #15
 8000d9e:	f44f 70b9 	mov.w	r0, #370	; 0x172
 8000da2:	f000 fc53 	bl	800164c <LCD_Show_Image>
	LCD_Show_Image(DOWN_X,DOWN_Y,(uint16_t *) down);
 8000da6:	4a43      	ldr	r2, [pc, #268]	; (8000eb4 <drawMainMenu+0x168>)
 8000da8:	21e1      	movs	r1, #225	; 0xe1
 8000daa:	f44f 70b9 	mov.w	r0, #370	; 0x172
 8000dae:	f000 fc4d 	bl	800164c <LCD_Show_Image>


	LCD_Show_Image(ZOOMIN_X,ZOOMIN_Y,(uint16_t *) zoomin);
 8000db2:	4a41      	ldr	r2, [pc, #260]	; (8000eb8 <drawMainMenu+0x16c>)
 8000db4:	f240 1109 	movw	r1, #265	; 0x109
 8000db8:	2014      	movs	r0, #20
 8000dba:	f000 fc47 	bl	800164c <LCD_Show_Image>
	LCD_Show_Image(ZOONOUT_X,ZOOMOUT_Y,(uint16_t *) zoomout);
 8000dbe:	4a3f      	ldr	r2, [pc, #252]	; (8000ebc <drawMainMenu+0x170>)
 8000dc0:	f240 1109 	movw	r1, #265	; 0x109
 8000dc4:	20a0      	movs	r0, #160	; 0xa0
 8000dc6:	f000 fc41 	bl	800164c <LCD_Show_Image>

	LCD_Show_Image(LIGHTUP_X,LIGHTUP_Y,(uint16_t *) lightup);
 8000dca:	4a3d      	ldr	r2, [pc, #244]	; (8000ec0 <drawMainMenu+0x174>)
 8000dcc:	f240 1145 	movw	r1, #325	; 0x145
 8000dd0:	f44f 70cd 	mov.w	r0, #410	; 0x19a
 8000dd4:	f000 fc3a 	bl	800164c <LCD_Show_Image>
	LCD_Show_Image(LIGHTDOWN_X,LIGHTDOWN_Y,(uint16_t *) lightdown);
 8000dd8:	4a3a      	ldr	r2, [pc, #232]	; (8000ec4 <drawMainMenu+0x178>)
 8000dda:	f240 1145 	movw	r1, #325	; 0x145
 8000dde:	f44f 7082 	mov.w	r0, #260	; 0x104
 8000de2:	f000 fc33 	bl	800164c <LCD_Show_Image>

	LCD_Show_Image(FLIPH_X,FLIPH_Y,(uint16_t *) fliphor);
 8000de6:	4a38      	ldr	r2, [pc, #224]	; (8000ec8 <drawMainMenu+0x17c>)
 8000de8:	21a5      	movs	r1, #165	; 0xa5
 8000dea:	f240 2067 	movw	r0, #615	; 0x267
 8000dee:	f000 fc2d 	bl	800164c <LCD_Show_Image>

	LCD_Show_Image(FLIPV_X,FLIPV_Y,(uint16_t *) flipver);
 8000df2:	4a36      	ldr	r2, [pc, #216]	; (8000ecc <drawMainMenu+0x180>)
 8000df4:	210f      	movs	r1, #15
 8000df6:	f240 2067 	movw	r0, #615	; 0x267
 8000dfa:	f000 fc27 	bl	800164c <LCD_Show_Image>

	LCD_Show_Image(FOUCOSN_X,FOUCOSN_Y,(uint16_t *) foucosn);
 8000dfe:	4a34      	ldr	r2, [pc, #208]	; (8000ed0 <drawMainMenu+0x184>)
 8000e00:	f240 1181 	movw	r1, #385	; 0x181
 8000e04:	20a0      	movs	r0, #160	; 0xa0
 8000e06:	f000 fc21 	bl	800164c <LCD_Show_Image>
	LCD_Show_Image(FOUCOSP_X,FOUCOSP_Y,(uint16_t *) foucosp);
 8000e0a:	4a32      	ldr	r2, [pc, #200]	; (8000ed4 <drawMainMenu+0x188>)
 8000e0c:	f240 1181 	movw	r1, #385	; 0x181
 8000e10:	2014      	movs	r0, #20
 8000e12:	f000 fc1b 	bl	800164c <LCD_Show_Image>

	lcd_draw_vertical_line(250,1,480,1,WHITE);
 8000e16:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e1a:	9300      	str	r3, [sp, #0]
 8000e1c:	2301      	movs	r3, #1
 8000e1e:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000e22:	2101      	movs	r1, #1
 8000e24:	20fa      	movs	r0, #250	; 0xfa
 8000e26:	f000 fc51 	bl	80016cc <lcd_draw_vertical_line>
	lcd_draw_vertical_line(550,1,480,1,WHITE);
 8000e2a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e2e:	9300      	str	r3, [sp, #0]
 8000e30:	2301      	movs	r3, #1
 8000e32:	f44f 72f0 	mov.w	r2, #480	; 0x1e0
 8000e36:	2101      	movs	r1, #1
 8000e38:	f240 2026 	movw	r0, #550	; 0x226
 8000e3c:	f000 fc46 	bl	80016cc <lcd_draw_vertical_line>

	lcd_draw_horizental_line(1,240,250,1,WHITE);
 8000e40:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e44:	9300      	str	r3, [sp, #0]
 8000e46:	2301      	movs	r3, #1
 8000e48:	22fa      	movs	r2, #250	; 0xfa
 8000e4a:	21f0      	movs	r1, #240	; 0xf0
 8000e4c:	2001      	movs	r0, #1
 8000e4e:	f000 fc77 	bl	8001740 <lcd_draw_horizental_line>

	lcd_draw_horizental_line(1,360,250,1,WHITE);
 8000e52:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e56:	9300      	str	r3, [sp, #0]
 8000e58:	2301      	movs	r3, #1
 8000e5a:	22fa      	movs	r2, #250	; 0xfa
 8000e5c:	f44f 71b4 	mov.w	r1, #360	; 0x168
 8000e60:	2001      	movs	r0, #1
 8000e62:	f000 fc6d 	bl	8001740 <lcd_draw_horizental_line>

	lcd_draw_horizental_line(250,300,550,1,WHITE);
 8000e66:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e6a:	9300      	str	r3, [sp, #0]
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	f240 2226 	movw	r2, #550	; 0x226
 8000e72:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8000e76:	20fa      	movs	r0, #250	; 0xfa
 8000e78:	f000 fc62 	bl	8001740 <lcd_draw_horizental_line>

	lcd_draw_horizental_line(550,150,250,1,WHITE);
 8000e7c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000e80:	9300      	str	r3, [sp, #0]
 8000e82:	2301      	movs	r3, #1
 8000e84:	22fa      	movs	r2, #250	; 0xfa
 8000e86:	2196      	movs	r1, #150	; 0x96
 8000e88:	f240 2026 	movw	r0, #550	; 0x226
 8000e8c:	f000 fc58 	bl	8001740 <lcd_draw_horizental_line>

}
 8000e90:	bf00      	nop
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}
 8000e96:	bf00      	nop
 8000e98:	08022c48 	.word	0x08022c48
 8000e9c:	0800c660 	.word	0x0800c660
 8000ea0:	0802bab0 	.word	0x0802bab0
 8000ea4:	080055dc 	.word	0x080055dc
 8000ea8:	0804a0a8 	.word	0x0804a0a8
 8000eac:	0805c4e4 	.word	0x0805c4e4
 8000eb0:	0805f864 	.word	0x0805f864
 8000eb4:	0800e284 	.word	0x0800e284
 8000eb8:	08061488 	.word	0x08061488
 8000ebc:	08063ad4 	.word	0x08063ad4
 8000ec0:	080540d8 	.word	0x080540d8
 8000ec4:	0804bccc 	.word	0x0804bccc
 8000ec8:	0800fea8 	.word	0x0800fea8
 8000ecc:	08016f2c 	.word	0x08016f2c
 8000ed0:	0801dfb0 	.word	0x0801dfb0
 8000ed4:	080205fc 	.word	0x080205fc

08000ed8 <handleTouch>:

void handleTouch(uint16_t x,uint16_t y) {
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b084      	sub	sp, #16
 8000edc:	af02      	add	r7, sp, #8
 8000ede:	4603      	mov	r3, r0
 8000ee0:	460a      	mov	r2, r1
 8000ee2:	80fb      	strh	r3, [r7, #6]
 8000ee4:	4613      	mov	r3, r2
 8000ee6:	80bb      	strh	r3, [r7, #4]
		if ( inRegion(x,y,GEAR_INC_X,GEAR_INC_Y,60,60) ){
 8000ee8:	88b9      	ldrh	r1, [r7, #4]
 8000eea:	88f8      	ldrh	r0, [r7, #6]
 8000eec:	233c      	movs	r3, #60	; 0x3c
 8000eee:	9301      	str	r3, [sp, #4]
 8000ef0:	233c      	movs	r3, #60	; 0x3c
 8000ef2:	9300      	str	r3, [sp, #0]
 8000ef4:	23a5      	movs	r3, #165	; 0xa5
 8000ef6:	22af      	movs	r2, #175	; 0xaf
 8000ef8:	f7ff fedc 	bl	8000cb4 <inRegion>
 8000efc:	4603      	mov	r3, r0
 8000efe:	2b00      	cmp	r3, #0
 8000f00:	d00c      	beq.n	8000f1c <handleTouch+0x44>
			gear_cnt ++;
 8000f02:	4baa      	ldr	r3, [pc, #680]	; (80011ac <handleTouch+0x2d4>)
 8000f04:	881b      	ldrh	r3, [r3, #0]
 8000f06:	3301      	adds	r3, #1
 8000f08:	b29a      	uxth	r2, r3
 8000f0a:	4ba8      	ldr	r3, [pc, #672]	; (80011ac <handleTouch+0x2d4>)
 8000f0c:	801a      	strh	r2, [r3, #0]
			sendCmd(GEAR_ID,gear_cnt);
 8000f0e:	4ba7      	ldr	r3, [pc, #668]	; (80011ac <handleTouch+0x2d4>)
 8000f10:	881b      	ldrh	r3, [r3, #0]
 8000f12:	4619      	mov	r1, r3
 8000f14:	2001      	movs	r0, #1
 8000f16:	f7ff fef9 	bl	8000d0c <sendCmd>
			else flipv_cnt = 0;
			sendCmd(FLIPV_ID,flipv_cnt);
		}


}
 8000f1a:	e192      	b.n	8001242 <handleTouch+0x36a>
		else if ( inRegion(x,y,GEAR_DEC_X,GEAR_DEC_Y,60,60) ){
 8000f1c:	88b9      	ldrh	r1, [r7, #4]
 8000f1e:	88f8      	ldrh	r0, [r7, #6]
 8000f20:	233c      	movs	r3, #60	; 0x3c
 8000f22:	9301      	str	r3, [sp, #4]
 8000f24:	233c      	movs	r3, #60	; 0x3c
 8000f26:	9300      	str	r3, [sp, #0]
 8000f28:	23a5      	movs	r3, #165	; 0xa5
 8000f2a:	220f      	movs	r2, #15
 8000f2c:	f7ff fec2 	bl	8000cb4 <inRegion>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d011      	beq.n	8000f5a <handleTouch+0x82>
			if (gear_cnt >0 ) {
 8000f36:	4b9d      	ldr	r3, [pc, #628]	; (80011ac <handleTouch+0x2d4>)
 8000f38:	881b      	ldrh	r3, [r3, #0]
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	f000 8181 	beq.w	8001242 <handleTouch+0x36a>
				gear_cnt --;
 8000f40:	4b9a      	ldr	r3, [pc, #616]	; (80011ac <handleTouch+0x2d4>)
 8000f42:	881b      	ldrh	r3, [r3, #0]
 8000f44:	3b01      	subs	r3, #1
 8000f46:	b29a      	uxth	r2, r3
 8000f48:	4b98      	ldr	r3, [pc, #608]	; (80011ac <handleTouch+0x2d4>)
 8000f4a:	801a      	strh	r2, [r3, #0]
				sendCmd(GEAR_ID,gear_cnt);
 8000f4c:	4b97      	ldr	r3, [pc, #604]	; (80011ac <handleTouch+0x2d4>)
 8000f4e:	881b      	ldrh	r3, [r3, #0]
 8000f50:	4619      	mov	r1, r3
 8000f52:	2001      	movs	r0, #1
 8000f54:	f7ff feda 	bl	8000d0c <sendCmd>
}
 8000f58:	e173      	b.n	8001242 <handleTouch+0x36a>
		else if ( inRegion(x,y,ZOOMIN_X,ZOOMIN_Y,70,70) ) {
 8000f5a:	88b9      	ldrh	r1, [r7, #4]
 8000f5c:	88f8      	ldrh	r0, [r7, #6]
 8000f5e:	2346      	movs	r3, #70	; 0x46
 8000f60:	9301      	str	r3, [sp, #4]
 8000f62:	2346      	movs	r3, #70	; 0x46
 8000f64:	9300      	str	r3, [sp, #0]
 8000f66:	f240 1309 	movw	r3, #265	; 0x109
 8000f6a:	2214      	movs	r2, #20
 8000f6c:	f7ff fea2 	bl	8000cb4 <inRegion>
 8000f70:	4603      	mov	r3, r0
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d00c      	beq.n	8000f90 <handleTouch+0xb8>
			zoom_cnt ++;
 8000f76:	4b8e      	ldr	r3, [pc, #568]	; (80011b0 <handleTouch+0x2d8>)
 8000f78:	881b      	ldrh	r3, [r3, #0]
 8000f7a:	3301      	adds	r3, #1
 8000f7c:	b29a      	uxth	r2, r3
 8000f7e:	4b8c      	ldr	r3, [pc, #560]	; (80011b0 <handleTouch+0x2d8>)
 8000f80:	801a      	strh	r2, [r3, #0]
			sendCmd(ZOOM_ID,zoom_cnt);
 8000f82:	4b8b      	ldr	r3, [pc, #556]	; (80011b0 <handleTouch+0x2d8>)
 8000f84:	881b      	ldrh	r3, [r3, #0]
 8000f86:	4619      	mov	r1, r3
 8000f88:	2002      	movs	r0, #2
 8000f8a:	f7ff febf 	bl	8000d0c <sendCmd>
}
 8000f8e:	e158      	b.n	8001242 <handleTouch+0x36a>
		else if ( inRegion(x,y,ZOONOUT_X,ZOOMOUT_Y,70,70) ){
 8000f90:	88b9      	ldrh	r1, [r7, #4]
 8000f92:	88f8      	ldrh	r0, [r7, #6]
 8000f94:	2346      	movs	r3, #70	; 0x46
 8000f96:	9301      	str	r3, [sp, #4]
 8000f98:	2346      	movs	r3, #70	; 0x46
 8000f9a:	9300      	str	r3, [sp, #0]
 8000f9c:	f240 1309 	movw	r3, #265	; 0x109
 8000fa0:	22a0      	movs	r2, #160	; 0xa0
 8000fa2:	f7ff fe87 	bl	8000cb4 <inRegion>
 8000fa6:	4603      	mov	r3, r0
 8000fa8:	2b00      	cmp	r3, #0
 8000faa:	d011      	beq.n	8000fd0 <handleTouch+0xf8>
			if (zoom_cnt >0) {
 8000fac:	4b80      	ldr	r3, [pc, #512]	; (80011b0 <handleTouch+0x2d8>)
 8000fae:	881b      	ldrh	r3, [r3, #0]
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	f000 8146 	beq.w	8001242 <handleTouch+0x36a>
				zoom_cnt --;
 8000fb6:	4b7e      	ldr	r3, [pc, #504]	; (80011b0 <handleTouch+0x2d8>)
 8000fb8:	881b      	ldrh	r3, [r3, #0]
 8000fba:	3b01      	subs	r3, #1
 8000fbc:	b29a      	uxth	r2, r3
 8000fbe:	4b7c      	ldr	r3, [pc, #496]	; (80011b0 <handleTouch+0x2d8>)
 8000fc0:	801a      	strh	r2, [r3, #0]
				sendCmd(ZOOM_ID,zoom_cnt);
 8000fc2:	4b7b      	ldr	r3, [pc, #492]	; (80011b0 <handleTouch+0x2d8>)
 8000fc4:	881b      	ldrh	r3, [r3, #0]
 8000fc6:	4619      	mov	r1, r3
 8000fc8:	2002      	movs	r0, #2
 8000fca:	f7ff fe9f 	bl	8000d0c <sendCmd>
}
 8000fce:	e138      	b.n	8001242 <handleTouch+0x36a>
		else if ( inRegion(x,y,FOUCOSP_X,FOUCOSP_Y,70,70) ){
 8000fd0:	88b9      	ldrh	r1, [r7, #4]
 8000fd2:	88f8      	ldrh	r0, [r7, #6]
 8000fd4:	2346      	movs	r3, #70	; 0x46
 8000fd6:	9301      	str	r3, [sp, #4]
 8000fd8:	2346      	movs	r3, #70	; 0x46
 8000fda:	9300      	str	r3, [sp, #0]
 8000fdc:	f240 1381 	movw	r3, #385	; 0x181
 8000fe0:	2214      	movs	r2, #20
 8000fe2:	f7ff fe67 	bl	8000cb4 <inRegion>
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	2b00      	cmp	r3, #0
 8000fea:	d00c      	beq.n	8001006 <handleTouch+0x12e>
			foucos_cnt ++;
 8000fec:	4b71      	ldr	r3, [pc, #452]	; (80011b4 <handleTouch+0x2dc>)
 8000fee:	881b      	ldrh	r3, [r3, #0]
 8000ff0:	3301      	adds	r3, #1
 8000ff2:	b29a      	uxth	r2, r3
 8000ff4:	4b6f      	ldr	r3, [pc, #444]	; (80011b4 <handleTouch+0x2dc>)
 8000ff6:	801a      	strh	r2, [r3, #0]
			sendCmd(FOUCOS_ID,foucos_cnt);
 8000ff8:	4b6e      	ldr	r3, [pc, #440]	; (80011b4 <handleTouch+0x2dc>)
 8000ffa:	881b      	ldrh	r3, [r3, #0]
 8000ffc:	4619      	mov	r1, r3
 8000ffe:	2003      	movs	r0, #3
 8001000:	f7ff fe84 	bl	8000d0c <sendCmd>
}
 8001004:	e11d      	b.n	8001242 <handleTouch+0x36a>
		else if ( inRegion(x,y,FOUCOSN_X,FOUCOSN_Y,70,70) ){
 8001006:	88b9      	ldrh	r1, [r7, #4]
 8001008:	88f8      	ldrh	r0, [r7, #6]
 800100a:	2346      	movs	r3, #70	; 0x46
 800100c:	9301      	str	r3, [sp, #4]
 800100e:	2346      	movs	r3, #70	; 0x46
 8001010:	9300      	str	r3, [sp, #0]
 8001012:	f240 1381 	movw	r3, #385	; 0x181
 8001016:	22a0      	movs	r2, #160	; 0xa0
 8001018:	f7ff fe4c 	bl	8000cb4 <inRegion>
 800101c:	4603      	mov	r3, r0
 800101e:	2b00      	cmp	r3, #0
 8001020:	d011      	beq.n	8001046 <handleTouch+0x16e>
			if ( foucos_cnt >0) {
 8001022:	4b64      	ldr	r3, [pc, #400]	; (80011b4 <handleTouch+0x2dc>)
 8001024:	881b      	ldrh	r3, [r3, #0]
 8001026:	2b00      	cmp	r3, #0
 8001028:	f000 810b 	beq.w	8001242 <handleTouch+0x36a>
				foucos_cnt --;
 800102c:	4b61      	ldr	r3, [pc, #388]	; (80011b4 <handleTouch+0x2dc>)
 800102e:	881b      	ldrh	r3, [r3, #0]
 8001030:	3b01      	subs	r3, #1
 8001032:	b29a      	uxth	r2, r3
 8001034:	4b5f      	ldr	r3, [pc, #380]	; (80011b4 <handleTouch+0x2dc>)
 8001036:	801a      	strh	r2, [r3, #0]
				sendCmd(FOUCOS_ID,foucos_cnt);
 8001038:	4b5e      	ldr	r3, [pc, #376]	; (80011b4 <handleTouch+0x2dc>)
 800103a:	881b      	ldrh	r3, [r3, #0]
 800103c:	4619      	mov	r1, r3
 800103e:	2003      	movs	r0, #3
 8001040:	f7ff fe64 	bl	8000d0c <sendCmd>
}
 8001044:	e0fd      	b.n	8001242 <handleTouch+0x36a>
		else if ( inRegion(x,y,LIGHTUP_X,LIGHTUP_Y,130,130) ){
 8001046:	88b9      	ldrh	r1, [r7, #4]
 8001048:	88f8      	ldrh	r0, [r7, #6]
 800104a:	2382      	movs	r3, #130	; 0x82
 800104c:	9301      	str	r3, [sp, #4]
 800104e:	2382      	movs	r3, #130	; 0x82
 8001050:	9300      	str	r3, [sp, #0]
 8001052:	f240 1345 	movw	r3, #325	; 0x145
 8001056:	f44f 72cd 	mov.w	r2, #410	; 0x19a
 800105a:	f7ff fe2b 	bl	8000cb4 <inRegion>
 800105e:	4603      	mov	r3, r0
 8001060:	2b00      	cmp	r3, #0
 8001062:	d00c      	beq.n	800107e <handleTouch+0x1a6>
			light_cnt ++;
 8001064:	4b54      	ldr	r3, [pc, #336]	; (80011b8 <handleTouch+0x2e0>)
 8001066:	881b      	ldrh	r3, [r3, #0]
 8001068:	3301      	adds	r3, #1
 800106a:	b29a      	uxth	r2, r3
 800106c:	4b52      	ldr	r3, [pc, #328]	; (80011b8 <handleTouch+0x2e0>)
 800106e:	801a      	strh	r2, [r3, #0]
			sendCmd(LIGHT_ID,light_cnt);
 8001070:	4b51      	ldr	r3, [pc, #324]	; (80011b8 <handleTouch+0x2e0>)
 8001072:	881b      	ldrh	r3, [r3, #0]
 8001074:	4619      	mov	r1, r3
 8001076:	2006      	movs	r0, #6
 8001078:	f7ff fe48 	bl	8000d0c <sendCmd>
}
 800107c:	e0e1      	b.n	8001242 <handleTouch+0x36a>
		else if ( inRegion(x,y,LIGHTDOWN_X,LIGHTDOWN_Y,130,130) ) {
 800107e:	88b9      	ldrh	r1, [r7, #4]
 8001080:	88f8      	ldrh	r0, [r7, #6]
 8001082:	2382      	movs	r3, #130	; 0x82
 8001084:	9301      	str	r3, [sp, #4]
 8001086:	2382      	movs	r3, #130	; 0x82
 8001088:	9300      	str	r3, [sp, #0]
 800108a:	f240 1345 	movw	r3, #325	; 0x145
 800108e:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001092:	f7ff fe0f 	bl	8000cb4 <inRegion>
 8001096:	4603      	mov	r3, r0
 8001098:	2b00      	cmp	r3, #0
 800109a:	d011      	beq.n	80010c0 <handleTouch+0x1e8>
			if (light_cnt >0) {
 800109c:	4b46      	ldr	r3, [pc, #280]	; (80011b8 <handleTouch+0x2e0>)
 800109e:	881b      	ldrh	r3, [r3, #0]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	f000 80ce 	beq.w	8001242 <handleTouch+0x36a>
				light_cnt --;
 80010a6:	4b44      	ldr	r3, [pc, #272]	; (80011b8 <handleTouch+0x2e0>)
 80010a8:	881b      	ldrh	r3, [r3, #0]
 80010aa:	3b01      	subs	r3, #1
 80010ac:	b29a      	uxth	r2, r3
 80010ae:	4b42      	ldr	r3, [pc, #264]	; (80011b8 <handleTouch+0x2e0>)
 80010b0:	801a      	strh	r2, [r3, #0]
				sendCmd(LIGHT_ID,light_cnt);
 80010b2:	4b41      	ldr	r3, [pc, #260]	; (80011b8 <handleTouch+0x2e0>)
 80010b4:	881b      	ldrh	r3, [r3, #0]
 80010b6:	4619      	mov	r1, r3
 80010b8:	2006      	movs	r0, #6
 80010ba:	f7ff fe27 	bl	8000d0c <sendCmd>
}
 80010be:	e0c0      	b.n	8001242 <handleTouch+0x36a>
		else if ( inRegion(x,y,RIGHT_X,RIGHT_Y,60,60) ){
 80010c0:	88b9      	ldrh	r1, [r7, #4]
 80010c2:	88f8      	ldrh	r0, [r7, #6]
 80010c4:	233c      	movs	r3, #60	; 0x3c
 80010c6:	9301      	str	r3, [sp, #4]
 80010c8:	233c      	movs	r3, #60	; 0x3c
 80010ca:	9300      	str	r3, [sp, #0]
 80010cc:	2387      	movs	r3, #135	; 0x87
 80010ce:	f240 12db 	movw	r2, #475	; 0x1db
 80010d2:	f7ff fdef 	bl	8000cb4 <inRegion>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d00c      	beq.n	80010f6 <handleTouch+0x21e>
			motor_cnt ++;
 80010dc:	4b37      	ldr	r3, [pc, #220]	; (80011bc <handleTouch+0x2e4>)
 80010de:	881b      	ldrh	r3, [r3, #0]
 80010e0:	3301      	adds	r3, #1
 80010e2:	b29a      	uxth	r2, r3
 80010e4:	4b35      	ldr	r3, [pc, #212]	; (80011bc <handleTouch+0x2e4>)
 80010e6:	801a      	strh	r2, [r3, #0]
			sendCmd(MOTOR_ID,motor_cnt);
 80010e8:	4b34      	ldr	r3, [pc, #208]	; (80011bc <handleTouch+0x2e4>)
 80010ea:	881b      	ldrh	r3, [r3, #0]
 80010ec:	4619      	mov	r1, r3
 80010ee:	2005      	movs	r0, #5
 80010f0:	f7ff fe0c 	bl	8000d0c <sendCmd>
}
 80010f4:	e0a5      	b.n	8001242 <handleTouch+0x36a>
		else if ( inRegion(x,y,LEFT_X,LEFT_Y,60,60) ){
 80010f6:	88b9      	ldrh	r1, [r7, #4]
 80010f8:	88f8      	ldrh	r0, [r7, #6]
 80010fa:	233c      	movs	r3, #60	; 0x3c
 80010fc:	9301      	str	r3, [sp, #4]
 80010fe:	233c      	movs	r3, #60	; 0x3c
 8001100:	9300      	str	r3, [sp, #0]
 8001102:	2387      	movs	r3, #135	; 0x87
 8001104:	f240 1209 	movw	r2, #265	; 0x109
 8001108:	f7ff fdd4 	bl	8000cb4 <inRegion>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d011      	beq.n	8001136 <handleTouch+0x25e>
			if (motor_cnt >0) {
 8001112:	4b2a      	ldr	r3, [pc, #168]	; (80011bc <handleTouch+0x2e4>)
 8001114:	881b      	ldrh	r3, [r3, #0]
 8001116:	2b00      	cmp	r3, #0
 8001118:	f000 8093 	beq.w	8001242 <handleTouch+0x36a>
				motor_cnt --;
 800111c:	4b27      	ldr	r3, [pc, #156]	; (80011bc <handleTouch+0x2e4>)
 800111e:	881b      	ldrh	r3, [r3, #0]
 8001120:	3b01      	subs	r3, #1
 8001122:	b29a      	uxth	r2, r3
 8001124:	4b25      	ldr	r3, [pc, #148]	; (80011bc <handleTouch+0x2e4>)
 8001126:	801a      	strh	r2, [r3, #0]
				sendCmd(MOTOR_ID,motor_cnt);
 8001128:	4b24      	ldr	r3, [pc, #144]	; (80011bc <handleTouch+0x2e4>)
 800112a:	881b      	ldrh	r3, [r3, #0]
 800112c:	4619      	mov	r1, r3
 800112e:	2005      	movs	r0, #5
 8001130:	f7ff fdec 	bl	8000d0c <sendCmd>
}
 8001134:	e085      	b.n	8001242 <handleTouch+0x36a>
		else if ( inRegion(x,y,UP_X,UP_Y,60,60) ){
 8001136:	88b9      	ldrh	r1, [r7, #4]
 8001138:	88f8      	ldrh	r0, [r7, #6]
 800113a:	233c      	movs	r3, #60	; 0x3c
 800113c:	9301      	str	r3, [sp, #4]
 800113e:	233c      	movs	r3, #60	; 0x3c
 8001140:	9300      	str	r3, [sp, #0]
 8001142:	230f      	movs	r3, #15
 8001144:	f44f 72b9 	mov.w	r2, #370	; 0x172
 8001148:	f7ff fdb4 	bl	8000cb4 <inRegion>
 800114c:	4603      	mov	r3, r0
 800114e:	2b00      	cmp	r3, #0
 8001150:	d00c      	beq.n	800116c <handleTouch+0x294>
			pos_cnt ++;
 8001152:	4b1b      	ldr	r3, [pc, #108]	; (80011c0 <handleTouch+0x2e8>)
 8001154:	881b      	ldrh	r3, [r3, #0]
 8001156:	3301      	adds	r3, #1
 8001158:	b29a      	uxth	r2, r3
 800115a:	4b19      	ldr	r3, [pc, #100]	; (80011c0 <handleTouch+0x2e8>)
 800115c:	801a      	strh	r2, [r3, #0]
			sendCmd(POS_ID,pos_cnt);
 800115e:	4b18      	ldr	r3, [pc, #96]	; (80011c0 <handleTouch+0x2e8>)
 8001160:	881b      	ldrh	r3, [r3, #0]
 8001162:	4619      	mov	r1, r3
 8001164:	2004      	movs	r0, #4
 8001166:	f7ff fdd1 	bl	8000d0c <sendCmd>
}
 800116a:	e06a      	b.n	8001242 <handleTouch+0x36a>
		else if ( inRegion(x,y,DOWN_X,DOWN_Y,60,60) ){
 800116c:	88b9      	ldrh	r1, [r7, #4]
 800116e:	88f8      	ldrh	r0, [r7, #6]
 8001170:	233c      	movs	r3, #60	; 0x3c
 8001172:	9301      	str	r3, [sp, #4]
 8001174:	233c      	movs	r3, #60	; 0x3c
 8001176:	9300      	str	r3, [sp, #0]
 8001178:	23e1      	movs	r3, #225	; 0xe1
 800117a:	f44f 72b9 	mov.w	r2, #370	; 0x172
 800117e:	f7ff fd99 	bl	8000cb4 <inRegion>
 8001182:	4603      	mov	r3, r0
 8001184:	2b00      	cmp	r3, #0
 8001186:	d01d      	beq.n	80011c4 <handleTouch+0x2ec>
			if (pos_cnt > 0) {
 8001188:	4b0d      	ldr	r3, [pc, #52]	; (80011c0 <handleTouch+0x2e8>)
 800118a:	881b      	ldrh	r3, [r3, #0]
 800118c:	2b00      	cmp	r3, #0
 800118e:	d058      	beq.n	8001242 <handleTouch+0x36a>
				pos_cnt --;
 8001190:	4b0b      	ldr	r3, [pc, #44]	; (80011c0 <handleTouch+0x2e8>)
 8001192:	881b      	ldrh	r3, [r3, #0]
 8001194:	3b01      	subs	r3, #1
 8001196:	b29a      	uxth	r2, r3
 8001198:	4b09      	ldr	r3, [pc, #36]	; (80011c0 <handleTouch+0x2e8>)
 800119a:	801a      	strh	r2, [r3, #0]
				sendCmd(POS_ID,pos_cnt);
 800119c:	4b08      	ldr	r3, [pc, #32]	; (80011c0 <handleTouch+0x2e8>)
 800119e:	881b      	ldrh	r3, [r3, #0]
 80011a0:	4619      	mov	r1, r3
 80011a2:	2004      	movs	r0, #4
 80011a4:	f7ff fdb2 	bl	8000d0c <sendCmd>
}
 80011a8:	e04b      	b.n	8001242 <handleTouch+0x36a>
 80011aa:	bf00      	nop
 80011ac:	2000008c 	.word	0x2000008c
 80011b0:	2000008e 	.word	0x2000008e
 80011b4:	20000090 	.word	0x20000090
 80011b8:	20000092 	.word	0x20000092
 80011bc:	20000096 	.word	0x20000096
 80011c0:	20000094 	.word	0x20000094
		else if ( inRegion(x,y,FLIPH_X,FLIPH_Y,120,120) ){
 80011c4:	88b9      	ldrh	r1, [r7, #4]
 80011c6:	88f8      	ldrh	r0, [r7, #6]
 80011c8:	2378      	movs	r3, #120	; 0x78
 80011ca:	9301      	str	r3, [sp, #4]
 80011cc:	2378      	movs	r3, #120	; 0x78
 80011ce:	9300      	str	r3, [sp, #0]
 80011d0:	23a5      	movs	r3, #165	; 0xa5
 80011d2:	f240 2267 	movw	r2, #615	; 0x267
 80011d6:	f7ff fd6d 	bl	8000cb4 <inRegion>
 80011da:	4603      	mov	r3, r0
 80011dc:	2b00      	cmp	r3, #0
 80011de:	d011      	beq.n	8001204 <handleTouch+0x32c>
			if (fliph_cnt ==0) fliph_cnt = 1;
 80011e0:	4b1a      	ldr	r3, [pc, #104]	; (800124c <handleTouch+0x374>)
 80011e2:	881b      	ldrh	r3, [r3, #0]
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d103      	bne.n	80011f0 <handleTouch+0x318>
 80011e8:	4b18      	ldr	r3, [pc, #96]	; (800124c <handleTouch+0x374>)
 80011ea:	2201      	movs	r2, #1
 80011ec:	801a      	strh	r2, [r3, #0]
 80011ee:	e002      	b.n	80011f6 <handleTouch+0x31e>
			else fliph_cnt = 0;
 80011f0:	4b16      	ldr	r3, [pc, #88]	; (800124c <handleTouch+0x374>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	801a      	strh	r2, [r3, #0]
			sendCmd(FLIPH_ID,fliph_cnt);
 80011f6:	4b15      	ldr	r3, [pc, #84]	; (800124c <handleTouch+0x374>)
 80011f8:	881b      	ldrh	r3, [r3, #0]
 80011fa:	4619      	mov	r1, r3
 80011fc:	2007      	movs	r0, #7
 80011fe:	f7ff fd85 	bl	8000d0c <sendCmd>
}
 8001202:	e01e      	b.n	8001242 <handleTouch+0x36a>
		else if ( inRegion(x,y,FLIPV_X,FLIPV_Y,120,120) ){
 8001204:	88b9      	ldrh	r1, [r7, #4]
 8001206:	88f8      	ldrh	r0, [r7, #6]
 8001208:	2378      	movs	r3, #120	; 0x78
 800120a:	9301      	str	r3, [sp, #4]
 800120c:	2378      	movs	r3, #120	; 0x78
 800120e:	9300      	str	r3, [sp, #0]
 8001210:	230f      	movs	r3, #15
 8001212:	f240 2267 	movw	r2, #615	; 0x267
 8001216:	f7ff fd4d 	bl	8000cb4 <inRegion>
 800121a:	4603      	mov	r3, r0
 800121c:	2b00      	cmp	r3, #0
 800121e:	d010      	beq.n	8001242 <handleTouch+0x36a>
			if (flipv_cnt ==0) flipv_cnt = 1;
 8001220:	4b0b      	ldr	r3, [pc, #44]	; (8001250 <handleTouch+0x378>)
 8001222:	881b      	ldrh	r3, [r3, #0]
 8001224:	2b00      	cmp	r3, #0
 8001226:	d103      	bne.n	8001230 <handleTouch+0x358>
 8001228:	4b09      	ldr	r3, [pc, #36]	; (8001250 <handleTouch+0x378>)
 800122a:	2201      	movs	r2, #1
 800122c:	801a      	strh	r2, [r3, #0]
 800122e:	e002      	b.n	8001236 <handleTouch+0x35e>
			else flipv_cnt = 0;
 8001230:	4b07      	ldr	r3, [pc, #28]	; (8001250 <handleTouch+0x378>)
 8001232:	2200      	movs	r2, #0
 8001234:	801a      	strh	r2, [r3, #0]
			sendCmd(FLIPV_ID,flipv_cnt);
 8001236:	4b06      	ldr	r3, [pc, #24]	; (8001250 <handleTouch+0x378>)
 8001238:	881b      	ldrh	r3, [r3, #0]
 800123a:	4619      	mov	r1, r3
 800123c:	2008      	movs	r0, #8
 800123e:	f7ff fd65 	bl	8000d0c <sendCmd>
}
 8001242:	bf00      	nop
 8001244:	3708      	adds	r7, #8
 8001246:	46bd      	mov	sp, r7
 8001248:	bd80      	pop	{r7, pc}
 800124a:	bf00      	nop
 800124c:	20000098 	.word	0x20000098
 8001250:	2000009a 	.word	0x2000009a

08001254 <putTexts>:

void putTexts() {
 8001254:	b580      	push	{r7, lr}
 8001256:	b082      	sub	sp, #8
 8001258:	af02      	add	r7, sp, #8
		sprintf(str,"%5u",gear_cnt);
 800125a:	4b3a      	ldr	r3, [pc, #232]	; (8001344 <putTexts+0xf0>)
 800125c:	881b      	ldrh	r3, [r3, #0]
 800125e:	461a      	mov	r2, r3
 8001260:	4939      	ldr	r1, [pc, #228]	; (8001348 <putTexts+0xf4>)
 8001262:	483a      	ldr	r0, [pc, #232]	; (800134c <putTexts+0xf8>)
 8001264:	f003 fd56 	bl	8004d14 <siprintf>
		lcd_put_str2(90,175,str,WHITE,BLACK,segoe_ui);
 8001268:	4b39      	ldr	r3, [pc, #228]	; (8001350 <putTexts+0xfc>)
 800126a:	9301      	str	r3, [sp, #4]
 800126c:	2300      	movs	r3, #0
 800126e:	9300      	str	r3, [sp, #0]
 8001270:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001274:	4a35      	ldr	r2, [pc, #212]	; (800134c <putTexts+0xf8>)
 8001276:	21af      	movs	r1, #175	; 0xaf
 8001278:	205a      	movs	r0, #90	; 0x5a
 800127a:	f000 fad1 	bl	8001820 <lcd_put_str2>

		sprintf(str,"%5u",zoom_cnt);
 800127e:	4b35      	ldr	r3, [pc, #212]	; (8001354 <putTexts+0x100>)
 8001280:	881b      	ldrh	r3, [r3, #0]
 8001282:	461a      	mov	r2, r3
 8001284:	4930      	ldr	r1, [pc, #192]	; (8001348 <putTexts+0xf4>)
 8001286:	4831      	ldr	r0, [pc, #196]	; (800134c <putTexts+0xf8>)
 8001288:	f003 fd44 	bl	8004d14 <siprintf>
		lcd_put_str2(90,300,str,WHITE,BLACK,segoe_ui);
 800128c:	4b30      	ldr	r3, [pc, #192]	; (8001350 <putTexts+0xfc>)
 800128e:	9301      	str	r3, [sp, #4]
 8001290:	2300      	movs	r3, #0
 8001292:	9300      	str	r3, [sp, #0]
 8001294:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001298:	4a2c      	ldr	r2, [pc, #176]	; (800134c <putTexts+0xf8>)
 800129a:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800129e:	205a      	movs	r0, #90	; 0x5a
 80012a0:	f000 fabe 	bl	8001820 <lcd_put_str2>

		sprintf(str,"%5u",foucos_cnt);
 80012a4:	4b2c      	ldr	r3, [pc, #176]	; (8001358 <putTexts+0x104>)
 80012a6:	881b      	ldrh	r3, [r3, #0]
 80012a8:	461a      	mov	r2, r3
 80012aa:	4927      	ldr	r1, [pc, #156]	; (8001348 <putTexts+0xf4>)
 80012ac:	4827      	ldr	r0, [pc, #156]	; (800134c <putTexts+0xf8>)
 80012ae:	f003 fd31 	bl	8004d14 <siprintf>
		lcd_put_str2(90,425,str,WHITE,BLACK,segoe_ui);
 80012b2:	4b27      	ldr	r3, [pc, #156]	; (8001350 <putTexts+0xfc>)
 80012b4:	9301      	str	r3, [sp, #4]
 80012b6:	2300      	movs	r3, #0
 80012b8:	9300      	str	r3, [sp, #0]
 80012ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012be:	4a23      	ldr	r2, [pc, #140]	; (800134c <putTexts+0xf8>)
 80012c0:	f240 11a9 	movw	r1, #425	; 0x1a9
 80012c4:	205a      	movs	r0, #90	; 0x5a
 80012c6:	f000 faab 	bl	8001820 <lcd_put_str2>
		sprintf(str,"%5u",light_cnt);
 80012ca:	4b24      	ldr	r3, [pc, #144]	; (800135c <putTexts+0x108>)
 80012cc:	881b      	ldrh	r3, [r3, #0]
 80012ce:	461a      	mov	r2, r3
 80012d0:	491d      	ldr	r1, [pc, #116]	; (8001348 <putTexts+0xf4>)
 80012d2:	481e      	ldr	r0, [pc, #120]	; (800134c <putTexts+0xf8>)
 80012d4:	f003 fd1e 	bl	8004d14 <siprintf>
		lcd_put_str2(420,460,str,WHITE,BLACK,segoe_ui);
 80012d8:	4b1d      	ldr	r3, [pc, #116]	; (8001350 <putTexts+0xfc>)
 80012da:	9301      	str	r3, [sp, #4]
 80012dc:	2300      	movs	r3, #0
 80012de:	9300      	str	r3, [sp, #0]
 80012e0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012e4:	4a19      	ldr	r2, [pc, #100]	; (800134c <putTexts+0xf8>)
 80012e6:	f44f 71e6 	mov.w	r1, #460	; 0x1cc
 80012ea:	f44f 70d2 	mov.w	r0, #420	; 0x1a4
 80012ee:	f000 fa97 	bl	8001820 <lcd_put_str2>
		sprintf(str,"%5u",motor_cnt);
 80012f2:	4b1b      	ldr	r3, [pc, #108]	; (8001360 <putTexts+0x10c>)
 80012f4:	881b      	ldrh	r3, [r3, #0]
 80012f6:	461a      	mov	r2, r3
 80012f8:	4913      	ldr	r1, [pc, #76]	; (8001348 <putTexts+0xf4>)
 80012fa:	4814      	ldr	r0, [pc, #80]	; (800134c <putTexts+0xf8>)
 80012fc:	f003 fd0a 	bl	8004d14 <siprintf>
		lcd_put_str2(250,5,str,WHITE,BLACK,segoe_ui);
 8001300:	4b13      	ldr	r3, [pc, #76]	; (8001350 <putTexts+0xfc>)
 8001302:	9301      	str	r3, [sp, #4]
 8001304:	2300      	movs	r3, #0
 8001306:	9300      	str	r3, [sp, #0]
 8001308:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800130c:	4a0f      	ldr	r2, [pc, #60]	; (800134c <putTexts+0xf8>)
 800130e:	2105      	movs	r1, #5
 8001310:	20fa      	movs	r0, #250	; 0xfa
 8001312:	f000 fa85 	bl	8001820 <lcd_put_str2>
		sprintf(str,"%5u",pos_cnt);
 8001316:	4b13      	ldr	r3, [pc, #76]	; (8001364 <putTexts+0x110>)
 8001318:	881b      	ldrh	r3, [r3, #0]
 800131a:	461a      	mov	r2, r3
 800131c:	490a      	ldr	r1, [pc, #40]	; (8001348 <putTexts+0xf4>)
 800131e:	480b      	ldr	r0, [pc, #44]	; (800134c <putTexts+0xf8>)
 8001320:	f003 fcf8 	bl	8004d14 <siprintf>
		lcd_put_str2(490,270,str,WHITE,BLACK,segoe_ui);
 8001324:	4b0a      	ldr	r3, [pc, #40]	; (8001350 <putTexts+0xfc>)
 8001326:	9301      	str	r3, [sp, #4]
 8001328:	2300      	movs	r3, #0
 800132a:	9300      	str	r3, [sp, #0]
 800132c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001330:	4a06      	ldr	r2, [pc, #24]	; (800134c <putTexts+0xf8>)
 8001332:	f44f 7187 	mov.w	r1, #270	; 0x10e
 8001336:	f44f 70f5 	mov.w	r0, #490	; 0x1ea
 800133a:	f000 fa71 	bl	8001820 <lcd_put_str2>

		sprintf(str,"Meysam Shahbazi");
		lcd_put_str2(555,380,str,WHITE,BLACK,segoe_ui);
		*/

}
 800133e:	bf00      	nop
 8001340:	46bd      	mov	sp, r7
 8001342:	bd80      	pop	{r7, pc}
 8001344:	2000008c 	.word	0x2000008c
 8001348:	080055c8 	.word	0x080055c8
 800134c:	20000228 	.word	0x20000228
 8001350:	0805e108 	.word	0x0805e108
 8001354:	2000008e 	.word	0x2000008e
 8001358:	20000090 	.word	0x20000090
 800135c:	20000092 	.word	0x20000092
 8001360:	20000096 	.word	0x20000096
 8001364:	20000094 	.word	0x20000094

08001368 <HAL_UART_RxCpltCallback>:



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001368:	b480      	push	{r7}
 800136a:	b083      	sub	sp, #12
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]

  UNUSED(huart);

  	xx++;
 8001370:	4b05      	ldr	r3, [pc, #20]	; (8001388 <HAL_UART_RxCpltCallback+0x20>)
 8001372:	881b      	ldrh	r3, [r3, #0]
 8001374:	3301      	adds	r3, #1
 8001376:	b29a      	uxth	r2, r3
 8001378:	4b03      	ldr	r3, [pc, #12]	; (8001388 <HAL_UART_RxCpltCallback+0x20>)
 800137a:	801a      	strh	r2, [r3, #0]
  	lcd_put_str2(555,380,str,WHITE,BLACK,segoe_ui);
	//lcd_put_str2(555,380,(char *) myRx,WHITE,BLACK,segoe_ui);
	lcd_put_str2(555,435,str,WHITE,BLACK,segoe_ui);
	*/

}
 800137c:	bf00      	nop
 800137e:	370c      	adds	r7, #12
 8001380:	46bd      	mov	sp, r7
 8001382:	bc80      	pop	{r7}
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	2000009e 	.word	0x2000009e

0800138c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800138c:	b480      	push	{r7}
 800138e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001390:	b672      	cpsid	i
}
 8001392:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001394:	e7fe      	b.n	8001394 <Error_Handler+0x8>

08001396 <SSD1963_WriteCommand>:

//=============================================================================
// Write command to SSD1963
//=============================================================================
void SSD1963_WriteCommand(uint16_t regsiter)
{
 8001396:	b480      	push	{r7}
 8001398:	b083      	sub	sp, #12
 800139a:	af00      	add	r7, sp, #0
 800139c:	4603      	mov	r3, r0
 800139e:	80fb      	strh	r3, [r7, #6]
	LCD_REG = regsiter;
 80013a0:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 80013a4:	88fb      	ldrh	r3, [r7, #6]
 80013a6:	8013      	strh	r3, [r2, #0]
}
 80013a8:	bf00      	nop
 80013aa:	370c      	adds	r7, #12
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bc80      	pop	{r7}
 80013b0:	4770      	bx	lr
	...

080013b4 <SSD1963_WriteData>:
//=============================================================================
// Write data to SSD1963
//=============================================================================
void SSD1963_WriteData(uint16_t data)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b083      	sub	sp, #12
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	4603      	mov	r3, r0
 80013bc:	80fb      	strh	r3, [r7, #6]
	LCD_RAM = data;
 80013be:	4a04      	ldr	r2, [pc, #16]	; (80013d0 <SSD1963_WriteData+0x1c>)
 80013c0:	88fb      	ldrh	r3, [r7, #6]
 80013c2:	8013      	strh	r3, [r2, #0]
}
 80013c4:	bf00      	nop
 80013c6:	370c      	adds	r7, #12
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bc80      	pop	{r7}
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	60020000 	.word	0x60020000

080013d4 <SSD1963_Init>:
//=============================================================================
// 
//=============================================================================
void SSD1963_Init (void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b082      	sub	sp, #8
 80013d8:	af00      	add	r7, sp, #0
	volatile unsigned int dly;

	SSD1963_WriteCommand(SSD1963_SOFT_RESET);
 80013da:	2001      	movs	r0, #1
 80013dc:	f7ff ffdb 	bl	8001396 <SSD1963_WriteCommand>
	
	// REFclk = crystal = 10MHz
	SSD1963_WriteCommand(SSD1963_SET_PLL_MN);
 80013e0:	20e2      	movs	r0, #226	; 0xe2
 80013e2:	f7ff ffd8 	bl	8001396 <SSD1963_WriteCommand>
	SSD1963_WriteData(0x3c);	// PLLclk = REFclk * 60 (800MHz)
 80013e6:	203c      	movs	r0, #60	; 0x3c
 80013e8:	f7ff ffe4 	bl	80013b4 <SSD1963_WriteData>
	//SSD1963_WriteData(0x28);	// PLLclk = REFclk * 30 (300MHz)
	//SSD1963_WriteData(0x02);	// SYSclk = PLLclk / 3  (100MHz)
	SSD1963_WriteData(0x02);	// SYSclk = PLLclk / 3  (200MHz)
 80013ec:	2002      	movs	r0, #2
 80013ee:	f7ff ffe1 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData(0x54);  // dummy
 80013f2:	2054      	movs	r0, #84	; 0x54
 80013f4:	f7ff ffde 	bl	80013b4 <SSD1963_WriteData>

	SSD1963_WriteCommand(SSD1963_SET_PLL);
 80013f8:	20e0      	movs	r0, #224	; 0xe0
 80013fa:	f7ff ffcc 	bl	8001396 <SSD1963_WriteCommand>
	SSD1963_WriteData(0x01);
 80013fe:	2001      	movs	r0, #1
 8001400:	f7ff ffd8 	bl	80013b4 <SSD1963_WriteData>
 
	for(dly = 0; dly < 100000; dly++);
 8001404:	2300      	movs	r3, #0
 8001406:	607b      	str	r3, [r7, #4]
 8001408:	e002      	b.n	8001410 <SSD1963_Init+0x3c>
 800140a:	687b      	ldr	r3, [r7, #4]
 800140c:	3301      	adds	r3, #1
 800140e:	607b      	str	r3, [r7, #4]
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	4a50      	ldr	r2, [pc, #320]	; (8001554 <SSD1963_Init+0x180>)
 8001414:	4293      	cmp	r3, r2
 8001416:	d9f8      	bls.n	800140a <SSD1963_Init+0x36>

	SSD1963_WriteCommand(SSD1963_SET_PLL);
 8001418:	20e0      	movs	r0, #224	; 0xe0
 800141a:	f7ff ffbc 	bl	8001396 <SSD1963_WriteCommand>
	SSD1963_WriteData(0x03);
 800141e:	2003      	movs	r0, #3
 8001420:	f7ff ffc8 	bl	80013b4 <SSD1963_WriteData>
	
	SSD1963_WriteCommand(0x01);  // soft reset
 8001424:	2001      	movs	r0, #1
 8001426:	f7ff ffb6 	bl	8001396 <SSD1963_WriteCommand>
	
	//Set LSHIFT freq, i.e. the DCLK with PLL freq 120MHz set previously
	//Typical DCLK for AT070TN94 is 46MHz
	//46MHz = 200MHz*(LCDC_FPR+1)/2^20
	//LCDC_FPR = 241171 (0x170A2)
	SSD1963_WriteCommand(SSD1963_SET_LSHIFT_FREQ); 
 800142a:	20e6      	movs	r0, #230	; 0xe6
 800142c:	f7ff ffb3 	bl	8001396 <SSD1963_WriteCommand>
	SSD1963_WriteData(0x03);
 8001430:	2003      	movs	r0, #3
 8001432:	f7ff ffbf 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData(0xAE);
 8001436:	20ae      	movs	r0, #174	; 0xae
 8001438:	f7ff ffbc 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData(0x13);
 800143c:	2013      	movs	r0, #19
 800143e:	f7ff ffb9 	bl	80013b4 <SSD1963_WriteData>

  //Set panel mode, varies from individual manufacturer
	SSD1963_WriteCommand(SSD1963_SET_LCD_MODE); 
 8001442:	20b0      	movs	r0, #176	; 0xb0
 8001444:	f7ff ffa7 	bl	8001396 <SSD1963_WriteCommand>
	SSD1963_WriteData(0x0C);//24-Bit //(0x0C); //18-Bit			
 8001448:	200c      	movs	r0, #12
 800144a:	f7ff ffb3 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData(0x00);			
 800144e:	2000      	movs	r0, #0
 8001450:	f7ff ffb0 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData((TFT_WIDTH-1)>>8);
 8001454:	2003      	movs	r0, #3
 8001456:	f7ff ffad 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData((TFT_WIDTH-1) & 0xFF);
 800145a:	201f      	movs	r0, #31
 800145c:	f7ff ffaa 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData((TFT_HEIGHT-1)>>8);
 8001460:	2001      	movs	r0, #1
 8001462:	f7ff ffa7 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData((TFT_HEIGHT-1) & 0xFF);
 8001466:	20df      	movs	r0, #223	; 0xdf
 8001468:	f7ff ffa4 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData(0x00);
 800146c:	2000      	movs	r0, #0
 800146e:	f7ff ffa1 	bl	80013b4 <SSD1963_WriteData>
	
	//Set horizontal period
	SSD1963_WriteCommand(SSD1963_SET_HORI_PERIOD);
 8001472:	20b4      	movs	r0, #180	; 0xb4
 8001474:	f7ff ff8f 	bl	8001396 <SSD1963_WriteCommand>
	SSD1963_WriteData((TFT_HSYNC_PERIOD-1)>>8);
 8001478:	2003      	movs	r0, #3
 800147a:	f7ff ff9b 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData((TFT_HSYNC_PERIOD-1) & 0xFF);
 800147e:	20a0      	movs	r0, #160	; 0xa0
 8001480:	f7ff ff98 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData((TFT_HSYNC_PULSE + TFT_HSYNC_BACK_PORCH-1)>>8);
 8001484:	2000      	movs	r0, #0
 8001486:	f7ff ff95 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData((TFT_HSYNC_PULSE + TFT_HSYNC_BACK_PORCH) & 0xFF);
 800148a:	2059      	movs	r0, #89	; 0x59
 800148c:	f7ff ff92 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData(TFT_HSYNC_PULSE-1);
 8001490:	2000      	movs	r0, #0
 8001492:	f7ff ff8f 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData(0x00);			
 8001496:	2000      	movs	r0, #0
 8001498:	f7ff ff8c 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData(0x00);
 800149c:	2000      	movs	r0, #0
 800149e:	f7ff ff89 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData(0x00);
 80014a2:	2000      	movs	r0, #0
 80014a4:	f7ff ff86 	bl	80013b4 <SSD1963_WriteData>

	//Set vertical period
	SSD1963_WriteCommand(SSD1963_SET_VERT_PERIOD); 		
 80014a8:	20b6      	movs	r0, #182	; 0xb6
 80014aa:	f7ff ff74 	bl	8001396 <SSD1963_WriteCommand>
	SSD1963_WriteData((TFT_VSYNC_PERIOD-1)>>8);
 80014ae:	2001      	movs	r0, #1
 80014b0:	f7ff ff80 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData((TFT_VSYNC_PERIOD-1) & 0xFF);
 80014b4:	20e8      	movs	r0, #232	; 0xe8
 80014b6:	f7ff ff7d 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData((TFT_VSYNC_PULSE + TFT_VSYNC_BACK_PORCH-1)>>8);
 80014ba:	2000      	movs	r0, #0
 80014bc:	f7ff ff7a 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData((TFT_VSYNC_PULSE + TFT_VSYNC_BACK_PORCH-1) & 0xFF);
 80014c0:	2005      	movs	r0, #5
 80014c2:	f7ff ff77 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData(TFT_VSYNC_PULSE-1);
 80014c6:	2002      	movs	r0, #2
 80014c8:	f7ff ff74 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData(0x00);			
 80014cc:	2000      	movs	r0, #0
 80014ce:	f7ff ff71 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData(0x00);
 80014d2:	2000      	movs	r0, #0
 80014d4:	f7ff ff6e 	bl	80013b4 <SSD1963_WriteData>
	
	//Set pixel data interface
	SSD1963_WriteCommand(SSD1963_SET_PIXEL_DATA_INTERFACE);
 80014d8:	20f0      	movs	r0, #240	; 0xf0
 80014da:	f7ff ff5c 	bl	8001396 <SSD1963_WriteCommand>
	SSD1963_WriteData(SSD1963_PDI_16BIT565);
 80014de:	2003      	movs	r0, #3
 80014e0:	f7ff ff68 	bl	80013b4 <SSD1963_WriteData>
	
	// set address mode
	SSD1963_WriteCommand(SSD1963_SET_ADDRESS_MODE);
 80014e4:	2036      	movs	r0, #54	; 0x36
 80014e6:	f7ff ff56 	bl	8001396 <SSD1963_WriteCommand>
	SSD1963_WriteData(0x4E);
 80014ea:	204e      	movs	r0, #78	; 0x4e
 80014ec:	f7ff ff62 	bl	80013b4 <SSD1963_WriteData>

  // setting PWM for LED backlight
	SSD1963_WriteCommand(SSD1963_SET_PWM_CONF);
 80014f0:	20be      	movs	r0, #190	; 0xbe
 80014f2:	f7ff ff50 	bl	8001396 <SSD1963_WriteCommand>
	SSD1963_WriteData(0x12);
 80014f6:	2012      	movs	r0, #18
 80014f8:	f7ff ff5c 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData(0xFF);   // Set 0xFF for full and 0x00 for off
 80014fc:	20ff      	movs	r0, #255	; 0xff
 80014fe:	f7ff ff59 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData(0x01);
 8001502:	2001      	movs	r0, #1
 8001504:	f7ff ff56 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData(0x00);
 8001508:	2000      	movs	r0, #0
 800150a:	f7ff ff53 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData(0x00);
 800150e:	2000      	movs	r0, #0
 8001510:	f7ff ff50 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData(0x00);
 8001514:	2000      	movs	r0, #0
 8001516:	f7ff ff4d 	bl	80013b4 <SSD1963_WriteData>
	
	// GPIO0,1,2,3 is output
	SSD1963_WriteCommand(SSD1963_SET_GPIO_CONF);
 800151a:	20b8      	movs	r0, #184	; 0xb8
 800151c:	f7ff ff3b 	bl	8001396 <SSD1963_WriteCommand>
	SSD1963_WriteData(0x0F);
 8001520:	200f      	movs	r0, #15
 8001522:	f7ff ff47 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData(0x01);
 8001526:	2001      	movs	r0, #1
 8001528:	f7ff ff44 	bl	80013b4 <SSD1963_WriteData>
	
	// set GPIO0 , 1 , 2, 3 = 1
	SSD1963_WriteCommand(SSD1963_SET_GPIO_VALUE);
 800152c:	20ba      	movs	r0, #186	; 0xba
 800152e:	f7ff ff32 	bl	8001396 <SSD1963_WriteCommand>
	SSD1963_WriteData(0x0F);
 8001532:	200f      	movs	r0, #15
 8001534:	f7ff ff3e 	bl	80013b4 <SSD1963_WriteData>
	
	//SET display on
	SSD1963_ClearScreen(0);
 8001538:	2000      	movs	r0, #0
 800153a:	f000 f85a 	bl	80015f2 <SSD1963_ClearScreen>
	SSD1963_WriteCommand(SSD1963_SET_DISPLAY_ON);		
 800153e:	2029      	movs	r0, #41	; 0x29
 8001540:	f7ff ff29 	bl	8001396 <SSD1963_WriteCommand>
	
	// exit sleep mode
	SSD1963_WriteCommand(SSD1963_EXIT_SLEEP_MODE);
 8001544:	2011      	movs	r0, #17
 8001546:	f7ff ff26 	bl	8001396 <SSD1963_WriteCommand>
}
 800154a:	bf00      	nop
 800154c:	3708      	adds	r7, #8
 800154e:	46bd      	mov	sp, r7
 8001550:	bd80      	pop	{r7, pc}
 8001552:	bf00      	nop
 8001554:	0001869f 	.word	0x0001869f

08001558 <SSD1963_SetArea>:
//=============================================================================
//
//=============================================================================
void SSD1963_SetArea(unsigned int sx, unsigned int ex, unsigned int sy, unsigned int ey)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	b084      	sub	sp, #16
 800155c:	af00      	add	r7, sp, #0
 800155e:	60f8      	str	r0, [r7, #12]
 8001560:	60b9      	str	r1, [r7, #8]
 8001562:	607a      	str	r2, [r7, #4]
 8001564:	603b      	str	r3, [r7, #0]
	SSD1963_WriteCommand(SSD1963_SET_COLUMN_ADDRESS);	
 8001566:	202a      	movs	r0, #42	; 0x2a
 8001568:	f7ff ff15 	bl	8001396 <SSD1963_WriteCommand>
	SSD1963_WriteData((sx >> 8) & 0xFF);
 800156c:	68fb      	ldr	r3, [r7, #12]
 800156e:	0a1b      	lsrs	r3, r3, #8
 8001570:	b29b      	uxth	r3, r3
 8001572:	b2db      	uxtb	r3, r3
 8001574:	b29b      	uxth	r3, r3
 8001576:	4618      	mov	r0, r3
 8001578:	f7ff ff1c 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData((sx >> 0) & 0xFF);
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	b29b      	uxth	r3, r3
 8001580:	b2db      	uxtb	r3, r3
 8001582:	b29b      	uxth	r3, r3
 8001584:	4618      	mov	r0, r3
 8001586:	f7ff ff15 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData((ex >> 8) & 0xFF);
 800158a:	68bb      	ldr	r3, [r7, #8]
 800158c:	0a1b      	lsrs	r3, r3, #8
 800158e:	b29b      	uxth	r3, r3
 8001590:	b2db      	uxtb	r3, r3
 8001592:	b29b      	uxth	r3, r3
 8001594:	4618      	mov	r0, r3
 8001596:	f7ff ff0d 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData((ex >> 0) & 0xFF);
 800159a:	68bb      	ldr	r3, [r7, #8]
 800159c:	b29b      	uxth	r3, r3
 800159e:	b2db      	uxtb	r3, r3
 80015a0:	b29b      	uxth	r3, r3
 80015a2:	4618      	mov	r0, r3
 80015a4:	f7ff ff06 	bl	80013b4 <SSD1963_WriteData>

	SSD1963_WriteCommand(SSD1963_SET_PAGE_ADDRESS);	
 80015a8:	202b      	movs	r0, #43	; 0x2b
 80015aa:	f7ff fef4 	bl	8001396 <SSD1963_WriteCommand>
	SSD1963_WriteData((sy >> 8) & 0xFF);
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	0a1b      	lsrs	r3, r3, #8
 80015b2:	b29b      	uxth	r3, r3
 80015b4:	b2db      	uxtb	r3, r3
 80015b6:	b29b      	uxth	r3, r3
 80015b8:	4618      	mov	r0, r3
 80015ba:	f7ff fefb 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData((sy >> 0) & 0xFF);
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	b29b      	uxth	r3, r3
 80015c2:	b2db      	uxtb	r3, r3
 80015c4:	b29b      	uxth	r3, r3
 80015c6:	4618      	mov	r0, r3
 80015c8:	f7ff fef4 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData((ey >> 8) & 0xFF);
 80015cc:	683b      	ldr	r3, [r7, #0]
 80015ce:	0a1b      	lsrs	r3, r3, #8
 80015d0:	b29b      	uxth	r3, r3
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	b29b      	uxth	r3, r3
 80015d6:	4618      	mov	r0, r3
 80015d8:	f7ff feec 	bl	80013b4 <SSD1963_WriteData>
	SSD1963_WriteData((ey >> 0) & 0xFF);
 80015dc:	683b      	ldr	r3, [r7, #0]
 80015de:	b29b      	uxth	r3, r3
 80015e0:	b2db      	uxtb	r3, r3
 80015e2:	b29b      	uxth	r3, r3
 80015e4:	4618      	mov	r0, r3
 80015e6:	f7ff fee5 	bl	80013b4 <SSD1963_WriteData>
}
 80015ea:	bf00      	nop
 80015ec:	3710      	adds	r7, #16
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}

080015f2 <SSD1963_ClearScreen>:
}*/
//=============================================================================
// Fills whole screen specified color
//=============================================================================
void SSD1963_ClearScreen(uint16_t color)
{
 80015f2:	b580      	push	{r7, lr}
 80015f4:	b084      	sub	sp, #16
 80015f6:	af00      	add	r7, sp, #0
 80015f8:	4603      	mov	r3, r0
 80015fa:	80fb      	strh	r3, [r7, #6]
	unsigned int x,y;
	SSD1963_SetArea(0, TFT_WIDTH-1 , 0, TFT_HEIGHT-1);
 80015fc:	f240 13df 	movw	r3, #479	; 0x1df
 8001600:	2200      	movs	r2, #0
 8001602:	f240 311f 	movw	r1, #799	; 0x31f
 8001606:	2000      	movs	r0, #0
 8001608:	f7ff ffa6 	bl	8001558 <SSD1963_SetArea>
	SSD1963_WriteCommand(0x2c);
 800160c:	202c      	movs	r0, #44	; 0x2c
 800160e:	f7ff fec2 	bl	8001396 <SSD1963_WriteCommand>
	for(x=0;x<TFT_WIDTH;x++)
 8001612:	2300      	movs	r3, #0
 8001614:	60fb      	str	r3, [r7, #12]
 8001616:	e010      	b.n	800163a <SSD1963_ClearScreen+0x48>
		{
					for(y= 0;y<TFT_HEIGHT;y++)
 8001618:	2300      	movs	r3, #0
 800161a:	60bb      	str	r3, [r7, #8]
 800161c:	e006      	b.n	800162c <SSD1963_ClearScreen+0x3a>
									{
										SSD1963_WriteData(color);
 800161e:	88fb      	ldrh	r3, [r7, #6]
 8001620:	4618      	mov	r0, r3
 8001622:	f7ff fec7 	bl	80013b4 <SSD1963_WriteData>
					for(y= 0;y<TFT_HEIGHT;y++)
 8001626:	68bb      	ldr	r3, [r7, #8]
 8001628:	3301      	adds	r3, #1
 800162a:	60bb      	str	r3, [r7, #8]
 800162c:	68bb      	ldr	r3, [r7, #8]
 800162e:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8001632:	d3f4      	bcc.n	800161e <SSD1963_ClearScreen+0x2c>
	for(x=0;x<TFT_WIDTH;x++)
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	3301      	adds	r3, #1
 8001638:	60fb      	str	r3, [r7, #12]
 800163a:	68fb      	ldr	r3, [r7, #12]
 800163c:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8001640:	d3ea      	bcc.n	8001618 <SSD1963_ClearScreen+0x26>
									}
		}
}
 8001642:	bf00      	nop
 8001644:	bf00      	nop
 8001646:	3710      	adds	r7, #16
 8001648:	46bd      	mov	sp, r7
 800164a:	bd80      	pop	{r7, pc}

0800164c <LCD_Show_Image>:
  }
}
*/

void LCD_Show_Image(uint16_t x0,uint16_t y0, const uint16_t *code)
{
 800164c:	b590      	push	{r4, r7, lr}
 800164e:	b085      	sub	sp, #20
 8001650:	af00      	add	r7, sp, #0
 8001652:	4603      	mov	r3, r0
 8001654:	603a      	str	r2, [r7, #0]
 8001656:	80fb      	strh	r3, [r7, #6]
 8001658:	460b      	mov	r3, r1
 800165a:	80bb      	strh	r3, [r7, #4]
	uint32_t cnt_x = 0;	
 800165c:	2300      	movs	r3, #0
 800165e:	60fb      	str	r3, [r7, #12]
	uint16_t w = *(code++);
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	1c9a      	adds	r2, r3, #2
 8001664:	603a      	str	r2, [r7, #0]
 8001666:	881b      	ldrh	r3, [r3, #0]
 8001668:	817b      	strh	r3, [r7, #10]
	uint16_t h = *(code++);
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	1c9a      	adds	r2, r3, #2
 800166e:	603a      	str	r2, [r7, #0]
 8001670:	881b      	ldrh	r3, [r3, #0]
 8001672:	813b      	strh	r3, [r7, #8]
		SSD1963_SetArea(x0, x0+w-1, y0, y0+h-1);
 8001674:	88f8      	ldrh	r0, [r7, #6]
 8001676:	88fa      	ldrh	r2, [r7, #6]
 8001678:	897b      	ldrh	r3, [r7, #10]
 800167a:	4413      	add	r3, r2
 800167c:	3b01      	subs	r3, #1
 800167e:	461c      	mov	r4, r3
 8001680:	88b9      	ldrh	r1, [r7, #4]
 8001682:	88ba      	ldrh	r2, [r7, #4]
 8001684:	893b      	ldrh	r3, [r7, #8]
 8001686:	4413      	add	r3, r2
 8001688:	3b01      	subs	r3, #1
 800168a:	460a      	mov	r2, r1
 800168c:	4621      	mov	r1, r4
 800168e:	f7ff ff63 	bl	8001558 <SSD1963_SetArea>
		SSD1963_WriteCommand(0x2c);
 8001692:	202c      	movs	r0, #44	; 0x2c
 8001694:	f7ff fe7f 	bl	8001396 <SSD1963_WriteCommand>
		for(cnt_x=0;cnt_x< h*w ;cnt_x++)
 8001698:	2300      	movs	r3, #0
 800169a:	60fb      	str	r3, [r7, #12]
 800169c:	e009      	b.n	80016b2 <LCD_Show_Image+0x66>
		//for(cnt_x=h*w-1;cnt_x>=0 ;cnt_x--)
		{			
				SSD1963_WriteData(*(code++));			
 800169e:	683b      	ldr	r3, [r7, #0]
 80016a0:	1c9a      	adds	r2, r3, #2
 80016a2:	603a      	str	r2, [r7, #0]
 80016a4:	881b      	ldrh	r3, [r3, #0]
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7ff fe84 	bl	80013b4 <SSD1963_WriteData>
		for(cnt_x=0;cnt_x< h*w ;cnt_x++)
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	3301      	adds	r3, #1
 80016b0:	60fb      	str	r3, [r7, #12]
 80016b2:	893b      	ldrh	r3, [r7, #8]
 80016b4:	897a      	ldrh	r2, [r7, #10]
 80016b6:	fb02 f303 	mul.w	r3, r2, r3
 80016ba:	461a      	mov	r2, r3
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	4293      	cmp	r3, r2
 80016c0:	d3ed      	bcc.n	800169e <LCD_Show_Image+0x52>
		}	
}
 80016c2:	bf00      	nop
 80016c4:	bf00      	nop
 80016c6:	3714      	adds	r7, #20
 80016c8:	46bd      	mov	sp, r7
 80016ca:	bd90      	pop	{r4, r7, pc}

080016cc <lcd_draw_vertical_line>:
				SSD1963_WriteData(*(code++));			
		}	
}

void lcd_draw_vertical_line(uint16_t x0,uint16_t y0,uint16_t len,uint16_t w,uint16_t color)
{
 80016cc:	b590      	push	{r4, r7, lr}
 80016ce:	b085      	sub	sp, #20
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	4604      	mov	r4, r0
 80016d4:	4608      	mov	r0, r1
 80016d6:	4611      	mov	r1, r2
 80016d8:	461a      	mov	r2, r3
 80016da:	4623      	mov	r3, r4
 80016dc:	80fb      	strh	r3, [r7, #6]
 80016de:	4603      	mov	r3, r0
 80016e0:	80bb      	strh	r3, [r7, #4]
 80016e2:	460b      	mov	r3, r1
 80016e4:	807b      	strh	r3, [r7, #2]
 80016e6:	4613      	mov	r3, r2
 80016e8:	803b      	strh	r3, [r7, #0]
	uint32_t cnt_x = 0;			
 80016ea:	2300      	movs	r3, #0
 80016ec:	60fb      	str	r3, [r7, #12]
		SSD1963_SetArea(x0, x0+w-1, y0, y0+len-1);
 80016ee:	88f8      	ldrh	r0, [r7, #6]
 80016f0:	88fa      	ldrh	r2, [r7, #6]
 80016f2:	883b      	ldrh	r3, [r7, #0]
 80016f4:	4413      	add	r3, r2
 80016f6:	3b01      	subs	r3, #1
 80016f8:	461c      	mov	r4, r3
 80016fa:	88b9      	ldrh	r1, [r7, #4]
 80016fc:	88ba      	ldrh	r2, [r7, #4]
 80016fe:	887b      	ldrh	r3, [r7, #2]
 8001700:	4413      	add	r3, r2
 8001702:	3b01      	subs	r3, #1
 8001704:	460a      	mov	r2, r1
 8001706:	4621      	mov	r1, r4
 8001708:	f7ff ff26 	bl	8001558 <SSD1963_SetArea>
		SSD1963_WriteCommand(0x2c);
 800170c:	202c      	movs	r0, #44	; 0x2c
 800170e:	f7ff fe42 	bl	8001396 <SSD1963_WriteCommand>
		for(cnt_x=0;cnt_x< len*w ;cnt_x++)
 8001712:	2300      	movs	r3, #0
 8001714:	60fb      	str	r3, [r7, #12]
 8001716:	e006      	b.n	8001726 <lcd_draw_vertical_line+0x5a>
		{			
				SSD1963_WriteData(color);			
 8001718:	8c3b      	ldrh	r3, [r7, #32]
 800171a:	4618      	mov	r0, r3
 800171c:	f7ff fe4a 	bl	80013b4 <SSD1963_WriteData>
		for(cnt_x=0;cnt_x< len*w ;cnt_x++)
 8001720:	68fb      	ldr	r3, [r7, #12]
 8001722:	3301      	adds	r3, #1
 8001724:	60fb      	str	r3, [r7, #12]
 8001726:	887b      	ldrh	r3, [r7, #2]
 8001728:	883a      	ldrh	r2, [r7, #0]
 800172a:	fb02 f303 	mul.w	r3, r2, r3
 800172e:	461a      	mov	r2, r3
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	4293      	cmp	r3, r2
 8001734:	d3f0      	bcc.n	8001718 <lcd_draw_vertical_line+0x4c>
		}	
}
 8001736:	bf00      	nop
 8001738:	bf00      	nop
 800173a:	3714      	adds	r7, #20
 800173c:	46bd      	mov	sp, r7
 800173e:	bd90      	pop	{r4, r7, pc}

08001740 <lcd_draw_horizental_line>:

void lcd_draw_horizental_line(uint16_t x0,uint16_t y0,uint16_t len,uint16_t w,uint16_t color)
{
 8001740:	b590      	push	{r4, r7, lr}
 8001742:	b085      	sub	sp, #20
 8001744:	af00      	add	r7, sp, #0
 8001746:	4604      	mov	r4, r0
 8001748:	4608      	mov	r0, r1
 800174a:	4611      	mov	r1, r2
 800174c:	461a      	mov	r2, r3
 800174e:	4623      	mov	r3, r4
 8001750:	80fb      	strh	r3, [r7, #6]
 8001752:	4603      	mov	r3, r0
 8001754:	80bb      	strh	r3, [r7, #4]
 8001756:	460b      	mov	r3, r1
 8001758:	807b      	strh	r3, [r7, #2]
 800175a:	4613      	mov	r3, r2
 800175c:	803b      	strh	r3, [r7, #0]
	uint32_t cnt_x = 0;			
 800175e:	2300      	movs	r3, #0
 8001760:	60fb      	str	r3, [r7, #12]
		SSD1963_SetArea(x0, x0+len-1, y0, y0+w-1);
 8001762:	88f8      	ldrh	r0, [r7, #6]
 8001764:	88fa      	ldrh	r2, [r7, #6]
 8001766:	887b      	ldrh	r3, [r7, #2]
 8001768:	4413      	add	r3, r2
 800176a:	3b01      	subs	r3, #1
 800176c:	461c      	mov	r4, r3
 800176e:	88b9      	ldrh	r1, [r7, #4]
 8001770:	88ba      	ldrh	r2, [r7, #4]
 8001772:	883b      	ldrh	r3, [r7, #0]
 8001774:	4413      	add	r3, r2
 8001776:	3b01      	subs	r3, #1
 8001778:	460a      	mov	r2, r1
 800177a:	4621      	mov	r1, r4
 800177c:	f7ff feec 	bl	8001558 <SSD1963_SetArea>
		SSD1963_WriteCommand(0x2c);
 8001780:	202c      	movs	r0, #44	; 0x2c
 8001782:	f7ff fe08 	bl	8001396 <SSD1963_WriteCommand>
		for(cnt_x=0;cnt_x< len*w ;cnt_x++)
 8001786:	2300      	movs	r3, #0
 8001788:	60fb      	str	r3, [r7, #12]
 800178a:	e006      	b.n	800179a <lcd_draw_horizental_line+0x5a>
		{			
				SSD1963_WriteData(color);			
 800178c:	8c3b      	ldrh	r3, [r7, #32]
 800178e:	4618      	mov	r0, r3
 8001790:	f7ff fe10 	bl	80013b4 <SSD1963_WriteData>
		for(cnt_x=0;cnt_x< len*w ;cnt_x++)
 8001794:	68fb      	ldr	r3, [r7, #12]
 8001796:	3301      	adds	r3, #1
 8001798:	60fb      	str	r3, [r7, #12]
 800179a:	887b      	ldrh	r3, [r7, #2]
 800179c:	883a      	ldrh	r2, [r7, #0]
 800179e:	fb02 f303 	mul.w	r3, r2, r3
 80017a2:	461a      	mov	r2, r3
 80017a4:	68fb      	ldr	r3, [r7, #12]
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d3f0      	bcc.n	800178c <lcd_draw_horizental_line+0x4c>
		}	
}
 80017aa:	bf00      	nop
 80017ac:	bf00      	nop
 80017ae:	3714      	adds	r7, #20
 80017b0:	46bd      	mov	sp, r7
 80017b2:	bd90      	pop	{r4, r7, pc}

080017b4 <str_whidth>:
		x += ch_width;		
	}
}
*/
uint16_t str_whidth(char * s,const unsigned char * font)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b086      	sub	sp, #24
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
 80017bc:	6039      	str	r1, [r7, #0]
uint8_t first_ch;
uint8_t ch_number_in_font;
uint8_t ch_width;
uint16_t start_addr;
uint16_t lc_cnt=0;
 80017be:	2300      	movs	r3, #0
 80017c0:	82bb      	strh	r3, [r7, #20]
uint8_t lc_temp;
uint8_t lc_cnt2=0;
 80017c2:	2300      	movs	r3, #0
 80017c4:	74fb      	strb	r3, [r7, #19]
uint8_t lc_cnt3=0;
 80017c6:	2300      	movs	r3, #0
 80017c8:	74bb      	strb	r3, [r7, #18]
uint8_t ch_num_in_str=strlen(s);
 80017ca:	6878      	ldr	r0, [r7, #4]
 80017cc:	f7fe fd2a 	bl	8000224 <strlen>
 80017d0:	4603      	mov	r3, r0
 80017d2:	747b      	strb	r3, [r7, #17]
first_ch = font[2];
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	789b      	ldrb	r3, [r3, #2]
 80017d8:	743b      	strb	r3, [r7, #16]
ch_number_in_font = font[3];	
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	78db      	ldrb	r3, [r3, #3]
 80017de:	73fb      	strb	r3, [r7, #15]
uint16_t lc_width=0;
 80017e0:	2300      	movs	r3, #0
 80017e2:	82fb      	strh	r3, [r7, #22]
	while(*s != 0)
 80017e4:	e013      	b.n	800180e <str_whidth+0x5a>
	{		
		ch_width= font[4 + *(s+lc_cnt3) - first_ch];
 80017e6:	7cbb      	ldrb	r3, [r7, #18]
 80017e8:	687a      	ldr	r2, [r7, #4]
 80017ea:	4413      	add	r3, r2
 80017ec:	781b      	ldrb	r3, [r3, #0]
 80017ee:	1d1a      	adds	r2, r3, #4
 80017f0:	7c3b      	ldrb	r3, [r7, #16]
 80017f2:	1ad3      	subs	r3, r2, r3
 80017f4:	461a      	mov	r2, r3
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	4413      	add	r3, r2
 80017fa:	781b      	ldrb	r3, [r3, #0]
 80017fc:	73bb      	strb	r3, [r7, #14]
		s++;
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	3301      	adds	r3, #1
 8001802:	607b      	str	r3, [r7, #4]
		lc_width += ch_width;		
 8001804:	7bbb      	ldrb	r3, [r7, #14]
 8001806:	b29a      	uxth	r2, r3
 8001808:	8afb      	ldrh	r3, [r7, #22]
 800180a:	4413      	add	r3, r2
 800180c:	82fb      	strh	r3, [r7, #22]
	while(*s != 0)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	2b00      	cmp	r3, #0
 8001814:	d1e7      	bne.n	80017e6 <str_whidth+0x32>
	}
	return lc_width;
 8001816:	8afb      	ldrh	r3, [r7, #22]
}
 8001818:	4618      	mov	r0, r3
 800181a:	3718      	adds	r7, #24
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}

08001820 <lcd_put_str2>:

uint8_t lcd_put_str2(uint16_t x,uint16_t y,char * s,uint16_t fg_color,uint16_t bg_color,const unsigned char * font)
{	
 8001820:	b590      	push	{r4, r7, lr}
 8001822:	b089      	sub	sp, #36	; 0x24
 8001824:	af00      	add	r7, sp, #0
 8001826:	60ba      	str	r2, [r7, #8]
 8001828:	461a      	mov	r2, r3
 800182a:	4603      	mov	r3, r0
 800182c:	81fb      	strh	r3, [r7, #14]
 800182e:	460b      	mov	r3, r1
 8001830:	81bb      	strh	r3, [r7, #12]
 8001832:	4613      	mov	r3, r2
 8001834:	80fb      	strh	r3, [r7, #6]
uint8_t font_height;
uint8_t first_ch;
uint8_t ch_number_in_font;
uint8_t ch_width;
uint16_t start_addr;
uint16_t lc_cnt=0;
 8001836:	2300      	movs	r3, #0
 8001838:	83bb      	strh	r3, [r7, #28]
uint8_t lc_temp;
uint8_t lc_cnt2=0;
 800183a:	2300      	movs	r3, #0
 800183c:	76fb      	strb	r3, [r7, #27]
uint8_t lc_cnt3=0;
 800183e:	2300      	movs	r3, #0
 8001840:	76bb      	strb	r3, [r7, #26]
uint8_t ch_num_in_str=strlen(s);
 8001842:	68b8      	ldr	r0, [r7, #8]
 8001844:	f7fe fcee 	bl	8000224 <strlen>
 8001848:	4603      	mov	r3, r0
 800184a:	767b      	strb	r3, [r7, #25]
font_height = font[1];
 800184c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800184e:	785b      	ldrb	r3, [r3, #1]
 8001850:	763b      	strb	r3, [r7, #24]
first_ch = font[2];
 8001852:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001854:	789b      	ldrb	r3, [r3, #2]
 8001856:	75fb      	strb	r3, [r7, #23]
ch_number_in_font = font[3];	
 8001858:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800185a:	78db      	ldrb	r3, [r3, #3]
 800185c:	75bb      	strb	r3, [r7, #22]
	//for(lc_cnt3=ch_num_in_str-1;lc_cnt3>=0;lc_cnt3--)
	for(lc_cnt3=0;lc_cnt3<ch_num_in_str;lc_cnt3++)
 800185e:	2300      	movs	r3, #0
 8001860:	76bb      	strb	r3, [r7, #26]
 8001862:	e0ba      	b.n	80019da <lcd_put_str2+0x1ba>
	{		
		if(*(s+lc_cnt3) < first_ch || *(s+lc_cnt3) > first_ch + ch_number_in_font) return 0;
 8001864:	7ebb      	ldrb	r3, [r7, #26]
 8001866:	68ba      	ldr	r2, [r7, #8]
 8001868:	4413      	add	r3, r2
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	7dfa      	ldrb	r2, [r7, #23]
 800186e:	429a      	cmp	r2, r3
 8001870:	d809      	bhi.n	8001886 <lcd_put_str2+0x66>
 8001872:	7ebb      	ldrb	r3, [r7, #26]
 8001874:	68ba      	ldr	r2, [r7, #8]
 8001876:	4413      	add	r3, r2
 8001878:	781b      	ldrb	r3, [r3, #0]
 800187a:	4619      	mov	r1, r3
 800187c:	7dfa      	ldrb	r2, [r7, #23]
 800187e:	7dbb      	ldrb	r3, [r7, #22]
 8001880:	4413      	add	r3, r2
 8001882:	4299      	cmp	r1, r3
 8001884:	dd01      	ble.n	800188a <lcd_put_str2+0x6a>
 8001886:	2300      	movs	r3, #0
 8001888:	e0ac      	b.n	80019e4 <lcd_put_str2+0x1c4>
		
		ch_width= font[4 + *(s+lc_cnt3) - first_ch];
 800188a:	7ebb      	ldrb	r3, [r7, #26]
 800188c:	68ba      	ldr	r2, [r7, #8]
 800188e:	4413      	add	r3, r2
 8001890:	781b      	ldrb	r3, [r3, #0]
 8001892:	1d1a      	adds	r2, r3, #4
 8001894:	7dfb      	ldrb	r3, [r7, #23]
 8001896:	1ad3      	subs	r3, r2, r3
 8001898:	461a      	mov	r2, r3
 800189a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800189c:	4413      	add	r3, r2
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	757b      	strb	r3, [r7, #21]
		start_addr = 4 + (uint16_t)ch_number_in_font;	
 80018a2:	7dbb      	ldrb	r3, [r7, #22]
 80018a4:	b29b      	uxth	r3, r3
 80018a6:	3304      	adds	r3, #4
 80018a8:	83fb      	strh	r3, [r7, #30]
		for(lc_cnt=0;lc_cnt<*(s+lc_cnt3) - first_ch;lc_cnt++)
 80018aa:	2300      	movs	r3, #0
 80018ac:	83bb      	strh	r3, [r7, #28]
 80018ae:	e01a      	b.n	80018e6 <lcd_put_str2+0xc6>
		{
			lc_temp = ((font[4 +lc_cnt] - 1)/8)+1;	
 80018b0:	8bbb      	ldrh	r3, [r7, #28]
 80018b2:	3304      	adds	r3, #4
 80018b4:	461a      	mov	r2, r3
 80018b6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80018b8:	4413      	add	r3, r2
 80018ba:	781b      	ldrb	r3, [r3, #0]
 80018bc:	3b01      	subs	r3, #1
 80018be:	2b00      	cmp	r3, #0
 80018c0:	da00      	bge.n	80018c4 <lcd_put_str2+0xa4>
 80018c2:	3307      	adds	r3, #7
 80018c4:	10db      	asrs	r3, r3, #3
 80018c6:	b2db      	uxtb	r3, r3
 80018c8:	3301      	adds	r3, #1
 80018ca:	753b      	strb	r3, [r7, #20]
			start_addr += (uint16_t)(font_height)*lc_temp;
 80018cc:	7e3b      	ldrb	r3, [r7, #24]
 80018ce:	b29b      	uxth	r3, r3
 80018d0:	7d3a      	ldrb	r2, [r7, #20]
 80018d2:	b292      	uxth	r2, r2
 80018d4:	fb02 f303 	mul.w	r3, r2, r3
 80018d8:	b29a      	uxth	r2, r3
 80018da:	8bfb      	ldrh	r3, [r7, #30]
 80018dc:	4413      	add	r3, r2
 80018de:	83fb      	strh	r3, [r7, #30]
		for(lc_cnt=0;lc_cnt<*(s+lc_cnt3) - first_ch;lc_cnt++)
 80018e0:	8bbb      	ldrh	r3, [r7, #28]
 80018e2:	3301      	adds	r3, #1
 80018e4:	83bb      	strh	r3, [r7, #28]
 80018e6:	8bba      	ldrh	r2, [r7, #28]
 80018e8:	7ebb      	ldrb	r3, [r7, #26]
 80018ea:	68b9      	ldr	r1, [r7, #8]
 80018ec:	440b      	add	r3, r1
 80018ee:	781b      	ldrb	r3, [r3, #0]
 80018f0:	4619      	mov	r1, r3
 80018f2:	7dfb      	ldrb	r3, [r7, #23]
 80018f4:	1acb      	subs	r3, r1, r3
 80018f6:	429a      	cmp	r2, r3
 80018f8:	dbda      	blt.n	80018b0 <lcd_put_str2+0x90>
		}
		
		SSD1963_SetArea(x,x+ch_width-1,y,y+font_height-1);
 80018fa:	89f8      	ldrh	r0, [r7, #14]
 80018fc:	89fa      	ldrh	r2, [r7, #14]
 80018fe:	7d7b      	ldrb	r3, [r7, #21]
 8001900:	4413      	add	r3, r2
 8001902:	3b01      	subs	r3, #1
 8001904:	461c      	mov	r4, r3
 8001906:	89b9      	ldrh	r1, [r7, #12]
 8001908:	89ba      	ldrh	r2, [r7, #12]
 800190a:	7e3b      	ldrb	r3, [r7, #24]
 800190c:	4413      	add	r3, r2
 800190e:	3b01      	subs	r3, #1
 8001910:	460a      	mov	r2, r1
 8001912:	4621      	mov	r1, r4
 8001914:	f7ff fe20 	bl	8001558 <SSD1963_SetArea>
		SSD1963_WriteCommand(0x2c);	
 8001918:	202c      	movs	r0, #44	; 0x2c
 800191a:	f7ff fd3c 	bl	8001396 <SSD1963_WriteCommand>
		lc_temp = ((font[4 + *(s+lc_cnt3) - first_ch] - 1)/8)+1;	
 800191e:	7ebb      	ldrb	r3, [r7, #26]
 8001920:	68ba      	ldr	r2, [r7, #8]
 8001922:	4413      	add	r3, r2
 8001924:	781b      	ldrb	r3, [r3, #0]
 8001926:	1d1a      	adds	r2, r3, #4
 8001928:	7dfb      	ldrb	r3, [r7, #23]
 800192a:	1ad3      	subs	r3, r2, r3
 800192c:	461a      	mov	r2, r3
 800192e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001930:	4413      	add	r3, r2
 8001932:	781b      	ldrb	r3, [r3, #0]
 8001934:	3b01      	subs	r3, #1
 8001936:	2b00      	cmp	r3, #0
 8001938:	da00      	bge.n	800193c <lcd_put_str2+0x11c>
 800193a:	3307      	adds	r3, #7
 800193c:	10db      	asrs	r3, r3, #3
 800193e:	b2db      	uxtb	r3, r3
 8001940:	3301      	adds	r3, #1
 8001942:	753b      	strb	r3, [r7, #20]
		for(lc_cnt=0;lc_cnt<font_height;lc_cnt++)
 8001944:	2300      	movs	r3, #0
 8001946:	83bb      	strh	r3, [r7, #28]
 8001948:	e03a      	b.n	80019c0 <lcd_put_str2+0x1a0>
		{
			for(lc_cnt2=0;lc_cnt2<ch_width;lc_cnt2++)
 800194a:	2300      	movs	r3, #0
 800194c:	76fb      	strb	r3, [r7, #27]
 800194e:	e030      	b.n	80019b2 <lcd_put_str2+0x192>
			//for(lc_cnt2=ch_width-1;lc_cnt2>=0;lc_cnt2--)
			{
				//if( calibri[start_addr + lc_cnt * lc_temp + lc_cnt2/8] & (1 << (lc_cnt2 % 8)) )
				if( font[start_addr + lc_cnt * lc_temp + (ch_width-1-lc_cnt2)/8] & (1 << ((ch_width-1-lc_cnt2 )% 8)) )				
 8001950:	8bfa      	ldrh	r2, [r7, #30]
 8001952:	8bbb      	ldrh	r3, [r7, #28]
 8001954:	7d39      	ldrb	r1, [r7, #20]
 8001956:	fb01 f303 	mul.w	r3, r1, r3
 800195a:	441a      	add	r2, r3
 800195c:	7d7b      	ldrb	r3, [r7, #21]
 800195e:	1e59      	subs	r1, r3, #1
 8001960:	7efb      	ldrb	r3, [r7, #27]
 8001962:	1acb      	subs	r3, r1, r3
 8001964:	2b00      	cmp	r3, #0
 8001966:	da00      	bge.n	800196a <lcd_put_str2+0x14a>
 8001968:	3307      	adds	r3, #7
 800196a:	10db      	asrs	r3, r3, #3
 800196c:	4413      	add	r3, r2
 800196e:	461a      	mov	r2, r3
 8001970:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001972:	4413      	add	r3, r2
 8001974:	781b      	ldrb	r3, [r3, #0]
 8001976:	4619      	mov	r1, r3
 8001978:	7d7b      	ldrb	r3, [r7, #21]
 800197a:	1e5a      	subs	r2, r3, #1
 800197c:	7efb      	ldrb	r3, [r7, #27]
 800197e:	1ad3      	subs	r3, r2, r3
 8001980:	425a      	negs	r2, r3
 8001982:	f003 0307 	and.w	r3, r3, #7
 8001986:	f002 0207 	and.w	r2, r2, #7
 800198a:	bf58      	it	pl
 800198c:	4253      	negpl	r3, r2
 800198e:	fa41 f303 	asr.w	r3, r1, r3
 8001992:	f003 0301 	and.w	r3, r3, #1
 8001996:	2b00      	cmp	r3, #0
 8001998:	d004      	beq.n	80019a4 <lcd_put_str2+0x184>
				{
					SSD1963_WriteData(fg_color);
 800199a:	88fb      	ldrh	r3, [r7, #6]
 800199c:	4618      	mov	r0, r3
 800199e:	f7ff fd09 	bl	80013b4 <SSD1963_WriteData>
 80019a2:	e003      	b.n	80019ac <lcd_put_str2+0x18c>
				}
				else
				{			
					SSD1963_WriteData(bg_color);			
 80019a4:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 80019a6:	4618      	mov	r0, r3
 80019a8:	f7ff fd04 	bl	80013b4 <SSD1963_WriteData>
			for(lc_cnt2=0;lc_cnt2<ch_width;lc_cnt2++)
 80019ac:	7efb      	ldrb	r3, [r7, #27]
 80019ae:	3301      	adds	r3, #1
 80019b0:	76fb      	strb	r3, [r7, #27]
 80019b2:	7efa      	ldrb	r2, [r7, #27]
 80019b4:	7d7b      	ldrb	r3, [r7, #21]
 80019b6:	429a      	cmp	r2, r3
 80019b8:	d3ca      	bcc.n	8001950 <lcd_put_str2+0x130>
		for(lc_cnt=0;lc_cnt<font_height;lc_cnt++)
 80019ba:	8bbb      	ldrh	r3, [r7, #28]
 80019bc:	3301      	adds	r3, #1
 80019be:	83bb      	strh	r3, [r7, #28]
 80019c0:	7e3b      	ldrb	r3, [r7, #24]
 80019c2:	b29b      	uxth	r3, r3
 80019c4:	8bba      	ldrh	r2, [r7, #28]
 80019c6:	429a      	cmp	r2, r3
 80019c8:	d3bf      	bcc.n	800194a <lcd_put_str2+0x12a>
				}
			}
		}
		x += ch_width;		
 80019ca:	7d7b      	ldrb	r3, [r7, #21]
 80019cc:	b29a      	uxth	r2, r3
 80019ce:	89fb      	ldrh	r3, [r7, #14]
 80019d0:	4413      	add	r3, r2
 80019d2:	81fb      	strh	r3, [r7, #14]
	for(lc_cnt3=0;lc_cnt3<ch_num_in_str;lc_cnt3++)
 80019d4:	7ebb      	ldrb	r3, [r7, #26]
 80019d6:	3301      	adds	r3, #1
 80019d8:	76bb      	strb	r3, [r7, #26]
 80019da:	7eba      	ldrb	r2, [r7, #26]
 80019dc:	7e7b      	ldrb	r3, [r7, #25]
 80019de:	429a      	cmp	r2, r3
 80019e0:	f4ff af40 	bcc.w	8001864 <lcd_put_str2+0x44>
	}
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	3724      	adds	r7, #36	; 0x24
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd90      	pop	{r4, r7, pc}

080019ec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019ec:	b480      	push	{r7}
 80019ee:	b085      	sub	sp, #20
 80019f0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80019f2:	4b15      	ldr	r3, [pc, #84]	; (8001a48 <HAL_MspInit+0x5c>)
 80019f4:	699b      	ldr	r3, [r3, #24]
 80019f6:	4a14      	ldr	r2, [pc, #80]	; (8001a48 <HAL_MspInit+0x5c>)
 80019f8:	f043 0301 	orr.w	r3, r3, #1
 80019fc:	6193      	str	r3, [r2, #24]
 80019fe:	4b12      	ldr	r3, [pc, #72]	; (8001a48 <HAL_MspInit+0x5c>)
 8001a00:	699b      	ldr	r3, [r3, #24]
 8001a02:	f003 0301 	and.w	r3, r3, #1
 8001a06:	60bb      	str	r3, [r7, #8]
 8001a08:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a0a:	4b0f      	ldr	r3, [pc, #60]	; (8001a48 <HAL_MspInit+0x5c>)
 8001a0c:	69db      	ldr	r3, [r3, #28]
 8001a0e:	4a0e      	ldr	r2, [pc, #56]	; (8001a48 <HAL_MspInit+0x5c>)
 8001a10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001a14:	61d3      	str	r3, [r2, #28]
 8001a16:	4b0c      	ldr	r3, [pc, #48]	; (8001a48 <HAL_MspInit+0x5c>)
 8001a18:	69db      	ldr	r3, [r3, #28]
 8001a1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a1e:	607b      	str	r3, [r7, #4]
 8001a20:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001a22:	4b0a      	ldr	r3, [pc, #40]	; (8001a4c <HAL_MspInit+0x60>)
 8001a24:	685b      	ldr	r3, [r3, #4]
 8001a26:	60fb      	str	r3, [r7, #12]
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001a2e:	60fb      	str	r3, [r7, #12]
 8001a30:	68fb      	ldr	r3, [r7, #12]
 8001a32:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001a36:	60fb      	str	r3, [r7, #12]
 8001a38:	4a04      	ldr	r2, [pc, #16]	; (8001a4c <HAL_MspInit+0x60>)
 8001a3a:	68fb      	ldr	r3, [r7, #12]
 8001a3c:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a3e:	bf00      	nop
 8001a40:	3714      	adds	r7, #20
 8001a42:	46bd      	mov	sp, r7
 8001a44:	bc80      	pop	{r7}
 8001a46:	4770      	bx	lr
 8001a48:	40021000 	.word	0x40021000
 8001a4c:	40010000 	.word	0x40010000

08001a50 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b088      	sub	sp, #32
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a58:	f107 0310 	add.w	r3, r7, #16
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	601a      	str	r2, [r3, #0]
 8001a60:	605a      	str	r2, [r3, #4]
 8001a62:	609a      	str	r2, [r3, #8]
 8001a64:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI2)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	4a1c      	ldr	r2, [pc, #112]	; (8001adc <HAL_SPI_MspInit+0x8c>)
 8001a6c:	4293      	cmp	r3, r2
 8001a6e:	d131      	bne.n	8001ad4 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001a70:	4b1b      	ldr	r3, [pc, #108]	; (8001ae0 <HAL_SPI_MspInit+0x90>)
 8001a72:	69db      	ldr	r3, [r3, #28]
 8001a74:	4a1a      	ldr	r2, [pc, #104]	; (8001ae0 <HAL_SPI_MspInit+0x90>)
 8001a76:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001a7a:	61d3      	str	r3, [r2, #28]
 8001a7c:	4b18      	ldr	r3, [pc, #96]	; (8001ae0 <HAL_SPI_MspInit+0x90>)
 8001a7e:	69db      	ldr	r3, [r3, #28]
 8001a80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001a84:	60fb      	str	r3, [r7, #12]
 8001a86:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a88:	4b15      	ldr	r3, [pc, #84]	; (8001ae0 <HAL_SPI_MspInit+0x90>)
 8001a8a:	699b      	ldr	r3, [r3, #24]
 8001a8c:	4a14      	ldr	r2, [pc, #80]	; (8001ae0 <HAL_SPI_MspInit+0x90>)
 8001a8e:	f043 0308 	orr.w	r3, r3, #8
 8001a92:	6193      	str	r3, [r2, #24]
 8001a94:	4b12      	ldr	r3, [pc, #72]	; (8001ae0 <HAL_SPI_MspInit+0x90>)
 8001a96:	699b      	ldr	r3, [r3, #24]
 8001a98:	f003 0308 	and.w	r3, r3, #8
 8001a9c:	60bb      	str	r3, [r7, #8]
 8001a9e:	68bb      	ldr	r3, [r7, #8]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8001aa0:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001aa4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001aa6:	2302      	movs	r3, #2
 8001aa8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aae:	f107 0310 	add.w	r3, r7, #16
 8001ab2:	4619      	mov	r1, r3
 8001ab4:	480b      	ldr	r0, [pc, #44]	; (8001ae4 <HAL_SPI_MspInit+0x94>)
 8001ab6:	f001 f92d 	bl	8002d14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14;
 8001aba:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001abe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ac4:	2300      	movs	r3, #0
 8001ac6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ac8:	f107 0310 	add.w	r3, r7, #16
 8001acc:	4619      	mov	r1, r3
 8001ace:	4805      	ldr	r0, [pc, #20]	; (8001ae4 <HAL_SPI_MspInit+0x94>)
 8001ad0:	f001 f920 	bl	8002d14 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 8001ad4:	bf00      	nop
 8001ad6:	3720      	adds	r7, #32
 8001ad8:	46bd      	mov	sp, r7
 8001ada:	bd80      	pop	{r7, pc}
 8001adc:	40003800 	.word	0x40003800
 8001ae0:	40021000 	.word	0x40021000
 8001ae4:	40010c00 	.word	0x40010c00

08001ae8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b088      	sub	sp, #32
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001af0:	f107 0310 	add.w	r3, r7, #16
 8001af4:	2200      	movs	r2, #0
 8001af6:	601a      	str	r2, [r3, #0]
 8001af8:	605a      	str	r2, [r3, #4]
 8001afa:	609a      	str	r2, [r3, #8]
 8001afc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4a47      	ldr	r2, [pc, #284]	; (8001c20 <HAL_UART_MspInit+0x138>)
 8001b04:	4293      	cmp	r3, r2
 8001b06:	f040 8086 	bne.w	8001c16 <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001b0a:	4b46      	ldr	r3, [pc, #280]	; (8001c24 <HAL_UART_MspInit+0x13c>)
 8001b0c:	699b      	ldr	r3, [r3, #24]
 8001b0e:	4a45      	ldr	r2, [pc, #276]	; (8001c24 <HAL_UART_MspInit+0x13c>)
 8001b10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001b14:	6193      	str	r3, [r2, #24]
 8001b16:	4b43      	ldr	r3, [pc, #268]	; (8001c24 <HAL_UART_MspInit+0x13c>)
 8001b18:	699b      	ldr	r3, [r3, #24]
 8001b1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001b1e:	60fb      	str	r3, [r7, #12]
 8001b20:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b22:	4b40      	ldr	r3, [pc, #256]	; (8001c24 <HAL_UART_MspInit+0x13c>)
 8001b24:	699b      	ldr	r3, [r3, #24]
 8001b26:	4a3f      	ldr	r2, [pc, #252]	; (8001c24 <HAL_UART_MspInit+0x13c>)
 8001b28:	f043 0304 	orr.w	r3, r3, #4
 8001b2c:	6193      	str	r3, [r2, #24]
 8001b2e:	4b3d      	ldr	r3, [pc, #244]	; (8001c24 <HAL_UART_MspInit+0x13c>)
 8001b30:	699b      	ldr	r3, [r3, #24]
 8001b32:	f003 0304 	and.w	r3, r3, #4
 8001b36:	60bb      	str	r3, [r7, #8]
 8001b38:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001b3a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b3e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b40:	2302      	movs	r3, #2
 8001b42:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001b44:	2303      	movs	r3, #3
 8001b46:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b48:	f107 0310 	add.w	r3, r7, #16
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	4836      	ldr	r0, [pc, #216]	; (8001c28 <HAL_UART_MspInit+0x140>)
 8001b50:	f001 f8e0 	bl	8002d14 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001b54:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001b58:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b5a:	2300      	movs	r3, #0
 8001b5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001b62:	f107 0310 	add.w	r3, r7, #16
 8001b66:	4619      	mov	r1, r3
 8001b68:	482f      	ldr	r0, [pc, #188]	; (8001c28 <HAL_UART_MspInit+0x140>)
 8001b6a:	f001 f8d3 	bl	8002d14 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 8001b6e:	4b2f      	ldr	r3, [pc, #188]	; (8001c2c <HAL_UART_MspInit+0x144>)
 8001b70:	4a2f      	ldr	r2, [pc, #188]	; (8001c30 <HAL_UART_MspInit+0x148>)
 8001b72:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b74:	4b2d      	ldr	r3, [pc, #180]	; (8001c2c <HAL_UART_MspInit+0x144>)
 8001b76:	2200      	movs	r2, #0
 8001b78:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b7a:	4b2c      	ldr	r3, [pc, #176]	; (8001c2c <HAL_UART_MspInit+0x144>)
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001b80:	4b2a      	ldr	r3, [pc, #168]	; (8001c2c <HAL_UART_MspInit+0x144>)
 8001b82:	2280      	movs	r2, #128	; 0x80
 8001b84:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b86:	4b29      	ldr	r3, [pc, #164]	; (8001c2c <HAL_UART_MspInit+0x144>)
 8001b88:	2200      	movs	r2, #0
 8001b8a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b8c:	4b27      	ldr	r3, [pc, #156]	; (8001c2c <HAL_UART_MspInit+0x144>)
 8001b8e:	2200      	movs	r2, #0
 8001b90:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8001b92:	4b26      	ldr	r3, [pc, #152]	; (8001c2c <HAL_UART_MspInit+0x144>)
 8001b94:	2220      	movs	r2, #32
 8001b96:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001b98:	4b24      	ldr	r3, [pc, #144]	; (8001c2c <HAL_UART_MspInit+0x144>)
 8001b9a:	2200      	movs	r2, #0
 8001b9c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001b9e:	4823      	ldr	r0, [pc, #140]	; (8001c2c <HAL_UART_MspInit+0x144>)
 8001ba0:	f000 fc70 	bl	8002484 <HAL_DMA_Init>
 8001ba4:	4603      	mov	r3, r0
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	d001      	beq.n	8001bae <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 8001baa:	f7ff fbef 	bl	800138c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	4a1e      	ldr	r2, [pc, #120]	; (8001c2c <HAL_UART_MspInit+0x144>)
 8001bb2:	635a      	str	r2, [r3, #52]	; 0x34
 8001bb4:	4a1d      	ldr	r2, [pc, #116]	; (8001c2c <HAL_UART_MspInit+0x144>)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001bba:	4b1e      	ldr	r3, [pc, #120]	; (8001c34 <HAL_UART_MspInit+0x14c>)
 8001bbc:	4a1e      	ldr	r2, [pc, #120]	; (8001c38 <HAL_UART_MspInit+0x150>)
 8001bbe:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001bc0:	4b1c      	ldr	r3, [pc, #112]	; (8001c34 <HAL_UART_MspInit+0x14c>)
 8001bc2:	2210      	movs	r2, #16
 8001bc4:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bc6:	4b1b      	ldr	r3, [pc, #108]	; (8001c34 <HAL_UART_MspInit+0x14c>)
 8001bc8:	2200      	movs	r2, #0
 8001bca:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001bcc:	4b19      	ldr	r3, [pc, #100]	; (8001c34 <HAL_UART_MspInit+0x14c>)
 8001bce:	2280      	movs	r2, #128	; 0x80
 8001bd0:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001bd2:	4b18      	ldr	r3, [pc, #96]	; (8001c34 <HAL_UART_MspInit+0x14c>)
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001bd8:	4b16      	ldr	r3, [pc, #88]	; (8001c34 <HAL_UART_MspInit+0x14c>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001bde:	4b15      	ldr	r3, [pc, #84]	; (8001c34 <HAL_UART_MspInit+0x14c>)
 8001be0:	2200      	movs	r2, #0
 8001be2:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001be4:	4b13      	ldr	r3, [pc, #76]	; (8001c34 <HAL_UART_MspInit+0x14c>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001bea:	4812      	ldr	r0, [pc, #72]	; (8001c34 <HAL_UART_MspInit+0x14c>)
 8001bec:	f000 fc4a 	bl	8002484 <HAL_DMA_Init>
 8001bf0:	4603      	mov	r3, r0
 8001bf2:	2b00      	cmp	r3, #0
 8001bf4:	d001      	beq.n	8001bfa <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 8001bf6:	f7ff fbc9 	bl	800138c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	4a0d      	ldr	r2, [pc, #52]	; (8001c34 <HAL_UART_MspInit+0x14c>)
 8001bfe:	631a      	str	r2, [r3, #48]	; 0x30
 8001c00:	4a0c      	ldr	r2, [pc, #48]	; (8001c34 <HAL_UART_MspInit+0x14c>)
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	6253      	str	r3, [r2, #36]	; 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001c06:	2200      	movs	r2, #0
 8001c08:	2100      	movs	r1, #0
 8001c0a:	2025      	movs	r0, #37	; 0x25
 8001c0c:	f000 fc03 	bl	8002416 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001c10:	2025      	movs	r0, #37	; 0x25
 8001c12:	f000 fc1c 	bl	800244e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8001c16:	bf00      	nop
 8001c18:	3720      	adds	r7, #32
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	bd80      	pop	{r7, pc}
 8001c1e:	bf00      	nop
 8001c20:	40013800 	.word	0x40013800
 8001c24:	40021000 	.word	0x40021000
 8001c28:	40010800 	.word	0x40010800
 8001c2c:	200001a0 	.word	0x200001a0
 8001c30:	40020058 	.word	0x40020058
 8001c34:	2000015c 	.word	0x2000015c
 8001c38:	40020044 	.word	0x40020044

08001c3c <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b086      	sub	sp, #24
 8001c40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8001c42:	f107 0308 	add.w	r3, r7, #8
 8001c46:	2200      	movs	r2, #0
 8001c48:	601a      	str	r2, [r3, #0]
 8001c4a:	605a      	str	r2, [r3, #4]
 8001c4c:	609a      	str	r2, [r3, #8]
 8001c4e:	60da      	str	r2, [r3, #12]
  if (FSMC_Initialized) {
 8001c50:	4b18      	ldr	r3, [pc, #96]	; (8001cb4 <HAL_FSMC_MspInit+0x78>)
 8001c52:	681b      	ldr	r3, [r3, #0]
 8001c54:	2b00      	cmp	r3, #0
 8001c56:	d129      	bne.n	8001cac <HAL_FSMC_MspInit+0x70>
    return;
  }
  FSMC_Initialized = 1;
 8001c58:	4b16      	ldr	r3, [pc, #88]	; (8001cb4 <HAL_FSMC_MspInit+0x78>)
 8001c5a:	2201      	movs	r2, #1
 8001c5c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 8001c5e:	4b16      	ldr	r3, [pc, #88]	; (8001cb8 <HAL_FSMC_MspInit+0x7c>)
 8001c60:	695b      	ldr	r3, [r3, #20]
 8001c62:	4a15      	ldr	r2, [pc, #84]	; (8001cb8 <HAL_FSMC_MspInit+0x7c>)
 8001c64:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001c68:	6153      	str	r3, [r2, #20]
 8001c6a:	4b13      	ldr	r3, [pc, #76]	; (8001cb8 <HAL_FSMC_MspInit+0x7c>)
 8001c6c:	695b      	ldr	r3, [r3, #20]
 8001c6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c72:	607b      	str	r3, [r7, #4]
 8001c74:	687b      	ldr	r3, [r7, #4]
  PD1   ------> FSMC_D3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8001c76:	f64f 7380 	movw	r3, #65408	; 0xff80
 8001c7a:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c7c:	2302      	movs	r3, #2
 8001c7e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c80:	2303      	movs	r3, #3
 8001c82:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c84:	f107 0308 	add.w	r3, r7, #8
 8001c88:	4619      	mov	r1, r3
 8001c8a:	480c      	ldr	r0, [pc, #48]	; (8001cbc <HAL_FSMC_MspInit+0x80>)
 8001c8c:	f001 f842 	bl	8002d14 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8001c90:	f64c 73b3 	movw	r3, #53171	; 0xcfb3
 8001c94:	60bb      	str	r3, [r7, #8]
                          |GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c96:	2302      	movs	r3, #2
 8001c98:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c9a:	2303      	movs	r3, #3
 8001c9c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c9e:	f107 0308 	add.w	r3, r7, #8
 8001ca2:	4619      	mov	r1, r3
 8001ca4:	4806      	ldr	r0, [pc, #24]	; (8001cc0 <HAL_FSMC_MspInit+0x84>)
 8001ca6:	f001 f835 	bl	8002d14 <HAL_GPIO_Init>
 8001caa:	e000      	b.n	8001cae <HAL_FSMC_MspInit+0x72>
    return;
 8001cac:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 8001cae:	3718      	adds	r7, #24
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bd80      	pop	{r7, pc}
 8001cb4:	200000a0 	.word	0x200000a0
 8001cb8:	40021000 	.word	0x40021000
 8001cbc:	40011800 	.word	0x40011800
 8001cc0:	40011400 	.word	0x40011400

08001cc4 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	b082      	sub	sp, #8
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 8001ccc:	f7ff ffb6 	bl	8001c3c <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 8001cd0:	bf00      	nop
 8001cd2:	3708      	adds	r7, #8
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	bd80      	pop	{r7, pc}

08001cd8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001cd8:	b480      	push	{r7}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001cdc:	e7fe      	b.n	8001cdc <NMI_Handler+0x4>

08001cde <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001cde:	b480      	push	{r7}
 8001ce0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ce2:	e7fe      	b.n	8001ce2 <HardFault_Handler+0x4>

08001ce4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ce4:	b480      	push	{r7}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ce8:	e7fe      	b.n	8001ce8 <MemManage_Handler+0x4>

08001cea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001cea:	b480      	push	{r7}
 8001cec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001cee:	e7fe      	b.n	8001cee <BusFault_Handler+0x4>

08001cf0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001cf0:	b480      	push	{r7}
 8001cf2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001cf4:	e7fe      	b.n	8001cf4 <UsageFault_Handler+0x4>

08001cf6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001cf6:	b480      	push	{r7}
 8001cf8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001cfa:	bf00      	nop
 8001cfc:	46bd      	mov	sp, r7
 8001cfe:	bc80      	pop	{r7}
 8001d00:	4770      	bx	lr

08001d02 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d02:	b480      	push	{r7}
 8001d04:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d06:	bf00      	nop
 8001d08:	46bd      	mov	sp, r7
 8001d0a:	bc80      	pop	{r7}
 8001d0c:	4770      	bx	lr

08001d0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d0e:	b480      	push	{r7}
 8001d10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d12:	bf00      	nop
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bc80      	pop	{r7}
 8001d18:	4770      	bx	lr

08001d1a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001d1a:	b580      	push	{r7, lr}
 8001d1c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001d1e:	f000 fa63 	bl	80021e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001d22:	bf00      	nop
 8001d24:	bd80      	pop	{r7, pc}
	...

08001d28 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001d28:	b580      	push	{r7, lr}
 8001d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001d2c:	4802      	ldr	r0, [pc, #8]	; (8001d38 <DMA1_Channel4_IRQHandler+0x10>)
 8001d2e:	f000 fd87 	bl	8002840 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001d32:	bf00      	nop
 8001d34:	bd80      	pop	{r7, pc}
 8001d36:	bf00      	nop
 8001d38:	2000015c 	.word	0x2000015c

08001d3c <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001d3c:	b580      	push	{r7, lr}
 8001d3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001d40:	4802      	ldr	r0, [pc, #8]	; (8001d4c <DMA1_Channel5_IRQHandler+0x10>)
 8001d42:	f000 fd7d 	bl	8002840 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001d46:	bf00      	nop
 8001d48:	bd80      	pop	{r7, pc}
 8001d4a:	bf00      	nop
 8001d4c:	200001a0 	.word	0x200001a0

08001d50 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001d54:	4802      	ldr	r0, [pc, #8]	; (8001d60 <USART1_IRQHandler+0x10>)
 8001d56:	f002 fb33 	bl	80043c0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001d5a:	bf00      	nop
 8001d5c:	bd80      	pop	{r7, pc}
 8001d5e:	bf00      	nop
 8001d60:	200001e4 	.word	0x200001e4

08001d64 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b086      	sub	sp, #24
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001d6c:	4a14      	ldr	r2, [pc, #80]	; (8001dc0 <_sbrk+0x5c>)
 8001d6e:	4b15      	ldr	r3, [pc, #84]	; (8001dc4 <_sbrk+0x60>)
 8001d70:	1ad3      	subs	r3, r2, r3
 8001d72:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001d78:	4b13      	ldr	r3, [pc, #76]	; (8001dc8 <_sbrk+0x64>)
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d102      	bne.n	8001d86 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001d80:	4b11      	ldr	r3, [pc, #68]	; (8001dc8 <_sbrk+0x64>)
 8001d82:	4a12      	ldr	r2, [pc, #72]	; (8001dcc <_sbrk+0x68>)
 8001d84:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001d86:	4b10      	ldr	r3, [pc, #64]	; (8001dc8 <_sbrk+0x64>)
 8001d88:	681a      	ldr	r2, [r3, #0]
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	4413      	add	r3, r2
 8001d8e:	693a      	ldr	r2, [r7, #16]
 8001d90:	429a      	cmp	r2, r3
 8001d92:	d207      	bcs.n	8001da4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001d94:	f002 ff8c 	bl	8004cb0 <__errno>
 8001d98:	4603      	mov	r3, r0
 8001d9a:	220c      	movs	r2, #12
 8001d9c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001d9e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001da2:	e009      	b.n	8001db8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001da4:	4b08      	ldr	r3, [pc, #32]	; (8001dc8 <_sbrk+0x64>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001daa:	4b07      	ldr	r3, [pc, #28]	; (8001dc8 <_sbrk+0x64>)
 8001dac:	681a      	ldr	r2, [r3, #0]
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	4413      	add	r3, r2
 8001db2:	4a05      	ldr	r2, [pc, #20]	; (8001dc8 <_sbrk+0x64>)
 8001db4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001db6:	68fb      	ldr	r3, [r7, #12]
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	3718      	adds	r7, #24
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}
 8001dc0:	20010000 	.word	0x20010000
 8001dc4:	00000400 	.word	0x00000400
 8001dc8:	200000a4 	.word	0x200000a4
 8001dcc:	20000290 	.word	0x20000290

08001dd0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001dd4:	bf00      	nop
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bc80      	pop	{r7}
 8001dda:	4770      	bx	lr

08001ddc <ADS_Read_AD>:
#include "tp.h"
#include "ssd1963_headerfile.h"
float te=0;		
uint16_t ADS_Read_AD(uint8_t CMD)	  
{ 	 		
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b088      	sub	sp, #32
 8001de0:	af02      	add	r7, sp, #8
 8001de2:	4603      	mov	r3, r0
 8001de4:	71fb      	strb	r3, [r7, #7]
	uint16_t lc_cnt=0;
 8001de6:	2300      	movs	r3, #0
 8001de8:	82fb      	strh	r3, [r7, #22]
	uint8_t SEND[2]={0xFF,0xFF};
 8001dea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001dee:	823b      	strh	r3, [r7, #16]
	uint8_t REC[2];
	uint16_t ret_val;
	HAL_GPIO_WritePin(TP_CS_GPIO_Port,TP_CS_Pin,GPIO_PIN_RESET);	
 8001df0:	2200      	movs	r2, #0
 8001df2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001df6:	481f      	ldr	r0, [pc, #124]	; (8001e74 <ADS_Read_AD+0x98>)
 8001df8:	f001 f920 	bl	800303c <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi2,&CMD,1,100);	
 8001dfc:	1df9      	adds	r1, r7, #7
 8001dfe:	2364      	movs	r3, #100	; 0x64
 8001e00:	2201      	movs	r2, #1
 8001e02:	481d      	ldr	r0, [pc, #116]	; (8001e78 <ADS_Read_AD+0x9c>)
 8001e04:	f001 fdd2 	bl	80039ac <HAL_SPI_Transmit>
	for(lc_cnt=0;lc_cnt<300;lc_cnt++);
 8001e08:	2300      	movs	r3, #0
 8001e0a:	82fb      	strh	r3, [r7, #22]
 8001e0c:	e002      	b.n	8001e14 <ADS_Read_AD+0x38>
 8001e0e:	8afb      	ldrh	r3, [r7, #22]
 8001e10:	3301      	adds	r3, #1
 8001e12:	82fb      	strh	r3, [r7, #22]
 8001e14:	8afb      	ldrh	r3, [r7, #22]
 8001e16:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8001e1a:	d3f8      	bcc.n	8001e0e <ADS_Read_AD+0x32>
	HAL_SPI_TransmitReceive(&hspi2,SEND,&REC[0],1,100);	
 8001e1c:	f107 020c 	add.w	r2, r7, #12
 8001e20:	f107 0110 	add.w	r1, r7, #16
 8001e24:	2364      	movs	r3, #100	; 0x64
 8001e26:	9300      	str	r3, [sp, #0]
 8001e28:	2301      	movs	r3, #1
 8001e2a:	4813      	ldr	r0, [pc, #76]	; (8001e78 <ADS_Read_AD+0x9c>)
 8001e2c:	f001 fefa 	bl	8003c24 <HAL_SPI_TransmitReceive>
	HAL_SPI_TransmitReceive(&hspi2,SEND,&REC[1],1,100);	
 8001e30:	f107 030c 	add.w	r3, r7, #12
 8001e34:	1c5a      	adds	r2, r3, #1
 8001e36:	f107 0110 	add.w	r1, r7, #16
 8001e3a:	2364      	movs	r3, #100	; 0x64
 8001e3c:	9300      	str	r3, [sp, #0]
 8001e3e:	2301      	movs	r3, #1
 8001e40:	480d      	ldr	r0, [pc, #52]	; (8001e78 <ADS_Read_AD+0x9c>)
 8001e42:	f001 feef 	bl	8003c24 <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(TP_CS_GPIO_Port,TP_CS_Pin,GPIO_PIN_SET);	
 8001e46:	2201      	movs	r2, #1
 8001e48:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e4c:	4809      	ldr	r0, [pc, #36]	; (8001e74 <ADS_Read_AD+0x98>)
 8001e4e:	f001 f8f5 	bl	800303c <HAL_GPIO_WritePin>
	//REC[0] &= 0x0F;
	ret_val = (REC[0] << 8) | (REC[1]);
 8001e52:	7b3b      	ldrb	r3, [r7, #12]
 8001e54:	021b      	lsls	r3, r3, #8
 8001e56:	b21a      	sxth	r2, r3
 8001e58:	7b7b      	ldrb	r3, [r7, #13]
 8001e5a:	b21b      	sxth	r3, r3
 8001e5c:	4313      	orrs	r3, r2
 8001e5e:	b21b      	sxth	r3, r3
 8001e60:	82bb      	strh	r3, [r7, #20]
	ret_val >>= 4;
 8001e62:	8abb      	ldrh	r3, [r7, #20]
 8001e64:	091b      	lsrs	r3, r3, #4
 8001e66:	82bb      	strh	r3, [r7, #20]
	return(ret_val);
 8001e68:	8abb      	ldrh	r3, [r7, #20]
}
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	3718      	adds	r7, #24
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	bd80      	pop	{r7, pc}
 8001e72:	bf00      	nop
 8001e74:	40011400 	.word	0x40011400
 8001e78:	200000b8 	.word	0x200000b8

08001e7c <ADS_Read_XY>:
uint16_t ADS_Read_XY(uint8_t xy)
{
 8001e7c:	b590      	push	{r4, r7, lr}
 8001e7e:	b08d      	sub	sp, #52	; 0x34
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	4603      	mov	r3, r0
 8001e84:	71fb      	strb	r3, [r7, #7]
	uint16_t i, j; 
	uint16_t buf[READ_TIMES];
	uint16_t sum=0;
 8001e86:	2300      	movs	r3, #0
 8001e88:	857b      	strh	r3, [r7, #42]	; 0x2a
	uint16_t temp;
	for(i=0;i<READ_TIMES;i++)
 8001e8a:	2300      	movs	r3, #0
 8001e8c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001e8e:	e00f      	b.n	8001eb0 <ADS_Read_XY+0x34>
	{				 
		buf[i]=ADS_Read_AD(xy);	    
 8001e90:	8dfc      	ldrh	r4, [r7, #46]	; 0x2e
 8001e92:	79fb      	ldrb	r3, [r7, #7]
 8001e94:	4618      	mov	r0, r3
 8001e96:	f7ff ffa1 	bl	8001ddc <ADS_Read_AD>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	461a      	mov	r2, r3
 8001e9e:	0063      	lsls	r3, r4, #1
 8001ea0:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001ea4:	440b      	add	r3, r1
 8001ea6:	f823 2c28 	strh.w	r2, [r3, #-40]
	for(i=0;i<READ_TIMES;i++)
 8001eaa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001eac:	3301      	adds	r3, #1
 8001eae:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001eb0:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001eb2:	2b0f      	cmp	r3, #15
 8001eb4:	d9ec      	bls.n	8001e90 <ADS_Read_XY+0x14>
	}				    
	for(i=0;i<READ_TIMES-1; i++)//
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001eba:	e03b      	b.n	8001f34 <ADS_Read_XY+0xb8>
	{
		for(j=i+1;j<READ_TIMES;j++)
 8001ebc:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001ebe:	3301      	adds	r3, #1
 8001ec0:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8001ec2:	e031      	b.n	8001f28 <ADS_Read_XY+0xac>
		{
			if(buf[i]>buf[j])//
 8001ec4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001ec6:	005b      	lsls	r3, r3, #1
 8001ec8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001ecc:	4413      	add	r3, r2
 8001ece:	f833 2c28 	ldrh.w	r2, [r3, #-40]
 8001ed2:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001ed4:	005b      	lsls	r3, r3, #1
 8001ed6:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001eda:	440b      	add	r3, r1
 8001edc:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 8001ee0:	429a      	cmp	r2, r3
 8001ee2:	d91e      	bls.n	8001f22 <ADS_Read_XY+0xa6>
			{
				temp=buf[i];
 8001ee4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001ee6:	005b      	lsls	r3, r3, #1
 8001ee8:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001eec:	4413      	add	r3, r2
 8001eee:	f833 3c28 	ldrh.w	r3, [r3, #-40]
 8001ef2:	853b      	strh	r3, [r7, #40]	; 0x28
				buf[i]=buf[j];
 8001ef4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001ef6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8001ef8:	005b      	lsls	r3, r3, #1
 8001efa:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001efe:	440b      	add	r3, r1
 8001f00:	f833 1c28 	ldrh.w	r1, [r3, #-40]
 8001f04:	0053      	lsls	r3, r2, #1
 8001f06:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001f0a:	4413      	add	r3, r2
 8001f0c:	460a      	mov	r2, r1
 8001f0e:	f823 2c28 	strh.w	r2, [r3, #-40]
				buf[j]=temp;
 8001f12:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001f14:	005b      	lsls	r3, r3, #1
 8001f16:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001f1a:	4413      	add	r3, r2
 8001f1c:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001f1e:	f823 2c28 	strh.w	r2, [r3, #-40]
		for(j=i+1;j<READ_TIMES;j++)
 8001f22:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001f24:	3301      	adds	r3, #1
 8001f26:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8001f28:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8001f2a:	2b0f      	cmp	r3, #15
 8001f2c:	d9ca      	bls.n	8001ec4 <ADS_Read_XY+0x48>
	for(i=0;i<READ_TIMES-1; i++)//
 8001f2e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001f30:	3301      	adds	r3, #1
 8001f32:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001f34:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001f36:	2b0e      	cmp	r3, #14
 8001f38:	d9c0      	bls.n	8001ebc <ADS_Read_XY+0x40>
			}
		}
	}	  
	sum=0;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	857b      	strh	r3, [r7, #42]	; 0x2a
	for(i=LOST_VAL;i<READ_TIMES-LOST_VAL;i++)sum+=buf[i];
 8001f3e:	2304      	movs	r3, #4
 8001f40:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001f42:	e00c      	b.n	8001f5e <ADS_Read_XY+0xe2>
 8001f44:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001f46:	005b      	lsls	r3, r3, #1
 8001f48:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8001f4c:	4413      	add	r3, r2
 8001f4e:	f833 2c28 	ldrh.w	r2, [r3, #-40]
 8001f52:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001f54:	4413      	add	r3, r2
 8001f56:	857b      	strh	r3, [r7, #42]	; 0x2a
 8001f58:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001f5a:	3301      	adds	r3, #1
 8001f5c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001f5e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001f60:	2b0b      	cmp	r3, #11
 8001f62:	d9ef      	bls.n	8001f44 <ADS_Read_XY+0xc8>
	temp=sum/(READ_TIMES-2*LOST_VAL);
 8001f64:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8001f66:	08db      	lsrs	r3, r3, #3
 8001f68:	853b      	strh	r3, [r7, #40]	; 0x28
	return temp;   
 8001f6a:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
} 
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3734      	adds	r7, #52	; 0x34
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd90      	pop	{r4, r7, pc}

08001f74 <tp_read3>:
	return 0;			
}


uint8_t tp_read3(uint16_t *x,uint16_t *y)
{						
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b088      	sub	sp, #32
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	6039      	str	r1, [r7, #0]
	uint32_t lc_tp_x=0,lc_tp_y=0,lc_tp_z1=0,lc_tp_z2=0;
 8001f7e:	2300      	movs	r3, #0
 8001f80:	61fb      	str	r3, [r7, #28]
 8001f82:	2300      	movs	r3, #0
 8001f84:	61bb      	str	r3, [r7, #24]
 8001f86:	2300      	movs	r3, #0
 8001f88:	617b      	str	r3, [r7, #20]
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	613b      	str	r3, [r7, #16]
	float lc_tp_pres=0;	
 8001f8e:	f04f 0300 	mov.w	r3, #0
 8001f92:	60bb      	str	r3, [r7, #8]
	uint8_t lc_cnt=0;
 8001f94:	2300      	movs	r3, #0
 8001f96:	73fb      	strb	r3, [r7, #15]
	for(lc_cnt=0;lc_cnt<NUM_READ;lc_cnt++)
 8001f98:	2300      	movs	r3, #0
 8001f9a:	73fb      	strb	r3, [r7, #15]
 8001f9c:	e022      	b.n	8001fe4 <tp_read3+0x70>
	{
			lc_tp_y += ADS_Read_XY(CMD_RDX);//ADS_Read_AD(CMD_RDX);				
 8001f9e:	20d0      	movs	r0, #208	; 0xd0
 8001fa0:	f7ff ff6c 	bl	8001e7c <ADS_Read_XY>
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	69bb      	ldr	r3, [r7, #24]
 8001faa:	4413      	add	r3, r2
 8001fac:	61bb      	str	r3, [r7, #24]
			lc_tp_x += ADS_Read_XY(CMD_RDY);//ADS_Read_AD(CMD_RDY);
 8001fae:	2090      	movs	r0, #144	; 0x90
 8001fb0:	f7ff ff64 	bl	8001e7c <ADS_Read_XY>
 8001fb4:	4603      	mov	r3, r0
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	69fb      	ldr	r3, [r7, #28]
 8001fba:	4413      	add	r3, r2
 8001fbc:	61fb      	str	r3, [r7, #28]
			lc_tp_z1 += ADS_Read_XY(CMD_RDZ1);//ADS_Read_AD(CMD_RDZ1);
 8001fbe:	20b0      	movs	r0, #176	; 0xb0
 8001fc0:	f7ff ff5c 	bl	8001e7c <ADS_Read_XY>
 8001fc4:	4603      	mov	r3, r0
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	697b      	ldr	r3, [r7, #20]
 8001fca:	4413      	add	r3, r2
 8001fcc:	617b      	str	r3, [r7, #20]
			lc_tp_z2 += ADS_Read_XY(CMD_RDZ2);//ADS_Read_AD(CMD_RDZ2);
 8001fce:	20f0      	movs	r0, #240	; 0xf0
 8001fd0:	f7ff ff54 	bl	8001e7c <ADS_Read_XY>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	461a      	mov	r2, r3
 8001fd8:	693b      	ldr	r3, [r7, #16]
 8001fda:	4413      	add	r3, r2
 8001fdc:	613b      	str	r3, [r7, #16]
	for(lc_cnt=0;lc_cnt<NUM_READ;lc_cnt++)
 8001fde:	7bfb      	ldrb	r3, [r7, #15]
 8001fe0:	3301      	adds	r3, #1
 8001fe2:	73fb      	strb	r3, [r7, #15]
 8001fe4:	7bfb      	ldrb	r3, [r7, #15]
 8001fe6:	2b0f      	cmp	r3, #15
 8001fe8:	d9d9      	bls.n	8001f9e <tp_read3+0x2a>
	}
	lc_tp_x /= NUM_READ;
 8001fea:	69fb      	ldr	r3, [r7, #28]
 8001fec:	091b      	lsrs	r3, r3, #4
 8001fee:	61fb      	str	r3, [r7, #28]
	lc_tp_y /= NUM_READ;
 8001ff0:	69bb      	ldr	r3, [r7, #24]
 8001ff2:	091b      	lsrs	r3, r3, #4
 8001ff4:	61bb      	str	r3, [r7, #24]
	lc_tp_z1 /= NUM_READ;
 8001ff6:	697b      	ldr	r3, [r7, #20]
 8001ff8:	091b      	lsrs	r3, r3, #4
 8001ffa:	617b      	str	r3, [r7, #20]
	lc_tp_z2 /= NUM_READ;
 8001ffc:	693b      	ldr	r3, [r7, #16]
 8001ffe:	091b      	lsrs	r3, r3, #4
 8002000:	613b      	str	r3, [r7, #16]
	
	if(lc_tp_z2 > lc_tp_z1)
 8002002:	693a      	ldr	r2, [r7, #16]
 8002004:	697b      	ldr	r3, [r7, #20]
 8002006:	429a      	cmp	r2, r3
 8002008:	d92c      	bls.n	8002064 <tp_read3+0xf0>
	{
		lc_tp_pres = 100 * lc_tp_x;			
 800200a:	69fb      	ldr	r3, [r7, #28]
 800200c:	2264      	movs	r2, #100	; 0x64
 800200e:	fb02 f303 	mul.w	r3, r2, r3
 8002012:	4618      	mov	r0, r3
 8002014:	f7fe f9c4 	bl	80003a0 <__aeabi_ui2f>
 8002018:	4603      	mov	r3, r0
 800201a:	60bb      	str	r3, [r7, #8]
		lc_tp_pres = lc_tp_pres * (lc_tp_z2 - lc_tp_z1);			
 800201c:	693a      	ldr	r2, [r7, #16]
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	1ad3      	subs	r3, r2, r3
 8002022:	4618      	mov	r0, r3
 8002024:	f7fe f9bc 	bl	80003a0 <__aeabi_ui2f>
 8002028:	4603      	mov	r3, r0
 800202a:	4619      	mov	r1, r3
 800202c:	68b8      	ldr	r0, [r7, #8]
 800202e:	f7fe fa0f 	bl	8000450 <__aeabi_fmul>
 8002032:	4603      	mov	r3, r0
 8002034:	60bb      	str	r3, [r7, #8]
		lc_tp_pres = lc_tp_pres /(4096 * lc_tp_z1);
 8002036:	697b      	ldr	r3, [r7, #20]
 8002038:	031b      	lsls	r3, r3, #12
 800203a:	4618      	mov	r0, r3
 800203c:	f7fe f9b0 	bl	80003a0 <__aeabi_ui2f>
 8002040:	4603      	mov	r3, r0
 8002042:	4619      	mov	r1, r3
 8002044:	68b8      	ldr	r0, [r7, #8]
 8002046:	f7fe fab7 	bl	80005b8 <__aeabi_fdiv>
 800204a:	4603      	mov	r3, r0
 800204c:	60bb      	str	r3, [r7, #8]
	else
	{
		return 0;
		lc_tp_pres = 0;
	}			
	te = lc_tp_pres;
 800204e:	4a29      	ldr	r2, [pc, #164]	; (80020f4 <tp_read3+0x180>)
 8002050:	68bb      	ldr	r3, [r7, #8]
 8002052:	6013      	str	r3, [r2, #0]
	if(lc_tp_pres < tp_pres_thr && lc_tp_x > tp_x_min && lc_tp_y > tp_y_min)				
 8002054:	4928      	ldr	r1, [pc, #160]	; (80020f8 <tp_read3+0x184>)
 8002056:	68b8      	ldr	r0, [r7, #8]
 8002058:	f7fe fb98 	bl	800078c <__aeabi_fcmplt>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d102      	bne.n	8002068 <tp_read3+0xf4>
 8002062:	e041      	b.n	80020e8 <tp_read3+0x174>
		return 0;
 8002064:	2300      	movs	r3, #0
 8002066:	e040      	b.n	80020ea <tp_read3+0x176>
	if(lc_tp_pres < tp_pres_thr && lc_tp_x > tp_x_min && lc_tp_y > tp_y_min)				
 8002068:	69fb      	ldr	r3, [r7, #28]
 800206a:	2b6c      	cmp	r3, #108	; 0x6c
 800206c:	d93c      	bls.n	80020e8 <tp_read3+0x174>
 800206e:	69bb      	ldr	r3, [r7, #24]
 8002070:	2b9a      	cmp	r3, #154	; 0x9a
 8002072:	d939      	bls.n	80020e8 <tp_read3+0x174>
	{	
		lc_tp_x -= tp_x_min;
 8002074:	69fb      	ldr	r3, [r7, #28]
 8002076:	3b6c      	subs	r3, #108	; 0x6c
 8002078:	61fb      	str	r3, [r7, #28]
		lc_tp_x *= (TFT_WIDTH-10);
 800207a:	69fb      	ldr	r3, [r7, #28]
 800207c:	f240 3216 	movw	r2, #790	; 0x316
 8002080:	fb02 f303 	mul.w	r3, r2, r3
 8002084:	61fb      	str	r3, [r7, #28]
		lc_tp_x /= (tp_x_max - tp_x_min);
 8002086:	69fb      	ldr	r3, [r7, #28]
 8002088:	4a1c      	ldr	r2, [pc, #112]	; (80020fc <tp_read3+0x188>)
 800208a:	fba2 2303 	umull	r2, r3, r2, r3
 800208e:	0a5b      	lsrs	r3, r3, #9
 8002090:	61fb      	str	r3, [r7, #28]
		if(lc_tp_x < TFT_WIDTH)
 8002092:	69fb      	ldr	r3, [r7, #28]
 8002094:	f5b3 7f48 	cmp.w	r3, #800	; 0x320
 8002098:	d218      	bcs.n	80020cc <tp_read3+0x158>
			lc_tp_x = TFT_WIDTH -10 - lc_tp_x;
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	f5c3 7345 	rsb	r3, r3, #788	; 0x314
 80020a0:	3302      	adds	r3, #2
 80020a2:	61fb      	str	r3, [r7, #28]
		else
			return 0;
			//lc_tp_x = 0;
		
		lc_tp_y -= tp_y_min;
 80020a4:	69bb      	ldr	r3, [r7, #24]
 80020a6:	3b9a      	subs	r3, #154	; 0x9a
 80020a8:	61bb      	str	r3, [r7, #24]
		lc_tp_y *= (TFT_HEIGHT-10);
 80020aa:	69bb      	ldr	r3, [r7, #24]
 80020ac:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
 80020b0:	fb02 f303 	mul.w	r3, r2, r3
 80020b4:	61bb      	str	r3, [r7, #24]
		lc_tp_y /= (tp_y_max - tp_y_min);
 80020b6:	69bb      	ldr	r3, [r7, #24]
 80020b8:	4a11      	ldr	r2, [pc, #68]	; (8002100 <tp_read3+0x18c>)
 80020ba:	fba2 2303 	umull	r2, r3, r2, r3
 80020be:	0a9b      	lsrs	r3, r3, #10
 80020c0:	61bb      	str	r3, [r7, #24]
		
		if(lc_tp_y < TFT_HEIGHT)
 80020c2:	69bb      	ldr	r3, [r7, #24]
 80020c4:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 80020c8:	d202      	bcs.n	80020d0 <tp_read3+0x15c>
 80020ca:	e003      	b.n	80020d4 <tp_read3+0x160>
			return 0;
 80020cc:	2300      	movs	r3, #0
 80020ce:	e00c      	b.n	80020ea <tp_read3+0x176>
			//lc_tp_y = TFT_HEIGHT - lc_tp_y;
			lc_tp_y = lc_tp_y;
		else
			return 0;
 80020d0:	2300      	movs	r3, #0
 80020d2:	e00a      	b.n	80020ea <tp_read3+0x176>
		// my expansion
		
		
		
		//---------------------
		*x = lc_tp_x;
 80020d4:	69fb      	ldr	r3, [r7, #28]
 80020d6:	b29a      	uxth	r2, r3
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	801a      	strh	r2, [r3, #0]
		*y = lc_tp_y;
 80020dc:	69bb      	ldr	r3, [r7, #24]
 80020de:	b29a      	uxth	r2, r3
 80020e0:	683b      	ldr	r3, [r7, #0]
 80020e2:	801a      	strh	r2, [r3, #0]
		return 1;
 80020e4:	2301      	movs	r3, #1
 80020e6:	e000      	b.n	80020ea <tp_read3+0x176>
	}
	return 0;			
 80020e8:	2300      	movs	r3, #0
}
 80020ea:	4618      	mov	r0, r3
 80020ec:	3720      	adds	r7, #32
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}
 80020f2:	bf00      	nop
 80020f4:	200000a8 	.word	0x200000a8
 80020f8:	447a0000 	.word	0x447a0000
 80020fc:	471e6b83 	.word	0x471e6b83
 8002100:	9d414457 	.word	0x9d414457

08002104 <Init_TOUCH>:

void Init_TOUCH(void)
{	
 8002104:	b480      	push	{r7}
 8002106:	af00      	add	r7, sp, #0

}
 8002108:	bf00      	nop
 800210a:	46bd      	mov	sp, r7
 800210c:	bc80      	pop	{r7}
 800210e:	4770      	bx	lr

08002110 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8002110:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8002112:	e003      	b.n	800211c <LoopCopyDataInit>

08002114 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002114:	4b0b      	ldr	r3, [pc, #44]	; (8002144 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8002116:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002118:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800211a:	3104      	adds	r1, #4

0800211c <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 800211c:	480a      	ldr	r0, [pc, #40]	; (8002148 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800211e:	4b0b      	ldr	r3, [pc, #44]	; (800214c <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8002120:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8002122:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002124:	d3f6      	bcc.n	8002114 <CopyDataInit>
  ldr r2, =_sbss
 8002126:	4a0a      	ldr	r2, [pc, #40]	; (8002150 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8002128:	e002      	b.n	8002130 <LoopFillZerobss>

0800212a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800212a:	2300      	movs	r3, #0
  str r3, [r2], #4
 800212c:	f842 3b04 	str.w	r3, [r2], #4

08002130 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8002130:	4b08      	ldr	r3, [pc, #32]	; (8002154 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8002132:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002134:	d3f9      	bcc.n	800212a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002136:	f7ff fe4b 	bl	8001dd0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800213a:	f002 fdbf 	bl	8004cbc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800213e:	f7fe fb4d 	bl	80007dc <main>
  bx lr
 8002142:	4770      	bx	lr
  ldr r3, =_sidata
 8002144:	0806615c 	.word	0x0806615c
  ldr r0, =_sdata
 8002148:	20000000 	.word	0x20000000
  ldr r3, =_edata
 800214c:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8002150:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8002154:	20000290 	.word	0x20000290

08002158 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002158:	e7fe      	b.n	8002158 <ADC1_2_IRQHandler>
	...

0800215c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002160:	4b08      	ldr	r3, [pc, #32]	; (8002184 <HAL_Init+0x28>)
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	4a07      	ldr	r2, [pc, #28]	; (8002184 <HAL_Init+0x28>)
 8002166:	f043 0310 	orr.w	r3, r3, #16
 800216a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800216c:	2003      	movs	r0, #3
 800216e:	f000 f947 	bl	8002400 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002172:	2000      	movs	r0, #0
 8002174:	f000 f808 	bl	8002188 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002178:	f7ff fc38 	bl	80019ec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800217c:	2300      	movs	r3, #0
}
 800217e:	4618      	mov	r0, r3
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	40022000 	.word	0x40022000

08002188 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002190:	4b12      	ldr	r3, [pc, #72]	; (80021dc <HAL_InitTick+0x54>)
 8002192:	681a      	ldr	r2, [r3, #0]
 8002194:	4b12      	ldr	r3, [pc, #72]	; (80021e0 <HAL_InitTick+0x58>)
 8002196:	781b      	ldrb	r3, [r3, #0]
 8002198:	4619      	mov	r1, r3
 800219a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800219e:	fbb3 f3f1 	udiv	r3, r3, r1
 80021a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80021a6:	4618      	mov	r0, r3
 80021a8:	f000 f95f 	bl	800246a <HAL_SYSTICK_Config>
 80021ac:	4603      	mov	r3, r0
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d001      	beq.n	80021b6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80021b2:	2301      	movs	r3, #1
 80021b4:	e00e      	b.n	80021d4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2b0f      	cmp	r3, #15
 80021ba:	d80a      	bhi.n	80021d2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021bc:	2200      	movs	r2, #0
 80021be:	6879      	ldr	r1, [r7, #4]
 80021c0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80021c4:	f000 f927 	bl	8002416 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80021c8:	4a06      	ldr	r2, [pc, #24]	; (80021e4 <HAL_InitTick+0x5c>)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80021ce:	2300      	movs	r3, #0
 80021d0:	e000      	b.n	80021d4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	3708      	adds	r7, #8
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	20000000 	.word	0x20000000
 80021e0:	20000008 	.word	0x20000008
 80021e4:	20000004 	.word	0x20000004

080021e8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80021e8:	b480      	push	{r7}
 80021ea:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80021ec:	4b05      	ldr	r3, [pc, #20]	; (8002204 <HAL_IncTick+0x1c>)
 80021ee:	781b      	ldrb	r3, [r3, #0]
 80021f0:	461a      	mov	r2, r3
 80021f2:	4b05      	ldr	r3, [pc, #20]	; (8002208 <HAL_IncTick+0x20>)
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4413      	add	r3, r2
 80021f8:	4a03      	ldr	r2, [pc, #12]	; (8002208 <HAL_IncTick+0x20>)
 80021fa:	6013      	str	r3, [r2, #0]
}
 80021fc:	bf00      	nop
 80021fe:	46bd      	mov	sp, r7
 8002200:	bc80      	pop	{r7}
 8002202:	4770      	bx	lr
 8002204:	20000008 	.word	0x20000008
 8002208:	2000027c 	.word	0x2000027c

0800220c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800220c:	b480      	push	{r7}
 800220e:	af00      	add	r7, sp, #0
  return uwTick;
 8002210:	4b02      	ldr	r3, [pc, #8]	; (800221c <HAL_GetTick+0x10>)
 8002212:	681b      	ldr	r3, [r3, #0]
}
 8002214:	4618      	mov	r0, r3
 8002216:	46bd      	mov	sp, r7
 8002218:	bc80      	pop	{r7}
 800221a:	4770      	bx	lr
 800221c:	2000027c 	.word	0x2000027c

08002220 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b084      	sub	sp, #16
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002228:	f7ff fff0 	bl	800220c <HAL_GetTick>
 800222c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002238:	d005      	beq.n	8002246 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800223a:	4b0a      	ldr	r3, [pc, #40]	; (8002264 <HAL_Delay+0x44>)
 800223c:	781b      	ldrb	r3, [r3, #0]
 800223e:	461a      	mov	r2, r3
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	4413      	add	r3, r2
 8002244:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002246:	bf00      	nop
 8002248:	f7ff ffe0 	bl	800220c <HAL_GetTick>
 800224c:	4602      	mov	r2, r0
 800224e:	68bb      	ldr	r3, [r7, #8]
 8002250:	1ad3      	subs	r3, r2, r3
 8002252:	68fa      	ldr	r2, [r7, #12]
 8002254:	429a      	cmp	r2, r3
 8002256:	d8f7      	bhi.n	8002248 <HAL_Delay+0x28>
  {
  }
}
 8002258:	bf00      	nop
 800225a:	bf00      	nop
 800225c:	3710      	adds	r7, #16
 800225e:	46bd      	mov	sp, r7
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	20000008 	.word	0x20000008

08002268 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002268:	b480      	push	{r7}
 800226a:	b085      	sub	sp, #20
 800226c:	af00      	add	r7, sp, #0
 800226e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	f003 0307 	and.w	r3, r3, #7
 8002276:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002278:	4b0c      	ldr	r3, [pc, #48]	; (80022ac <__NVIC_SetPriorityGrouping+0x44>)
 800227a:	68db      	ldr	r3, [r3, #12]
 800227c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800227e:	68ba      	ldr	r2, [r7, #8]
 8002280:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002284:	4013      	ands	r3, r2
 8002286:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800228c:	68bb      	ldr	r3, [r7, #8]
 800228e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002290:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002294:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002298:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800229a:	4a04      	ldr	r2, [pc, #16]	; (80022ac <__NVIC_SetPriorityGrouping+0x44>)
 800229c:	68bb      	ldr	r3, [r7, #8]
 800229e:	60d3      	str	r3, [r2, #12]
}
 80022a0:	bf00      	nop
 80022a2:	3714      	adds	r7, #20
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bc80      	pop	{r7}
 80022a8:	4770      	bx	lr
 80022aa:	bf00      	nop
 80022ac:	e000ed00 	.word	0xe000ed00

080022b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80022b0:	b480      	push	{r7}
 80022b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80022b4:	4b04      	ldr	r3, [pc, #16]	; (80022c8 <__NVIC_GetPriorityGrouping+0x18>)
 80022b6:	68db      	ldr	r3, [r3, #12]
 80022b8:	0a1b      	lsrs	r3, r3, #8
 80022ba:	f003 0307 	and.w	r3, r3, #7
}
 80022be:	4618      	mov	r0, r3
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bc80      	pop	{r7}
 80022c4:	4770      	bx	lr
 80022c6:	bf00      	nop
 80022c8:	e000ed00 	.word	0xe000ed00

080022cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80022cc:	b480      	push	{r7}
 80022ce:	b083      	sub	sp, #12
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	4603      	mov	r3, r0
 80022d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022da:	2b00      	cmp	r3, #0
 80022dc:	db0b      	blt.n	80022f6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80022de:	79fb      	ldrb	r3, [r7, #7]
 80022e0:	f003 021f 	and.w	r2, r3, #31
 80022e4:	4906      	ldr	r1, [pc, #24]	; (8002300 <__NVIC_EnableIRQ+0x34>)
 80022e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ea:	095b      	lsrs	r3, r3, #5
 80022ec:	2001      	movs	r0, #1
 80022ee:	fa00 f202 	lsl.w	r2, r0, r2
 80022f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80022f6:	bf00      	nop
 80022f8:	370c      	adds	r7, #12
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bc80      	pop	{r7}
 80022fe:	4770      	bx	lr
 8002300:	e000e100 	.word	0xe000e100

08002304 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002304:	b480      	push	{r7}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
 800230a:	4603      	mov	r3, r0
 800230c:	6039      	str	r1, [r7, #0]
 800230e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002310:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002314:	2b00      	cmp	r3, #0
 8002316:	db0a      	blt.n	800232e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002318:	683b      	ldr	r3, [r7, #0]
 800231a:	b2da      	uxtb	r2, r3
 800231c:	490c      	ldr	r1, [pc, #48]	; (8002350 <__NVIC_SetPriority+0x4c>)
 800231e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002322:	0112      	lsls	r2, r2, #4
 8002324:	b2d2      	uxtb	r2, r2
 8002326:	440b      	add	r3, r1
 8002328:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800232c:	e00a      	b.n	8002344 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800232e:	683b      	ldr	r3, [r7, #0]
 8002330:	b2da      	uxtb	r2, r3
 8002332:	4908      	ldr	r1, [pc, #32]	; (8002354 <__NVIC_SetPriority+0x50>)
 8002334:	79fb      	ldrb	r3, [r7, #7]
 8002336:	f003 030f 	and.w	r3, r3, #15
 800233a:	3b04      	subs	r3, #4
 800233c:	0112      	lsls	r2, r2, #4
 800233e:	b2d2      	uxtb	r2, r2
 8002340:	440b      	add	r3, r1
 8002342:	761a      	strb	r2, [r3, #24]
}
 8002344:	bf00      	nop
 8002346:	370c      	adds	r7, #12
 8002348:	46bd      	mov	sp, r7
 800234a:	bc80      	pop	{r7}
 800234c:	4770      	bx	lr
 800234e:	bf00      	nop
 8002350:	e000e100 	.word	0xe000e100
 8002354:	e000ed00 	.word	0xe000ed00

08002358 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002358:	b480      	push	{r7}
 800235a:	b089      	sub	sp, #36	; 0x24
 800235c:	af00      	add	r7, sp, #0
 800235e:	60f8      	str	r0, [r7, #12]
 8002360:	60b9      	str	r1, [r7, #8]
 8002362:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	f003 0307 	and.w	r3, r3, #7
 800236a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800236c:	69fb      	ldr	r3, [r7, #28]
 800236e:	f1c3 0307 	rsb	r3, r3, #7
 8002372:	2b04      	cmp	r3, #4
 8002374:	bf28      	it	cs
 8002376:	2304      	movcs	r3, #4
 8002378:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800237a:	69fb      	ldr	r3, [r7, #28]
 800237c:	3304      	adds	r3, #4
 800237e:	2b06      	cmp	r3, #6
 8002380:	d902      	bls.n	8002388 <NVIC_EncodePriority+0x30>
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	3b03      	subs	r3, #3
 8002386:	e000      	b.n	800238a <NVIC_EncodePriority+0x32>
 8002388:	2300      	movs	r3, #0
 800238a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800238c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002390:	69bb      	ldr	r3, [r7, #24]
 8002392:	fa02 f303 	lsl.w	r3, r2, r3
 8002396:	43da      	mvns	r2, r3
 8002398:	68bb      	ldr	r3, [r7, #8]
 800239a:	401a      	ands	r2, r3
 800239c:	697b      	ldr	r3, [r7, #20]
 800239e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80023a0:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80023a4:	697b      	ldr	r3, [r7, #20]
 80023a6:	fa01 f303 	lsl.w	r3, r1, r3
 80023aa:	43d9      	mvns	r1, r3
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80023b0:	4313      	orrs	r3, r2
         );
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	3724      	adds	r7, #36	; 0x24
 80023b6:	46bd      	mov	sp, r7
 80023b8:	bc80      	pop	{r7}
 80023ba:	4770      	bx	lr

080023bc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	b082      	sub	sp, #8
 80023c0:	af00      	add	r7, sp, #0
 80023c2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	3b01      	subs	r3, #1
 80023c8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80023cc:	d301      	bcc.n	80023d2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80023ce:	2301      	movs	r3, #1
 80023d0:	e00f      	b.n	80023f2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80023d2:	4a0a      	ldr	r2, [pc, #40]	; (80023fc <SysTick_Config+0x40>)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	3b01      	subs	r3, #1
 80023d8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80023da:	210f      	movs	r1, #15
 80023dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80023e0:	f7ff ff90 	bl	8002304 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80023e4:	4b05      	ldr	r3, [pc, #20]	; (80023fc <SysTick_Config+0x40>)
 80023e6:	2200      	movs	r2, #0
 80023e8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80023ea:	4b04      	ldr	r3, [pc, #16]	; (80023fc <SysTick_Config+0x40>)
 80023ec:	2207      	movs	r2, #7
 80023ee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80023f0:	2300      	movs	r3, #0
}
 80023f2:	4618      	mov	r0, r3
 80023f4:	3708      	adds	r7, #8
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}
 80023fa:	bf00      	nop
 80023fc:	e000e010 	.word	0xe000e010

08002400 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002408:	6878      	ldr	r0, [r7, #4]
 800240a:	f7ff ff2d 	bl	8002268 <__NVIC_SetPriorityGrouping>
}
 800240e:	bf00      	nop
 8002410:	3708      	adds	r7, #8
 8002412:	46bd      	mov	sp, r7
 8002414:	bd80      	pop	{r7, pc}

08002416 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002416:	b580      	push	{r7, lr}
 8002418:	b086      	sub	sp, #24
 800241a:	af00      	add	r7, sp, #0
 800241c:	4603      	mov	r3, r0
 800241e:	60b9      	str	r1, [r7, #8]
 8002420:	607a      	str	r2, [r7, #4]
 8002422:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002424:	2300      	movs	r3, #0
 8002426:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002428:	f7ff ff42 	bl	80022b0 <__NVIC_GetPriorityGrouping>
 800242c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	68b9      	ldr	r1, [r7, #8]
 8002432:	6978      	ldr	r0, [r7, #20]
 8002434:	f7ff ff90 	bl	8002358 <NVIC_EncodePriority>
 8002438:	4602      	mov	r2, r0
 800243a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800243e:	4611      	mov	r1, r2
 8002440:	4618      	mov	r0, r3
 8002442:	f7ff ff5f 	bl	8002304 <__NVIC_SetPriority>
}
 8002446:	bf00      	nop
 8002448:	3718      	adds	r7, #24
 800244a:	46bd      	mov	sp, r7
 800244c:	bd80      	pop	{r7, pc}

0800244e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800244e:	b580      	push	{r7, lr}
 8002450:	b082      	sub	sp, #8
 8002452:	af00      	add	r7, sp, #0
 8002454:	4603      	mov	r3, r0
 8002456:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002458:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800245c:	4618      	mov	r0, r3
 800245e:	f7ff ff35 	bl	80022cc <__NVIC_EnableIRQ>
}
 8002462:	bf00      	nop
 8002464:	3708      	adds	r7, #8
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}

0800246a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800246a:	b580      	push	{r7, lr}
 800246c:	b082      	sub	sp, #8
 800246e:	af00      	add	r7, sp, #0
 8002470:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002472:	6878      	ldr	r0, [r7, #4]
 8002474:	f7ff ffa2 	bl	80023bc <SysTick_Config>
 8002478:	4603      	mov	r3, r0
}
 800247a:	4618      	mov	r0, r3
 800247c:	3708      	adds	r7, #8
 800247e:	46bd      	mov	sp, r7
 8002480:	bd80      	pop	{r7, pc}
	...

08002484 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002484:	b480      	push	{r7}
 8002486:	b085      	sub	sp, #20
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800248c:	2300      	movs	r3, #0
 800248e:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d101      	bne.n	800249a <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e059      	b.n	800254e <HAL_DMA_Init+0xca>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

#if defined (DMA2)
  /* calculation of the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	461a      	mov	r2, r3
 80024a0:	4b2d      	ldr	r3, [pc, #180]	; (8002558 <HAL_DMA_Init+0xd4>)
 80024a2:	429a      	cmp	r2, r3
 80024a4:	d80f      	bhi.n	80024c6 <HAL_DMA_Init+0x42>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	461a      	mov	r2, r3
 80024ac:	4b2b      	ldr	r3, [pc, #172]	; (800255c <HAL_DMA_Init+0xd8>)
 80024ae:	4413      	add	r3, r2
 80024b0:	4a2b      	ldr	r2, [pc, #172]	; (8002560 <HAL_DMA_Init+0xdc>)
 80024b2:	fba2 2303 	umull	r2, r3, r2, r3
 80024b6:	091b      	lsrs	r3, r3, #4
 80024b8:	009a      	lsls	r2, r3, #2
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA1;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	4a28      	ldr	r2, [pc, #160]	; (8002564 <HAL_DMA_Init+0xe0>)
 80024c2:	63da      	str	r2, [r3, #60]	; 0x3c
 80024c4:	e00e      	b.n	80024e4 <HAL_DMA_Init+0x60>
  }
  else 
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	461a      	mov	r2, r3
 80024cc:	4b26      	ldr	r3, [pc, #152]	; (8002568 <HAL_DMA_Init+0xe4>)
 80024ce:	4413      	add	r3, r2
 80024d0:	4a23      	ldr	r2, [pc, #140]	; (8002560 <HAL_DMA_Init+0xdc>)
 80024d2:	fba2 2303 	umull	r2, r3, r2, r3
 80024d6:	091b      	lsrs	r3, r3, #4
 80024d8:	009a      	lsls	r2, r3, #2
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	641a      	str	r2, [r3, #64]	; 0x40
    hdma->DmaBaseAddress = DMA2;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4a22      	ldr	r2, [pc, #136]	; (800256c <HAL_DMA_Init+0xe8>)
 80024e2:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2202      	movs	r2, #2
 80024e8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 80024fa:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 80024fe:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8002508:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	68db      	ldr	r3, [r3, #12]
 800250e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002514:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	695b      	ldr	r3, [r3, #20]
 800251a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002520:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	69db      	ldr	r3, [r3, #28]
 8002526:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002528:	68fa      	ldr	r2, [r7, #12]
 800252a:	4313      	orrs	r3, r2
 800252c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	68fa      	ldr	r2, [r7, #12]
 8002534:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	2200      	movs	r2, #0
 800253a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	2201      	movs	r2, #1
 8002540:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2200      	movs	r2, #0
 8002548:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 800254c:	2300      	movs	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	3714      	adds	r7, #20
 8002552:	46bd      	mov	sp, r7
 8002554:	bc80      	pop	{r7}
 8002556:	4770      	bx	lr
 8002558:	40020407 	.word	0x40020407
 800255c:	bffdfff8 	.word	0xbffdfff8
 8002560:	cccccccd 	.word	0xcccccccd
 8002564:	40020000 	.word	0x40020000
 8002568:	bffdfbf8 	.word	0xbffdfbf8
 800256c:	40020400 	.word	0x40020400

08002570 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002570:	b580      	push	{r7, lr}
 8002572:	b086      	sub	sp, #24
 8002574:	af00      	add	r7, sp, #0
 8002576:	60f8      	str	r0, [r7, #12]
 8002578:	60b9      	str	r1, [r7, #8]
 800257a:	607a      	str	r2, [r7, #4]
 800257c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800257e:	2300      	movs	r3, #0
 8002580:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002588:	2b01      	cmp	r3, #1
 800258a:	d101      	bne.n	8002590 <HAL_DMA_Start_IT+0x20>
 800258c:	2302      	movs	r3, #2
 800258e:	e04a      	b.n	8002626 <HAL_DMA_Start_IT+0xb6>
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	2201      	movs	r2, #1
 8002594:	f883 2020 	strb.w	r2, [r3, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8002598:	68fb      	ldr	r3, [r7, #12]
 800259a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800259e:	2b01      	cmp	r3, #1
 80025a0:	d13a      	bne.n	8002618 <HAL_DMA_Start_IT+0xa8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	2202      	movs	r2, #2
 80025a6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	2200      	movs	r2, #0
 80025ae:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	681a      	ldr	r2, [r3, #0]
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	f022 0201 	bic.w	r2, r2, #1
 80025be:	601a      	str	r2, [r3, #0]
    
    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	687a      	ldr	r2, [r7, #4]
 80025c4:	68b9      	ldr	r1, [r7, #8]
 80025c6:	68f8      	ldr	r0, [r7, #12]
 80025c8:	f000 fb76 	bl	8002cb8 <DMA_SetConfig>
    
    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback)
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d008      	beq.n	80025e6 <HAL_DMA_Start_IT+0x76>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681a      	ldr	r2, [r3, #0]
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f042 020e 	orr.w	r2, r2, #14
 80025e2:	601a      	str	r2, [r3, #0]
 80025e4:	e00f      	b.n	8002606 <HAL_DMA_Start_IT+0x96>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	681a      	ldr	r2, [r3, #0]
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	f022 0204 	bic.w	r2, r2, #4
 80025f4:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f042 020a 	orr.w	r2, r2, #10
 8002604:	601a      	str	r2, [r3, #0]
    }
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	f042 0201 	orr.w	r2, r2, #1
 8002614:	601a      	str	r2, [r3, #0]
 8002616:	e005      	b.n	8002624 <HAL_DMA_Start_IT+0xb4>
  }
  else
  {      
    /* Process Unlocked */
    __HAL_UNLOCK(hdma); 
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2200      	movs	r2, #0
 800261c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Remain BUSY */
    status = HAL_BUSY;
 8002620:	2302      	movs	r3, #2
 8002622:	75fb      	strb	r3, [r7, #23]
  }    
  return status;
 8002624:	7dfb      	ldrb	r3, [r7, #23]
}
 8002626:	4618      	mov	r0, r3
 8002628:	3718      	adds	r7, #24
 800262a:	46bd      	mov	sp, r7
 800262c:	bd80      	pop	{r7, pc}
	...

08002630 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002630:	b580      	push	{r7, lr}
 8002632:	b084      	sub	sp, #16
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002638:	2300      	movs	r3, #0
 800263a:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002642:	2b02      	cmp	r3, #2
 8002644:	d005      	beq.n	8002652 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2204      	movs	r2, #4
 800264a:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 800264c:	2301      	movs	r3, #1
 800264e:	73fb      	strb	r3, [r7, #15]
 8002650:	e0d6      	b.n	8002800 <HAL_DMA_Abort_IT+0x1d0>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	681a      	ldr	r2, [r3, #0]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f022 020e 	bic.w	r2, r2, #14
 8002660:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f022 0201 	bic.w	r2, r2, #1
 8002670:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	461a      	mov	r2, r3
 8002678:	4b64      	ldr	r3, [pc, #400]	; (800280c <HAL_DMA_Abort_IT+0x1dc>)
 800267a:	429a      	cmp	r2, r3
 800267c:	d958      	bls.n	8002730 <HAL_DMA_Abort_IT+0x100>
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	4a63      	ldr	r2, [pc, #396]	; (8002810 <HAL_DMA_Abort_IT+0x1e0>)
 8002684:	4293      	cmp	r3, r2
 8002686:	d04f      	beq.n	8002728 <HAL_DMA_Abort_IT+0xf8>
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	4a61      	ldr	r2, [pc, #388]	; (8002814 <HAL_DMA_Abort_IT+0x1e4>)
 800268e:	4293      	cmp	r3, r2
 8002690:	d048      	beq.n	8002724 <HAL_DMA_Abort_IT+0xf4>
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	4a60      	ldr	r2, [pc, #384]	; (8002818 <HAL_DMA_Abort_IT+0x1e8>)
 8002698:	4293      	cmp	r3, r2
 800269a:	d040      	beq.n	800271e <HAL_DMA_Abort_IT+0xee>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a5e      	ldr	r2, [pc, #376]	; (800281c <HAL_DMA_Abort_IT+0x1ec>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	d038      	beq.n	8002718 <HAL_DMA_Abort_IT+0xe8>
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	4a5d      	ldr	r2, [pc, #372]	; (8002820 <HAL_DMA_Abort_IT+0x1f0>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d030      	beq.n	8002712 <HAL_DMA_Abort_IT+0xe2>
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	4a5b      	ldr	r2, [pc, #364]	; (8002824 <HAL_DMA_Abort_IT+0x1f4>)
 80026b6:	4293      	cmp	r3, r2
 80026b8:	d028      	beq.n	800270c <HAL_DMA_Abort_IT+0xdc>
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	4a53      	ldr	r2, [pc, #332]	; (800280c <HAL_DMA_Abort_IT+0x1dc>)
 80026c0:	4293      	cmp	r3, r2
 80026c2:	d020      	beq.n	8002706 <HAL_DMA_Abort_IT+0xd6>
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	4a57      	ldr	r2, [pc, #348]	; (8002828 <HAL_DMA_Abort_IT+0x1f8>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d019      	beq.n	8002702 <HAL_DMA_Abort_IT+0xd2>
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	4a56      	ldr	r2, [pc, #344]	; (800282c <HAL_DMA_Abort_IT+0x1fc>)
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d012      	beq.n	80026fe <HAL_DMA_Abort_IT+0xce>
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	4a54      	ldr	r2, [pc, #336]	; (8002830 <HAL_DMA_Abort_IT+0x200>)
 80026de:	4293      	cmp	r3, r2
 80026e0:	d00a      	beq.n	80026f8 <HAL_DMA_Abort_IT+0xc8>
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	4a53      	ldr	r2, [pc, #332]	; (8002834 <HAL_DMA_Abort_IT+0x204>)
 80026e8:	4293      	cmp	r3, r2
 80026ea:	d102      	bne.n	80026f2 <HAL_DMA_Abort_IT+0xc2>
 80026ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80026f0:	e01b      	b.n	800272a <HAL_DMA_Abort_IT+0xfa>
 80026f2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80026f6:	e018      	b.n	800272a <HAL_DMA_Abort_IT+0xfa>
 80026f8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80026fc:	e015      	b.n	800272a <HAL_DMA_Abort_IT+0xfa>
 80026fe:	2310      	movs	r3, #16
 8002700:	e013      	b.n	800272a <HAL_DMA_Abort_IT+0xfa>
 8002702:	2301      	movs	r3, #1
 8002704:	e011      	b.n	800272a <HAL_DMA_Abort_IT+0xfa>
 8002706:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800270a:	e00e      	b.n	800272a <HAL_DMA_Abort_IT+0xfa>
 800270c:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002710:	e00b      	b.n	800272a <HAL_DMA_Abort_IT+0xfa>
 8002712:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002716:	e008      	b.n	800272a <HAL_DMA_Abort_IT+0xfa>
 8002718:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800271c:	e005      	b.n	800272a <HAL_DMA_Abort_IT+0xfa>
 800271e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002722:	e002      	b.n	800272a <HAL_DMA_Abort_IT+0xfa>
 8002724:	2310      	movs	r3, #16
 8002726:	e000      	b.n	800272a <HAL_DMA_Abort_IT+0xfa>
 8002728:	2301      	movs	r3, #1
 800272a:	4a43      	ldr	r2, [pc, #268]	; (8002838 <HAL_DMA_Abort_IT+0x208>)
 800272c:	6053      	str	r3, [r2, #4]
 800272e:	e057      	b.n	80027e0 <HAL_DMA_Abort_IT+0x1b0>
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a36      	ldr	r2, [pc, #216]	; (8002810 <HAL_DMA_Abort_IT+0x1e0>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d04f      	beq.n	80027da <HAL_DMA_Abort_IT+0x1aa>
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a35      	ldr	r2, [pc, #212]	; (8002814 <HAL_DMA_Abort_IT+0x1e4>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d048      	beq.n	80027d6 <HAL_DMA_Abort_IT+0x1a6>
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a33      	ldr	r2, [pc, #204]	; (8002818 <HAL_DMA_Abort_IT+0x1e8>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d040      	beq.n	80027d0 <HAL_DMA_Abort_IT+0x1a0>
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a32      	ldr	r2, [pc, #200]	; (800281c <HAL_DMA_Abort_IT+0x1ec>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d038      	beq.n	80027ca <HAL_DMA_Abort_IT+0x19a>
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a30      	ldr	r2, [pc, #192]	; (8002820 <HAL_DMA_Abort_IT+0x1f0>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d030      	beq.n	80027c4 <HAL_DMA_Abort_IT+0x194>
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a2f      	ldr	r2, [pc, #188]	; (8002824 <HAL_DMA_Abort_IT+0x1f4>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d028      	beq.n	80027be <HAL_DMA_Abort_IT+0x18e>
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a26      	ldr	r2, [pc, #152]	; (800280c <HAL_DMA_Abort_IT+0x1dc>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d020      	beq.n	80027b8 <HAL_DMA_Abort_IT+0x188>
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a2b      	ldr	r2, [pc, #172]	; (8002828 <HAL_DMA_Abort_IT+0x1f8>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d019      	beq.n	80027b4 <HAL_DMA_Abort_IT+0x184>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a29      	ldr	r2, [pc, #164]	; (800282c <HAL_DMA_Abort_IT+0x1fc>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d012      	beq.n	80027b0 <HAL_DMA_Abort_IT+0x180>
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a28      	ldr	r2, [pc, #160]	; (8002830 <HAL_DMA_Abort_IT+0x200>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d00a      	beq.n	80027aa <HAL_DMA_Abort_IT+0x17a>
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a26      	ldr	r2, [pc, #152]	; (8002834 <HAL_DMA_Abort_IT+0x204>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d102      	bne.n	80027a4 <HAL_DMA_Abort_IT+0x174>
 800279e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027a2:	e01b      	b.n	80027dc <HAL_DMA_Abort_IT+0x1ac>
 80027a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80027a8:	e018      	b.n	80027dc <HAL_DMA_Abort_IT+0x1ac>
 80027aa:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027ae:	e015      	b.n	80027dc <HAL_DMA_Abort_IT+0x1ac>
 80027b0:	2310      	movs	r3, #16
 80027b2:	e013      	b.n	80027dc <HAL_DMA_Abort_IT+0x1ac>
 80027b4:	2301      	movs	r3, #1
 80027b6:	e011      	b.n	80027dc <HAL_DMA_Abort_IT+0x1ac>
 80027b8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80027bc:	e00e      	b.n	80027dc <HAL_DMA_Abort_IT+0x1ac>
 80027be:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80027c2:	e00b      	b.n	80027dc <HAL_DMA_Abort_IT+0x1ac>
 80027c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80027c8:	e008      	b.n	80027dc <HAL_DMA_Abort_IT+0x1ac>
 80027ca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027ce:	e005      	b.n	80027dc <HAL_DMA_Abort_IT+0x1ac>
 80027d0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027d4:	e002      	b.n	80027dc <HAL_DMA_Abort_IT+0x1ac>
 80027d6:	2310      	movs	r3, #16
 80027d8:	e000      	b.n	80027dc <HAL_DMA_Abort_IT+0x1ac>
 80027da:	2301      	movs	r3, #1
 80027dc:	4a17      	ldr	r2, [pc, #92]	; (800283c <HAL_DMA_Abort_IT+0x20c>)
 80027de:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2201      	movs	r2, #1
 80027e4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2200      	movs	r2, #0
 80027ec:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d003      	beq.n	8002800 <HAL_DMA_Abort_IT+0x1d0>
    {
      hdma->XferAbortCallback(hdma);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80027fc:	6878      	ldr	r0, [r7, #4]
 80027fe:	4798      	blx	r3
    } 
  }
  return status;
 8002800:	7bfb      	ldrb	r3, [r7, #15]
}
 8002802:	4618      	mov	r0, r3
 8002804:	3710      	adds	r7, #16
 8002806:	46bd      	mov	sp, r7
 8002808:	bd80      	pop	{r7, pc}
 800280a:	bf00      	nop
 800280c:	40020080 	.word	0x40020080
 8002810:	40020008 	.word	0x40020008
 8002814:	4002001c 	.word	0x4002001c
 8002818:	40020030 	.word	0x40020030
 800281c:	40020044 	.word	0x40020044
 8002820:	40020058 	.word	0x40020058
 8002824:	4002006c 	.word	0x4002006c
 8002828:	40020408 	.word	0x40020408
 800282c:	4002041c 	.word	0x4002041c
 8002830:	40020430 	.word	0x40020430
 8002834:	40020444 	.word	0x40020444
 8002838:	40020400 	.word	0x40020400
 800283c:	40020000 	.word	0x40020000

08002840 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b084      	sub	sp, #16
 8002844:	af00      	add	r7, sp, #0
 8002846:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800284c:	681b      	ldr	r3, [r3, #0]
 800284e:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800285c:	2204      	movs	r2, #4
 800285e:	409a      	lsls	r2, r3
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	4013      	ands	r3, r2
 8002864:	2b00      	cmp	r3, #0
 8002866:	f000 80d6 	beq.w	8002a16 <HAL_DMA_IRQHandler+0x1d6>
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	f003 0304 	and.w	r3, r3, #4
 8002870:	2b00      	cmp	r3, #0
 8002872:	f000 80d0 	beq.w	8002a16 <HAL_DMA_IRQHandler+0x1d6>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f003 0320 	and.w	r3, r3, #32
 8002880:	2b00      	cmp	r3, #0
 8002882:	d107      	bne.n	8002894 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f022 0204 	bic.w	r2, r2, #4
 8002892:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	461a      	mov	r2, r3
 800289a:	4b9b      	ldr	r3, [pc, #620]	; (8002b08 <HAL_DMA_IRQHandler+0x2c8>)
 800289c:	429a      	cmp	r2, r3
 800289e:	d958      	bls.n	8002952 <HAL_DMA_IRQHandler+0x112>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	4a99      	ldr	r2, [pc, #612]	; (8002b0c <HAL_DMA_IRQHandler+0x2cc>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d04f      	beq.n	800294a <HAL_DMA_IRQHandler+0x10a>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	4a98      	ldr	r2, [pc, #608]	; (8002b10 <HAL_DMA_IRQHandler+0x2d0>)
 80028b0:	4293      	cmp	r3, r2
 80028b2:	d048      	beq.n	8002946 <HAL_DMA_IRQHandler+0x106>
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a96      	ldr	r2, [pc, #600]	; (8002b14 <HAL_DMA_IRQHandler+0x2d4>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d040      	beq.n	8002940 <HAL_DMA_IRQHandler+0x100>
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	4a95      	ldr	r2, [pc, #596]	; (8002b18 <HAL_DMA_IRQHandler+0x2d8>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d038      	beq.n	800293a <HAL_DMA_IRQHandler+0xfa>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	4a93      	ldr	r2, [pc, #588]	; (8002b1c <HAL_DMA_IRQHandler+0x2dc>)
 80028ce:	4293      	cmp	r3, r2
 80028d0:	d030      	beq.n	8002934 <HAL_DMA_IRQHandler+0xf4>
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	4a92      	ldr	r2, [pc, #584]	; (8002b20 <HAL_DMA_IRQHandler+0x2e0>)
 80028d8:	4293      	cmp	r3, r2
 80028da:	d028      	beq.n	800292e <HAL_DMA_IRQHandler+0xee>
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	4a89      	ldr	r2, [pc, #548]	; (8002b08 <HAL_DMA_IRQHandler+0x2c8>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d020      	beq.n	8002928 <HAL_DMA_IRQHandler+0xe8>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	4a8e      	ldr	r2, [pc, #568]	; (8002b24 <HAL_DMA_IRQHandler+0x2e4>)
 80028ec:	4293      	cmp	r3, r2
 80028ee:	d019      	beq.n	8002924 <HAL_DMA_IRQHandler+0xe4>
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	4a8c      	ldr	r2, [pc, #560]	; (8002b28 <HAL_DMA_IRQHandler+0x2e8>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d012      	beq.n	8002920 <HAL_DMA_IRQHandler+0xe0>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	4a8b      	ldr	r2, [pc, #556]	; (8002b2c <HAL_DMA_IRQHandler+0x2ec>)
 8002900:	4293      	cmp	r3, r2
 8002902:	d00a      	beq.n	800291a <HAL_DMA_IRQHandler+0xda>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	4a89      	ldr	r2, [pc, #548]	; (8002b30 <HAL_DMA_IRQHandler+0x2f0>)
 800290a:	4293      	cmp	r3, r2
 800290c:	d102      	bne.n	8002914 <HAL_DMA_IRQHandler+0xd4>
 800290e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002912:	e01b      	b.n	800294c <HAL_DMA_IRQHandler+0x10c>
 8002914:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002918:	e018      	b.n	800294c <HAL_DMA_IRQHandler+0x10c>
 800291a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800291e:	e015      	b.n	800294c <HAL_DMA_IRQHandler+0x10c>
 8002920:	2340      	movs	r3, #64	; 0x40
 8002922:	e013      	b.n	800294c <HAL_DMA_IRQHandler+0x10c>
 8002924:	2304      	movs	r3, #4
 8002926:	e011      	b.n	800294c <HAL_DMA_IRQHandler+0x10c>
 8002928:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800292c:	e00e      	b.n	800294c <HAL_DMA_IRQHandler+0x10c>
 800292e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8002932:	e00b      	b.n	800294c <HAL_DMA_IRQHandler+0x10c>
 8002934:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002938:	e008      	b.n	800294c <HAL_DMA_IRQHandler+0x10c>
 800293a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800293e:	e005      	b.n	800294c <HAL_DMA_IRQHandler+0x10c>
 8002940:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002944:	e002      	b.n	800294c <HAL_DMA_IRQHandler+0x10c>
 8002946:	2340      	movs	r3, #64	; 0x40
 8002948:	e000      	b.n	800294c <HAL_DMA_IRQHandler+0x10c>
 800294a:	2304      	movs	r3, #4
 800294c:	4a79      	ldr	r2, [pc, #484]	; (8002b34 <HAL_DMA_IRQHandler+0x2f4>)
 800294e:	6053      	str	r3, [r2, #4]
 8002950:	e057      	b.n	8002a02 <HAL_DMA_IRQHandler+0x1c2>
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	4a6d      	ldr	r2, [pc, #436]	; (8002b0c <HAL_DMA_IRQHandler+0x2cc>)
 8002958:	4293      	cmp	r3, r2
 800295a:	d04f      	beq.n	80029fc <HAL_DMA_IRQHandler+0x1bc>
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a6b      	ldr	r2, [pc, #428]	; (8002b10 <HAL_DMA_IRQHandler+0x2d0>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d048      	beq.n	80029f8 <HAL_DMA_IRQHandler+0x1b8>
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	4a6a      	ldr	r2, [pc, #424]	; (8002b14 <HAL_DMA_IRQHandler+0x2d4>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d040      	beq.n	80029f2 <HAL_DMA_IRQHandler+0x1b2>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a68      	ldr	r2, [pc, #416]	; (8002b18 <HAL_DMA_IRQHandler+0x2d8>)
 8002976:	4293      	cmp	r3, r2
 8002978:	d038      	beq.n	80029ec <HAL_DMA_IRQHandler+0x1ac>
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	4a67      	ldr	r2, [pc, #412]	; (8002b1c <HAL_DMA_IRQHandler+0x2dc>)
 8002980:	4293      	cmp	r3, r2
 8002982:	d030      	beq.n	80029e6 <HAL_DMA_IRQHandler+0x1a6>
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a65      	ldr	r2, [pc, #404]	; (8002b20 <HAL_DMA_IRQHandler+0x2e0>)
 800298a:	4293      	cmp	r3, r2
 800298c:	d028      	beq.n	80029e0 <HAL_DMA_IRQHandler+0x1a0>
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a5d      	ldr	r2, [pc, #372]	; (8002b08 <HAL_DMA_IRQHandler+0x2c8>)
 8002994:	4293      	cmp	r3, r2
 8002996:	d020      	beq.n	80029da <HAL_DMA_IRQHandler+0x19a>
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	4a61      	ldr	r2, [pc, #388]	; (8002b24 <HAL_DMA_IRQHandler+0x2e4>)
 800299e:	4293      	cmp	r3, r2
 80029a0:	d019      	beq.n	80029d6 <HAL_DMA_IRQHandler+0x196>
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	4a60      	ldr	r2, [pc, #384]	; (8002b28 <HAL_DMA_IRQHandler+0x2e8>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d012      	beq.n	80029d2 <HAL_DMA_IRQHandler+0x192>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a5e      	ldr	r2, [pc, #376]	; (8002b2c <HAL_DMA_IRQHandler+0x2ec>)
 80029b2:	4293      	cmp	r3, r2
 80029b4:	d00a      	beq.n	80029cc <HAL_DMA_IRQHandler+0x18c>
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	4a5d      	ldr	r2, [pc, #372]	; (8002b30 <HAL_DMA_IRQHandler+0x2f0>)
 80029bc:	4293      	cmp	r3, r2
 80029be:	d102      	bne.n	80029c6 <HAL_DMA_IRQHandler+0x186>
 80029c0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80029c4:	e01b      	b.n	80029fe <HAL_DMA_IRQHandler+0x1be>
 80029c6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80029ca:	e018      	b.n	80029fe <HAL_DMA_IRQHandler+0x1be>
 80029cc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029d0:	e015      	b.n	80029fe <HAL_DMA_IRQHandler+0x1be>
 80029d2:	2340      	movs	r3, #64	; 0x40
 80029d4:	e013      	b.n	80029fe <HAL_DMA_IRQHandler+0x1be>
 80029d6:	2304      	movs	r3, #4
 80029d8:	e011      	b.n	80029fe <HAL_DMA_IRQHandler+0x1be>
 80029da:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80029de:	e00e      	b.n	80029fe <HAL_DMA_IRQHandler+0x1be>
 80029e0:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80029e4:	e00b      	b.n	80029fe <HAL_DMA_IRQHandler+0x1be>
 80029e6:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80029ea:	e008      	b.n	80029fe <HAL_DMA_IRQHandler+0x1be>
 80029ec:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80029f0:	e005      	b.n	80029fe <HAL_DMA_IRQHandler+0x1be>
 80029f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80029f6:	e002      	b.n	80029fe <HAL_DMA_IRQHandler+0x1be>
 80029f8:	2340      	movs	r3, #64	; 0x40
 80029fa:	e000      	b.n	80029fe <HAL_DMA_IRQHandler+0x1be>
 80029fc:	2304      	movs	r3, #4
 80029fe:	4a4e      	ldr	r2, [pc, #312]	; (8002b38 <HAL_DMA_IRQHandler+0x2f8>)
 8002a00:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a06:	2b00      	cmp	r3, #0
 8002a08:	f000 8136 	beq.w	8002c78 <HAL_DMA_IRQHandler+0x438>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a10:	6878      	ldr	r0, [r7, #4]
 8002a12:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8002a14:	e130      	b.n	8002c78 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a1a:	2202      	movs	r2, #2
 8002a1c:	409a      	lsls	r2, r3
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	4013      	ands	r3, r2
 8002a22:	2b00      	cmp	r3, #0
 8002a24:	f000 80f8 	beq.w	8002c18 <HAL_DMA_IRQHandler+0x3d8>
 8002a28:	68bb      	ldr	r3, [r7, #8]
 8002a2a:	f003 0302 	and.w	r3, r3, #2
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	f000 80f2 	beq.w	8002c18 <HAL_DMA_IRQHandler+0x3d8>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f003 0320 	and.w	r3, r3, #32
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d10b      	bne.n	8002a5a <HAL_DMA_IRQHandler+0x21a>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	681a      	ldr	r2, [r3, #0]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	f022 020a 	bic.w	r2, r2, #10
 8002a50:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2201      	movs	r2, #1
 8002a56:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	461a      	mov	r2, r3
 8002a60:	4b29      	ldr	r3, [pc, #164]	; (8002b08 <HAL_DMA_IRQHandler+0x2c8>)
 8002a62:	429a      	cmp	r2, r3
 8002a64:	d973      	bls.n	8002b4e <HAL_DMA_IRQHandler+0x30e>
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	4a28      	ldr	r2, [pc, #160]	; (8002b0c <HAL_DMA_IRQHandler+0x2cc>)
 8002a6c:	4293      	cmp	r3, r2
 8002a6e:	d06a      	beq.n	8002b46 <HAL_DMA_IRQHandler+0x306>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	4a26      	ldr	r2, [pc, #152]	; (8002b10 <HAL_DMA_IRQHandler+0x2d0>)
 8002a76:	4293      	cmp	r3, r2
 8002a78:	d063      	beq.n	8002b42 <HAL_DMA_IRQHandler+0x302>
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	4a25      	ldr	r2, [pc, #148]	; (8002b14 <HAL_DMA_IRQHandler+0x2d4>)
 8002a80:	4293      	cmp	r3, r2
 8002a82:	d05b      	beq.n	8002b3c <HAL_DMA_IRQHandler+0x2fc>
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	4a23      	ldr	r2, [pc, #140]	; (8002b18 <HAL_DMA_IRQHandler+0x2d8>)
 8002a8a:	4293      	cmp	r3, r2
 8002a8c:	d038      	beq.n	8002b00 <HAL_DMA_IRQHandler+0x2c0>
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	4a22      	ldr	r2, [pc, #136]	; (8002b1c <HAL_DMA_IRQHandler+0x2dc>)
 8002a94:	4293      	cmp	r3, r2
 8002a96:	d030      	beq.n	8002afa <HAL_DMA_IRQHandler+0x2ba>
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a20      	ldr	r2, [pc, #128]	; (8002b20 <HAL_DMA_IRQHandler+0x2e0>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d028      	beq.n	8002af4 <HAL_DMA_IRQHandler+0x2b4>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	4a18      	ldr	r2, [pc, #96]	; (8002b08 <HAL_DMA_IRQHandler+0x2c8>)
 8002aa8:	4293      	cmp	r3, r2
 8002aaa:	d020      	beq.n	8002aee <HAL_DMA_IRQHandler+0x2ae>
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a1c      	ldr	r2, [pc, #112]	; (8002b24 <HAL_DMA_IRQHandler+0x2e4>)
 8002ab2:	4293      	cmp	r3, r2
 8002ab4:	d019      	beq.n	8002aea <HAL_DMA_IRQHandler+0x2aa>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	4a1b      	ldr	r2, [pc, #108]	; (8002b28 <HAL_DMA_IRQHandler+0x2e8>)
 8002abc:	4293      	cmp	r3, r2
 8002abe:	d012      	beq.n	8002ae6 <HAL_DMA_IRQHandler+0x2a6>
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a19      	ldr	r2, [pc, #100]	; (8002b2c <HAL_DMA_IRQHandler+0x2ec>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d00a      	beq.n	8002ae0 <HAL_DMA_IRQHandler+0x2a0>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	4a18      	ldr	r2, [pc, #96]	; (8002b30 <HAL_DMA_IRQHandler+0x2f0>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d102      	bne.n	8002ada <HAL_DMA_IRQHandler+0x29a>
 8002ad4:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002ad8:	e036      	b.n	8002b48 <HAL_DMA_IRQHandler+0x308>
 8002ada:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002ade:	e033      	b.n	8002b48 <HAL_DMA_IRQHandler+0x308>
 8002ae0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002ae4:	e030      	b.n	8002b48 <HAL_DMA_IRQHandler+0x308>
 8002ae6:	2320      	movs	r3, #32
 8002ae8:	e02e      	b.n	8002b48 <HAL_DMA_IRQHandler+0x308>
 8002aea:	2302      	movs	r3, #2
 8002aec:	e02c      	b.n	8002b48 <HAL_DMA_IRQHandler+0x308>
 8002aee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002af2:	e029      	b.n	8002b48 <HAL_DMA_IRQHandler+0x308>
 8002af4:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002af8:	e026      	b.n	8002b48 <HAL_DMA_IRQHandler+0x308>
 8002afa:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002afe:	e023      	b.n	8002b48 <HAL_DMA_IRQHandler+0x308>
 8002b00:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002b04:	e020      	b.n	8002b48 <HAL_DMA_IRQHandler+0x308>
 8002b06:	bf00      	nop
 8002b08:	40020080 	.word	0x40020080
 8002b0c:	40020008 	.word	0x40020008
 8002b10:	4002001c 	.word	0x4002001c
 8002b14:	40020030 	.word	0x40020030
 8002b18:	40020044 	.word	0x40020044
 8002b1c:	40020058 	.word	0x40020058
 8002b20:	4002006c 	.word	0x4002006c
 8002b24:	40020408 	.word	0x40020408
 8002b28:	4002041c 	.word	0x4002041c
 8002b2c:	40020430 	.word	0x40020430
 8002b30:	40020444 	.word	0x40020444
 8002b34:	40020400 	.word	0x40020400
 8002b38:	40020000 	.word	0x40020000
 8002b3c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002b40:	e002      	b.n	8002b48 <HAL_DMA_IRQHandler+0x308>
 8002b42:	2320      	movs	r3, #32
 8002b44:	e000      	b.n	8002b48 <HAL_DMA_IRQHandler+0x308>
 8002b46:	2302      	movs	r3, #2
 8002b48:	4a4e      	ldr	r2, [pc, #312]	; (8002c84 <HAL_DMA_IRQHandler+0x444>)
 8002b4a:	6053      	str	r3, [r2, #4]
 8002b4c:	e057      	b.n	8002bfe <HAL_DMA_IRQHandler+0x3be>
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	4a4d      	ldr	r2, [pc, #308]	; (8002c88 <HAL_DMA_IRQHandler+0x448>)
 8002b54:	4293      	cmp	r3, r2
 8002b56:	d04f      	beq.n	8002bf8 <HAL_DMA_IRQHandler+0x3b8>
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	681b      	ldr	r3, [r3, #0]
 8002b5c:	4a4b      	ldr	r2, [pc, #300]	; (8002c8c <HAL_DMA_IRQHandler+0x44c>)
 8002b5e:	4293      	cmp	r3, r2
 8002b60:	d048      	beq.n	8002bf4 <HAL_DMA_IRQHandler+0x3b4>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	4a4a      	ldr	r2, [pc, #296]	; (8002c90 <HAL_DMA_IRQHandler+0x450>)
 8002b68:	4293      	cmp	r3, r2
 8002b6a:	d040      	beq.n	8002bee <HAL_DMA_IRQHandler+0x3ae>
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a48      	ldr	r2, [pc, #288]	; (8002c94 <HAL_DMA_IRQHandler+0x454>)
 8002b72:	4293      	cmp	r3, r2
 8002b74:	d038      	beq.n	8002be8 <HAL_DMA_IRQHandler+0x3a8>
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	4a47      	ldr	r2, [pc, #284]	; (8002c98 <HAL_DMA_IRQHandler+0x458>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d030      	beq.n	8002be2 <HAL_DMA_IRQHandler+0x3a2>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	4a45      	ldr	r2, [pc, #276]	; (8002c9c <HAL_DMA_IRQHandler+0x45c>)
 8002b86:	4293      	cmp	r3, r2
 8002b88:	d028      	beq.n	8002bdc <HAL_DMA_IRQHandler+0x39c>
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	4a44      	ldr	r2, [pc, #272]	; (8002ca0 <HAL_DMA_IRQHandler+0x460>)
 8002b90:	4293      	cmp	r3, r2
 8002b92:	d020      	beq.n	8002bd6 <HAL_DMA_IRQHandler+0x396>
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	4a42      	ldr	r2, [pc, #264]	; (8002ca4 <HAL_DMA_IRQHandler+0x464>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d019      	beq.n	8002bd2 <HAL_DMA_IRQHandler+0x392>
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	4a41      	ldr	r2, [pc, #260]	; (8002ca8 <HAL_DMA_IRQHandler+0x468>)
 8002ba4:	4293      	cmp	r3, r2
 8002ba6:	d012      	beq.n	8002bce <HAL_DMA_IRQHandler+0x38e>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	681b      	ldr	r3, [r3, #0]
 8002bac:	4a3f      	ldr	r2, [pc, #252]	; (8002cac <HAL_DMA_IRQHandler+0x46c>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d00a      	beq.n	8002bc8 <HAL_DMA_IRQHandler+0x388>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	681b      	ldr	r3, [r3, #0]
 8002bb6:	4a3e      	ldr	r2, [pc, #248]	; (8002cb0 <HAL_DMA_IRQHandler+0x470>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d102      	bne.n	8002bc2 <HAL_DMA_IRQHandler+0x382>
 8002bbc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002bc0:	e01b      	b.n	8002bfa <HAL_DMA_IRQHandler+0x3ba>
 8002bc2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002bc6:	e018      	b.n	8002bfa <HAL_DMA_IRQHandler+0x3ba>
 8002bc8:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002bcc:	e015      	b.n	8002bfa <HAL_DMA_IRQHandler+0x3ba>
 8002bce:	2320      	movs	r3, #32
 8002bd0:	e013      	b.n	8002bfa <HAL_DMA_IRQHandler+0x3ba>
 8002bd2:	2302      	movs	r3, #2
 8002bd4:	e011      	b.n	8002bfa <HAL_DMA_IRQHandler+0x3ba>
 8002bd6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002bda:	e00e      	b.n	8002bfa <HAL_DMA_IRQHandler+0x3ba>
 8002bdc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002be0:	e00b      	b.n	8002bfa <HAL_DMA_IRQHandler+0x3ba>
 8002be2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002be6:	e008      	b.n	8002bfa <HAL_DMA_IRQHandler+0x3ba>
 8002be8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8002bec:	e005      	b.n	8002bfa <HAL_DMA_IRQHandler+0x3ba>
 8002bee:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002bf2:	e002      	b.n	8002bfa <HAL_DMA_IRQHandler+0x3ba>
 8002bf4:	2320      	movs	r3, #32
 8002bf6:	e000      	b.n	8002bfa <HAL_DMA_IRQHandler+0x3ba>
 8002bf8:	2302      	movs	r3, #2
 8002bfa:	4a2e      	ldr	r2, [pc, #184]	; (8002cb4 <HAL_DMA_IRQHandler+0x474>)
 8002bfc:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	2200      	movs	r2, #0
 8002c02:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d034      	beq.n	8002c78 <HAL_DMA_IRQHandler+0x438>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002c12:	6878      	ldr	r0, [r7, #4]
 8002c14:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002c16:	e02f      	b.n	8002c78 <HAL_DMA_IRQHandler+0x438>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1c:	2208      	movs	r2, #8
 8002c1e:	409a      	lsls	r2, r3
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	4013      	ands	r3, r2
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d028      	beq.n	8002c7a <HAL_DMA_IRQHandler+0x43a>
 8002c28:	68bb      	ldr	r3, [r7, #8]
 8002c2a:	f003 0308 	and.w	r3, r3, #8
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d023      	beq.n	8002c7a <HAL_DMA_IRQHandler+0x43a>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f022 020e 	bic.w	r2, r2, #14
 8002c40:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c4a:	2101      	movs	r1, #1
 8002c4c:	fa01 f202 	lsl.w	r2, r1, r2
 8002c50:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	2201      	movs	r2, #1
 8002c56:	639a      	str	r2, [r3, #56]	; 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2200      	movs	r2, #0
 8002c64:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d004      	beq.n	8002c7a <HAL_DMA_IRQHandler+0x43a>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	4798      	blx	r3
    }
  }
  return;
 8002c78:	bf00      	nop
 8002c7a:	bf00      	nop
}
 8002c7c:	3710      	adds	r7, #16
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}
 8002c82:	bf00      	nop
 8002c84:	40020400 	.word	0x40020400
 8002c88:	40020008 	.word	0x40020008
 8002c8c:	4002001c 	.word	0x4002001c
 8002c90:	40020030 	.word	0x40020030
 8002c94:	40020044 	.word	0x40020044
 8002c98:	40020058 	.word	0x40020058
 8002c9c:	4002006c 	.word	0x4002006c
 8002ca0:	40020080 	.word	0x40020080
 8002ca4:	40020408 	.word	0x40020408
 8002ca8:	4002041c 	.word	0x4002041c
 8002cac:	40020430 	.word	0x40020430
 8002cb0:	40020444 	.word	0x40020444
 8002cb4:	40020000 	.word	0x40020000

08002cb8 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b085      	sub	sp, #20
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	60f8      	str	r0, [r7, #12]
 8002cc0:	60b9      	str	r1, [r7, #8]
 8002cc2:	607a      	str	r2, [r7, #4]
 8002cc4:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002cce:	2101      	movs	r1, #1
 8002cd0:	fa01 f202 	lsl.w	r2, r1, r2
 8002cd4:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	681b      	ldr	r3, [r3, #0]
 8002cda:	683a      	ldr	r2, [r7, #0]
 8002cdc:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	2b10      	cmp	r3, #16
 8002ce4:	d108      	bne.n	8002cf8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	687a      	ldr	r2, [r7, #4]
 8002cec:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002cee:	68fb      	ldr	r3, [r7, #12]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	68ba      	ldr	r2, [r7, #8]
 8002cf4:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002cf6:	e007      	b.n	8002d08 <DMA_SetConfig+0x50>
    hdma->Instance->CPAR = SrcAddress;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	68ba      	ldr	r2, [r7, #8]
 8002cfe:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002d00:	68fb      	ldr	r3, [r7, #12]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	687a      	ldr	r2, [r7, #4]
 8002d06:	60da      	str	r2, [r3, #12]
}
 8002d08:	bf00      	nop
 8002d0a:	3714      	adds	r7, #20
 8002d0c:	46bd      	mov	sp, r7
 8002d0e:	bc80      	pop	{r7}
 8002d10:	4770      	bx	lr
	...

08002d14 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d14:	b480      	push	{r7}
 8002d16:	b08b      	sub	sp, #44	; 0x2c
 8002d18:	af00      	add	r7, sp, #0
 8002d1a:	6078      	str	r0, [r7, #4]
 8002d1c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002d22:	2300      	movs	r3, #0
 8002d24:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d26:	e179      	b.n	800301c <HAL_GPIO_Init+0x308>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002d28:	2201      	movs	r2, #1
 8002d2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d30:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d32:	683b      	ldr	r3, [r7, #0]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	69fa      	ldr	r2, [r7, #28]
 8002d38:	4013      	ands	r3, r2
 8002d3a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002d3c:	69ba      	ldr	r2, [r7, #24]
 8002d3e:	69fb      	ldr	r3, [r7, #28]
 8002d40:	429a      	cmp	r2, r3
 8002d42:	f040 8168 	bne.w	8003016 <HAL_GPIO_Init+0x302>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002d46:	683b      	ldr	r3, [r7, #0]
 8002d48:	685b      	ldr	r3, [r3, #4]
 8002d4a:	4aa0      	ldr	r2, [pc, #640]	; (8002fcc <HAL_GPIO_Init+0x2b8>)
 8002d4c:	4293      	cmp	r3, r2
 8002d4e:	d05e      	beq.n	8002e0e <HAL_GPIO_Init+0xfa>
 8002d50:	4a9e      	ldr	r2, [pc, #632]	; (8002fcc <HAL_GPIO_Init+0x2b8>)
 8002d52:	4293      	cmp	r3, r2
 8002d54:	d875      	bhi.n	8002e42 <HAL_GPIO_Init+0x12e>
 8002d56:	4a9e      	ldr	r2, [pc, #632]	; (8002fd0 <HAL_GPIO_Init+0x2bc>)
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d058      	beq.n	8002e0e <HAL_GPIO_Init+0xfa>
 8002d5c:	4a9c      	ldr	r2, [pc, #624]	; (8002fd0 <HAL_GPIO_Init+0x2bc>)
 8002d5e:	4293      	cmp	r3, r2
 8002d60:	d86f      	bhi.n	8002e42 <HAL_GPIO_Init+0x12e>
 8002d62:	4a9c      	ldr	r2, [pc, #624]	; (8002fd4 <HAL_GPIO_Init+0x2c0>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d052      	beq.n	8002e0e <HAL_GPIO_Init+0xfa>
 8002d68:	4a9a      	ldr	r2, [pc, #616]	; (8002fd4 <HAL_GPIO_Init+0x2c0>)
 8002d6a:	4293      	cmp	r3, r2
 8002d6c:	d869      	bhi.n	8002e42 <HAL_GPIO_Init+0x12e>
 8002d6e:	4a9a      	ldr	r2, [pc, #616]	; (8002fd8 <HAL_GPIO_Init+0x2c4>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d04c      	beq.n	8002e0e <HAL_GPIO_Init+0xfa>
 8002d74:	4a98      	ldr	r2, [pc, #608]	; (8002fd8 <HAL_GPIO_Init+0x2c4>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d863      	bhi.n	8002e42 <HAL_GPIO_Init+0x12e>
 8002d7a:	4a98      	ldr	r2, [pc, #608]	; (8002fdc <HAL_GPIO_Init+0x2c8>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d046      	beq.n	8002e0e <HAL_GPIO_Init+0xfa>
 8002d80:	4a96      	ldr	r2, [pc, #600]	; (8002fdc <HAL_GPIO_Init+0x2c8>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d85d      	bhi.n	8002e42 <HAL_GPIO_Init+0x12e>
 8002d86:	2b12      	cmp	r3, #18
 8002d88:	d82a      	bhi.n	8002de0 <HAL_GPIO_Init+0xcc>
 8002d8a:	2b12      	cmp	r3, #18
 8002d8c:	d859      	bhi.n	8002e42 <HAL_GPIO_Init+0x12e>
 8002d8e:	a201      	add	r2, pc, #4	; (adr r2, 8002d94 <HAL_GPIO_Init+0x80>)
 8002d90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d94:	08002e0f 	.word	0x08002e0f
 8002d98:	08002de9 	.word	0x08002de9
 8002d9c:	08002dfb 	.word	0x08002dfb
 8002da0:	08002e3d 	.word	0x08002e3d
 8002da4:	08002e43 	.word	0x08002e43
 8002da8:	08002e43 	.word	0x08002e43
 8002dac:	08002e43 	.word	0x08002e43
 8002db0:	08002e43 	.word	0x08002e43
 8002db4:	08002e43 	.word	0x08002e43
 8002db8:	08002e43 	.word	0x08002e43
 8002dbc:	08002e43 	.word	0x08002e43
 8002dc0:	08002e43 	.word	0x08002e43
 8002dc4:	08002e43 	.word	0x08002e43
 8002dc8:	08002e43 	.word	0x08002e43
 8002dcc:	08002e43 	.word	0x08002e43
 8002dd0:	08002e43 	.word	0x08002e43
 8002dd4:	08002e43 	.word	0x08002e43
 8002dd8:	08002df1 	.word	0x08002df1
 8002ddc:	08002e05 	.word	0x08002e05
 8002de0:	4a7f      	ldr	r2, [pc, #508]	; (8002fe0 <HAL_GPIO_Init+0x2cc>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d013      	beq.n	8002e0e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002de6:	e02c      	b.n	8002e42 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	623b      	str	r3, [r7, #32]
          break;
 8002dee:	e029      	b.n	8002e44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002df0:	683b      	ldr	r3, [r7, #0]
 8002df2:	68db      	ldr	r3, [r3, #12]
 8002df4:	3304      	adds	r3, #4
 8002df6:	623b      	str	r3, [r7, #32]
          break;
 8002df8:	e024      	b.n	8002e44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002dfa:	683b      	ldr	r3, [r7, #0]
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	3308      	adds	r3, #8
 8002e00:	623b      	str	r3, [r7, #32]
          break;
 8002e02:	e01f      	b.n	8002e44 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002e04:	683b      	ldr	r3, [r7, #0]
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	330c      	adds	r3, #12
 8002e0a:	623b      	str	r3, [r7, #32]
          break;
 8002e0c:	e01a      	b.n	8002e44 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002e0e:	683b      	ldr	r3, [r7, #0]
 8002e10:	689b      	ldr	r3, [r3, #8]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d102      	bne.n	8002e1c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002e16:	2304      	movs	r3, #4
 8002e18:	623b      	str	r3, [r7, #32]
          break;
 8002e1a:	e013      	b.n	8002e44 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	689b      	ldr	r3, [r3, #8]
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d105      	bne.n	8002e30 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e24:	2308      	movs	r3, #8
 8002e26:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	69fa      	ldr	r2, [r7, #28]
 8002e2c:	611a      	str	r2, [r3, #16]
          break;
 8002e2e:	e009      	b.n	8002e44 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e30:	2308      	movs	r3, #8
 8002e32:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	69fa      	ldr	r2, [r7, #28]
 8002e38:	615a      	str	r2, [r3, #20]
          break;
 8002e3a:	e003      	b.n	8002e44 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002e3c:	2300      	movs	r3, #0
 8002e3e:	623b      	str	r3, [r7, #32]
          break;
 8002e40:	e000      	b.n	8002e44 <HAL_GPIO_Init+0x130>
          break;
 8002e42:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002e44:	69bb      	ldr	r3, [r7, #24]
 8002e46:	2bff      	cmp	r3, #255	; 0xff
 8002e48:	d801      	bhi.n	8002e4e <HAL_GPIO_Init+0x13a>
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	e001      	b.n	8002e52 <HAL_GPIO_Init+0x13e>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	3304      	adds	r3, #4
 8002e52:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002e54:	69bb      	ldr	r3, [r7, #24]
 8002e56:	2bff      	cmp	r3, #255	; 0xff
 8002e58:	d802      	bhi.n	8002e60 <HAL_GPIO_Init+0x14c>
 8002e5a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e5c:	009b      	lsls	r3, r3, #2
 8002e5e:	e002      	b.n	8002e66 <HAL_GPIO_Init+0x152>
 8002e60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e62:	3b08      	subs	r3, #8
 8002e64:	009b      	lsls	r3, r3, #2
 8002e66:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002e68:	697b      	ldr	r3, [r7, #20]
 8002e6a:	681a      	ldr	r2, [r3, #0]
 8002e6c:	210f      	movs	r1, #15
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	fa01 f303 	lsl.w	r3, r1, r3
 8002e74:	43db      	mvns	r3, r3
 8002e76:	401a      	ands	r2, r3
 8002e78:	6a39      	ldr	r1, [r7, #32]
 8002e7a:	693b      	ldr	r3, [r7, #16]
 8002e7c:	fa01 f303 	lsl.w	r3, r1, r3
 8002e80:	431a      	orrs	r2, r3
 8002e82:	697b      	ldr	r3, [r7, #20]
 8002e84:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002e86:	683b      	ldr	r3, [r7, #0]
 8002e88:	685b      	ldr	r3, [r3, #4]
 8002e8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	f000 80c1 	beq.w	8003016 <HAL_GPIO_Init+0x302>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002e94:	4b53      	ldr	r3, [pc, #332]	; (8002fe4 <HAL_GPIO_Init+0x2d0>)
 8002e96:	699b      	ldr	r3, [r3, #24]
 8002e98:	4a52      	ldr	r2, [pc, #328]	; (8002fe4 <HAL_GPIO_Init+0x2d0>)
 8002e9a:	f043 0301 	orr.w	r3, r3, #1
 8002e9e:	6193      	str	r3, [r2, #24]
 8002ea0:	4b50      	ldr	r3, [pc, #320]	; (8002fe4 <HAL_GPIO_Init+0x2d0>)
 8002ea2:	699b      	ldr	r3, [r3, #24]
 8002ea4:	f003 0301 	and.w	r3, r3, #1
 8002ea8:	60bb      	str	r3, [r7, #8]
 8002eaa:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002eac:	4a4e      	ldr	r2, [pc, #312]	; (8002fe8 <HAL_GPIO_Init+0x2d4>)
 8002eae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002eb0:	089b      	lsrs	r3, r3, #2
 8002eb2:	3302      	adds	r3, #2
 8002eb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002eb8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002eba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ebc:	f003 0303 	and.w	r3, r3, #3
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	220f      	movs	r2, #15
 8002ec4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec8:	43db      	mvns	r3, r3
 8002eca:	68fa      	ldr	r2, [r7, #12]
 8002ecc:	4013      	ands	r3, r2
 8002ece:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	4a46      	ldr	r2, [pc, #280]	; (8002fec <HAL_GPIO_Init+0x2d8>)
 8002ed4:	4293      	cmp	r3, r2
 8002ed6:	d01f      	beq.n	8002f18 <HAL_GPIO_Init+0x204>
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	4a45      	ldr	r2, [pc, #276]	; (8002ff0 <HAL_GPIO_Init+0x2dc>)
 8002edc:	4293      	cmp	r3, r2
 8002ede:	d019      	beq.n	8002f14 <HAL_GPIO_Init+0x200>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	4a44      	ldr	r2, [pc, #272]	; (8002ff4 <HAL_GPIO_Init+0x2e0>)
 8002ee4:	4293      	cmp	r3, r2
 8002ee6:	d013      	beq.n	8002f10 <HAL_GPIO_Init+0x1fc>
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	4a43      	ldr	r2, [pc, #268]	; (8002ff8 <HAL_GPIO_Init+0x2e4>)
 8002eec:	4293      	cmp	r3, r2
 8002eee:	d00d      	beq.n	8002f0c <HAL_GPIO_Init+0x1f8>
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	4a42      	ldr	r2, [pc, #264]	; (8002ffc <HAL_GPIO_Init+0x2e8>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d007      	beq.n	8002f08 <HAL_GPIO_Init+0x1f4>
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	4a41      	ldr	r2, [pc, #260]	; (8003000 <HAL_GPIO_Init+0x2ec>)
 8002efc:	4293      	cmp	r3, r2
 8002efe:	d101      	bne.n	8002f04 <HAL_GPIO_Init+0x1f0>
 8002f00:	2305      	movs	r3, #5
 8002f02:	e00a      	b.n	8002f1a <HAL_GPIO_Init+0x206>
 8002f04:	2306      	movs	r3, #6
 8002f06:	e008      	b.n	8002f1a <HAL_GPIO_Init+0x206>
 8002f08:	2304      	movs	r3, #4
 8002f0a:	e006      	b.n	8002f1a <HAL_GPIO_Init+0x206>
 8002f0c:	2303      	movs	r3, #3
 8002f0e:	e004      	b.n	8002f1a <HAL_GPIO_Init+0x206>
 8002f10:	2302      	movs	r3, #2
 8002f12:	e002      	b.n	8002f1a <HAL_GPIO_Init+0x206>
 8002f14:	2301      	movs	r3, #1
 8002f16:	e000      	b.n	8002f1a <HAL_GPIO_Init+0x206>
 8002f18:	2300      	movs	r3, #0
 8002f1a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f1c:	f002 0203 	and.w	r2, r2, #3
 8002f20:	0092      	lsls	r2, r2, #2
 8002f22:	4093      	lsls	r3, r2
 8002f24:	68fa      	ldr	r2, [r7, #12]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002f2a:	492f      	ldr	r1, [pc, #188]	; (8002fe8 <HAL_GPIO_Init+0x2d4>)
 8002f2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f2e:	089b      	lsrs	r3, r3, #2
 8002f30:	3302      	adds	r3, #2
 8002f32:	68fa      	ldr	r2, [r7, #12]
 8002f34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d006      	beq.n	8002f52 <HAL_GPIO_Init+0x23e>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002f44:	4b2f      	ldr	r3, [pc, #188]	; (8003004 <HAL_GPIO_Init+0x2f0>)
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	492e      	ldr	r1, [pc, #184]	; (8003004 <HAL_GPIO_Init+0x2f0>)
 8002f4a:	69bb      	ldr	r3, [r7, #24]
 8002f4c:	4313      	orrs	r3, r2
 8002f4e:	600b      	str	r3, [r1, #0]
 8002f50:	e006      	b.n	8002f60 <HAL_GPIO_Init+0x24c>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002f52:	4b2c      	ldr	r3, [pc, #176]	; (8003004 <HAL_GPIO_Init+0x2f0>)
 8002f54:	681a      	ldr	r2, [r3, #0]
 8002f56:	69bb      	ldr	r3, [r7, #24]
 8002f58:	43db      	mvns	r3, r3
 8002f5a:	492a      	ldr	r1, [pc, #168]	; (8003004 <HAL_GPIO_Init+0x2f0>)
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f60:	683b      	ldr	r3, [r7, #0]
 8002f62:	685b      	ldr	r3, [r3, #4]
 8002f64:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d006      	beq.n	8002f7a <HAL_GPIO_Init+0x266>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002f6c:	4b25      	ldr	r3, [pc, #148]	; (8003004 <HAL_GPIO_Init+0x2f0>)
 8002f6e:	685a      	ldr	r2, [r3, #4]
 8002f70:	4924      	ldr	r1, [pc, #144]	; (8003004 <HAL_GPIO_Init+0x2f0>)
 8002f72:	69bb      	ldr	r3, [r7, #24]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	604b      	str	r3, [r1, #4]
 8002f78:	e006      	b.n	8002f88 <HAL_GPIO_Init+0x274>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002f7a:	4b22      	ldr	r3, [pc, #136]	; (8003004 <HAL_GPIO_Init+0x2f0>)
 8002f7c:	685a      	ldr	r2, [r3, #4]
 8002f7e:	69bb      	ldr	r3, [r7, #24]
 8002f80:	43db      	mvns	r3, r3
 8002f82:	4920      	ldr	r1, [pc, #128]	; (8003004 <HAL_GPIO_Init+0x2f0>)
 8002f84:	4013      	ands	r3, r2
 8002f86:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f88:	683b      	ldr	r3, [r7, #0]
 8002f8a:	685b      	ldr	r3, [r3, #4]
 8002f8c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d006      	beq.n	8002fa2 <HAL_GPIO_Init+0x28e>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002f94:	4b1b      	ldr	r3, [pc, #108]	; (8003004 <HAL_GPIO_Init+0x2f0>)
 8002f96:	689a      	ldr	r2, [r3, #8]
 8002f98:	491a      	ldr	r1, [pc, #104]	; (8003004 <HAL_GPIO_Init+0x2f0>)
 8002f9a:	69bb      	ldr	r3, [r7, #24]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	608b      	str	r3, [r1, #8]
 8002fa0:	e006      	b.n	8002fb0 <HAL_GPIO_Init+0x29c>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002fa2:	4b18      	ldr	r3, [pc, #96]	; (8003004 <HAL_GPIO_Init+0x2f0>)
 8002fa4:	689a      	ldr	r2, [r3, #8]
 8002fa6:	69bb      	ldr	r3, [r7, #24]
 8002fa8:	43db      	mvns	r3, r3
 8002faa:	4916      	ldr	r1, [pc, #88]	; (8003004 <HAL_GPIO_Init+0x2f0>)
 8002fac:	4013      	ands	r3, r2
 8002fae:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002fb0:	683b      	ldr	r3, [r7, #0]
 8002fb2:	685b      	ldr	r3, [r3, #4]
 8002fb4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002fb8:	2b00      	cmp	r3, #0
 8002fba:	d025      	beq.n	8003008 <HAL_GPIO_Init+0x2f4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002fbc:	4b11      	ldr	r3, [pc, #68]	; (8003004 <HAL_GPIO_Init+0x2f0>)
 8002fbe:	68da      	ldr	r2, [r3, #12]
 8002fc0:	4910      	ldr	r1, [pc, #64]	; (8003004 <HAL_GPIO_Init+0x2f0>)
 8002fc2:	69bb      	ldr	r3, [r7, #24]
 8002fc4:	4313      	orrs	r3, r2
 8002fc6:	60cb      	str	r3, [r1, #12]
 8002fc8:	e025      	b.n	8003016 <HAL_GPIO_Init+0x302>
 8002fca:	bf00      	nop
 8002fcc:	10320000 	.word	0x10320000
 8002fd0:	10310000 	.word	0x10310000
 8002fd4:	10220000 	.word	0x10220000
 8002fd8:	10210000 	.word	0x10210000
 8002fdc:	10120000 	.word	0x10120000
 8002fe0:	10110000 	.word	0x10110000
 8002fe4:	40021000 	.word	0x40021000
 8002fe8:	40010000 	.word	0x40010000
 8002fec:	40010800 	.word	0x40010800
 8002ff0:	40010c00 	.word	0x40010c00
 8002ff4:	40011000 	.word	0x40011000
 8002ff8:	40011400 	.word	0x40011400
 8002ffc:	40011800 	.word	0x40011800
 8003000:	40011c00 	.word	0x40011c00
 8003004:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8003008:	4b0b      	ldr	r3, [pc, #44]	; (8003038 <HAL_GPIO_Init+0x324>)
 800300a:	68da      	ldr	r2, [r3, #12]
 800300c:	69bb      	ldr	r3, [r7, #24]
 800300e:	43db      	mvns	r3, r3
 8003010:	4909      	ldr	r1, [pc, #36]	; (8003038 <HAL_GPIO_Init+0x324>)
 8003012:	4013      	ands	r3, r2
 8003014:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8003016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003018:	3301      	adds	r3, #1
 800301a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	681a      	ldr	r2, [r3, #0]
 8003020:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003022:	fa22 f303 	lsr.w	r3, r2, r3
 8003026:	2b00      	cmp	r3, #0
 8003028:	f47f ae7e 	bne.w	8002d28 <HAL_GPIO_Init+0x14>
  }
}
 800302c:	bf00      	nop
 800302e:	bf00      	nop
 8003030:	372c      	adds	r7, #44	; 0x2c
 8003032:	46bd      	mov	sp, r7
 8003034:	bc80      	pop	{r7}
 8003036:	4770      	bx	lr
 8003038:	40010400 	.word	0x40010400

0800303c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800303c:	b480      	push	{r7}
 800303e:	b083      	sub	sp, #12
 8003040:	af00      	add	r7, sp, #0
 8003042:	6078      	str	r0, [r7, #4]
 8003044:	460b      	mov	r3, r1
 8003046:	807b      	strh	r3, [r7, #2]
 8003048:	4613      	mov	r3, r2
 800304a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800304c:	787b      	ldrb	r3, [r7, #1]
 800304e:	2b00      	cmp	r3, #0
 8003050:	d003      	beq.n	800305a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003052:	887a      	ldrh	r2, [r7, #2]
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8003058:	e003      	b.n	8003062 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800305a:	887b      	ldrh	r3, [r7, #2]
 800305c:	041a      	lsls	r2, r3, #16
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	611a      	str	r2, [r3, #16]
}
 8003062:	bf00      	nop
 8003064:	370c      	adds	r7, #12
 8003066:	46bd      	mov	sp, r7
 8003068:	bc80      	pop	{r7}
 800306a:	4770      	bx	lr

0800306c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b086      	sub	sp, #24
 8003070:	af00      	add	r7, sp, #0
 8003072:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2b00      	cmp	r3, #0
 8003078:	d101      	bne.n	800307e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800307a:	2301      	movs	r3, #1
 800307c:	e26c      	b.n	8003558 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	f003 0301 	and.w	r3, r3, #1
 8003086:	2b00      	cmp	r3, #0
 8003088:	f000 8087 	beq.w	800319a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800308c:	4b92      	ldr	r3, [pc, #584]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	f003 030c 	and.w	r3, r3, #12
 8003094:	2b04      	cmp	r3, #4
 8003096:	d00c      	beq.n	80030b2 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003098:	4b8f      	ldr	r3, [pc, #572]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 800309a:	685b      	ldr	r3, [r3, #4]
 800309c:	f003 030c 	and.w	r3, r3, #12
 80030a0:	2b08      	cmp	r3, #8
 80030a2:	d112      	bne.n	80030ca <HAL_RCC_OscConfig+0x5e>
 80030a4:	4b8c      	ldr	r3, [pc, #560]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 80030a6:	685b      	ldr	r3, [r3, #4]
 80030a8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80030ac:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030b0:	d10b      	bne.n	80030ca <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030b2:	4b89      	ldr	r3, [pc, #548]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d06c      	beq.n	8003198 <HAL_RCC_OscConfig+0x12c>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d168      	bne.n	8003198 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80030c6:	2301      	movs	r3, #1
 80030c8:	e246      	b.n	8003558 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	685b      	ldr	r3, [r3, #4]
 80030ce:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80030d2:	d106      	bne.n	80030e2 <HAL_RCC_OscConfig+0x76>
 80030d4:	4b80      	ldr	r3, [pc, #512]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	4a7f      	ldr	r2, [pc, #508]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 80030da:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030de:	6013      	str	r3, [r2, #0]
 80030e0:	e02e      	b.n	8003140 <HAL_RCC_OscConfig+0xd4>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	685b      	ldr	r3, [r3, #4]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d10c      	bne.n	8003104 <HAL_RCC_OscConfig+0x98>
 80030ea:	4b7b      	ldr	r3, [pc, #492]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	4a7a      	ldr	r2, [pc, #488]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 80030f0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80030f4:	6013      	str	r3, [r2, #0]
 80030f6:	4b78      	ldr	r3, [pc, #480]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	4a77      	ldr	r2, [pc, #476]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 80030fc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003100:	6013      	str	r3, [r2, #0]
 8003102:	e01d      	b.n	8003140 <HAL_RCC_OscConfig+0xd4>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800310c:	d10c      	bne.n	8003128 <HAL_RCC_OscConfig+0xbc>
 800310e:	4b72      	ldr	r3, [pc, #456]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a71      	ldr	r2, [pc, #452]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 8003114:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003118:	6013      	str	r3, [r2, #0]
 800311a:	4b6f      	ldr	r3, [pc, #444]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a6e      	ldr	r2, [pc, #440]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 8003120:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003124:	6013      	str	r3, [r2, #0]
 8003126:	e00b      	b.n	8003140 <HAL_RCC_OscConfig+0xd4>
 8003128:	4b6b      	ldr	r3, [pc, #428]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a6a      	ldr	r2, [pc, #424]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 800312e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003132:	6013      	str	r3, [r2, #0]
 8003134:	4b68      	ldr	r3, [pc, #416]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a67      	ldr	r2, [pc, #412]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 800313a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800313e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	685b      	ldr	r3, [r3, #4]
 8003144:	2b00      	cmp	r3, #0
 8003146:	d013      	beq.n	8003170 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003148:	f7ff f860 	bl	800220c <HAL_GetTick>
 800314c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800314e:	e008      	b.n	8003162 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003150:	f7ff f85c 	bl	800220c <HAL_GetTick>
 8003154:	4602      	mov	r2, r0
 8003156:	693b      	ldr	r3, [r7, #16]
 8003158:	1ad3      	subs	r3, r2, r3
 800315a:	2b64      	cmp	r3, #100	; 0x64
 800315c:	d901      	bls.n	8003162 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800315e:	2303      	movs	r3, #3
 8003160:	e1fa      	b.n	8003558 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003162:	4b5d      	ldr	r3, [pc, #372]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800316a:	2b00      	cmp	r3, #0
 800316c:	d0f0      	beq.n	8003150 <HAL_RCC_OscConfig+0xe4>
 800316e:	e014      	b.n	800319a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003170:	f7ff f84c 	bl	800220c <HAL_GetTick>
 8003174:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003176:	e008      	b.n	800318a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003178:	f7ff f848 	bl	800220c <HAL_GetTick>
 800317c:	4602      	mov	r2, r0
 800317e:	693b      	ldr	r3, [r7, #16]
 8003180:	1ad3      	subs	r3, r2, r3
 8003182:	2b64      	cmp	r3, #100	; 0x64
 8003184:	d901      	bls.n	800318a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003186:	2303      	movs	r3, #3
 8003188:	e1e6      	b.n	8003558 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800318a:	4b53      	ldr	r3, [pc, #332]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003192:	2b00      	cmp	r3, #0
 8003194:	d1f0      	bne.n	8003178 <HAL_RCC_OscConfig+0x10c>
 8003196:	e000      	b.n	800319a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003198:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	f003 0302 	and.w	r3, r3, #2
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d063      	beq.n	800326e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80031a6:	4b4c      	ldr	r3, [pc, #304]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 80031a8:	685b      	ldr	r3, [r3, #4]
 80031aa:	f003 030c 	and.w	r3, r3, #12
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d00b      	beq.n	80031ca <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80031b2:	4b49      	ldr	r3, [pc, #292]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	f003 030c 	and.w	r3, r3, #12
 80031ba:	2b08      	cmp	r3, #8
 80031bc:	d11c      	bne.n	80031f8 <HAL_RCC_OscConfig+0x18c>
 80031be:	4b46      	ldr	r3, [pc, #280]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80031c6:	2b00      	cmp	r3, #0
 80031c8:	d116      	bne.n	80031f8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031ca:	4b43      	ldr	r3, [pc, #268]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f003 0302 	and.w	r3, r3, #2
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d005      	beq.n	80031e2 <HAL_RCC_OscConfig+0x176>
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	691b      	ldr	r3, [r3, #16]
 80031da:	2b01      	cmp	r3, #1
 80031dc:	d001      	beq.n	80031e2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80031de:	2301      	movs	r3, #1
 80031e0:	e1ba      	b.n	8003558 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80031e2:	4b3d      	ldr	r3, [pc, #244]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	695b      	ldr	r3, [r3, #20]
 80031ee:	00db      	lsls	r3, r3, #3
 80031f0:	4939      	ldr	r1, [pc, #228]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 80031f2:	4313      	orrs	r3, r2
 80031f4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80031f6:	e03a      	b.n	800326e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	691b      	ldr	r3, [r3, #16]
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d020      	beq.n	8003242 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003200:	4b36      	ldr	r3, [pc, #216]	; (80032dc <HAL_RCC_OscConfig+0x270>)
 8003202:	2201      	movs	r2, #1
 8003204:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003206:	f7ff f801 	bl	800220c <HAL_GetTick>
 800320a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800320c:	e008      	b.n	8003220 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800320e:	f7fe fffd 	bl	800220c <HAL_GetTick>
 8003212:	4602      	mov	r2, r0
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	1ad3      	subs	r3, r2, r3
 8003218:	2b02      	cmp	r3, #2
 800321a:	d901      	bls.n	8003220 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800321c:	2303      	movs	r3, #3
 800321e:	e19b      	b.n	8003558 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003220:	4b2d      	ldr	r3, [pc, #180]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f003 0302 	and.w	r3, r3, #2
 8003228:	2b00      	cmp	r3, #0
 800322a:	d0f0      	beq.n	800320e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800322c:	4b2a      	ldr	r3, [pc, #168]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	695b      	ldr	r3, [r3, #20]
 8003238:	00db      	lsls	r3, r3, #3
 800323a:	4927      	ldr	r1, [pc, #156]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 800323c:	4313      	orrs	r3, r2
 800323e:	600b      	str	r3, [r1, #0]
 8003240:	e015      	b.n	800326e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003242:	4b26      	ldr	r3, [pc, #152]	; (80032dc <HAL_RCC_OscConfig+0x270>)
 8003244:	2200      	movs	r2, #0
 8003246:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003248:	f7fe ffe0 	bl	800220c <HAL_GetTick>
 800324c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800324e:	e008      	b.n	8003262 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003250:	f7fe ffdc 	bl	800220c <HAL_GetTick>
 8003254:	4602      	mov	r2, r0
 8003256:	693b      	ldr	r3, [r7, #16]
 8003258:	1ad3      	subs	r3, r2, r3
 800325a:	2b02      	cmp	r3, #2
 800325c:	d901      	bls.n	8003262 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800325e:	2303      	movs	r3, #3
 8003260:	e17a      	b.n	8003558 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003262:	4b1d      	ldr	r3, [pc, #116]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 8003264:	681b      	ldr	r3, [r3, #0]
 8003266:	f003 0302 	and.w	r3, r3, #2
 800326a:	2b00      	cmp	r3, #0
 800326c:	d1f0      	bne.n	8003250 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 0308 	and.w	r3, r3, #8
 8003276:	2b00      	cmp	r3, #0
 8003278:	d03a      	beq.n	80032f0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	699b      	ldr	r3, [r3, #24]
 800327e:	2b00      	cmp	r3, #0
 8003280:	d019      	beq.n	80032b6 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003282:	4b17      	ldr	r3, [pc, #92]	; (80032e0 <HAL_RCC_OscConfig+0x274>)
 8003284:	2201      	movs	r2, #1
 8003286:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003288:	f7fe ffc0 	bl	800220c <HAL_GetTick>
 800328c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800328e:	e008      	b.n	80032a2 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003290:	f7fe ffbc 	bl	800220c <HAL_GetTick>
 8003294:	4602      	mov	r2, r0
 8003296:	693b      	ldr	r3, [r7, #16]
 8003298:	1ad3      	subs	r3, r2, r3
 800329a:	2b02      	cmp	r3, #2
 800329c:	d901      	bls.n	80032a2 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800329e:	2303      	movs	r3, #3
 80032a0:	e15a      	b.n	8003558 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80032a2:	4b0d      	ldr	r3, [pc, #52]	; (80032d8 <HAL_RCC_OscConfig+0x26c>)
 80032a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a6:	f003 0302 	and.w	r3, r3, #2
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d0f0      	beq.n	8003290 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80032ae:	2001      	movs	r0, #1
 80032b0:	f000 fada 	bl	8003868 <RCC_Delay>
 80032b4:	e01c      	b.n	80032f0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80032b6:	4b0a      	ldr	r3, [pc, #40]	; (80032e0 <HAL_RCC_OscConfig+0x274>)
 80032b8:	2200      	movs	r2, #0
 80032ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80032bc:	f7fe ffa6 	bl	800220c <HAL_GetTick>
 80032c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032c2:	e00f      	b.n	80032e4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80032c4:	f7fe ffa2 	bl	800220c <HAL_GetTick>
 80032c8:	4602      	mov	r2, r0
 80032ca:	693b      	ldr	r3, [r7, #16]
 80032cc:	1ad3      	subs	r3, r2, r3
 80032ce:	2b02      	cmp	r3, #2
 80032d0:	d908      	bls.n	80032e4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80032d2:	2303      	movs	r3, #3
 80032d4:	e140      	b.n	8003558 <HAL_RCC_OscConfig+0x4ec>
 80032d6:	bf00      	nop
 80032d8:	40021000 	.word	0x40021000
 80032dc:	42420000 	.word	0x42420000
 80032e0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80032e4:	4b9e      	ldr	r3, [pc, #632]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 80032e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e8:	f003 0302 	and.w	r3, r3, #2
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d1e9      	bne.n	80032c4 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0304 	and.w	r3, r3, #4
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	f000 80a6 	beq.w	800344a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80032fe:	2300      	movs	r3, #0
 8003300:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003302:	4b97      	ldr	r3, [pc, #604]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 8003304:	69db      	ldr	r3, [r3, #28]
 8003306:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800330a:	2b00      	cmp	r3, #0
 800330c:	d10d      	bne.n	800332a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800330e:	4b94      	ldr	r3, [pc, #592]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 8003310:	69db      	ldr	r3, [r3, #28]
 8003312:	4a93      	ldr	r2, [pc, #588]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 8003314:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003318:	61d3      	str	r3, [r2, #28]
 800331a:	4b91      	ldr	r3, [pc, #580]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 800331c:	69db      	ldr	r3, [r3, #28]
 800331e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003322:	60bb      	str	r3, [r7, #8]
 8003324:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003326:	2301      	movs	r3, #1
 8003328:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800332a:	4b8e      	ldr	r3, [pc, #568]	; (8003564 <HAL_RCC_OscConfig+0x4f8>)
 800332c:	681b      	ldr	r3, [r3, #0]
 800332e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003332:	2b00      	cmp	r3, #0
 8003334:	d118      	bne.n	8003368 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003336:	4b8b      	ldr	r3, [pc, #556]	; (8003564 <HAL_RCC_OscConfig+0x4f8>)
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	4a8a      	ldr	r2, [pc, #552]	; (8003564 <HAL_RCC_OscConfig+0x4f8>)
 800333c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003340:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003342:	f7fe ff63 	bl	800220c <HAL_GetTick>
 8003346:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003348:	e008      	b.n	800335c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800334a:	f7fe ff5f 	bl	800220c <HAL_GetTick>
 800334e:	4602      	mov	r2, r0
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	1ad3      	subs	r3, r2, r3
 8003354:	2b64      	cmp	r3, #100	; 0x64
 8003356:	d901      	bls.n	800335c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003358:	2303      	movs	r3, #3
 800335a:	e0fd      	b.n	8003558 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800335c:	4b81      	ldr	r3, [pc, #516]	; (8003564 <HAL_RCC_OscConfig+0x4f8>)
 800335e:	681b      	ldr	r3, [r3, #0]
 8003360:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003364:	2b00      	cmp	r3, #0
 8003366:	d0f0      	beq.n	800334a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	68db      	ldr	r3, [r3, #12]
 800336c:	2b01      	cmp	r3, #1
 800336e:	d106      	bne.n	800337e <HAL_RCC_OscConfig+0x312>
 8003370:	4b7b      	ldr	r3, [pc, #492]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 8003372:	6a1b      	ldr	r3, [r3, #32]
 8003374:	4a7a      	ldr	r2, [pc, #488]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 8003376:	f043 0301 	orr.w	r3, r3, #1
 800337a:	6213      	str	r3, [r2, #32]
 800337c:	e02d      	b.n	80033da <HAL_RCC_OscConfig+0x36e>
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	68db      	ldr	r3, [r3, #12]
 8003382:	2b00      	cmp	r3, #0
 8003384:	d10c      	bne.n	80033a0 <HAL_RCC_OscConfig+0x334>
 8003386:	4b76      	ldr	r3, [pc, #472]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 8003388:	6a1b      	ldr	r3, [r3, #32]
 800338a:	4a75      	ldr	r2, [pc, #468]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 800338c:	f023 0301 	bic.w	r3, r3, #1
 8003390:	6213      	str	r3, [r2, #32]
 8003392:	4b73      	ldr	r3, [pc, #460]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 8003394:	6a1b      	ldr	r3, [r3, #32]
 8003396:	4a72      	ldr	r2, [pc, #456]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 8003398:	f023 0304 	bic.w	r3, r3, #4
 800339c:	6213      	str	r3, [r2, #32]
 800339e:	e01c      	b.n	80033da <HAL_RCC_OscConfig+0x36e>
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	68db      	ldr	r3, [r3, #12]
 80033a4:	2b05      	cmp	r3, #5
 80033a6:	d10c      	bne.n	80033c2 <HAL_RCC_OscConfig+0x356>
 80033a8:	4b6d      	ldr	r3, [pc, #436]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 80033aa:	6a1b      	ldr	r3, [r3, #32]
 80033ac:	4a6c      	ldr	r2, [pc, #432]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 80033ae:	f043 0304 	orr.w	r3, r3, #4
 80033b2:	6213      	str	r3, [r2, #32]
 80033b4:	4b6a      	ldr	r3, [pc, #424]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 80033b6:	6a1b      	ldr	r3, [r3, #32]
 80033b8:	4a69      	ldr	r2, [pc, #420]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 80033ba:	f043 0301 	orr.w	r3, r3, #1
 80033be:	6213      	str	r3, [r2, #32]
 80033c0:	e00b      	b.n	80033da <HAL_RCC_OscConfig+0x36e>
 80033c2:	4b67      	ldr	r3, [pc, #412]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 80033c4:	6a1b      	ldr	r3, [r3, #32]
 80033c6:	4a66      	ldr	r2, [pc, #408]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 80033c8:	f023 0301 	bic.w	r3, r3, #1
 80033cc:	6213      	str	r3, [r2, #32]
 80033ce:	4b64      	ldr	r3, [pc, #400]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 80033d0:	6a1b      	ldr	r3, [r3, #32]
 80033d2:	4a63      	ldr	r2, [pc, #396]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 80033d4:	f023 0304 	bic.w	r3, r3, #4
 80033d8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	68db      	ldr	r3, [r3, #12]
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d015      	beq.n	800340e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80033e2:	f7fe ff13 	bl	800220c <HAL_GetTick>
 80033e6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033e8:	e00a      	b.n	8003400 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80033ea:	f7fe ff0f 	bl	800220c <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	693b      	ldr	r3, [r7, #16]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	f241 3288 	movw	r2, #5000	; 0x1388
 80033f8:	4293      	cmp	r3, r2
 80033fa:	d901      	bls.n	8003400 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80033fc:	2303      	movs	r3, #3
 80033fe:	e0ab      	b.n	8003558 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003400:	4b57      	ldr	r3, [pc, #348]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 8003402:	6a1b      	ldr	r3, [r3, #32]
 8003404:	f003 0302 	and.w	r3, r3, #2
 8003408:	2b00      	cmp	r3, #0
 800340a:	d0ee      	beq.n	80033ea <HAL_RCC_OscConfig+0x37e>
 800340c:	e014      	b.n	8003438 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800340e:	f7fe fefd 	bl	800220c <HAL_GetTick>
 8003412:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003414:	e00a      	b.n	800342c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003416:	f7fe fef9 	bl	800220c <HAL_GetTick>
 800341a:	4602      	mov	r2, r0
 800341c:	693b      	ldr	r3, [r7, #16]
 800341e:	1ad3      	subs	r3, r2, r3
 8003420:	f241 3288 	movw	r2, #5000	; 0x1388
 8003424:	4293      	cmp	r3, r2
 8003426:	d901      	bls.n	800342c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003428:	2303      	movs	r3, #3
 800342a:	e095      	b.n	8003558 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800342c:	4b4c      	ldr	r3, [pc, #304]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 800342e:	6a1b      	ldr	r3, [r3, #32]
 8003430:	f003 0302 	and.w	r3, r3, #2
 8003434:	2b00      	cmp	r3, #0
 8003436:	d1ee      	bne.n	8003416 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003438:	7dfb      	ldrb	r3, [r7, #23]
 800343a:	2b01      	cmp	r3, #1
 800343c:	d105      	bne.n	800344a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800343e:	4b48      	ldr	r3, [pc, #288]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 8003440:	69db      	ldr	r3, [r3, #28]
 8003442:	4a47      	ldr	r2, [pc, #284]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 8003444:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003448:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	69db      	ldr	r3, [r3, #28]
 800344e:	2b00      	cmp	r3, #0
 8003450:	f000 8081 	beq.w	8003556 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003454:	4b42      	ldr	r3, [pc, #264]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 8003456:	685b      	ldr	r3, [r3, #4]
 8003458:	f003 030c 	and.w	r3, r3, #12
 800345c:	2b08      	cmp	r3, #8
 800345e:	d061      	beq.n	8003524 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	69db      	ldr	r3, [r3, #28]
 8003464:	2b02      	cmp	r3, #2
 8003466:	d146      	bne.n	80034f6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003468:	4b3f      	ldr	r3, [pc, #252]	; (8003568 <HAL_RCC_OscConfig+0x4fc>)
 800346a:	2200      	movs	r2, #0
 800346c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800346e:	f7fe fecd 	bl	800220c <HAL_GetTick>
 8003472:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003474:	e008      	b.n	8003488 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003476:	f7fe fec9 	bl	800220c <HAL_GetTick>
 800347a:	4602      	mov	r2, r0
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	1ad3      	subs	r3, r2, r3
 8003480:	2b02      	cmp	r3, #2
 8003482:	d901      	bls.n	8003488 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003484:	2303      	movs	r3, #3
 8003486:	e067      	b.n	8003558 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003488:	4b35      	ldr	r3, [pc, #212]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003490:	2b00      	cmp	r3, #0
 8003492:	d1f0      	bne.n	8003476 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	6a1b      	ldr	r3, [r3, #32]
 8003498:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800349c:	d108      	bne.n	80034b0 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800349e:	4b30      	ldr	r3, [pc, #192]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 80034a0:	685b      	ldr	r3, [r3, #4]
 80034a2:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	689b      	ldr	r3, [r3, #8]
 80034aa:	492d      	ldr	r1, [pc, #180]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 80034ac:	4313      	orrs	r3, r2
 80034ae:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80034b0:	4b2b      	ldr	r3, [pc, #172]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 80034b2:	685b      	ldr	r3, [r3, #4]
 80034b4:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	6a19      	ldr	r1, [r3, #32]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034c0:	430b      	orrs	r3, r1
 80034c2:	4927      	ldr	r1, [pc, #156]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 80034c4:	4313      	orrs	r3, r2
 80034c6:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034c8:	4b27      	ldr	r3, [pc, #156]	; (8003568 <HAL_RCC_OscConfig+0x4fc>)
 80034ca:	2201      	movs	r2, #1
 80034cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034ce:	f7fe fe9d 	bl	800220c <HAL_GetTick>
 80034d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034d4:	e008      	b.n	80034e8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034d6:	f7fe fe99 	bl	800220c <HAL_GetTick>
 80034da:	4602      	mov	r2, r0
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	1ad3      	subs	r3, r2, r3
 80034e0:	2b02      	cmp	r3, #2
 80034e2:	d901      	bls.n	80034e8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80034e4:	2303      	movs	r3, #3
 80034e6:	e037      	b.n	8003558 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80034e8:	4b1d      	ldr	r3, [pc, #116]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d0f0      	beq.n	80034d6 <HAL_RCC_OscConfig+0x46a>
 80034f4:	e02f      	b.n	8003556 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80034f6:	4b1c      	ldr	r3, [pc, #112]	; (8003568 <HAL_RCC_OscConfig+0x4fc>)
 80034f8:	2200      	movs	r2, #0
 80034fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034fc:	f7fe fe86 	bl	800220c <HAL_GetTick>
 8003500:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003502:	e008      	b.n	8003516 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003504:	f7fe fe82 	bl	800220c <HAL_GetTick>
 8003508:	4602      	mov	r2, r0
 800350a:	693b      	ldr	r3, [r7, #16]
 800350c:	1ad3      	subs	r3, r2, r3
 800350e:	2b02      	cmp	r3, #2
 8003510:	d901      	bls.n	8003516 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003512:	2303      	movs	r3, #3
 8003514:	e020      	b.n	8003558 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003516:	4b12      	ldr	r3, [pc, #72]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d1f0      	bne.n	8003504 <HAL_RCC_OscConfig+0x498>
 8003522:	e018      	b.n	8003556 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	69db      	ldr	r3, [r3, #28]
 8003528:	2b01      	cmp	r3, #1
 800352a:	d101      	bne.n	8003530 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 800352c:	2301      	movs	r3, #1
 800352e:	e013      	b.n	8003558 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003530:	4b0b      	ldr	r3, [pc, #44]	; (8003560 <HAL_RCC_OscConfig+0x4f4>)
 8003532:	685b      	ldr	r3, [r3, #4]
 8003534:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	6a1b      	ldr	r3, [r3, #32]
 8003540:	429a      	cmp	r2, r3
 8003542:	d106      	bne.n	8003552 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003544:	68fb      	ldr	r3, [r7, #12]
 8003546:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800354e:	429a      	cmp	r2, r3
 8003550:	d001      	beq.n	8003556 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e000      	b.n	8003558 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 8003556:	2300      	movs	r3, #0
}
 8003558:	4618      	mov	r0, r3
 800355a:	3718      	adds	r7, #24
 800355c:	46bd      	mov	sp, r7
 800355e:	bd80      	pop	{r7, pc}
 8003560:	40021000 	.word	0x40021000
 8003564:	40007000 	.word	0x40007000
 8003568:	42420060 	.word	0x42420060

0800356c <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800356c:	b580      	push	{r7, lr}
 800356e:	b084      	sub	sp, #16
 8003570:	af00      	add	r7, sp, #0
 8003572:	6078      	str	r0, [r7, #4]
 8003574:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2b00      	cmp	r3, #0
 800357a:	d101      	bne.n	8003580 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	e0d0      	b.n	8003722 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003580:	4b6a      	ldr	r3, [pc, #424]	; (800372c <HAL_RCC_ClockConfig+0x1c0>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 0307 	and.w	r3, r3, #7
 8003588:	683a      	ldr	r2, [r7, #0]
 800358a:	429a      	cmp	r2, r3
 800358c:	d910      	bls.n	80035b0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800358e:	4b67      	ldr	r3, [pc, #412]	; (800372c <HAL_RCC_ClockConfig+0x1c0>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f023 0207 	bic.w	r2, r3, #7
 8003596:	4965      	ldr	r1, [pc, #404]	; (800372c <HAL_RCC_ClockConfig+0x1c0>)
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	4313      	orrs	r3, r2
 800359c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800359e:	4b63      	ldr	r3, [pc, #396]	; (800372c <HAL_RCC_ClockConfig+0x1c0>)
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0307 	and.w	r3, r3, #7
 80035a6:	683a      	ldr	r2, [r7, #0]
 80035a8:	429a      	cmp	r2, r3
 80035aa:	d001      	beq.n	80035b0 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80035ac:	2301      	movs	r3, #1
 80035ae:	e0b8      	b.n	8003722 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	f003 0302 	and.w	r3, r3, #2
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d020      	beq.n	80035fe <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f003 0304 	and.w	r3, r3, #4
 80035c4:	2b00      	cmp	r3, #0
 80035c6:	d005      	beq.n	80035d4 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80035c8:	4b59      	ldr	r3, [pc, #356]	; (8003730 <HAL_RCC_ClockConfig+0x1c4>)
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	4a58      	ldr	r2, [pc, #352]	; (8003730 <HAL_RCC_ClockConfig+0x1c4>)
 80035ce:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80035d2:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0308 	and.w	r3, r3, #8
 80035dc:	2b00      	cmp	r3, #0
 80035de:	d005      	beq.n	80035ec <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80035e0:	4b53      	ldr	r3, [pc, #332]	; (8003730 <HAL_RCC_ClockConfig+0x1c4>)
 80035e2:	685b      	ldr	r3, [r3, #4]
 80035e4:	4a52      	ldr	r2, [pc, #328]	; (8003730 <HAL_RCC_ClockConfig+0x1c4>)
 80035e6:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80035ea:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80035ec:	4b50      	ldr	r3, [pc, #320]	; (8003730 <HAL_RCC_ClockConfig+0x1c4>)
 80035ee:	685b      	ldr	r3, [r3, #4]
 80035f0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	689b      	ldr	r3, [r3, #8]
 80035f8:	494d      	ldr	r1, [pc, #308]	; (8003730 <HAL_RCC_ClockConfig+0x1c4>)
 80035fa:	4313      	orrs	r3, r2
 80035fc:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	f003 0301 	and.w	r3, r3, #1
 8003606:	2b00      	cmp	r3, #0
 8003608:	d040      	beq.n	800368c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	685b      	ldr	r3, [r3, #4]
 800360e:	2b01      	cmp	r3, #1
 8003610:	d107      	bne.n	8003622 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003612:	4b47      	ldr	r3, [pc, #284]	; (8003730 <HAL_RCC_ClockConfig+0x1c4>)
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d115      	bne.n	800364a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800361e:	2301      	movs	r3, #1
 8003620:	e07f      	b.n	8003722 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	685b      	ldr	r3, [r3, #4]
 8003626:	2b02      	cmp	r3, #2
 8003628:	d107      	bne.n	800363a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800362a:	4b41      	ldr	r3, [pc, #260]	; (8003730 <HAL_RCC_ClockConfig+0x1c4>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003632:	2b00      	cmp	r3, #0
 8003634:	d109      	bne.n	800364a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e073      	b.n	8003722 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800363a:	4b3d      	ldr	r3, [pc, #244]	; (8003730 <HAL_RCC_ClockConfig+0x1c4>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0302 	and.w	r3, r3, #2
 8003642:	2b00      	cmp	r3, #0
 8003644:	d101      	bne.n	800364a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003646:	2301      	movs	r3, #1
 8003648:	e06b      	b.n	8003722 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800364a:	4b39      	ldr	r3, [pc, #228]	; (8003730 <HAL_RCC_ClockConfig+0x1c4>)
 800364c:	685b      	ldr	r3, [r3, #4]
 800364e:	f023 0203 	bic.w	r2, r3, #3
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	685b      	ldr	r3, [r3, #4]
 8003656:	4936      	ldr	r1, [pc, #216]	; (8003730 <HAL_RCC_ClockConfig+0x1c4>)
 8003658:	4313      	orrs	r3, r2
 800365a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800365c:	f7fe fdd6 	bl	800220c <HAL_GetTick>
 8003660:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003662:	e00a      	b.n	800367a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003664:	f7fe fdd2 	bl	800220c <HAL_GetTick>
 8003668:	4602      	mov	r2, r0
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	1ad3      	subs	r3, r2, r3
 800366e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003672:	4293      	cmp	r3, r2
 8003674:	d901      	bls.n	800367a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003676:	2303      	movs	r3, #3
 8003678:	e053      	b.n	8003722 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800367a:	4b2d      	ldr	r3, [pc, #180]	; (8003730 <HAL_RCC_ClockConfig+0x1c4>)
 800367c:	685b      	ldr	r3, [r3, #4]
 800367e:	f003 020c 	and.w	r2, r3, #12
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	685b      	ldr	r3, [r3, #4]
 8003686:	009b      	lsls	r3, r3, #2
 8003688:	429a      	cmp	r2, r3
 800368a:	d1eb      	bne.n	8003664 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800368c:	4b27      	ldr	r3, [pc, #156]	; (800372c <HAL_RCC_ClockConfig+0x1c0>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f003 0307 	and.w	r3, r3, #7
 8003694:	683a      	ldr	r2, [r7, #0]
 8003696:	429a      	cmp	r2, r3
 8003698:	d210      	bcs.n	80036bc <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800369a:	4b24      	ldr	r3, [pc, #144]	; (800372c <HAL_RCC_ClockConfig+0x1c0>)
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f023 0207 	bic.w	r2, r3, #7
 80036a2:	4922      	ldr	r1, [pc, #136]	; (800372c <HAL_RCC_ClockConfig+0x1c0>)
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	4313      	orrs	r3, r2
 80036a8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80036aa:	4b20      	ldr	r3, [pc, #128]	; (800372c <HAL_RCC_ClockConfig+0x1c0>)
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0307 	and.w	r3, r3, #7
 80036b2:	683a      	ldr	r2, [r7, #0]
 80036b4:	429a      	cmp	r2, r3
 80036b6:	d001      	beq.n	80036bc <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80036b8:	2301      	movs	r3, #1
 80036ba:	e032      	b.n	8003722 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 0304 	and.w	r3, r3, #4
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d008      	beq.n	80036da <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80036c8:	4b19      	ldr	r3, [pc, #100]	; (8003730 <HAL_RCC_ClockConfig+0x1c4>)
 80036ca:	685b      	ldr	r3, [r3, #4]
 80036cc:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	68db      	ldr	r3, [r3, #12]
 80036d4:	4916      	ldr	r1, [pc, #88]	; (8003730 <HAL_RCC_ClockConfig+0x1c4>)
 80036d6:	4313      	orrs	r3, r2
 80036d8:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	f003 0308 	and.w	r3, r3, #8
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d009      	beq.n	80036fa <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80036e6:	4b12      	ldr	r3, [pc, #72]	; (8003730 <HAL_RCC_ClockConfig+0x1c4>)
 80036e8:	685b      	ldr	r3, [r3, #4]
 80036ea:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	691b      	ldr	r3, [r3, #16]
 80036f2:	00db      	lsls	r3, r3, #3
 80036f4:	490e      	ldr	r1, [pc, #56]	; (8003730 <HAL_RCC_ClockConfig+0x1c4>)
 80036f6:	4313      	orrs	r3, r2
 80036f8:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80036fa:	f000 f821 	bl	8003740 <HAL_RCC_GetSysClockFreq>
 80036fe:	4602      	mov	r2, r0
 8003700:	4b0b      	ldr	r3, [pc, #44]	; (8003730 <HAL_RCC_ClockConfig+0x1c4>)
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	091b      	lsrs	r3, r3, #4
 8003706:	f003 030f 	and.w	r3, r3, #15
 800370a:	490a      	ldr	r1, [pc, #40]	; (8003734 <HAL_RCC_ClockConfig+0x1c8>)
 800370c:	5ccb      	ldrb	r3, [r1, r3]
 800370e:	fa22 f303 	lsr.w	r3, r2, r3
 8003712:	4a09      	ldr	r2, [pc, #36]	; (8003738 <HAL_RCC_ClockConfig+0x1cc>)
 8003714:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003716:	4b09      	ldr	r3, [pc, #36]	; (800373c <HAL_RCC_ClockConfig+0x1d0>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4618      	mov	r0, r3
 800371c:	f7fe fd34 	bl	8002188 <HAL_InitTick>

  return HAL_OK;
 8003720:	2300      	movs	r3, #0
}
 8003722:	4618      	mov	r0, r3
 8003724:	3710      	adds	r7, #16
 8003726:	46bd      	mov	sp, r7
 8003728:	bd80      	pop	{r7, pc}
 800372a:	bf00      	nop
 800372c:	40022000 	.word	0x40022000
 8003730:	40021000 	.word	0x40021000
 8003734:	0805f84c 	.word	0x0805f84c
 8003738:	20000000 	.word	0x20000000
 800373c:	20000004 	.word	0x20000004

08003740 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003740:	b490      	push	{r4, r7}
 8003742:	b08a      	sub	sp, #40	; 0x28
 8003744:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003746:	4b2a      	ldr	r3, [pc, #168]	; (80037f0 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003748:	1d3c      	adds	r4, r7, #4
 800374a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800374c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003750:	f240 2301 	movw	r3, #513	; 0x201
 8003754:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003756:	2300      	movs	r3, #0
 8003758:	61fb      	str	r3, [r7, #28]
 800375a:	2300      	movs	r3, #0
 800375c:	61bb      	str	r3, [r7, #24]
 800375e:	2300      	movs	r3, #0
 8003760:	627b      	str	r3, [r7, #36]	; 0x24
 8003762:	2300      	movs	r3, #0
 8003764:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003766:	2300      	movs	r3, #0
 8003768:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 800376a:	4b22      	ldr	r3, [pc, #136]	; (80037f4 <HAL_RCC_GetSysClockFreq+0xb4>)
 800376c:	685b      	ldr	r3, [r3, #4]
 800376e:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003770:	69fb      	ldr	r3, [r7, #28]
 8003772:	f003 030c 	and.w	r3, r3, #12
 8003776:	2b04      	cmp	r3, #4
 8003778:	d002      	beq.n	8003780 <HAL_RCC_GetSysClockFreq+0x40>
 800377a:	2b08      	cmp	r3, #8
 800377c:	d003      	beq.n	8003786 <HAL_RCC_GetSysClockFreq+0x46>
 800377e:	e02d      	b.n	80037dc <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003780:	4b1d      	ldr	r3, [pc, #116]	; (80037f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003782:	623b      	str	r3, [r7, #32]
      break;
 8003784:	e02d      	b.n	80037e2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003786:	69fb      	ldr	r3, [r7, #28]
 8003788:	0c9b      	lsrs	r3, r3, #18
 800378a:	f003 030f 	and.w	r3, r3, #15
 800378e:	f107 0228 	add.w	r2, r7, #40	; 0x28
 8003792:	4413      	add	r3, r2
 8003794:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003798:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800379a:	69fb      	ldr	r3, [r7, #28]
 800379c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d013      	beq.n	80037cc <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80037a4:	4b13      	ldr	r3, [pc, #76]	; (80037f4 <HAL_RCC_GetSysClockFreq+0xb4>)
 80037a6:	685b      	ldr	r3, [r3, #4]
 80037a8:	0c5b      	lsrs	r3, r3, #17
 80037aa:	f003 0301 	and.w	r3, r3, #1
 80037ae:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80037b2:	4413      	add	r3, r2
 80037b4:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80037b8:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80037ba:	697b      	ldr	r3, [r7, #20]
 80037bc:	4a0e      	ldr	r2, [pc, #56]	; (80037f8 <HAL_RCC_GetSysClockFreq+0xb8>)
 80037be:	fb02 f203 	mul.w	r2, r2, r3
 80037c2:	69bb      	ldr	r3, [r7, #24]
 80037c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80037c8:	627b      	str	r3, [r7, #36]	; 0x24
 80037ca:	e004      	b.n	80037d6 <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	4a0b      	ldr	r2, [pc, #44]	; (80037fc <HAL_RCC_GetSysClockFreq+0xbc>)
 80037d0:	fb02 f303 	mul.w	r3, r2, r3
 80037d4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 80037d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d8:	623b      	str	r3, [r7, #32]
      break;
 80037da:	e002      	b.n	80037e2 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80037dc:	4b08      	ldr	r3, [pc, #32]	; (8003800 <HAL_RCC_GetSysClockFreq+0xc0>)
 80037de:	623b      	str	r3, [r7, #32]
      break;
 80037e0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037e2:	6a3b      	ldr	r3, [r7, #32]
}
 80037e4:	4618      	mov	r0, r3
 80037e6:	3728      	adds	r7, #40	; 0x28
 80037e8:	46bd      	mov	sp, r7
 80037ea:	bc90      	pop	{r4, r7}
 80037ec:	4770      	bx	lr
 80037ee:	bf00      	nop
 80037f0:	080055cc 	.word	0x080055cc
 80037f4:	40021000 	.word	0x40021000
 80037f8:	00f42400 	.word	0x00f42400
 80037fc:	003d0900 	.word	0x003d0900
 8003800:	007a1200 	.word	0x007a1200

08003804 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003804:	b480      	push	{r7}
 8003806:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003808:	4b02      	ldr	r3, [pc, #8]	; (8003814 <HAL_RCC_GetHCLKFreq+0x10>)
 800380a:	681b      	ldr	r3, [r3, #0]
}
 800380c:	4618      	mov	r0, r3
 800380e:	46bd      	mov	sp, r7
 8003810:	bc80      	pop	{r7}
 8003812:	4770      	bx	lr
 8003814:	20000000 	.word	0x20000000

08003818 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003818:	b580      	push	{r7, lr}
 800381a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800381c:	f7ff fff2 	bl	8003804 <HAL_RCC_GetHCLKFreq>
 8003820:	4602      	mov	r2, r0
 8003822:	4b05      	ldr	r3, [pc, #20]	; (8003838 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	0a1b      	lsrs	r3, r3, #8
 8003828:	f003 0307 	and.w	r3, r3, #7
 800382c:	4903      	ldr	r1, [pc, #12]	; (800383c <HAL_RCC_GetPCLK1Freq+0x24>)
 800382e:	5ccb      	ldrb	r3, [r1, r3]
 8003830:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003834:	4618      	mov	r0, r3
 8003836:	bd80      	pop	{r7, pc}
 8003838:	40021000 	.word	0x40021000
 800383c:	0805f85c 	.word	0x0805f85c

08003840 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003844:	f7ff ffde 	bl	8003804 <HAL_RCC_GetHCLKFreq>
 8003848:	4602      	mov	r2, r0
 800384a:	4b05      	ldr	r3, [pc, #20]	; (8003860 <HAL_RCC_GetPCLK2Freq+0x20>)
 800384c:	685b      	ldr	r3, [r3, #4]
 800384e:	0adb      	lsrs	r3, r3, #11
 8003850:	f003 0307 	and.w	r3, r3, #7
 8003854:	4903      	ldr	r1, [pc, #12]	; (8003864 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003856:	5ccb      	ldrb	r3, [r1, r3]
 8003858:	fa22 f303 	lsr.w	r3, r2, r3
}
 800385c:	4618      	mov	r0, r3
 800385e:	bd80      	pop	{r7, pc}
 8003860:	40021000 	.word	0x40021000
 8003864:	0805f85c 	.word	0x0805f85c

08003868 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003868:	b480      	push	{r7}
 800386a:	b085      	sub	sp, #20
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003870:	4b0a      	ldr	r3, [pc, #40]	; (800389c <RCC_Delay+0x34>)
 8003872:	681b      	ldr	r3, [r3, #0]
 8003874:	4a0a      	ldr	r2, [pc, #40]	; (80038a0 <RCC_Delay+0x38>)
 8003876:	fba2 2303 	umull	r2, r3, r2, r3
 800387a:	0a5b      	lsrs	r3, r3, #9
 800387c:	687a      	ldr	r2, [r7, #4]
 800387e:	fb02 f303 	mul.w	r3, r2, r3
 8003882:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003884:	bf00      	nop
  }
  while (Delay --);
 8003886:	68fb      	ldr	r3, [r7, #12]
 8003888:	1e5a      	subs	r2, r3, #1
 800388a:	60fa      	str	r2, [r7, #12]
 800388c:	2b00      	cmp	r3, #0
 800388e:	d1f9      	bne.n	8003884 <RCC_Delay+0x1c>
}
 8003890:	bf00      	nop
 8003892:	bf00      	nop
 8003894:	3714      	adds	r7, #20
 8003896:	46bd      	mov	sp, r7
 8003898:	bc80      	pop	{r7}
 800389a:	4770      	bx	lr
 800389c:	20000000 	.word	0x20000000
 80038a0:	10624dd3 	.word	0x10624dd3

080038a4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	b082      	sub	sp, #8
 80038a8:	af00      	add	r7, sp, #0
 80038aa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d101      	bne.n	80038b6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e076      	b.n	80039a4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038ba:	2b00      	cmp	r3, #0
 80038bc:	d108      	bne.n	80038d0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	685b      	ldr	r3, [r3, #4]
 80038c2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80038c6:	d009      	beq.n	80038dc <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2200      	movs	r2, #0
 80038cc:	61da      	str	r2, [r3, #28]
 80038ce:	e005      	b.n	80038dc <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	2200      	movs	r2, #0
 80038da:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	2200      	movs	r2, #0
 80038e0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80038e8:	b2db      	uxtb	r3, r3
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d106      	bne.n	80038fc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	2200      	movs	r2, #0
 80038f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80038f6:	6878      	ldr	r0, [r7, #4]
 80038f8:	f7fe f8aa 	bl	8001a50 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2202      	movs	r2, #2
 8003900:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	681a      	ldr	r2, [r3, #0]
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003912:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	685b      	ldr	r3, [r3, #4]
 8003918:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	689b      	ldr	r3, [r3, #8]
 8003920:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003924:	431a      	orrs	r2, r3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	68db      	ldr	r3, [r3, #12]
 800392a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800392e:	431a      	orrs	r2, r3
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	691b      	ldr	r3, [r3, #16]
 8003934:	f003 0302 	and.w	r3, r3, #2
 8003938:	431a      	orrs	r2, r3
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	695b      	ldr	r3, [r3, #20]
 800393e:	f003 0301 	and.w	r3, r3, #1
 8003942:	431a      	orrs	r2, r3
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	699b      	ldr	r3, [r3, #24]
 8003948:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800394c:	431a      	orrs	r2, r3
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	69db      	ldr	r3, [r3, #28]
 8003952:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003956:	431a      	orrs	r2, r3
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6a1b      	ldr	r3, [r3, #32]
 800395c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003960:	ea42 0103 	orr.w	r1, r2, r3
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003968:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	430a      	orrs	r2, r1
 8003972:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	699b      	ldr	r3, [r3, #24]
 8003978:	0c1a      	lsrs	r2, r3, #16
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	681b      	ldr	r3, [r3, #0]
 800397e:	f002 0204 	and.w	r2, r2, #4
 8003982:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	69da      	ldr	r2, [r3, #28]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003992:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	2200      	movs	r2, #0
 8003998:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2201      	movs	r2, #1
 800399e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80039a2:	2300      	movs	r3, #0
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	3708      	adds	r7, #8
 80039a8:	46bd      	mov	sp, r7
 80039aa:	bd80      	pop	{r7, pc}

080039ac <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039ac:	b580      	push	{r7, lr}
 80039ae:	b088      	sub	sp, #32
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	60f8      	str	r0, [r7, #12]
 80039b4:	60b9      	str	r1, [r7, #8]
 80039b6:	603b      	str	r3, [r7, #0]
 80039b8:	4613      	mov	r3, r2
 80039ba:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80039bc:	2300      	movs	r3, #0
 80039be:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d101      	bne.n	80039ce <HAL_SPI_Transmit+0x22>
 80039ca:	2302      	movs	r3, #2
 80039cc:	e126      	b.n	8003c1c <HAL_SPI_Transmit+0x270>
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2201      	movs	r2, #1
 80039d2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80039d6:	f7fe fc19 	bl	800220c <HAL_GetTick>
 80039da:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80039dc:	88fb      	ldrh	r3, [r7, #6]
 80039de:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	2b01      	cmp	r3, #1
 80039ea:	d002      	beq.n	80039f2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80039ec:	2302      	movs	r3, #2
 80039ee:	77fb      	strb	r3, [r7, #31]
    goto error;
 80039f0:	e10b      	b.n	8003c0a <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80039f2:	68bb      	ldr	r3, [r7, #8]
 80039f4:	2b00      	cmp	r3, #0
 80039f6:	d002      	beq.n	80039fe <HAL_SPI_Transmit+0x52>
 80039f8:	88fb      	ldrh	r3, [r7, #6]
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d102      	bne.n	8003a04 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
 8003a00:	77fb      	strb	r3, [r7, #31]
    goto error;
 8003a02:	e102      	b.n	8003c0a <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2203      	movs	r2, #3
 8003a08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2200      	movs	r2, #0
 8003a10:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	68ba      	ldr	r2, [r7, #8]
 8003a16:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	88fa      	ldrh	r2, [r7, #6]
 8003a1c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	88fa      	ldrh	r2, [r7, #6]
 8003a22:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	2200      	movs	r2, #0
 8003a28:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	2200      	movs	r2, #0
 8003a2e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	2200      	movs	r2, #0
 8003a34:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	2200      	movs	r2, #0
 8003a40:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003a42:	68fb      	ldr	r3, [r7, #12]
 8003a44:	689b      	ldr	r3, [r3, #8]
 8003a46:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003a4a:	d10f      	bne.n	8003a6c <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8003a4c:	68fb      	ldr	r3, [r7, #12]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	681a      	ldr	r2, [r3, #0]
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003a5a:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8003a5c:	68fb      	ldr	r3, [r7, #12]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	681a      	ldr	r2, [r3, #0]
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003a6a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a76:	2b40      	cmp	r3, #64	; 0x40
 8003a78:	d007      	beq.n	8003a8a <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	681a      	ldr	r2, [r3, #0]
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003a88:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	68db      	ldr	r3, [r3, #12]
 8003a8e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a92:	d14b      	bne.n	8003b2c <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	685b      	ldr	r3, [r3, #4]
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d002      	beq.n	8003aa2 <HAL_SPI_Transmit+0xf6>
 8003a9c:	8afb      	ldrh	r3, [r7, #22]
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d13e      	bne.n	8003b20 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003aa2:	68fb      	ldr	r3, [r7, #12]
 8003aa4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aa6:	881a      	ldrh	r2, [r3, #0]
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	681b      	ldr	r3, [r3, #0]
 8003aac:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ab2:	1c9a      	adds	r2, r3, #2
 8003ab4:	68fb      	ldr	r3, [r7, #12]
 8003ab6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003abc:	b29b      	uxth	r3, r3
 8003abe:	3b01      	subs	r3, #1
 8003ac0:	b29a      	uxth	r2, r3
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8003ac6:	e02b      	b.n	8003b20 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003ac8:	68fb      	ldr	r3, [r7, #12]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	689b      	ldr	r3, [r3, #8]
 8003ace:	f003 0302 	and.w	r3, r3, #2
 8003ad2:	2b02      	cmp	r3, #2
 8003ad4:	d112      	bne.n	8003afc <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ada:	881a      	ldrh	r2, [r3, #0]
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae6:	1c9a      	adds	r2, r3, #2
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003af0:	b29b      	uxth	r3, r3
 8003af2:	3b01      	subs	r3, #1
 8003af4:	b29a      	uxth	r2, r3
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	86da      	strh	r2, [r3, #54]	; 0x36
 8003afa:	e011      	b.n	8003b20 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003afc:	f7fe fb86 	bl	800220c <HAL_GetTick>
 8003b00:	4602      	mov	r2, r0
 8003b02:	69bb      	ldr	r3, [r7, #24]
 8003b04:	1ad3      	subs	r3, r2, r3
 8003b06:	683a      	ldr	r2, [r7, #0]
 8003b08:	429a      	cmp	r2, r3
 8003b0a:	d803      	bhi.n	8003b14 <HAL_SPI_Transmit+0x168>
 8003b0c:	683b      	ldr	r3, [r7, #0]
 8003b0e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b12:	d102      	bne.n	8003b1a <HAL_SPI_Transmit+0x16e>
 8003b14:	683b      	ldr	r3, [r7, #0]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d102      	bne.n	8003b20 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003b1e:	e074      	b.n	8003c0a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d1ce      	bne.n	8003ac8 <HAL_SPI_Transmit+0x11c>
 8003b2a:	e04c      	b.n	8003bc6 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	685b      	ldr	r3, [r3, #4]
 8003b30:	2b00      	cmp	r3, #0
 8003b32:	d002      	beq.n	8003b3a <HAL_SPI_Transmit+0x18e>
 8003b34:	8afb      	ldrh	r3, [r7, #22]
 8003b36:	2b01      	cmp	r3, #1
 8003b38:	d140      	bne.n	8003bbc <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	330c      	adds	r3, #12
 8003b44:	7812      	ldrb	r2, [r2, #0]
 8003b46:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b4c:	1c5a      	adds	r2, r3, #1
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	3b01      	subs	r3, #1
 8003b5a:	b29a      	uxth	r2, r3
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8003b60:	e02c      	b.n	8003bbc <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	689b      	ldr	r3, [r3, #8]
 8003b68:	f003 0302 	and.w	r3, r3, #2
 8003b6c:	2b02      	cmp	r3, #2
 8003b6e:	d113      	bne.n	8003b98 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003b70:	68fb      	ldr	r3, [r7, #12]
 8003b72:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	330c      	adds	r3, #12
 8003b7a:	7812      	ldrb	r2, [r2, #0]
 8003b7c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b82:	1c5a      	adds	r2, r3, #1
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003b88:	68fb      	ldr	r3, [r7, #12]
 8003b8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b8c:	b29b      	uxth	r3, r3
 8003b8e:	3b01      	subs	r3, #1
 8003b90:	b29a      	uxth	r2, r3
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	86da      	strh	r2, [r3, #54]	; 0x36
 8003b96:	e011      	b.n	8003bbc <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8003b98:	f7fe fb38 	bl	800220c <HAL_GetTick>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	69bb      	ldr	r3, [r7, #24]
 8003ba0:	1ad3      	subs	r3, r2, r3
 8003ba2:	683a      	ldr	r2, [r7, #0]
 8003ba4:	429a      	cmp	r2, r3
 8003ba6:	d803      	bhi.n	8003bb0 <HAL_SPI_Transmit+0x204>
 8003ba8:	683b      	ldr	r3, [r7, #0]
 8003baa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003bae:	d102      	bne.n	8003bb6 <HAL_SPI_Transmit+0x20a>
 8003bb0:	683b      	ldr	r3, [r7, #0]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d102      	bne.n	8003bbc <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8003bb6:	2303      	movs	r3, #3
 8003bb8:	77fb      	strb	r3, [r7, #31]
          goto error;
 8003bba:	e026      	b.n	8003c0a <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003bc0:	b29b      	uxth	r3, r3
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d1cd      	bne.n	8003b62 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003bc6:	69ba      	ldr	r2, [r7, #24]
 8003bc8:	6839      	ldr	r1, [r7, #0]
 8003bca:	68f8      	ldr	r0, [r7, #12]
 8003bcc:	f000 fa54 	bl	8004078 <SPI_EndRxTxTransaction>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d002      	beq.n	8003bdc <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	2220      	movs	r2, #32
 8003bda:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003bdc:	68fb      	ldr	r3, [r7, #12]
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d10a      	bne.n	8003bfa <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003be4:	2300      	movs	r3, #0
 8003be6:	613b      	str	r3, [r7, #16]
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	68db      	ldr	r3, [r3, #12]
 8003bee:	613b      	str	r3, [r7, #16]
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	689b      	ldr	r3, [r3, #8]
 8003bf6:	613b      	str	r3, [r7, #16]
 8003bf8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d002      	beq.n	8003c08 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8003c02:	2301      	movs	r3, #1
 8003c04:	77fb      	strb	r3, [r7, #31]
 8003c06:	e000      	b.n	8003c0a <HAL_SPI_Transmit+0x25e>
  }

error:
 8003c08:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	2201      	movs	r2, #1
 8003c0e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2200      	movs	r2, #0
 8003c16:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003c1a:	7ffb      	ldrb	r3, [r7, #31]
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	3720      	adds	r7, #32
 8003c20:	46bd      	mov	sp, r7
 8003c22:	bd80      	pop	{r7, pc}

08003c24 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8003c24:	b580      	push	{r7, lr}
 8003c26:	b08c      	sub	sp, #48	; 0x30
 8003c28:	af00      	add	r7, sp, #0
 8003c2a:	60f8      	str	r0, [r7, #12]
 8003c2c:	60b9      	str	r1, [r7, #8]
 8003c2e:	607a      	str	r2, [r7, #4]
 8003c30:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8003c32:	2301      	movs	r3, #1
 8003c34:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8003c36:	2300      	movs	r3, #0
 8003c38:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8003c3c:	68fb      	ldr	r3, [r7, #12]
 8003c3e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003c42:	2b01      	cmp	r3, #1
 8003c44:	d101      	bne.n	8003c4a <HAL_SPI_TransmitReceive+0x26>
 8003c46:	2302      	movs	r3, #2
 8003c48:	e18a      	b.n	8003f60 <HAL_SPI_TransmitReceive+0x33c>
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	2201      	movs	r2, #1
 8003c4e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8003c52:	f7fe fadb 	bl	800220c <HAL_GetTick>
 8003c56:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003c5e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	685b      	ldr	r3, [r3, #4]
 8003c66:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003c68:	887b      	ldrh	r3, [r7, #2]
 8003c6a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003c6c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003c70:	2b01      	cmp	r3, #1
 8003c72:	d00f      	beq.n	8003c94 <HAL_SPI_TransmitReceive+0x70>
 8003c74:	69fb      	ldr	r3, [r7, #28]
 8003c76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003c7a:	d107      	bne.n	8003c8c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	689b      	ldr	r3, [r3, #8]
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d103      	bne.n	8003c8c <HAL_SPI_TransmitReceive+0x68>
 8003c84:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003c88:	2b04      	cmp	r3, #4
 8003c8a:	d003      	beq.n	8003c94 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003c8c:	2302      	movs	r3, #2
 8003c8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003c92:	e15b      	b.n	8003f4c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8003c94:	68bb      	ldr	r3, [r7, #8]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d005      	beq.n	8003ca6 <HAL_SPI_TransmitReceive+0x82>
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d002      	beq.n	8003ca6 <HAL_SPI_TransmitReceive+0x82>
 8003ca0:	887b      	ldrh	r3, [r7, #2]
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d103      	bne.n	8003cae <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003cac:	e14e      	b.n	8003f4c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003cb4:	b2db      	uxtb	r3, r3
 8003cb6:	2b04      	cmp	r3, #4
 8003cb8:	d003      	beq.n	8003cc2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	2205      	movs	r2, #5
 8003cbe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8003cc2:	68fb      	ldr	r3, [r7, #12]
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003cc8:	68fb      	ldr	r3, [r7, #12]
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	887a      	ldrh	r2, [r7, #2]
 8003cd2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8003cd4:	68fb      	ldr	r3, [r7, #12]
 8003cd6:	887a      	ldrh	r2, [r7, #2]
 8003cd8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	68ba      	ldr	r2, [r7, #8]
 8003cde:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	887a      	ldrh	r2, [r7, #2]
 8003ce4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	887a      	ldrh	r2, [r7, #2]
 8003cea:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2200      	movs	r2, #0
 8003cf0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	2200      	movs	r2, #0
 8003cf6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d02:	2b40      	cmp	r3, #64	; 0x40
 8003d04:	d007      	beq.n	8003d16 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	681a      	ldr	r2, [r3, #0]
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d14:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	68db      	ldr	r3, [r3, #12]
 8003d1a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003d1e:	d178      	bne.n	8003e12 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	685b      	ldr	r3, [r3, #4]
 8003d24:	2b00      	cmp	r3, #0
 8003d26:	d002      	beq.n	8003d2e <HAL_SPI_TransmitReceive+0x10a>
 8003d28:	8b7b      	ldrh	r3, [r7, #26]
 8003d2a:	2b01      	cmp	r3, #1
 8003d2c:	d166      	bne.n	8003dfc <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d32:	881a      	ldrh	r2, [r3, #0]
 8003d34:	68fb      	ldr	r3, [r7, #12]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d3e:	1c9a      	adds	r2, r3, #2
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003d44:	68fb      	ldr	r3, [r7, #12]
 8003d46:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d48:	b29b      	uxth	r3, r3
 8003d4a:	3b01      	subs	r3, #1
 8003d4c:	b29a      	uxth	r2, r3
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003d52:	e053      	b.n	8003dfc <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	689b      	ldr	r3, [r3, #8]
 8003d5a:	f003 0302 	and.w	r3, r3, #2
 8003d5e:	2b02      	cmp	r3, #2
 8003d60:	d11b      	bne.n	8003d9a <HAL_SPI_TransmitReceive+0x176>
 8003d62:	68fb      	ldr	r3, [r7, #12]
 8003d64:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d66:	b29b      	uxth	r3, r3
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d016      	beq.n	8003d9a <HAL_SPI_TransmitReceive+0x176>
 8003d6c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d6e:	2b01      	cmp	r3, #1
 8003d70:	d113      	bne.n	8003d9a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d76:	881a      	ldrh	r2, [r3, #0]
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d82:	1c9a      	adds	r2, r3, #2
 8003d84:	68fb      	ldr	r3, [r7, #12]
 8003d86:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003d8c:	b29b      	uxth	r3, r3
 8003d8e:	3b01      	subs	r3, #1
 8003d90:	b29a      	uxth	r2, r3
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003d96:	2300      	movs	r3, #0
 8003d98:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003d9a:	68fb      	ldr	r3, [r7, #12]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	689b      	ldr	r3, [r3, #8]
 8003da0:	f003 0301 	and.w	r3, r3, #1
 8003da4:	2b01      	cmp	r3, #1
 8003da6:	d119      	bne.n	8003ddc <HAL_SPI_TransmitReceive+0x1b8>
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003dac:	b29b      	uxth	r3, r3
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d014      	beq.n	8003ddc <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003db2:	68fb      	ldr	r3, [r7, #12]
 8003db4:	681b      	ldr	r3, [r3, #0]
 8003db6:	68da      	ldr	r2, [r3, #12]
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dbc:	b292      	uxth	r2, r2
 8003dbe:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dc4:	1c9a      	adds	r2, r3, #2
 8003dc6:	68fb      	ldr	r3, [r7, #12]
 8003dc8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003dca:	68fb      	ldr	r3, [r7, #12]
 8003dcc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003dce:	b29b      	uxth	r3, r3
 8003dd0:	3b01      	subs	r3, #1
 8003dd2:	b29a      	uxth	r2, r3
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003dd8:	2301      	movs	r3, #1
 8003dda:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003ddc:	f7fe fa16 	bl	800220c <HAL_GetTick>
 8003de0:	4602      	mov	r2, r0
 8003de2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003de4:	1ad3      	subs	r3, r2, r3
 8003de6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003de8:	429a      	cmp	r2, r3
 8003dea:	d807      	bhi.n	8003dfc <HAL_SPI_TransmitReceive+0x1d8>
 8003dec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003dee:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003df2:	d003      	beq.n	8003dfc <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8003df4:	2303      	movs	r3, #3
 8003df6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003dfa:	e0a7      	b.n	8003f4c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003dfc:	68fb      	ldr	r3, [r7, #12]
 8003dfe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e00:	b29b      	uxth	r3, r3
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d1a6      	bne.n	8003d54 <HAL_SPI_TransmitReceive+0x130>
 8003e06:	68fb      	ldr	r3, [r7, #12]
 8003e08:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003e0a:	b29b      	uxth	r3, r3
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d1a1      	bne.n	8003d54 <HAL_SPI_TransmitReceive+0x130>
 8003e10:	e07c      	b.n	8003f0c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003e12:	68fb      	ldr	r3, [r7, #12]
 8003e14:	685b      	ldr	r3, [r3, #4]
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d002      	beq.n	8003e20 <HAL_SPI_TransmitReceive+0x1fc>
 8003e1a:	8b7b      	ldrh	r3, [r7, #26]
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d16b      	bne.n	8003ef8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	330c      	adds	r3, #12
 8003e2a:	7812      	ldrb	r2, [r2, #0]
 8003e2c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e32:	1c5a      	adds	r2, r3, #1
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e3c:	b29b      	uxth	r3, r3
 8003e3e:	3b01      	subs	r3, #1
 8003e40:	b29a      	uxth	r2, r3
 8003e42:	68fb      	ldr	r3, [r7, #12]
 8003e44:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003e46:	e057      	b.n	8003ef8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003e48:	68fb      	ldr	r3, [r7, #12]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	689b      	ldr	r3, [r3, #8]
 8003e4e:	f003 0302 	and.w	r3, r3, #2
 8003e52:	2b02      	cmp	r3, #2
 8003e54:	d11c      	bne.n	8003e90 <HAL_SPI_TransmitReceive+0x26c>
 8003e56:	68fb      	ldr	r3, [r7, #12]
 8003e58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e5a:	b29b      	uxth	r3, r3
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d017      	beq.n	8003e90 <HAL_SPI_TransmitReceive+0x26c>
 8003e60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e62:	2b01      	cmp	r3, #1
 8003e64:	d114      	bne.n	8003e90 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	330c      	adds	r3, #12
 8003e70:	7812      	ldrb	r2, [r2, #0]
 8003e72:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e78:	1c5a      	adds	r2, r3, #1
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003e7e:	68fb      	ldr	r3, [r7, #12]
 8003e80:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003e82:	b29b      	uxth	r3, r3
 8003e84:	3b01      	subs	r3, #1
 8003e86:	b29a      	uxth	r2, r3
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003e8c:	2300      	movs	r3, #0
 8003e8e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	689b      	ldr	r3, [r3, #8]
 8003e96:	f003 0301 	and.w	r3, r3, #1
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d119      	bne.n	8003ed2 <HAL_SPI_TransmitReceive+0x2ae>
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ea2:	b29b      	uxth	r3, r3
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d014      	beq.n	8003ed2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	68da      	ldr	r2, [r3, #12]
 8003eae:	68fb      	ldr	r3, [r7, #12]
 8003eb0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eb2:	b2d2      	uxtb	r2, r2
 8003eb4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003eba:	1c5a      	adds	r2, r3, #1
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003ec4:	b29b      	uxth	r3, r3
 8003ec6:	3b01      	subs	r3, #1
 8003ec8:	b29a      	uxth	r2, r3
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003ece:	2301      	movs	r3, #1
 8003ed0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003ed2:	f7fe f99b 	bl	800220c <HAL_GetTick>
 8003ed6:	4602      	mov	r2, r0
 8003ed8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003eda:	1ad3      	subs	r3, r2, r3
 8003edc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	d803      	bhi.n	8003eea <HAL_SPI_TransmitReceive+0x2c6>
 8003ee2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003ee4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003ee8:	d102      	bne.n	8003ef0 <HAL_SPI_TransmitReceive+0x2cc>
 8003eea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d103      	bne.n	8003ef8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8003ef6:	e029      	b.n	8003f4c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ef8:	68fb      	ldr	r3, [r7, #12]
 8003efa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003efc:	b29b      	uxth	r3, r3
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d1a2      	bne.n	8003e48 <HAL_SPI_TransmitReceive+0x224>
 8003f02:	68fb      	ldr	r3, [r7, #12]
 8003f04:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003f06:	b29b      	uxth	r3, r3
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d19d      	bne.n	8003e48 <HAL_SPI_TransmitReceive+0x224>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003f0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003f0e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003f10:	68f8      	ldr	r0, [r7, #12]
 8003f12:	f000 f8b1 	bl	8004078 <SPI_EndRxTxTransaction>
 8003f16:	4603      	mov	r3, r0
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d006      	beq.n	8003f2a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8003f1c:	2301      	movs	r3, #1
 8003f1e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003f22:	68fb      	ldr	r3, [r7, #12]
 8003f24:	2220      	movs	r2, #32
 8003f26:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003f28:	e010      	b.n	8003f4c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003f2a:	68fb      	ldr	r3, [r7, #12]
 8003f2c:	689b      	ldr	r3, [r3, #8]
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d10b      	bne.n	8003f4a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003f32:	2300      	movs	r3, #0
 8003f34:	617b      	str	r3, [r7, #20]
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	617b      	str	r3, [r7, #20]
 8003f3e:	68fb      	ldr	r3, [r7, #12]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	689b      	ldr	r3, [r3, #8]
 8003f44:	617b      	str	r3, [r7, #20]
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	e000      	b.n	8003f4c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8003f4a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	2201      	movs	r2, #1
 8003f50:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	2200      	movs	r2, #0
 8003f58:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003f5c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003f60:	4618      	mov	r0, r3
 8003f62:	3730      	adds	r7, #48	; 0x30
 8003f64:	46bd      	mov	sp, r7
 8003f66:	bd80      	pop	{r7, pc}

08003f68 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003f68:	b580      	push	{r7, lr}
 8003f6a:	b088      	sub	sp, #32
 8003f6c:	af00      	add	r7, sp, #0
 8003f6e:	60f8      	str	r0, [r7, #12]
 8003f70:	60b9      	str	r1, [r7, #8]
 8003f72:	603b      	str	r3, [r7, #0]
 8003f74:	4613      	mov	r3, r2
 8003f76:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003f78:	f7fe f948 	bl	800220c <HAL_GetTick>
 8003f7c:	4602      	mov	r2, r0
 8003f7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003f80:	1a9b      	subs	r3, r3, r2
 8003f82:	683a      	ldr	r2, [r7, #0]
 8003f84:	4413      	add	r3, r2
 8003f86:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003f88:	f7fe f940 	bl	800220c <HAL_GetTick>
 8003f8c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003f8e:	4b39      	ldr	r3, [pc, #228]	; (8004074 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	015b      	lsls	r3, r3, #5
 8003f94:	0d1b      	lsrs	r3, r3, #20
 8003f96:	69fa      	ldr	r2, [r7, #28]
 8003f98:	fb02 f303 	mul.w	r3, r2, r3
 8003f9c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003f9e:	e054      	b.n	800404a <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003fa6:	d050      	beq.n	800404a <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003fa8:	f7fe f930 	bl	800220c <HAL_GetTick>
 8003fac:	4602      	mov	r2, r0
 8003fae:	69bb      	ldr	r3, [r7, #24]
 8003fb0:	1ad3      	subs	r3, r2, r3
 8003fb2:	69fa      	ldr	r2, [r7, #28]
 8003fb4:	429a      	cmp	r2, r3
 8003fb6:	d902      	bls.n	8003fbe <SPI_WaitFlagStateUntilTimeout+0x56>
 8003fb8:	69fb      	ldr	r3, [r7, #28]
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d13d      	bne.n	800403a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003fbe:	68fb      	ldr	r3, [r7, #12]
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	685a      	ldr	r2, [r3, #4]
 8003fc4:	68fb      	ldr	r3, [r7, #12]
 8003fc6:	681b      	ldr	r3, [r3, #0]
 8003fc8:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003fcc:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003fce:	68fb      	ldr	r3, [r7, #12]
 8003fd0:	685b      	ldr	r3, [r3, #4]
 8003fd2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003fd6:	d111      	bne.n	8003ffc <SPI_WaitFlagStateUntilTimeout+0x94>
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	689b      	ldr	r3, [r3, #8]
 8003fdc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003fe0:	d004      	beq.n	8003fec <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	689b      	ldr	r3, [r3, #8]
 8003fe6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003fea:	d107      	bne.n	8003ffc <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ffa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004000:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004004:	d10f      	bne.n	8004026 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	681a      	ldr	r2, [r3, #0]
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004014:	601a      	str	r2, [r3, #0]
 8004016:	68fb      	ldr	r3, [r7, #12]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004024:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004026:	68fb      	ldr	r3, [r7, #12]
 8004028:	2201      	movs	r2, #1
 800402a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800402e:	68fb      	ldr	r3, [r7, #12]
 8004030:	2200      	movs	r2, #0
 8004032:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004036:	2303      	movs	r3, #3
 8004038:	e017      	b.n	800406a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	2b00      	cmp	r3, #0
 800403e:	d101      	bne.n	8004044 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004040:	2300      	movs	r3, #0
 8004042:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004044:	697b      	ldr	r3, [r7, #20]
 8004046:	3b01      	subs	r3, #1
 8004048:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	689a      	ldr	r2, [r3, #8]
 8004050:	68bb      	ldr	r3, [r7, #8]
 8004052:	4013      	ands	r3, r2
 8004054:	68ba      	ldr	r2, [r7, #8]
 8004056:	429a      	cmp	r2, r3
 8004058:	bf0c      	ite	eq
 800405a:	2301      	moveq	r3, #1
 800405c:	2300      	movne	r3, #0
 800405e:	b2db      	uxtb	r3, r3
 8004060:	461a      	mov	r2, r3
 8004062:	79fb      	ldrb	r3, [r7, #7]
 8004064:	429a      	cmp	r2, r3
 8004066:	d19b      	bne.n	8003fa0 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004068:	2300      	movs	r3, #0
}
 800406a:	4618      	mov	r0, r3
 800406c:	3720      	adds	r7, #32
 800406e:	46bd      	mov	sp, r7
 8004070:	bd80      	pop	{r7, pc}
 8004072:	bf00      	nop
 8004074:	20000000 	.word	0x20000000

08004078 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004078:	b580      	push	{r7, lr}
 800407a:	b086      	sub	sp, #24
 800407c:	af02      	add	r7, sp, #8
 800407e:	60f8      	str	r0, [r7, #12]
 8004080:	60b9      	str	r1, [r7, #8]
 8004082:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	9300      	str	r3, [sp, #0]
 8004088:	68bb      	ldr	r3, [r7, #8]
 800408a:	2200      	movs	r2, #0
 800408c:	2180      	movs	r1, #128	; 0x80
 800408e:	68f8      	ldr	r0, [r7, #12]
 8004090:	f7ff ff6a 	bl	8003f68 <SPI_WaitFlagStateUntilTimeout>
 8004094:	4603      	mov	r3, r0
 8004096:	2b00      	cmp	r3, #0
 8004098:	d007      	beq.n	80040aa <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800409e:	f043 0220 	orr.w	r2, r3, #32
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 80040a6:	2303      	movs	r3, #3
 80040a8:	e000      	b.n	80040ac <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 80040aa:	2300      	movs	r3, #0
}
 80040ac:	4618      	mov	r0, r3
 80040ae:	3710      	adds	r7, #16
 80040b0:	46bd      	mov	sp, r7
 80040b2:	bd80      	pop	{r7, pc}

080040b4 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FSMC_NORSRAM_TimingTypeDef *Timing,
                                FSMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 80040b4:	b580      	push	{r7, lr}
 80040b6:	b084      	sub	sp, #16
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	60f8      	str	r0, [r7, #12]
 80040bc:	60b9      	str	r1, [r7, #8]
 80040be:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if ((hsram == NULL) || (hsram->Init.BurstAccessMode == FSMC_BURST_ACCESS_MODE_ENABLE))
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d004      	beq.n	80040d0 <HAL_SRAM_Init+0x1c>
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	699b      	ldr	r3, [r3, #24]
 80040ca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80040ce:	d101      	bne.n	80040d4 <HAL_SRAM_Init+0x20>
  {
    return HAL_ERROR;
 80040d0:	2301      	movs	r3, #1
 80040d2:	e038      	b.n	8004146 <HAL_SRAM_Init+0x92>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040da:	b2db      	uxtb	r3, r3
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d106      	bne.n	80040ee <HAL_SRAM_Init+0x3a>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2200      	movs	r2, #0
 80040e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 80040e8:	68f8      	ldr	r0, [r7, #12]
 80040ea:	f7fd fdeb 	bl	8001cc4 <HAL_SRAM_MspInit>
#endif
  }

  /* Initialize SRAM control Interface */
  (void)FSMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	3308      	adds	r3, #8
 80040f6:	4619      	mov	r1, r3
 80040f8:	4610      	mov	r0, r2
 80040fa:	f000 fd03 	bl	8004b04 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FSMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	6818      	ldr	r0, [r3, #0]
 8004102:	68fb      	ldr	r3, [r7, #12]
 8004104:	689b      	ldr	r3, [r3, #8]
 8004106:	461a      	mov	r2, r3
 8004108:	68b9      	ldr	r1, [r7, #8]
 800410a:	f000 fd65 	bl	8004bd8 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FSMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	6858      	ldr	r0, [r3, #4]
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	689a      	ldr	r2, [r3, #8]
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800411a:	6879      	ldr	r1, [r7, #4]
 800411c:	f000 fd90 	bl	8004c40 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FSMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	68fa      	ldr	r2, [r7, #12]
 8004126:	6892      	ldr	r2, [r2, #8]
 8004128:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800412c:	68fb      	ldr	r3, [r7, #12]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	68fa      	ldr	r2, [r7, #12]
 8004132:	6892      	ldr	r2, [r2, #8]
 8004134:	f041 0101 	orr.w	r1, r1, #1
 8004138:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	2201      	movs	r2, #1
 8004140:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8004144:	2300      	movs	r3, #0
}
 8004146:	4618      	mov	r0, r3
 8004148:	3710      	adds	r7, #16
 800414a:	46bd      	mov	sp, r7
 800414c:	bd80      	pop	{r7, pc}

0800414e <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800414e:	b580      	push	{r7, lr}
 8004150:	b082      	sub	sp, #8
 8004152:	af00      	add	r7, sp, #0
 8004154:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d101      	bne.n	8004160 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800415c:	2301      	movs	r3, #1
 800415e:	e03f      	b.n	80041e0 <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004166:	b2db      	uxtb	r3, r3
 8004168:	2b00      	cmp	r3, #0
 800416a:	d106      	bne.n	800417a <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2200      	movs	r2, #0
 8004170:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004174:	6878      	ldr	r0, [r7, #4]
 8004176:	f7fd fcb7 	bl	8001ae8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	2224      	movs	r2, #36	; 0x24
 800417e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	68da      	ldr	r2, [r3, #12]
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004190:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004192:	6878      	ldr	r0, [r7, #4]
 8004194:	f000 fc28 	bl	80049e8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	691a      	ldr	r2, [r3, #16]
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80041a6:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	695a      	ldr	r2, [r3, #20]
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80041b6:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	68da      	ldr	r2, [r3, #12]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80041c6:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2200      	movs	r2, #0
 80041cc:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	2220      	movs	r2, #32
 80041d2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2220      	movs	r2, #32
 80041da:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80041de:	2300      	movs	r3, #0
}
 80041e0:	4618      	mov	r0, r3
 80041e2:	3708      	adds	r7, #8
 80041e4:	46bd      	mov	sp, r7
 80041e6:	bd80      	pop	{r7, pc}

080041e8 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b086      	sub	sp, #24
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	60f8      	str	r0, [r7, #12]
 80041f0:	60b9      	str	r1, [r7, #8]
 80041f2:	4613      	mov	r3, r2
 80041f4:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80041fc:	b2db      	uxtb	r3, r3
 80041fe:	2b20      	cmp	r3, #32
 8004200:	d153      	bne.n	80042aa <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8004202:	68bb      	ldr	r3, [r7, #8]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d002      	beq.n	800420e <HAL_UART_Transmit_DMA+0x26>
 8004208:	88fb      	ldrh	r3, [r7, #6]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d101      	bne.n	8004212 <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 800420e:	2301      	movs	r3, #1
 8004210:	e04c      	b.n	80042ac <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8004218:	2b01      	cmp	r3, #1
 800421a:	d101      	bne.n	8004220 <HAL_UART_Transmit_DMA+0x38>
 800421c:	2302      	movs	r3, #2
 800421e:	e045      	b.n	80042ac <HAL_UART_Transmit_DMA+0xc4>
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2201      	movs	r2, #1
 8004224:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8004228:	68ba      	ldr	r2, [r7, #8]
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	88fa      	ldrh	r2, [r7, #6]
 8004232:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	88fa      	ldrh	r2, [r7, #6]
 8004238:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800423a:	68fb      	ldr	r3, [r7, #12]
 800423c:	2200      	movs	r2, #0
 800423e:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	2221      	movs	r2, #33	; 0x21
 8004244:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800424c:	4a19      	ldr	r2, [pc, #100]	; (80042b4 <HAL_UART_Transmit_DMA+0xcc>)
 800424e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004254:	4a18      	ldr	r2, [pc, #96]	; (80042b8 <HAL_UART_Transmit_DMA+0xd0>)
 8004256:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8004258:	68fb      	ldr	r3, [r7, #12]
 800425a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800425c:	4a17      	ldr	r2, [pc, #92]	; (80042bc <HAL_UART_Transmit_DMA+0xd4>)
 800425e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004264:	2200      	movs	r2, #0
 8004266:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the UART transmit DMA channel */
    tmp = (uint32_t *)&pData;
 8004268:	f107 0308 	add.w	r3, r7, #8
 800426c:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 800426e:	68fb      	ldr	r3, [r7, #12]
 8004270:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	6819      	ldr	r1, [r3, #0]
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	3304      	adds	r3, #4
 800427c:	461a      	mov	r2, r3
 800427e:	88fb      	ldrh	r3, [r7, #6]
 8004280:	f7fe f976 	bl	8002570 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8004284:	68fb      	ldr	r3, [r7, #12]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800428c:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	2200      	movs	r2, #0
 8004292:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	695a      	ldr	r2, [r3, #20]
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80042a4:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80042a6:	2300      	movs	r3, #0
 80042a8:	e000      	b.n	80042ac <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 80042aa:	2302      	movs	r3, #2
  }
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	3718      	adds	r7, #24
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}
 80042b4:	08004609 	.word	0x08004609
 80042b8:	0800465b 	.word	0x0800465b
 80042bc:	080046fb 	.word	0x080046fb

080042c0 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80042c0:	b580      	push	{r7, lr}
 80042c2:	b086      	sub	sp, #24
 80042c4:	af00      	add	r7, sp, #0
 80042c6:	60f8      	str	r0, [r7, #12]
 80042c8:	60b9      	str	r1, [r7, #8]
 80042ca:	4613      	mov	r3, r2
 80042cc:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80042d4:	b2db      	uxtb	r3, r3
 80042d6:	2b20      	cmp	r3, #32
 80042d8:	d166      	bne.n	80043a8 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80042da:	68bb      	ldr	r3, [r7, #8]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d002      	beq.n	80042e6 <HAL_UART_Receive_DMA+0x26>
 80042e0:	88fb      	ldrh	r3, [r7, #6]
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d101      	bne.n	80042ea <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 80042e6:	2301      	movs	r3, #1
 80042e8:	e05f      	b.n	80043aa <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80042f0:	2b01      	cmp	r3, #1
 80042f2:	d101      	bne.n	80042f8 <HAL_UART_Receive_DMA+0x38>
 80042f4:	2302      	movs	r3, #2
 80042f6:	e058      	b.n	80043aa <HAL_UART_Receive_DMA+0xea>
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	2201      	movs	r2, #1
 80042fc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8004300:	68ba      	ldr	r2, [r7, #8]
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	88fa      	ldrh	r2, [r7, #6]
 800430a:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800430c:	68fb      	ldr	r3, [r7, #12]
 800430e:	2200      	movs	r2, #0
 8004310:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	2222      	movs	r2, #34	; 0x22
 8004316:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800431e:	4a25      	ldr	r2, [pc, #148]	; (80043b4 <HAL_UART_Receive_DMA+0xf4>)
 8004320:	629a      	str	r2, [r3, #40]	; 0x28

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004326:	4a24      	ldr	r2, [pc, #144]	; (80043b8 <HAL_UART_Receive_DMA+0xf8>)
 8004328:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800432e:	4a23      	ldr	r2, [pc, #140]	; (80043bc <HAL_UART_Receive_DMA+0xfc>)
 8004330:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004336:	2200      	movs	r2, #0
 8004338:	635a      	str	r2, [r3, #52]	; 0x34

    /* Enable the DMA channel */
    tmp = (uint32_t *)&pData;
 800433a:	f107 0308 	add.w	r3, r7, #8
 800433e:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8004340:	68fb      	ldr	r3, [r7, #12]
 8004342:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	3304      	adds	r3, #4
 800434a:	4619      	mov	r1, r3
 800434c:	697b      	ldr	r3, [r7, #20]
 800434e:	681a      	ldr	r2, [r3, #0]
 8004350:	88fb      	ldrh	r3, [r7, #6]
 8004352:	f7fe f90d 	bl	8002570 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8004356:	2300      	movs	r3, #0
 8004358:	613b      	str	r3, [r7, #16]
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	613b      	str	r3, [r7, #16]
 8004362:	68fb      	ldr	r3, [r7, #12]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	685b      	ldr	r3, [r3, #4]
 8004368:	613b      	str	r3, [r7, #16]
 800436a:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	2200      	movs	r2, #0
 8004370:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	68da      	ldr	r2, [r3, #12]
 800437a:	68fb      	ldr	r3, [r7, #12]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004382:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	695a      	ldr	r2, [r3, #20]
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	f042 0201 	orr.w	r2, r2, #1
 8004392:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	695a      	ldr	r2, [r3, #20]
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80043a2:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80043a4:	2300      	movs	r3, #0
 80043a6:	e000      	b.n	80043aa <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80043a8:	2302      	movs	r3, #2
  }
}
 80043aa:	4618      	mov	r0, r3
 80043ac:	3718      	adds	r7, #24
 80043ae:	46bd      	mov	sp, r7
 80043b0:	bd80      	pop	{r7, pc}
 80043b2:	bf00      	nop
 80043b4:	08004677 	.word	0x08004677
 80043b8:	080046df 	.word	0x080046df
 80043bc:	080046fb 	.word	0x080046fb

080043c0 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b088      	sub	sp, #32
 80043c4:	af00      	add	r7, sp, #0
 80043c6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	68db      	ldr	r3, [r3, #12]
 80043d6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	695b      	ldr	r3, [r3, #20]
 80043de:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 80043e0:	2300      	movs	r3, #0
 80043e2:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 80043e4:	2300      	movs	r3, #0
 80043e6:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80043e8:	69fb      	ldr	r3, [r7, #28]
 80043ea:	f003 030f 	and.w	r3, r3, #15
 80043ee:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 80043f0:	693b      	ldr	r3, [r7, #16]
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d10d      	bne.n	8004412 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80043f6:	69fb      	ldr	r3, [r7, #28]
 80043f8:	f003 0320 	and.w	r3, r3, #32
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d008      	beq.n	8004412 <HAL_UART_IRQHandler+0x52>
 8004400:	69bb      	ldr	r3, [r7, #24]
 8004402:	f003 0320 	and.w	r3, r3, #32
 8004406:	2b00      	cmp	r3, #0
 8004408:	d003      	beq.n	8004412 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f000 fa6c 	bl	80048e8 <UART_Receive_IT>
      return;
 8004410:	e0d0      	b.n	80045b4 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004412:	693b      	ldr	r3, [r7, #16]
 8004414:	2b00      	cmp	r3, #0
 8004416:	f000 80b0 	beq.w	800457a <HAL_UART_IRQHandler+0x1ba>
 800441a:	697b      	ldr	r3, [r7, #20]
 800441c:	f003 0301 	and.w	r3, r3, #1
 8004420:	2b00      	cmp	r3, #0
 8004422:	d105      	bne.n	8004430 <HAL_UART_IRQHandler+0x70>
 8004424:	69bb      	ldr	r3, [r7, #24]
 8004426:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800442a:	2b00      	cmp	r3, #0
 800442c:	f000 80a5 	beq.w	800457a <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004430:	69fb      	ldr	r3, [r7, #28]
 8004432:	f003 0301 	and.w	r3, r3, #1
 8004436:	2b00      	cmp	r3, #0
 8004438:	d00a      	beq.n	8004450 <HAL_UART_IRQHandler+0x90>
 800443a:	69bb      	ldr	r3, [r7, #24]
 800443c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004440:	2b00      	cmp	r3, #0
 8004442:	d005      	beq.n	8004450 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004448:	f043 0201 	orr.w	r2, r3, #1
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004450:	69fb      	ldr	r3, [r7, #28]
 8004452:	f003 0304 	and.w	r3, r3, #4
 8004456:	2b00      	cmp	r3, #0
 8004458:	d00a      	beq.n	8004470 <HAL_UART_IRQHandler+0xb0>
 800445a:	697b      	ldr	r3, [r7, #20]
 800445c:	f003 0301 	and.w	r3, r3, #1
 8004460:	2b00      	cmp	r3, #0
 8004462:	d005      	beq.n	8004470 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004468:	f043 0202 	orr.w	r2, r3, #2
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004470:	69fb      	ldr	r3, [r7, #28]
 8004472:	f003 0302 	and.w	r3, r3, #2
 8004476:	2b00      	cmp	r3, #0
 8004478:	d00a      	beq.n	8004490 <HAL_UART_IRQHandler+0xd0>
 800447a:	697b      	ldr	r3, [r7, #20]
 800447c:	f003 0301 	and.w	r3, r3, #1
 8004480:	2b00      	cmp	r3, #0
 8004482:	d005      	beq.n	8004490 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004488:	f043 0204 	orr.w	r2, r3, #4
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8004490:	69fb      	ldr	r3, [r7, #28]
 8004492:	f003 0308 	and.w	r3, r3, #8
 8004496:	2b00      	cmp	r3, #0
 8004498:	d00f      	beq.n	80044ba <HAL_UART_IRQHandler+0xfa>
 800449a:	69bb      	ldr	r3, [r7, #24]
 800449c:	f003 0320 	and.w	r3, r3, #32
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d104      	bne.n	80044ae <HAL_UART_IRQHandler+0xee>
 80044a4:	697b      	ldr	r3, [r7, #20]
 80044a6:	f003 0301 	and.w	r3, r3, #1
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d005      	beq.n	80044ba <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044b2:	f043 0208 	orr.w	r2, r3, #8
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d077      	beq.n	80045b2 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80044c2:	69fb      	ldr	r3, [r7, #28]
 80044c4:	f003 0320 	and.w	r3, r3, #32
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	d007      	beq.n	80044dc <HAL_UART_IRQHandler+0x11c>
 80044cc:	69bb      	ldr	r3, [r7, #24]
 80044ce:	f003 0320 	and.w	r3, r3, #32
 80044d2:	2b00      	cmp	r3, #0
 80044d4:	d002      	beq.n	80044dc <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 80044d6:	6878      	ldr	r0, [r7, #4]
 80044d8:	f000 fa06 	bl	80048e8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	695b      	ldr	r3, [r3, #20]
 80044e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	bf14      	ite	ne
 80044ea:	2301      	movne	r3, #1
 80044ec:	2300      	moveq	r3, #0
 80044ee:	b2db      	uxtb	r3, r3
 80044f0:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044f6:	f003 0308 	and.w	r3, r3, #8
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d102      	bne.n	8004504 <HAL_UART_IRQHandler+0x144>
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	2b00      	cmp	r3, #0
 8004502:	d031      	beq.n	8004568 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8004504:	6878      	ldr	r0, [r7, #4]
 8004506:	f000 f957 	bl	80047b8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	695b      	ldr	r3, [r3, #20]
 8004510:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004514:	2b00      	cmp	r3, #0
 8004516:	d023      	beq.n	8004560 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	695a      	ldr	r2, [r3, #20]
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004526:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800452c:	2b00      	cmp	r3, #0
 800452e:	d013      	beq.n	8004558 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004534:	4a21      	ldr	r2, [pc, #132]	; (80045bc <HAL_UART_IRQHandler+0x1fc>)
 8004536:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800453c:	4618      	mov	r0, r3
 800453e:	f7fe f877 	bl	8002630 <HAL_DMA_Abort_IT>
 8004542:	4603      	mov	r3, r0
 8004544:	2b00      	cmp	r3, #0
 8004546:	d016      	beq.n	8004576 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800454c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800454e:	687a      	ldr	r2, [r7, #4]
 8004550:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004552:	4610      	mov	r0, r2
 8004554:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004556:	e00e      	b.n	8004576 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8004558:	6878      	ldr	r0, [r7, #4]
 800455a:	f000 f84c 	bl	80045f6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800455e:	e00a      	b.n	8004576 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004560:	6878      	ldr	r0, [r7, #4]
 8004562:	f000 f848 	bl	80045f6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004566:	e006      	b.n	8004576 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8004568:	6878      	ldr	r0, [r7, #4]
 800456a:	f000 f844 	bl	80045f6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	2200      	movs	r2, #0
 8004572:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 8004574:	e01d      	b.n	80045b2 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004576:	bf00      	nop
    return;
 8004578:	e01b      	b.n	80045b2 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800457a:	69fb      	ldr	r3, [r7, #28]
 800457c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004580:	2b00      	cmp	r3, #0
 8004582:	d008      	beq.n	8004596 <HAL_UART_IRQHandler+0x1d6>
 8004584:	69bb      	ldr	r3, [r7, #24]
 8004586:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800458a:	2b00      	cmp	r3, #0
 800458c:	d003      	beq.n	8004596 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800458e:	6878      	ldr	r0, [r7, #4]
 8004590:	f000 f943 	bl	800481a <UART_Transmit_IT>
    return;
 8004594:	e00e      	b.n	80045b4 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004596:	69fb      	ldr	r3, [r7, #28]
 8004598:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800459c:	2b00      	cmp	r3, #0
 800459e:	d009      	beq.n	80045b4 <HAL_UART_IRQHandler+0x1f4>
 80045a0:	69bb      	ldr	r3, [r7, #24]
 80045a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d004      	beq.n	80045b4 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 80045aa:	6878      	ldr	r0, [r7, #4]
 80045ac:	f000 f984 	bl	80048b8 <UART_EndTransmit_IT>
    return;
 80045b0:	e000      	b.n	80045b4 <HAL_UART_IRQHandler+0x1f4>
    return;
 80045b2:	bf00      	nop
  }
}
 80045b4:	3720      	adds	r7, #32
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bd80      	pop	{r7, pc}
 80045ba:	bf00      	nop
 80045bc:	080047f3 	.word	0x080047f3

080045c0 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b083      	sub	sp, #12
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80045c8:	bf00      	nop
 80045ca:	370c      	adds	r7, #12
 80045cc:	46bd      	mov	sp, r7
 80045ce:	bc80      	pop	{r7}
 80045d0:	4770      	bx	lr

080045d2 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80045d2:	b480      	push	{r7}
 80045d4:	b083      	sub	sp, #12
 80045d6:	af00      	add	r7, sp, #0
 80045d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 80045da:	bf00      	nop
 80045dc:	370c      	adds	r7, #12
 80045de:	46bd      	mov	sp, r7
 80045e0:	bc80      	pop	{r7}
 80045e2:	4770      	bx	lr

080045e4 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80045e4:	b480      	push	{r7}
 80045e6:	b083      	sub	sp, #12
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 80045ec:	bf00      	nop
 80045ee:	370c      	adds	r7, #12
 80045f0:	46bd      	mov	sp, r7
 80045f2:	bc80      	pop	{r7}
 80045f4:	4770      	bx	lr

080045f6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80045f6:	b480      	push	{r7}
 80045f8:	b083      	sub	sp, #12
 80045fa:	af00      	add	r7, sp, #0
 80045fc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80045fe:	bf00      	nop
 8004600:	370c      	adds	r7, #12
 8004602:	46bd      	mov	sp, r7
 8004604:	bc80      	pop	{r7}
 8004606:	4770      	bx	lr

08004608 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b084      	sub	sp, #16
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004614:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 0320 	and.w	r3, r3, #32
 8004620:	2b00      	cmp	r3, #0
 8004622:	d113      	bne.n	800464c <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	2200      	movs	r2, #0
 8004628:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	695a      	ldr	r2, [r3, #20]
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004638:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	68da      	ldr	r2, [r3, #12]
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004648:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800464a:	e002      	b.n	8004652 <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 800464c:	68f8      	ldr	r0, [r7, #12]
 800464e:	f7ff ffb7 	bl	80045c0 <HAL_UART_TxCpltCallback>
}
 8004652:	bf00      	nop
 8004654:	3710      	adds	r7, #16
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}

0800465a <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800465a:	b580      	push	{r7, lr}
 800465c:	b084      	sub	sp, #16
 800465e:	af00      	add	r7, sp, #0
 8004660:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004666:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8004668:	68f8      	ldr	r0, [r7, #12]
 800466a:	f7ff ffb2 	bl	80045d2 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800466e:	bf00      	nop
 8004670:	3710      	adds	r7, #16
 8004672:	46bd      	mov	sp, r7
 8004674:	bd80      	pop	{r7, pc}

08004676 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8004676:	b580      	push	{r7, lr}
 8004678:	b084      	sub	sp, #16
 800467a:	af00      	add	r7, sp, #0
 800467c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004682:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f003 0320 	and.w	r3, r3, #32
 800468e:	2b00      	cmp	r3, #0
 8004690:	d11e      	bne.n	80046d0 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	2200      	movs	r2, #0
 8004696:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	68da      	ldr	r2, [r3, #12]
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80046a6:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	695a      	ldr	r2, [r3, #20]
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f022 0201 	bic.w	r2, r2, #1
 80046b6:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	695a      	ldr	r2, [r3, #20]
 80046be:	68fb      	ldr	r3, [r7, #12]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046c6:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	2220      	movs	r2, #32
 80046cc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 80046d0:	68f8      	ldr	r0, [r7, #12]
 80046d2:	f7fc fe49 	bl	8001368 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80046d6:	bf00      	nop
 80046d8:	3710      	adds	r7, #16
 80046da:	46bd      	mov	sp, r7
 80046dc:	bd80      	pop	{r7, pc}

080046de <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80046de:	b580      	push	{r7, lr}
 80046e0:	b084      	sub	sp, #16
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046ea:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 80046ec:	68f8      	ldr	r0, [r7, #12]
 80046ee:	f7ff ff79 	bl	80045e4 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80046f2:	bf00      	nop
 80046f4:	3710      	adds	r7, #16
 80046f6:	46bd      	mov	sp, r7
 80046f8:	bd80      	pop	{r7, pc}

080046fa <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80046fa:	b580      	push	{r7, lr}
 80046fc:	b084      	sub	sp, #16
 80046fe:	af00      	add	r7, sp, #0
 8004700:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8004702:	2300      	movs	r3, #0
 8004704:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800470a:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800470c:	68bb      	ldr	r3, [r7, #8]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	695b      	ldr	r3, [r3, #20]
 8004712:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004716:	2b00      	cmp	r3, #0
 8004718:	bf14      	ite	ne
 800471a:	2301      	movne	r3, #1
 800471c:	2300      	moveq	r3, #0
 800471e:	b2db      	uxtb	r3, r3
 8004720:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8004722:	68bb      	ldr	r3, [r7, #8]
 8004724:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004728:	b2db      	uxtb	r3, r3
 800472a:	2b21      	cmp	r3, #33	; 0x21
 800472c:	d108      	bne.n	8004740 <UART_DMAError+0x46>
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d005      	beq.n	8004740 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	2200      	movs	r2, #0
 8004738:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 800473a:	68b8      	ldr	r0, [r7, #8]
 800473c:	f000 f827 	bl	800478e <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	695b      	ldr	r3, [r3, #20]
 8004746:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800474a:	2b00      	cmp	r3, #0
 800474c:	bf14      	ite	ne
 800474e:	2301      	movne	r3, #1
 8004750:	2300      	moveq	r3, #0
 8004752:	b2db      	uxtb	r3, r3
 8004754:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8004756:	68bb      	ldr	r3, [r7, #8]
 8004758:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 800475c:	b2db      	uxtb	r3, r3
 800475e:	2b22      	cmp	r3, #34	; 0x22
 8004760:	d108      	bne.n	8004774 <UART_DMAError+0x7a>
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d005      	beq.n	8004774 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8004768:	68bb      	ldr	r3, [r7, #8]
 800476a:	2200      	movs	r2, #0
 800476c:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800476e:	68b8      	ldr	r0, [r7, #8]
 8004770:	f000 f822 	bl	80047b8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8004774:	68bb      	ldr	r3, [r7, #8]
 8004776:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004778:	f043 0210 	orr.w	r2, r3, #16
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004780:	68b8      	ldr	r0, [r7, #8]
 8004782:	f7ff ff38 	bl	80045f6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004786:	bf00      	nop
 8004788:	3710      	adds	r7, #16
 800478a:	46bd      	mov	sp, r7
 800478c:	bd80      	pop	{r7, pc}

0800478e <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800478e:	b480      	push	{r7}
 8004790:	b083      	sub	sp, #12
 8004792:	af00      	add	r7, sp, #0
 8004794:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	68da      	ldr	r2, [r3, #12]
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80047a4:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2220      	movs	r2, #32
 80047aa:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 80047ae:	bf00      	nop
 80047b0:	370c      	adds	r7, #12
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bc80      	pop	{r7}
 80047b6:	4770      	bx	lr

080047b8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80047b8:	b480      	push	{r7}
 80047ba:	b083      	sub	sp, #12
 80047bc:	af00      	add	r7, sp, #0
 80047be:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	68da      	ldr	r2, [r3, #12]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80047ce:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	695a      	ldr	r2, [r3, #20]
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	f022 0201 	bic.w	r2, r2, #1
 80047de:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	2220      	movs	r2, #32
 80047e4:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 80047e8:	bf00      	nop
 80047ea:	370c      	adds	r7, #12
 80047ec:	46bd      	mov	sp, r7
 80047ee:	bc80      	pop	{r7}
 80047f0:	4770      	bx	lr

080047f2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80047f2:	b580      	push	{r7, lr}
 80047f4:	b084      	sub	sp, #16
 80047f6:	af00      	add	r7, sp, #0
 80047f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047fe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2200      	movs	r2, #0
 8004804:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2200      	movs	r2, #0
 800480a:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800480c:	68f8      	ldr	r0, [r7, #12]
 800480e:	f7ff fef2 	bl	80045f6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004812:	bf00      	nop
 8004814:	3710      	adds	r7, #16
 8004816:	46bd      	mov	sp, r7
 8004818:	bd80      	pop	{r7, pc}

0800481a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800481a:	b480      	push	{r7}
 800481c:	b085      	sub	sp, #20
 800481e:	af00      	add	r7, sp, #0
 8004820:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8004828:	b2db      	uxtb	r3, r3
 800482a:	2b21      	cmp	r3, #33	; 0x21
 800482c:	d13e      	bne.n	80048ac <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004836:	d114      	bne.n	8004862 <UART_Transmit_IT+0x48>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	691b      	ldr	r3, [r3, #16]
 800483c:	2b00      	cmp	r3, #0
 800483e:	d110      	bne.n	8004862 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6a1b      	ldr	r3, [r3, #32]
 8004844:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	881b      	ldrh	r3, [r3, #0]
 800484a:	461a      	mov	r2, r3
 800484c:	687b      	ldr	r3, [r7, #4]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004854:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	6a1b      	ldr	r3, [r3, #32]
 800485a:	1c9a      	adds	r2, r3, #2
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	621a      	str	r2, [r3, #32]
 8004860:	e008      	b.n	8004874 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	6a1b      	ldr	r3, [r3, #32]
 8004866:	1c59      	adds	r1, r3, #1
 8004868:	687a      	ldr	r2, [r7, #4]
 800486a:	6211      	str	r1, [r2, #32]
 800486c:	781a      	ldrb	r2, [r3, #0]
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004878:	b29b      	uxth	r3, r3
 800487a:	3b01      	subs	r3, #1
 800487c:	b29b      	uxth	r3, r3
 800487e:	687a      	ldr	r2, [r7, #4]
 8004880:	4619      	mov	r1, r3
 8004882:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004884:	2b00      	cmp	r3, #0
 8004886:	d10f      	bne.n	80048a8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	681b      	ldr	r3, [r3, #0]
 800488c:	68da      	ldr	r2, [r3, #12]
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004896:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	68da      	ldr	r2, [r3, #12]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80048a6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80048a8:	2300      	movs	r3, #0
 80048aa:	e000      	b.n	80048ae <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80048ac:	2302      	movs	r3, #2
  }
}
 80048ae:	4618      	mov	r0, r3
 80048b0:	3714      	adds	r7, #20
 80048b2:	46bd      	mov	sp, r7
 80048b4:	bc80      	pop	{r7}
 80048b6:	4770      	bx	lr

080048b8 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b082      	sub	sp, #8
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	681b      	ldr	r3, [r3, #0]
 80048c4:	68da      	ldr	r2, [r3, #12]
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048ce:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2220      	movs	r2, #32
 80048d4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	f7ff fe71 	bl	80045c0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80048de:	2300      	movs	r3, #0
}
 80048e0:	4618      	mov	r0, r3
 80048e2:	3708      	adds	r7, #8
 80048e4:	46bd      	mov	sp, r7
 80048e6:	bd80      	pop	{r7, pc}

080048e8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80048e8:	b580      	push	{r7, lr}
 80048ea:	b084      	sub	sp, #16
 80048ec:	af00      	add	r7, sp, #0
 80048ee:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80048f6:	b2db      	uxtb	r3, r3
 80048f8:	2b22      	cmp	r3, #34	; 0x22
 80048fa:	d170      	bne.n	80049de <UART_Receive_IT+0xf6>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	689b      	ldr	r3, [r3, #8]
 8004900:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004904:	d117      	bne.n	8004936 <UART_Receive_IT+0x4e>
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	691b      	ldr	r3, [r3, #16]
 800490a:	2b00      	cmp	r3, #0
 800490c:	d113      	bne.n	8004936 <UART_Receive_IT+0x4e>
    {
      pdata8bits  = NULL;
 800490e:	2300      	movs	r3, #0
 8004910:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004916:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	685b      	ldr	r3, [r3, #4]
 800491e:	b29b      	uxth	r3, r3
 8004920:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004924:	b29a      	uxth	r2, r3
 8004926:	68bb      	ldr	r3, [r7, #8]
 8004928:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800492a:	687b      	ldr	r3, [r7, #4]
 800492c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800492e:	1c9a      	adds	r2, r3, #2
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	629a      	str	r2, [r3, #40]	; 0x28
 8004934:	e026      	b.n	8004984 <UART_Receive_IT+0x9c>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800493a:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 800493c:	2300      	movs	r3, #0
 800493e:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	689b      	ldr	r3, [r3, #8]
 8004944:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004948:	d007      	beq.n	800495a <UART_Receive_IT+0x72>
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	689b      	ldr	r3, [r3, #8]
 800494e:	2b00      	cmp	r3, #0
 8004950:	d10a      	bne.n	8004968 <UART_Receive_IT+0x80>
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	691b      	ldr	r3, [r3, #16]
 8004956:	2b00      	cmp	r3, #0
 8004958:	d106      	bne.n	8004968 <UART_Receive_IT+0x80>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	685b      	ldr	r3, [r3, #4]
 8004960:	b2da      	uxtb	r2, r3
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	701a      	strb	r2, [r3, #0]
 8004966:	e008      	b.n	800497a <UART_Receive_IT+0x92>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	685b      	ldr	r3, [r3, #4]
 800496e:	b2db      	uxtb	r3, r3
 8004970:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004974:	b2da      	uxtb	r2, r3
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800497e:	1c5a      	adds	r2, r3, #1
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004988:	b29b      	uxth	r3, r3
 800498a:	3b01      	subs	r3, #1
 800498c:	b29b      	uxth	r3, r3
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	4619      	mov	r1, r3
 8004992:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004994:	2b00      	cmp	r3, #0
 8004996:	d120      	bne.n	80049da <UART_Receive_IT+0xf2>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	68da      	ldr	r2, [r3, #12]
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	681b      	ldr	r3, [r3, #0]
 80049a2:	f022 0220 	bic.w	r2, r2, #32
 80049a6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	68da      	ldr	r2, [r3, #12]
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80049b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80049b8:	687b      	ldr	r3, [r7, #4]
 80049ba:	681b      	ldr	r3, [r3, #0]
 80049bc:	695a      	ldr	r2, [r3, #20]
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f022 0201 	bic.w	r2, r2, #1
 80049c6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	2220      	movs	r2, #32
 80049cc:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 80049d0:	6878      	ldr	r0, [r7, #4]
 80049d2:	f7fc fcc9 	bl	8001368 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 80049d6:	2300      	movs	r3, #0
 80049d8:	e002      	b.n	80049e0 <UART_Receive_IT+0xf8>
    }
    return HAL_OK;
 80049da:	2300      	movs	r3, #0
 80049dc:	e000      	b.n	80049e0 <UART_Receive_IT+0xf8>
  }
  else
  {
    return HAL_BUSY;
 80049de:	2302      	movs	r3, #2
  }
}
 80049e0:	4618      	mov	r0, r3
 80049e2:	3710      	adds	r7, #16
 80049e4:	46bd      	mov	sp, r7
 80049e6:	bd80      	pop	{r7, pc}

080049e8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80049e8:	b580      	push	{r7, lr}
 80049ea:	b084      	sub	sp, #16
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	691b      	ldr	r3, [r3, #16]
 80049f6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	68da      	ldr	r2, [r3, #12]
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	430a      	orrs	r2, r1
 8004a04:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	689a      	ldr	r2, [r3, #8]
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	691b      	ldr	r3, [r3, #16]
 8004a0e:	431a      	orrs	r2, r3
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	695b      	ldr	r3, [r3, #20]
 8004a14:	4313      	orrs	r3, r2
 8004a16:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	68db      	ldr	r3, [r3, #12]
 8004a1e:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8004a22:	f023 030c 	bic.w	r3, r3, #12
 8004a26:	687a      	ldr	r2, [r7, #4]
 8004a28:	6812      	ldr	r2, [r2, #0]
 8004a2a:	68b9      	ldr	r1, [r7, #8]
 8004a2c:	430b      	orrs	r3, r1
 8004a2e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	695b      	ldr	r3, [r3, #20]
 8004a36:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	699a      	ldr	r2, [r3, #24]
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	430a      	orrs	r2, r1
 8004a44:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	4a2c      	ldr	r2, [pc, #176]	; (8004afc <UART_SetConfig+0x114>)
 8004a4c:	4293      	cmp	r3, r2
 8004a4e:	d103      	bne.n	8004a58 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8004a50:	f7fe fef6 	bl	8003840 <HAL_RCC_GetPCLK2Freq>
 8004a54:	60f8      	str	r0, [r7, #12]
 8004a56:	e002      	b.n	8004a5e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004a58:	f7fe fede 	bl	8003818 <HAL_RCC_GetPCLK1Freq>
 8004a5c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004a5e:	68fa      	ldr	r2, [r7, #12]
 8004a60:	4613      	mov	r3, r2
 8004a62:	009b      	lsls	r3, r3, #2
 8004a64:	4413      	add	r3, r2
 8004a66:	009a      	lsls	r2, r3, #2
 8004a68:	441a      	add	r2, r3
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	009b      	lsls	r3, r3, #2
 8004a70:	fbb2 f3f3 	udiv	r3, r2, r3
 8004a74:	4a22      	ldr	r2, [pc, #136]	; (8004b00 <UART_SetConfig+0x118>)
 8004a76:	fba2 2303 	umull	r2, r3, r2, r3
 8004a7a:	095b      	lsrs	r3, r3, #5
 8004a7c:	0119      	lsls	r1, r3, #4
 8004a7e:	68fa      	ldr	r2, [r7, #12]
 8004a80:	4613      	mov	r3, r2
 8004a82:	009b      	lsls	r3, r3, #2
 8004a84:	4413      	add	r3, r2
 8004a86:	009a      	lsls	r2, r3, #2
 8004a88:	441a      	add	r2, r3
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	685b      	ldr	r3, [r3, #4]
 8004a8e:	009b      	lsls	r3, r3, #2
 8004a90:	fbb2 f2f3 	udiv	r2, r2, r3
 8004a94:	4b1a      	ldr	r3, [pc, #104]	; (8004b00 <UART_SetConfig+0x118>)
 8004a96:	fba3 0302 	umull	r0, r3, r3, r2
 8004a9a:	095b      	lsrs	r3, r3, #5
 8004a9c:	2064      	movs	r0, #100	; 0x64
 8004a9e:	fb00 f303 	mul.w	r3, r0, r3
 8004aa2:	1ad3      	subs	r3, r2, r3
 8004aa4:	011b      	lsls	r3, r3, #4
 8004aa6:	3332      	adds	r3, #50	; 0x32
 8004aa8:	4a15      	ldr	r2, [pc, #84]	; (8004b00 <UART_SetConfig+0x118>)
 8004aaa:	fba2 2303 	umull	r2, r3, r2, r3
 8004aae:	095b      	lsrs	r3, r3, #5
 8004ab0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004ab4:	4419      	add	r1, r3
 8004ab6:	68fa      	ldr	r2, [r7, #12]
 8004ab8:	4613      	mov	r3, r2
 8004aba:	009b      	lsls	r3, r3, #2
 8004abc:	4413      	add	r3, r2
 8004abe:	009a      	lsls	r2, r3, #2
 8004ac0:	441a      	add	r2, r3
 8004ac2:	687b      	ldr	r3, [r7, #4]
 8004ac4:	685b      	ldr	r3, [r3, #4]
 8004ac6:	009b      	lsls	r3, r3, #2
 8004ac8:	fbb2 f2f3 	udiv	r2, r2, r3
 8004acc:	4b0c      	ldr	r3, [pc, #48]	; (8004b00 <UART_SetConfig+0x118>)
 8004ace:	fba3 0302 	umull	r0, r3, r3, r2
 8004ad2:	095b      	lsrs	r3, r3, #5
 8004ad4:	2064      	movs	r0, #100	; 0x64
 8004ad6:	fb00 f303 	mul.w	r3, r0, r3
 8004ada:	1ad3      	subs	r3, r2, r3
 8004adc:	011b      	lsls	r3, r3, #4
 8004ade:	3332      	adds	r3, #50	; 0x32
 8004ae0:	4a07      	ldr	r2, [pc, #28]	; (8004b00 <UART_SetConfig+0x118>)
 8004ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8004ae6:	095b      	lsrs	r3, r3, #5
 8004ae8:	f003 020f 	and.w	r2, r3, #15
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	440a      	add	r2, r1
 8004af2:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8004af4:	bf00      	nop
 8004af6:	3710      	adds	r7, #16
 8004af8:	46bd      	mov	sp, r7
 8004afa:	bd80      	pop	{r7, pc}
 8004afc:	40013800 	.word	0x40013800
 8004b00:	51eb851f 	.word	0x51eb851f

08004b04 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                    FSMC_NORSRAM_InitTypeDef *Init)
{
 8004b04:	b480      	push	{r7}
 8004b06:	b087      	sub	sp, #28
 8004b08:	af00      	add	r7, sp, #0
 8004b0a:	6078      	str	r0, [r7, #4]
 8004b0c:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_ASYNWAIT(Init->AsynchronousWait));
  assert_param(IS_FSMC_WRITE_BURST(Init->WriteBurst));
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8004b0e:	683b      	ldr	r3, [r7, #0]
 8004b10:	681a      	ldr	r2, [r3, #0]
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b18:	683a      	ldr	r2, [r7, #0]
 8004b1a:	6812      	ldr	r2, [r2, #0]
 8004b1c:	f023 0101 	bic.w	r1, r3, #1
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8004b26:	683b      	ldr	r3, [r7, #0]
 8004b28:	689b      	ldr	r3, [r3, #8]
 8004b2a:	2b08      	cmp	r3, #8
 8004b2c:	d102      	bne.n	8004b34 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8004b2e:	2340      	movs	r3, #64	; 0x40
 8004b30:	617b      	str	r3, [r7, #20]
 8004b32:	e001      	b.n	8004b38 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8004b34:	2300      	movs	r3, #0
 8004b36:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8004b3c:	697b      	ldr	r3, [r7, #20]
 8004b3e:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8004b40:	683b      	ldr	r3, [r7, #0]
 8004b42:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8004b44:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8004b46:	683b      	ldr	r3, [r7, #0]
 8004b48:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8004b4a:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8004b4c:	683b      	ldr	r3, [r7, #0]
 8004b4e:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8004b50:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8004b52:	683b      	ldr	r3, [r7, #0]
 8004b54:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8004b56:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8004b5c:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8004b62:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8004b64:	683b      	ldr	r3, [r7, #0]
 8004b66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
              Init->WriteOperation          | \
 8004b68:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8004b6a:	683b      	ldr	r3, [r7, #0]
 8004b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
              Init->WaitSignal              | \
 8004b6e:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8004b70:	683b      	ldr	r3, [r7, #0]
 8004b72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
              Init->ExtendedMode            | \
 8004b74:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8004b76:	683b      	ldr	r3, [r7, #0]
 8004b78:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  btcr_reg = (flashaccess                   | \
 8004b7a:	4313      	orrs	r3, r2
 8004b7c:	613b      	str	r3, [r7, #16]

  btcr_reg |= Init->WrapMode;
 8004b7e:	683b      	ldr	r3, [r7, #0]
 8004b80:	699b      	ldr	r3, [r3, #24]
 8004b82:	693a      	ldr	r2, [r7, #16]
 8004b84:	4313      	orrs	r3, r2
 8004b86:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->PageSize;
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004b8c:	693a      	ldr	r2, [r7, #16]
 8004b8e:	4313      	orrs	r3, r2
 8004b90:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCRx_MBKEN                |
 8004b92:	4b10      	ldr	r3, [pc, #64]	; (8004bd4 <FSMC_NORSRAM_Init+0xd0>)
 8004b94:	60fb      	str	r3, [r7, #12]
          FSMC_BCRx_WAITEN               |
          FSMC_BCRx_EXTMOD               |
          FSMC_BCRx_ASYNCWAIT            |
          FSMC_BCRx_CBURSTRW);

  mask |= FSMC_BCRx_WRAPMOD;
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004b9c:	60fb      	str	r3, [r7, #12]
  mask |= 0x00070000U; /* CPSIZE to be defined in CMSIS file */
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
 8004ba4:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8004ba6:	683b      	ldr	r3, [r7, #0]
 8004ba8:	681a      	ldr	r2, [r3, #0]
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	43db      	mvns	r3, r3
 8004bb4:	ea02 0103 	and.w	r1, r2, r3
 8004bb8:	683b      	ldr	r3, [r7, #0]
 8004bba:	681a      	ldr	r2, [r3, #0]
 8004bbc:	693b      	ldr	r3, [r7, #16]
 8004bbe:	4319      	orrs	r1, r3
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]


  return HAL_OK;
 8004bc6:	2300      	movs	r3, #0
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	371c      	adds	r7, #28
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bc80      	pop	{r7}
 8004bd0:	4770      	bx	lr
 8004bd2:	bf00      	nop
 8004bd4:	0008fb7f 	.word	0x0008fb7f

08004bd8 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                          FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8004bd8:	b480      	push	{r7}
 8004bda:	b085      	sub	sp, #20
 8004bdc:	af00      	add	r7, sp, #0
 8004bde:	60f8      	str	r0, [r7, #12]
 8004be0:	60b9      	str	r1, [r7, #8]
 8004be2:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  MODIFY_REG(Device->BTCR[Bank + 1U], BTR_CLEAR_MASK, (Timing->AddressSetupTime                                  |
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	1c5a      	adds	r2, r3, #1
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004bee:	f003 4140 	and.w	r1, r3, #3221225472	; 0xc0000000
 8004bf2:	68bb      	ldr	r3, [r7, #8]
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	685b      	ldr	r3, [r3, #4]
 8004bfa:	011b      	lsls	r3, r3, #4
 8004bfc:	431a      	orrs	r2, r3
 8004bfe:	68bb      	ldr	r3, [r7, #8]
 8004c00:	689b      	ldr	r3, [r3, #8]
 8004c02:	021b      	lsls	r3, r3, #8
 8004c04:	431a      	orrs	r2, r3
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	68db      	ldr	r3, [r3, #12]
 8004c0a:	041b      	lsls	r3, r3, #16
 8004c0c:	431a      	orrs	r2, r3
 8004c0e:	68bb      	ldr	r3, [r7, #8]
 8004c10:	691b      	ldr	r3, [r3, #16]
 8004c12:	3b01      	subs	r3, #1
 8004c14:	051b      	lsls	r3, r3, #20
 8004c16:	431a      	orrs	r2, r3
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	695b      	ldr	r3, [r3, #20]
 8004c1c:	3b02      	subs	r3, #2
 8004c1e:	061b      	lsls	r3, r3, #24
 8004c20:	431a      	orrs	r2, r3
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	699b      	ldr	r3, [r3, #24]
 8004c26:	4313      	orrs	r3, r2
 8004c28:	687a      	ldr	r2, [r7, #4]
 8004c2a:	3201      	adds	r2, #1
 8004c2c:	4319      	orrs	r1, r3
 8004c2e:	68fb      	ldr	r3, [r7, #12]
 8004c30:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
                                                       ((Timing->BusTurnAroundDuration)  << FSMC_BTRx_BUSTURN_Pos) |
                                                       (((Timing->CLKDivision) - 1U)     << FSMC_BTRx_CLKDIV_Pos)  |
                                                       (((Timing->DataLatency) - 2U)     << FSMC_BTRx_DATLAT_Pos)  |
                                                       (Timing->AccessMode)));

  return HAL_OK;
 8004c34:	2300      	movs	r3, #0
}
 8004c36:	4618      	mov	r0, r3
 8004c38:	3714      	adds	r7, #20
 8004c3a:	46bd      	mov	sp, r7
 8004c3c:	bc80      	pop	{r7}
 8004c3e:	4770      	bx	lr

08004c40 <FSMC_NORSRAM_Extended_Timing_Init>:
  *            @arg FSMC_EXTENDED_MODE_ENABLE
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                   FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b085      	sub	sp, #20
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	60f8      	str	r0, [r7, #12]
 8004c48:	60b9      	str	r1, [r7, #8]
 8004c4a:	607a      	str	r2, [r7, #4]
 8004c4c:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8004c4e:	683b      	ldr	r3, [r7, #0]
 8004c50:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004c54:	d11d      	bne.n	8004c92 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
#if defined(STM32F101xE) || defined(STM32F103xE) || defined(STM32F101xG) || defined(STM32F103xG)
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	687a      	ldr	r2, [r7, #4]
 8004c5a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8004c5e:	4b13      	ldr	r3, [pc, #76]	; (8004cac <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8004c60:	4013      	ands	r3, r2
 8004c62:	68ba      	ldr	r2, [r7, #8]
 8004c64:	6811      	ldr	r1, [r2, #0]
 8004c66:	68ba      	ldr	r2, [r7, #8]
 8004c68:	6852      	ldr	r2, [r2, #4]
 8004c6a:	0112      	lsls	r2, r2, #4
 8004c6c:	4311      	orrs	r1, r2
 8004c6e:	68ba      	ldr	r2, [r7, #8]
 8004c70:	6892      	ldr	r2, [r2, #8]
 8004c72:	0212      	lsls	r2, r2, #8
 8004c74:	4311      	orrs	r1, r2
 8004c76:	68ba      	ldr	r2, [r7, #8]
 8004c78:	6992      	ldr	r2, [r2, #24]
 8004c7a:	4311      	orrs	r1, r2
 8004c7c:	68ba      	ldr	r2, [r7, #8]
 8004c7e:	68d2      	ldr	r2, [r2, #12]
 8004c80:	0412      	lsls	r2, r2, #16
 8004c82:	430a      	orrs	r2, r1
 8004c84:	ea43 0102 	orr.w	r1, r3, r2
 8004c88:	68fb      	ldr	r3, [r7, #12]
 8004c8a:	687a      	ldr	r2, [r7, #4]
 8004c8c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8004c90:	e005      	b.n	8004c9e <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     (((Timing->DataLatency) - 2U)     << FSMC_BWTRx_DATLAT_Pos)));
#endif /* STM32F101xE || STM32F103xE || STM32F101xG || STM32F103xG */
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	687a      	ldr	r2, [r7, #4]
 8004c96:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8004c9a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 8004c9e:	2300      	movs	r3, #0
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3714      	adds	r7, #20
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bc80      	pop	{r7}
 8004ca8:	4770      	bx	lr
 8004caa:	bf00      	nop
 8004cac:	cff00000 	.word	0xcff00000

08004cb0 <__errno>:
 8004cb0:	4b01      	ldr	r3, [pc, #4]	; (8004cb8 <__errno+0x8>)
 8004cb2:	6818      	ldr	r0, [r3, #0]
 8004cb4:	4770      	bx	lr
 8004cb6:	bf00      	nop
 8004cb8:	2000000c 	.word	0x2000000c

08004cbc <__libc_init_array>:
 8004cbc:	b570      	push	{r4, r5, r6, lr}
 8004cbe:	2600      	movs	r6, #0
 8004cc0:	4d0c      	ldr	r5, [pc, #48]	; (8004cf4 <__libc_init_array+0x38>)
 8004cc2:	4c0d      	ldr	r4, [pc, #52]	; (8004cf8 <__libc_init_array+0x3c>)
 8004cc4:	1b64      	subs	r4, r4, r5
 8004cc6:	10a4      	asrs	r4, r4, #2
 8004cc8:	42a6      	cmp	r6, r4
 8004cca:	d109      	bne.n	8004ce0 <__libc_init_array+0x24>
 8004ccc:	f000 fc5c 	bl	8005588 <_init>
 8004cd0:	2600      	movs	r6, #0
 8004cd2:	4d0a      	ldr	r5, [pc, #40]	; (8004cfc <__libc_init_array+0x40>)
 8004cd4:	4c0a      	ldr	r4, [pc, #40]	; (8004d00 <__libc_init_array+0x44>)
 8004cd6:	1b64      	subs	r4, r4, r5
 8004cd8:	10a4      	asrs	r4, r4, #2
 8004cda:	42a6      	cmp	r6, r4
 8004cdc:	d105      	bne.n	8004cea <__libc_init_array+0x2e>
 8004cde:	bd70      	pop	{r4, r5, r6, pc}
 8004ce0:	f855 3b04 	ldr.w	r3, [r5], #4
 8004ce4:	4798      	blx	r3
 8004ce6:	3601      	adds	r6, #1
 8004ce8:	e7ee      	b.n	8004cc8 <__libc_init_array+0xc>
 8004cea:	f855 3b04 	ldr.w	r3, [r5], #4
 8004cee:	4798      	blx	r3
 8004cf0:	3601      	adds	r6, #1
 8004cf2:	e7f2      	b.n	8004cda <__libc_init_array+0x1e>
 8004cf4:	08066154 	.word	0x08066154
 8004cf8:	08066154 	.word	0x08066154
 8004cfc:	08066154 	.word	0x08066154
 8004d00:	08066158 	.word	0x08066158

08004d04 <memset>:
 8004d04:	4603      	mov	r3, r0
 8004d06:	4402      	add	r2, r0
 8004d08:	4293      	cmp	r3, r2
 8004d0a:	d100      	bne.n	8004d0e <memset+0xa>
 8004d0c:	4770      	bx	lr
 8004d0e:	f803 1b01 	strb.w	r1, [r3], #1
 8004d12:	e7f9      	b.n	8004d08 <memset+0x4>

08004d14 <siprintf>:
 8004d14:	b40e      	push	{r1, r2, r3}
 8004d16:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004d1a:	b500      	push	{lr}
 8004d1c:	b09c      	sub	sp, #112	; 0x70
 8004d1e:	ab1d      	add	r3, sp, #116	; 0x74
 8004d20:	9002      	str	r0, [sp, #8]
 8004d22:	9006      	str	r0, [sp, #24]
 8004d24:	9107      	str	r1, [sp, #28]
 8004d26:	9104      	str	r1, [sp, #16]
 8004d28:	4808      	ldr	r0, [pc, #32]	; (8004d4c <siprintf+0x38>)
 8004d2a:	4909      	ldr	r1, [pc, #36]	; (8004d50 <siprintf+0x3c>)
 8004d2c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004d30:	9105      	str	r1, [sp, #20]
 8004d32:	6800      	ldr	r0, [r0, #0]
 8004d34:	a902      	add	r1, sp, #8
 8004d36:	9301      	str	r3, [sp, #4]
 8004d38:	f000 f868 	bl	8004e0c <_svfiprintf_r>
 8004d3c:	2200      	movs	r2, #0
 8004d3e:	9b02      	ldr	r3, [sp, #8]
 8004d40:	701a      	strb	r2, [r3, #0]
 8004d42:	b01c      	add	sp, #112	; 0x70
 8004d44:	f85d eb04 	ldr.w	lr, [sp], #4
 8004d48:	b003      	add	sp, #12
 8004d4a:	4770      	bx	lr
 8004d4c:	2000000c 	.word	0x2000000c
 8004d50:	ffff0208 	.word	0xffff0208

08004d54 <__ssputs_r>:
 8004d54:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004d58:	688e      	ldr	r6, [r1, #8]
 8004d5a:	4682      	mov	sl, r0
 8004d5c:	429e      	cmp	r6, r3
 8004d5e:	460c      	mov	r4, r1
 8004d60:	4690      	mov	r8, r2
 8004d62:	461f      	mov	r7, r3
 8004d64:	d838      	bhi.n	8004dd8 <__ssputs_r+0x84>
 8004d66:	898a      	ldrh	r2, [r1, #12]
 8004d68:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8004d6c:	d032      	beq.n	8004dd4 <__ssputs_r+0x80>
 8004d6e:	6825      	ldr	r5, [r4, #0]
 8004d70:	6909      	ldr	r1, [r1, #16]
 8004d72:	3301      	adds	r3, #1
 8004d74:	eba5 0901 	sub.w	r9, r5, r1
 8004d78:	6965      	ldr	r5, [r4, #20]
 8004d7a:	444b      	add	r3, r9
 8004d7c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004d80:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004d84:	106d      	asrs	r5, r5, #1
 8004d86:	429d      	cmp	r5, r3
 8004d88:	bf38      	it	cc
 8004d8a:	461d      	movcc	r5, r3
 8004d8c:	0553      	lsls	r3, r2, #21
 8004d8e:	d531      	bpl.n	8004df4 <__ssputs_r+0xa0>
 8004d90:	4629      	mov	r1, r5
 8004d92:	f000 fb53 	bl	800543c <_malloc_r>
 8004d96:	4606      	mov	r6, r0
 8004d98:	b950      	cbnz	r0, 8004db0 <__ssputs_r+0x5c>
 8004d9a:	230c      	movs	r3, #12
 8004d9c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004da0:	f8ca 3000 	str.w	r3, [sl]
 8004da4:	89a3      	ldrh	r3, [r4, #12]
 8004da6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004daa:	81a3      	strh	r3, [r4, #12]
 8004dac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004db0:	464a      	mov	r2, r9
 8004db2:	6921      	ldr	r1, [r4, #16]
 8004db4:	f000 face 	bl	8005354 <memcpy>
 8004db8:	89a3      	ldrh	r3, [r4, #12]
 8004dba:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8004dbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004dc2:	81a3      	strh	r3, [r4, #12]
 8004dc4:	6126      	str	r6, [r4, #16]
 8004dc6:	444e      	add	r6, r9
 8004dc8:	6026      	str	r6, [r4, #0]
 8004dca:	463e      	mov	r6, r7
 8004dcc:	6165      	str	r5, [r4, #20]
 8004dce:	eba5 0509 	sub.w	r5, r5, r9
 8004dd2:	60a5      	str	r5, [r4, #8]
 8004dd4:	42be      	cmp	r6, r7
 8004dd6:	d900      	bls.n	8004dda <__ssputs_r+0x86>
 8004dd8:	463e      	mov	r6, r7
 8004dda:	4632      	mov	r2, r6
 8004ddc:	4641      	mov	r1, r8
 8004dde:	6820      	ldr	r0, [r4, #0]
 8004de0:	f000 fac6 	bl	8005370 <memmove>
 8004de4:	68a3      	ldr	r3, [r4, #8]
 8004de6:	6822      	ldr	r2, [r4, #0]
 8004de8:	1b9b      	subs	r3, r3, r6
 8004dea:	4432      	add	r2, r6
 8004dec:	2000      	movs	r0, #0
 8004dee:	60a3      	str	r3, [r4, #8]
 8004df0:	6022      	str	r2, [r4, #0]
 8004df2:	e7db      	b.n	8004dac <__ssputs_r+0x58>
 8004df4:	462a      	mov	r2, r5
 8004df6:	f000 fb7b 	bl	80054f0 <_realloc_r>
 8004dfa:	4606      	mov	r6, r0
 8004dfc:	2800      	cmp	r0, #0
 8004dfe:	d1e1      	bne.n	8004dc4 <__ssputs_r+0x70>
 8004e00:	4650      	mov	r0, sl
 8004e02:	6921      	ldr	r1, [r4, #16]
 8004e04:	f000 face 	bl	80053a4 <_free_r>
 8004e08:	e7c7      	b.n	8004d9a <__ssputs_r+0x46>
	...

08004e0c <_svfiprintf_r>:
 8004e0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e10:	4698      	mov	r8, r3
 8004e12:	898b      	ldrh	r3, [r1, #12]
 8004e14:	4607      	mov	r7, r0
 8004e16:	061b      	lsls	r3, r3, #24
 8004e18:	460d      	mov	r5, r1
 8004e1a:	4614      	mov	r4, r2
 8004e1c:	b09d      	sub	sp, #116	; 0x74
 8004e1e:	d50e      	bpl.n	8004e3e <_svfiprintf_r+0x32>
 8004e20:	690b      	ldr	r3, [r1, #16]
 8004e22:	b963      	cbnz	r3, 8004e3e <_svfiprintf_r+0x32>
 8004e24:	2140      	movs	r1, #64	; 0x40
 8004e26:	f000 fb09 	bl	800543c <_malloc_r>
 8004e2a:	6028      	str	r0, [r5, #0]
 8004e2c:	6128      	str	r0, [r5, #16]
 8004e2e:	b920      	cbnz	r0, 8004e3a <_svfiprintf_r+0x2e>
 8004e30:	230c      	movs	r3, #12
 8004e32:	603b      	str	r3, [r7, #0]
 8004e34:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004e38:	e0d1      	b.n	8004fde <_svfiprintf_r+0x1d2>
 8004e3a:	2340      	movs	r3, #64	; 0x40
 8004e3c:	616b      	str	r3, [r5, #20]
 8004e3e:	2300      	movs	r3, #0
 8004e40:	9309      	str	r3, [sp, #36]	; 0x24
 8004e42:	2320      	movs	r3, #32
 8004e44:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8004e48:	2330      	movs	r3, #48	; 0x30
 8004e4a:	f04f 0901 	mov.w	r9, #1
 8004e4e:	f8cd 800c 	str.w	r8, [sp, #12]
 8004e52:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8004ff8 <_svfiprintf_r+0x1ec>
 8004e56:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8004e5a:	4623      	mov	r3, r4
 8004e5c:	469a      	mov	sl, r3
 8004e5e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004e62:	b10a      	cbz	r2, 8004e68 <_svfiprintf_r+0x5c>
 8004e64:	2a25      	cmp	r2, #37	; 0x25
 8004e66:	d1f9      	bne.n	8004e5c <_svfiprintf_r+0x50>
 8004e68:	ebba 0b04 	subs.w	fp, sl, r4
 8004e6c:	d00b      	beq.n	8004e86 <_svfiprintf_r+0x7a>
 8004e6e:	465b      	mov	r3, fp
 8004e70:	4622      	mov	r2, r4
 8004e72:	4629      	mov	r1, r5
 8004e74:	4638      	mov	r0, r7
 8004e76:	f7ff ff6d 	bl	8004d54 <__ssputs_r>
 8004e7a:	3001      	adds	r0, #1
 8004e7c:	f000 80aa 	beq.w	8004fd4 <_svfiprintf_r+0x1c8>
 8004e80:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004e82:	445a      	add	r2, fp
 8004e84:	9209      	str	r2, [sp, #36]	; 0x24
 8004e86:	f89a 3000 	ldrb.w	r3, [sl]
 8004e8a:	2b00      	cmp	r3, #0
 8004e8c:	f000 80a2 	beq.w	8004fd4 <_svfiprintf_r+0x1c8>
 8004e90:	2300      	movs	r3, #0
 8004e92:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8004e96:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004e9a:	f10a 0a01 	add.w	sl, sl, #1
 8004e9e:	9304      	str	r3, [sp, #16]
 8004ea0:	9307      	str	r3, [sp, #28]
 8004ea2:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8004ea6:	931a      	str	r3, [sp, #104]	; 0x68
 8004ea8:	4654      	mov	r4, sl
 8004eaa:	2205      	movs	r2, #5
 8004eac:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004eb0:	4851      	ldr	r0, [pc, #324]	; (8004ff8 <_svfiprintf_r+0x1ec>)
 8004eb2:	f000 fa41 	bl	8005338 <memchr>
 8004eb6:	9a04      	ldr	r2, [sp, #16]
 8004eb8:	b9d8      	cbnz	r0, 8004ef2 <_svfiprintf_r+0xe6>
 8004eba:	06d0      	lsls	r0, r2, #27
 8004ebc:	bf44      	itt	mi
 8004ebe:	2320      	movmi	r3, #32
 8004ec0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004ec4:	0711      	lsls	r1, r2, #28
 8004ec6:	bf44      	itt	mi
 8004ec8:	232b      	movmi	r3, #43	; 0x2b
 8004eca:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8004ece:	f89a 3000 	ldrb.w	r3, [sl]
 8004ed2:	2b2a      	cmp	r3, #42	; 0x2a
 8004ed4:	d015      	beq.n	8004f02 <_svfiprintf_r+0xf6>
 8004ed6:	4654      	mov	r4, sl
 8004ed8:	2000      	movs	r0, #0
 8004eda:	f04f 0c0a 	mov.w	ip, #10
 8004ede:	9a07      	ldr	r2, [sp, #28]
 8004ee0:	4621      	mov	r1, r4
 8004ee2:	f811 3b01 	ldrb.w	r3, [r1], #1
 8004ee6:	3b30      	subs	r3, #48	; 0x30
 8004ee8:	2b09      	cmp	r3, #9
 8004eea:	d94e      	bls.n	8004f8a <_svfiprintf_r+0x17e>
 8004eec:	b1b0      	cbz	r0, 8004f1c <_svfiprintf_r+0x110>
 8004eee:	9207      	str	r2, [sp, #28]
 8004ef0:	e014      	b.n	8004f1c <_svfiprintf_r+0x110>
 8004ef2:	eba0 0308 	sub.w	r3, r0, r8
 8004ef6:	fa09 f303 	lsl.w	r3, r9, r3
 8004efa:	4313      	orrs	r3, r2
 8004efc:	46a2      	mov	sl, r4
 8004efe:	9304      	str	r3, [sp, #16]
 8004f00:	e7d2      	b.n	8004ea8 <_svfiprintf_r+0x9c>
 8004f02:	9b03      	ldr	r3, [sp, #12]
 8004f04:	1d19      	adds	r1, r3, #4
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	9103      	str	r1, [sp, #12]
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	bfbb      	ittet	lt
 8004f0e:	425b      	neglt	r3, r3
 8004f10:	f042 0202 	orrlt.w	r2, r2, #2
 8004f14:	9307      	strge	r3, [sp, #28]
 8004f16:	9307      	strlt	r3, [sp, #28]
 8004f18:	bfb8      	it	lt
 8004f1a:	9204      	strlt	r2, [sp, #16]
 8004f1c:	7823      	ldrb	r3, [r4, #0]
 8004f1e:	2b2e      	cmp	r3, #46	; 0x2e
 8004f20:	d10c      	bne.n	8004f3c <_svfiprintf_r+0x130>
 8004f22:	7863      	ldrb	r3, [r4, #1]
 8004f24:	2b2a      	cmp	r3, #42	; 0x2a
 8004f26:	d135      	bne.n	8004f94 <_svfiprintf_r+0x188>
 8004f28:	9b03      	ldr	r3, [sp, #12]
 8004f2a:	3402      	adds	r4, #2
 8004f2c:	1d1a      	adds	r2, r3, #4
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	9203      	str	r2, [sp, #12]
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	bfb8      	it	lt
 8004f36:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8004f3a:	9305      	str	r3, [sp, #20]
 8004f3c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8005008 <_svfiprintf_r+0x1fc>
 8004f40:	2203      	movs	r2, #3
 8004f42:	4650      	mov	r0, sl
 8004f44:	7821      	ldrb	r1, [r4, #0]
 8004f46:	f000 f9f7 	bl	8005338 <memchr>
 8004f4a:	b140      	cbz	r0, 8004f5e <_svfiprintf_r+0x152>
 8004f4c:	2340      	movs	r3, #64	; 0x40
 8004f4e:	eba0 000a 	sub.w	r0, r0, sl
 8004f52:	fa03 f000 	lsl.w	r0, r3, r0
 8004f56:	9b04      	ldr	r3, [sp, #16]
 8004f58:	3401      	adds	r4, #1
 8004f5a:	4303      	orrs	r3, r0
 8004f5c:	9304      	str	r3, [sp, #16]
 8004f5e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004f62:	2206      	movs	r2, #6
 8004f64:	4825      	ldr	r0, [pc, #148]	; (8004ffc <_svfiprintf_r+0x1f0>)
 8004f66:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8004f6a:	f000 f9e5 	bl	8005338 <memchr>
 8004f6e:	2800      	cmp	r0, #0
 8004f70:	d038      	beq.n	8004fe4 <_svfiprintf_r+0x1d8>
 8004f72:	4b23      	ldr	r3, [pc, #140]	; (8005000 <_svfiprintf_r+0x1f4>)
 8004f74:	bb1b      	cbnz	r3, 8004fbe <_svfiprintf_r+0x1b2>
 8004f76:	9b03      	ldr	r3, [sp, #12]
 8004f78:	3307      	adds	r3, #7
 8004f7a:	f023 0307 	bic.w	r3, r3, #7
 8004f7e:	3308      	adds	r3, #8
 8004f80:	9303      	str	r3, [sp, #12]
 8004f82:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004f84:	4433      	add	r3, r6
 8004f86:	9309      	str	r3, [sp, #36]	; 0x24
 8004f88:	e767      	b.n	8004e5a <_svfiprintf_r+0x4e>
 8004f8a:	460c      	mov	r4, r1
 8004f8c:	2001      	movs	r0, #1
 8004f8e:	fb0c 3202 	mla	r2, ip, r2, r3
 8004f92:	e7a5      	b.n	8004ee0 <_svfiprintf_r+0xd4>
 8004f94:	2300      	movs	r3, #0
 8004f96:	f04f 0c0a 	mov.w	ip, #10
 8004f9a:	4619      	mov	r1, r3
 8004f9c:	3401      	adds	r4, #1
 8004f9e:	9305      	str	r3, [sp, #20]
 8004fa0:	4620      	mov	r0, r4
 8004fa2:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004fa6:	3a30      	subs	r2, #48	; 0x30
 8004fa8:	2a09      	cmp	r2, #9
 8004faa:	d903      	bls.n	8004fb4 <_svfiprintf_r+0x1a8>
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d0c5      	beq.n	8004f3c <_svfiprintf_r+0x130>
 8004fb0:	9105      	str	r1, [sp, #20]
 8004fb2:	e7c3      	b.n	8004f3c <_svfiprintf_r+0x130>
 8004fb4:	4604      	mov	r4, r0
 8004fb6:	2301      	movs	r3, #1
 8004fb8:	fb0c 2101 	mla	r1, ip, r1, r2
 8004fbc:	e7f0      	b.n	8004fa0 <_svfiprintf_r+0x194>
 8004fbe:	ab03      	add	r3, sp, #12
 8004fc0:	9300      	str	r3, [sp, #0]
 8004fc2:	462a      	mov	r2, r5
 8004fc4:	4638      	mov	r0, r7
 8004fc6:	4b0f      	ldr	r3, [pc, #60]	; (8005004 <_svfiprintf_r+0x1f8>)
 8004fc8:	a904      	add	r1, sp, #16
 8004fca:	f3af 8000 	nop.w
 8004fce:	1c42      	adds	r2, r0, #1
 8004fd0:	4606      	mov	r6, r0
 8004fd2:	d1d6      	bne.n	8004f82 <_svfiprintf_r+0x176>
 8004fd4:	89ab      	ldrh	r3, [r5, #12]
 8004fd6:	065b      	lsls	r3, r3, #25
 8004fd8:	f53f af2c 	bmi.w	8004e34 <_svfiprintf_r+0x28>
 8004fdc:	9809      	ldr	r0, [sp, #36]	; 0x24
 8004fde:	b01d      	add	sp, #116	; 0x74
 8004fe0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004fe4:	ab03      	add	r3, sp, #12
 8004fe6:	9300      	str	r3, [sp, #0]
 8004fe8:	462a      	mov	r2, r5
 8004fea:	4638      	mov	r0, r7
 8004fec:	4b05      	ldr	r3, [pc, #20]	; (8005004 <_svfiprintf_r+0x1f8>)
 8004fee:	a904      	add	r1, sp, #16
 8004ff0:	f000 f87c 	bl	80050ec <_printf_i>
 8004ff4:	e7eb      	b.n	8004fce <_svfiprintf_r+0x1c2>
 8004ff6:	bf00      	nop
 8004ff8:	08066120 	.word	0x08066120
 8004ffc:	0806612a 	.word	0x0806612a
 8005000:	00000000 	.word	0x00000000
 8005004:	08004d55 	.word	0x08004d55
 8005008:	08066126 	.word	0x08066126

0800500c <_printf_common>:
 800500c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005010:	4616      	mov	r6, r2
 8005012:	4699      	mov	r9, r3
 8005014:	688a      	ldr	r2, [r1, #8]
 8005016:	690b      	ldr	r3, [r1, #16]
 8005018:	4607      	mov	r7, r0
 800501a:	4293      	cmp	r3, r2
 800501c:	bfb8      	it	lt
 800501e:	4613      	movlt	r3, r2
 8005020:	6033      	str	r3, [r6, #0]
 8005022:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005026:	460c      	mov	r4, r1
 8005028:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800502c:	b10a      	cbz	r2, 8005032 <_printf_common+0x26>
 800502e:	3301      	adds	r3, #1
 8005030:	6033      	str	r3, [r6, #0]
 8005032:	6823      	ldr	r3, [r4, #0]
 8005034:	0699      	lsls	r1, r3, #26
 8005036:	bf42      	ittt	mi
 8005038:	6833      	ldrmi	r3, [r6, #0]
 800503a:	3302      	addmi	r3, #2
 800503c:	6033      	strmi	r3, [r6, #0]
 800503e:	6825      	ldr	r5, [r4, #0]
 8005040:	f015 0506 	ands.w	r5, r5, #6
 8005044:	d106      	bne.n	8005054 <_printf_common+0x48>
 8005046:	f104 0a19 	add.w	sl, r4, #25
 800504a:	68e3      	ldr	r3, [r4, #12]
 800504c:	6832      	ldr	r2, [r6, #0]
 800504e:	1a9b      	subs	r3, r3, r2
 8005050:	42ab      	cmp	r3, r5
 8005052:	dc28      	bgt.n	80050a6 <_printf_common+0x9a>
 8005054:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005058:	1e13      	subs	r3, r2, #0
 800505a:	6822      	ldr	r2, [r4, #0]
 800505c:	bf18      	it	ne
 800505e:	2301      	movne	r3, #1
 8005060:	0692      	lsls	r2, r2, #26
 8005062:	d42d      	bmi.n	80050c0 <_printf_common+0xb4>
 8005064:	4649      	mov	r1, r9
 8005066:	4638      	mov	r0, r7
 8005068:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800506c:	47c0      	blx	r8
 800506e:	3001      	adds	r0, #1
 8005070:	d020      	beq.n	80050b4 <_printf_common+0xa8>
 8005072:	6823      	ldr	r3, [r4, #0]
 8005074:	68e5      	ldr	r5, [r4, #12]
 8005076:	f003 0306 	and.w	r3, r3, #6
 800507a:	2b04      	cmp	r3, #4
 800507c:	bf18      	it	ne
 800507e:	2500      	movne	r5, #0
 8005080:	6832      	ldr	r2, [r6, #0]
 8005082:	f04f 0600 	mov.w	r6, #0
 8005086:	68a3      	ldr	r3, [r4, #8]
 8005088:	bf08      	it	eq
 800508a:	1aad      	subeq	r5, r5, r2
 800508c:	6922      	ldr	r2, [r4, #16]
 800508e:	bf08      	it	eq
 8005090:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005094:	4293      	cmp	r3, r2
 8005096:	bfc4      	itt	gt
 8005098:	1a9b      	subgt	r3, r3, r2
 800509a:	18ed      	addgt	r5, r5, r3
 800509c:	341a      	adds	r4, #26
 800509e:	42b5      	cmp	r5, r6
 80050a0:	d11a      	bne.n	80050d8 <_printf_common+0xcc>
 80050a2:	2000      	movs	r0, #0
 80050a4:	e008      	b.n	80050b8 <_printf_common+0xac>
 80050a6:	2301      	movs	r3, #1
 80050a8:	4652      	mov	r2, sl
 80050aa:	4649      	mov	r1, r9
 80050ac:	4638      	mov	r0, r7
 80050ae:	47c0      	blx	r8
 80050b0:	3001      	adds	r0, #1
 80050b2:	d103      	bne.n	80050bc <_printf_common+0xb0>
 80050b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80050b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050bc:	3501      	adds	r5, #1
 80050be:	e7c4      	b.n	800504a <_printf_common+0x3e>
 80050c0:	2030      	movs	r0, #48	; 0x30
 80050c2:	18e1      	adds	r1, r4, r3
 80050c4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80050c8:	1c5a      	adds	r2, r3, #1
 80050ca:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80050ce:	4422      	add	r2, r4
 80050d0:	3302      	adds	r3, #2
 80050d2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80050d6:	e7c5      	b.n	8005064 <_printf_common+0x58>
 80050d8:	2301      	movs	r3, #1
 80050da:	4622      	mov	r2, r4
 80050dc:	4649      	mov	r1, r9
 80050de:	4638      	mov	r0, r7
 80050e0:	47c0      	blx	r8
 80050e2:	3001      	adds	r0, #1
 80050e4:	d0e6      	beq.n	80050b4 <_printf_common+0xa8>
 80050e6:	3601      	adds	r6, #1
 80050e8:	e7d9      	b.n	800509e <_printf_common+0x92>
	...

080050ec <_printf_i>:
 80050ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80050f0:	460c      	mov	r4, r1
 80050f2:	7e27      	ldrb	r7, [r4, #24]
 80050f4:	4691      	mov	r9, r2
 80050f6:	2f78      	cmp	r7, #120	; 0x78
 80050f8:	4680      	mov	r8, r0
 80050fa:	469a      	mov	sl, r3
 80050fc:	990c      	ldr	r1, [sp, #48]	; 0x30
 80050fe:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005102:	d807      	bhi.n	8005114 <_printf_i+0x28>
 8005104:	2f62      	cmp	r7, #98	; 0x62
 8005106:	d80a      	bhi.n	800511e <_printf_i+0x32>
 8005108:	2f00      	cmp	r7, #0
 800510a:	f000 80d9 	beq.w	80052c0 <_printf_i+0x1d4>
 800510e:	2f58      	cmp	r7, #88	; 0x58
 8005110:	f000 80a4 	beq.w	800525c <_printf_i+0x170>
 8005114:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8005118:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800511c:	e03a      	b.n	8005194 <_printf_i+0xa8>
 800511e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005122:	2b15      	cmp	r3, #21
 8005124:	d8f6      	bhi.n	8005114 <_printf_i+0x28>
 8005126:	a001      	add	r0, pc, #4	; (adr r0, 800512c <_printf_i+0x40>)
 8005128:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800512c:	08005185 	.word	0x08005185
 8005130:	08005199 	.word	0x08005199
 8005134:	08005115 	.word	0x08005115
 8005138:	08005115 	.word	0x08005115
 800513c:	08005115 	.word	0x08005115
 8005140:	08005115 	.word	0x08005115
 8005144:	08005199 	.word	0x08005199
 8005148:	08005115 	.word	0x08005115
 800514c:	08005115 	.word	0x08005115
 8005150:	08005115 	.word	0x08005115
 8005154:	08005115 	.word	0x08005115
 8005158:	080052a7 	.word	0x080052a7
 800515c:	080051c9 	.word	0x080051c9
 8005160:	08005289 	.word	0x08005289
 8005164:	08005115 	.word	0x08005115
 8005168:	08005115 	.word	0x08005115
 800516c:	080052c9 	.word	0x080052c9
 8005170:	08005115 	.word	0x08005115
 8005174:	080051c9 	.word	0x080051c9
 8005178:	08005115 	.word	0x08005115
 800517c:	08005115 	.word	0x08005115
 8005180:	08005291 	.word	0x08005291
 8005184:	680b      	ldr	r3, [r1, #0]
 8005186:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800518a:	1d1a      	adds	r2, r3, #4
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	600a      	str	r2, [r1, #0]
 8005190:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005194:	2301      	movs	r3, #1
 8005196:	e0a4      	b.n	80052e2 <_printf_i+0x1f6>
 8005198:	6825      	ldr	r5, [r4, #0]
 800519a:	6808      	ldr	r0, [r1, #0]
 800519c:	062e      	lsls	r6, r5, #24
 800519e:	f100 0304 	add.w	r3, r0, #4
 80051a2:	d50a      	bpl.n	80051ba <_printf_i+0xce>
 80051a4:	6805      	ldr	r5, [r0, #0]
 80051a6:	600b      	str	r3, [r1, #0]
 80051a8:	2d00      	cmp	r5, #0
 80051aa:	da03      	bge.n	80051b4 <_printf_i+0xc8>
 80051ac:	232d      	movs	r3, #45	; 0x2d
 80051ae:	426d      	negs	r5, r5
 80051b0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80051b4:	230a      	movs	r3, #10
 80051b6:	485e      	ldr	r0, [pc, #376]	; (8005330 <_printf_i+0x244>)
 80051b8:	e019      	b.n	80051ee <_printf_i+0x102>
 80051ba:	f015 0f40 	tst.w	r5, #64	; 0x40
 80051be:	6805      	ldr	r5, [r0, #0]
 80051c0:	600b      	str	r3, [r1, #0]
 80051c2:	bf18      	it	ne
 80051c4:	b22d      	sxthne	r5, r5
 80051c6:	e7ef      	b.n	80051a8 <_printf_i+0xbc>
 80051c8:	680b      	ldr	r3, [r1, #0]
 80051ca:	6825      	ldr	r5, [r4, #0]
 80051cc:	1d18      	adds	r0, r3, #4
 80051ce:	6008      	str	r0, [r1, #0]
 80051d0:	0628      	lsls	r0, r5, #24
 80051d2:	d501      	bpl.n	80051d8 <_printf_i+0xec>
 80051d4:	681d      	ldr	r5, [r3, #0]
 80051d6:	e002      	b.n	80051de <_printf_i+0xf2>
 80051d8:	0669      	lsls	r1, r5, #25
 80051da:	d5fb      	bpl.n	80051d4 <_printf_i+0xe8>
 80051dc:	881d      	ldrh	r5, [r3, #0]
 80051de:	2f6f      	cmp	r7, #111	; 0x6f
 80051e0:	bf0c      	ite	eq
 80051e2:	2308      	moveq	r3, #8
 80051e4:	230a      	movne	r3, #10
 80051e6:	4852      	ldr	r0, [pc, #328]	; (8005330 <_printf_i+0x244>)
 80051e8:	2100      	movs	r1, #0
 80051ea:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80051ee:	6866      	ldr	r6, [r4, #4]
 80051f0:	2e00      	cmp	r6, #0
 80051f2:	bfa8      	it	ge
 80051f4:	6821      	ldrge	r1, [r4, #0]
 80051f6:	60a6      	str	r6, [r4, #8]
 80051f8:	bfa4      	itt	ge
 80051fa:	f021 0104 	bicge.w	r1, r1, #4
 80051fe:	6021      	strge	r1, [r4, #0]
 8005200:	b90d      	cbnz	r5, 8005206 <_printf_i+0x11a>
 8005202:	2e00      	cmp	r6, #0
 8005204:	d04d      	beq.n	80052a2 <_printf_i+0x1b6>
 8005206:	4616      	mov	r6, r2
 8005208:	fbb5 f1f3 	udiv	r1, r5, r3
 800520c:	fb03 5711 	mls	r7, r3, r1, r5
 8005210:	5dc7      	ldrb	r7, [r0, r7]
 8005212:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005216:	462f      	mov	r7, r5
 8005218:	42bb      	cmp	r3, r7
 800521a:	460d      	mov	r5, r1
 800521c:	d9f4      	bls.n	8005208 <_printf_i+0x11c>
 800521e:	2b08      	cmp	r3, #8
 8005220:	d10b      	bne.n	800523a <_printf_i+0x14e>
 8005222:	6823      	ldr	r3, [r4, #0]
 8005224:	07df      	lsls	r7, r3, #31
 8005226:	d508      	bpl.n	800523a <_printf_i+0x14e>
 8005228:	6923      	ldr	r3, [r4, #16]
 800522a:	6861      	ldr	r1, [r4, #4]
 800522c:	4299      	cmp	r1, r3
 800522e:	bfde      	ittt	le
 8005230:	2330      	movle	r3, #48	; 0x30
 8005232:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005236:	f106 36ff 	addle.w	r6, r6, #4294967295	; 0xffffffff
 800523a:	1b92      	subs	r2, r2, r6
 800523c:	6122      	str	r2, [r4, #16]
 800523e:	464b      	mov	r3, r9
 8005240:	4621      	mov	r1, r4
 8005242:	4640      	mov	r0, r8
 8005244:	f8cd a000 	str.w	sl, [sp]
 8005248:	aa03      	add	r2, sp, #12
 800524a:	f7ff fedf 	bl	800500c <_printf_common>
 800524e:	3001      	adds	r0, #1
 8005250:	d14c      	bne.n	80052ec <_printf_i+0x200>
 8005252:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005256:	b004      	add	sp, #16
 8005258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800525c:	4834      	ldr	r0, [pc, #208]	; (8005330 <_printf_i+0x244>)
 800525e:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8005262:	680e      	ldr	r6, [r1, #0]
 8005264:	6823      	ldr	r3, [r4, #0]
 8005266:	f856 5b04 	ldr.w	r5, [r6], #4
 800526a:	061f      	lsls	r7, r3, #24
 800526c:	600e      	str	r6, [r1, #0]
 800526e:	d514      	bpl.n	800529a <_printf_i+0x1ae>
 8005270:	07d9      	lsls	r1, r3, #31
 8005272:	bf44      	itt	mi
 8005274:	f043 0320 	orrmi.w	r3, r3, #32
 8005278:	6023      	strmi	r3, [r4, #0]
 800527a:	b91d      	cbnz	r5, 8005284 <_printf_i+0x198>
 800527c:	6823      	ldr	r3, [r4, #0]
 800527e:	f023 0320 	bic.w	r3, r3, #32
 8005282:	6023      	str	r3, [r4, #0]
 8005284:	2310      	movs	r3, #16
 8005286:	e7af      	b.n	80051e8 <_printf_i+0xfc>
 8005288:	6823      	ldr	r3, [r4, #0]
 800528a:	f043 0320 	orr.w	r3, r3, #32
 800528e:	6023      	str	r3, [r4, #0]
 8005290:	2378      	movs	r3, #120	; 0x78
 8005292:	4828      	ldr	r0, [pc, #160]	; (8005334 <_printf_i+0x248>)
 8005294:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005298:	e7e3      	b.n	8005262 <_printf_i+0x176>
 800529a:	065e      	lsls	r6, r3, #25
 800529c:	bf48      	it	mi
 800529e:	b2ad      	uxthmi	r5, r5
 80052a0:	e7e6      	b.n	8005270 <_printf_i+0x184>
 80052a2:	4616      	mov	r6, r2
 80052a4:	e7bb      	b.n	800521e <_printf_i+0x132>
 80052a6:	680b      	ldr	r3, [r1, #0]
 80052a8:	6826      	ldr	r6, [r4, #0]
 80052aa:	1d1d      	adds	r5, r3, #4
 80052ac:	6960      	ldr	r0, [r4, #20]
 80052ae:	600d      	str	r5, [r1, #0]
 80052b0:	0635      	lsls	r5, r6, #24
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	d501      	bpl.n	80052ba <_printf_i+0x1ce>
 80052b6:	6018      	str	r0, [r3, #0]
 80052b8:	e002      	b.n	80052c0 <_printf_i+0x1d4>
 80052ba:	0671      	lsls	r1, r6, #25
 80052bc:	d5fb      	bpl.n	80052b6 <_printf_i+0x1ca>
 80052be:	8018      	strh	r0, [r3, #0]
 80052c0:	2300      	movs	r3, #0
 80052c2:	4616      	mov	r6, r2
 80052c4:	6123      	str	r3, [r4, #16]
 80052c6:	e7ba      	b.n	800523e <_printf_i+0x152>
 80052c8:	680b      	ldr	r3, [r1, #0]
 80052ca:	1d1a      	adds	r2, r3, #4
 80052cc:	600a      	str	r2, [r1, #0]
 80052ce:	681e      	ldr	r6, [r3, #0]
 80052d0:	2100      	movs	r1, #0
 80052d2:	4630      	mov	r0, r6
 80052d4:	6862      	ldr	r2, [r4, #4]
 80052d6:	f000 f82f 	bl	8005338 <memchr>
 80052da:	b108      	cbz	r0, 80052e0 <_printf_i+0x1f4>
 80052dc:	1b80      	subs	r0, r0, r6
 80052de:	6060      	str	r0, [r4, #4]
 80052e0:	6863      	ldr	r3, [r4, #4]
 80052e2:	6123      	str	r3, [r4, #16]
 80052e4:	2300      	movs	r3, #0
 80052e6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80052ea:	e7a8      	b.n	800523e <_printf_i+0x152>
 80052ec:	4632      	mov	r2, r6
 80052ee:	4649      	mov	r1, r9
 80052f0:	4640      	mov	r0, r8
 80052f2:	6923      	ldr	r3, [r4, #16]
 80052f4:	47d0      	blx	sl
 80052f6:	3001      	adds	r0, #1
 80052f8:	d0ab      	beq.n	8005252 <_printf_i+0x166>
 80052fa:	6823      	ldr	r3, [r4, #0]
 80052fc:	079b      	lsls	r3, r3, #30
 80052fe:	d413      	bmi.n	8005328 <_printf_i+0x23c>
 8005300:	68e0      	ldr	r0, [r4, #12]
 8005302:	9b03      	ldr	r3, [sp, #12]
 8005304:	4298      	cmp	r0, r3
 8005306:	bfb8      	it	lt
 8005308:	4618      	movlt	r0, r3
 800530a:	e7a4      	b.n	8005256 <_printf_i+0x16a>
 800530c:	2301      	movs	r3, #1
 800530e:	4632      	mov	r2, r6
 8005310:	4649      	mov	r1, r9
 8005312:	4640      	mov	r0, r8
 8005314:	47d0      	blx	sl
 8005316:	3001      	adds	r0, #1
 8005318:	d09b      	beq.n	8005252 <_printf_i+0x166>
 800531a:	3501      	adds	r5, #1
 800531c:	68e3      	ldr	r3, [r4, #12]
 800531e:	9903      	ldr	r1, [sp, #12]
 8005320:	1a5b      	subs	r3, r3, r1
 8005322:	42ab      	cmp	r3, r5
 8005324:	dcf2      	bgt.n	800530c <_printf_i+0x220>
 8005326:	e7eb      	b.n	8005300 <_printf_i+0x214>
 8005328:	2500      	movs	r5, #0
 800532a:	f104 0619 	add.w	r6, r4, #25
 800532e:	e7f5      	b.n	800531c <_printf_i+0x230>
 8005330:	08066131 	.word	0x08066131
 8005334:	08066142 	.word	0x08066142

08005338 <memchr>:
 8005338:	4603      	mov	r3, r0
 800533a:	b510      	push	{r4, lr}
 800533c:	b2c9      	uxtb	r1, r1
 800533e:	4402      	add	r2, r0
 8005340:	4293      	cmp	r3, r2
 8005342:	4618      	mov	r0, r3
 8005344:	d101      	bne.n	800534a <memchr+0x12>
 8005346:	2000      	movs	r0, #0
 8005348:	e003      	b.n	8005352 <memchr+0x1a>
 800534a:	7804      	ldrb	r4, [r0, #0]
 800534c:	3301      	adds	r3, #1
 800534e:	428c      	cmp	r4, r1
 8005350:	d1f6      	bne.n	8005340 <memchr+0x8>
 8005352:	bd10      	pop	{r4, pc}

08005354 <memcpy>:
 8005354:	440a      	add	r2, r1
 8005356:	4291      	cmp	r1, r2
 8005358:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800535c:	d100      	bne.n	8005360 <memcpy+0xc>
 800535e:	4770      	bx	lr
 8005360:	b510      	push	{r4, lr}
 8005362:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005366:	4291      	cmp	r1, r2
 8005368:	f803 4f01 	strb.w	r4, [r3, #1]!
 800536c:	d1f9      	bne.n	8005362 <memcpy+0xe>
 800536e:	bd10      	pop	{r4, pc}

08005370 <memmove>:
 8005370:	4288      	cmp	r0, r1
 8005372:	b510      	push	{r4, lr}
 8005374:	eb01 0402 	add.w	r4, r1, r2
 8005378:	d902      	bls.n	8005380 <memmove+0x10>
 800537a:	4284      	cmp	r4, r0
 800537c:	4623      	mov	r3, r4
 800537e:	d807      	bhi.n	8005390 <memmove+0x20>
 8005380:	1e43      	subs	r3, r0, #1
 8005382:	42a1      	cmp	r1, r4
 8005384:	d008      	beq.n	8005398 <memmove+0x28>
 8005386:	f811 2b01 	ldrb.w	r2, [r1], #1
 800538a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800538e:	e7f8      	b.n	8005382 <memmove+0x12>
 8005390:	4601      	mov	r1, r0
 8005392:	4402      	add	r2, r0
 8005394:	428a      	cmp	r2, r1
 8005396:	d100      	bne.n	800539a <memmove+0x2a>
 8005398:	bd10      	pop	{r4, pc}
 800539a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800539e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80053a2:	e7f7      	b.n	8005394 <memmove+0x24>

080053a4 <_free_r>:
 80053a4:	b538      	push	{r3, r4, r5, lr}
 80053a6:	4605      	mov	r5, r0
 80053a8:	2900      	cmp	r1, #0
 80053aa:	d043      	beq.n	8005434 <_free_r+0x90>
 80053ac:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80053b0:	1f0c      	subs	r4, r1, #4
 80053b2:	2b00      	cmp	r3, #0
 80053b4:	bfb8      	it	lt
 80053b6:	18e4      	addlt	r4, r4, r3
 80053b8:	f000 f8d0 	bl	800555c <__malloc_lock>
 80053bc:	4a1e      	ldr	r2, [pc, #120]	; (8005438 <_free_r+0x94>)
 80053be:	6813      	ldr	r3, [r2, #0]
 80053c0:	4610      	mov	r0, r2
 80053c2:	b933      	cbnz	r3, 80053d2 <_free_r+0x2e>
 80053c4:	6063      	str	r3, [r4, #4]
 80053c6:	6014      	str	r4, [r2, #0]
 80053c8:	4628      	mov	r0, r5
 80053ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80053ce:	f000 b8cb 	b.w	8005568 <__malloc_unlock>
 80053d2:	42a3      	cmp	r3, r4
 80053d4:	d90a      	bls.n	80053ec <_free_r+0x48>
 80053d6:	6821      	ldr	r1, [r4, #0]
 80053d8:	1862      	adds	r2, r4, r1
 80053da:	4293      	cmp	r3, r2
 80053dc:	bf01      	itttt	eq
 80053de:	681a      	ldreq	r2, [r3, #0]
 80053e0:	685b      	ldreq	r3, [r3, #4]
 80053e2:	1852      	addeq	r2, r2, r1
 80053e4:	6022      	streq	r2, [r4, #0]
 80053e6:	6063      	str	r3, [r4, #4]
 80053e8:	6004      	str	r4, [r0, #0]
 80053ea:	e7ed      	b.n	80053c8 <_free_r+0x24>
 80053ec:	461a      	mov	r2, r3
 80053ee:	685b      	ldr	r3, [r3, #4]
 80053f0:	b10b      	cbz	r3, 80053f6 <_free_r+0x52>
 80053f2:	42a3      	cmp	r3, r4
 80053f4:	d9fa      	bls.n	80053ec <_free_r+0x48>
 80053f6:	6811      	ldr	r1, [r2, #0]
 80053f8:	1850      	adds	r0, r2, r1
 80053fa:	42a0      	cmp	r0, r4
 80053fc:	d10b      	bne.n	8005416 <_free_r+0x72>
 80053fe:	6820      	ldr	r0, [r4, #0]
 8005400:	4401      	add	r1, r0
 8005402:	1850      	adds	r0, r2, r1
 8005404:	4283      	cmp	r3, r0
 8005406:	6011      	str	r1, [r2, #0]
 8005408:	d1de      	bne.n	80053c8 <_free_r+0x24>
 800540a:	6818      	ldr	r0, [r3, #0]
 800540c:	685b      	ldr	r3, [r3, #4]
 800540e:	4401      	add	r1, r0
 8005410:	6011      	str	r1, [r2, #0]
 8005412:	6053      	str	r3, [r2, #4]
 8005414:	e7d8      	b.n	80053c8 <_free_r+0x24>
 8005416:	d902      	bls.n	800541e <_free_r+0x7a>
 8005418:	230c      	movs	r3, #12
 800541a:	602b      	str	r3, [r5, #0]
 800541c:	e7d4      	b.n	80053c8 <_free_r+0x24>
 800541e:	6820      	ldr	r0, [r4, #0]
 8005420:	1821      	adds	r1, r4, r0
 8005422:	428b      	cmp	r3, r1
 8005424:	bf01      	itttt	eq
 8005426:	6819      	ldreq	r1, [r3, #0]
 8005428:	685b      	ldreq	r3, [r3, #4]
 800542a:	1809      	addeq	r1, r1, r0
 800542c:	6021      	streq	r1, [r4, #0]
 800542e:	6063      	str	r3, [r4, #4]
 8005430:	6054      	str	r4, [r2, #4]
 8005432:	e7c9      	b.n	80053c8 <_free_r+0x24>
 8005434:	bd38      	pop	{r3, r4, r5, pc}
 8005436:	bf00      	nop
 8005438:	200000ac 	.word	0x200000ac

0800543c <_malloc_r>:
 800543c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800543e:	1ccd      	adds	r5, r1, #3
 8005440:	f025 0503 	bic.w	r5, r5, #3
 8005444:	3508      	adds	r5, #8
 8005446:	2d0c      	cmp	r5, #12
 8005448:	bf38      	it	cc
 800544a:	250c      	movcc	r5, #12
 800544c:	2d00      	cmp	r5, #0
 800544e:	4606      	mov	r6, r0
 8005450:	db01      	blt.n	8005456 <_malloc_r+0x1a>
 8005452:	42a9      	cmp	r1, r5
 8005454:	d903      	bls.n	800545e <_malloc_r+0x22>
 8005456:	230c      	movs	r3, #12
 8005458:	6033      	str	r3, [r6, #0]
 800545a:	2000      	movs	r0, #0
 800545c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800545e:	f000 f87d 	bl	800555c <__malloc_lock>
 8005462:	4921      	ldr	r1, [pc, #132]	; (80054e8 <_malloc_r+0xac>)
 8005464:	680a      	ldr	r2, [r1, #0]
 8005466:	4614      	mov	r4, r2
 8005468:	b99c      	cbnz	r4, 8005492 <_malloc_r+0x56>
 800546a:	4f20      	ldr	r7, [pc, #128]	; (80054ec <_malloc_r+0xb0>)
 800546c:	683b      	ldr	r3, [r7, #0]
 800546e:	b923      	cbnz	r3, 800547a <_malloc_r+0x3e>
 8005470:	4621      	mov	r1, r4
 8005472:	4630      	mov	r0, r6
 8005474:	f000 f862 	bl	800553c <_sbrk_r>
 8005478:	6038      	str	r0, [r7, #0]
 800547a:	4629      	mov	r1, r5
 800547c:	4630      	mov	r0, r6
 800547e:	f000 f85d 	bl	800553c <_sbrk_r>
 8005482:	1c43      	adds	r3, r0, #1
 8005484:	d123      	bne.n	80054ce <_malloc_r+0x92>
 8005486:	230c      	movs	r3, #12
 8005488:	4630      	mov	r0, r6
 800548a:	6033      	str	r3, [r6, #0]
 800548c:	f000 f86c 	bl	8005568 <__malloc_unlock>
 8005490:	e7e3      	b.n	800545a <_malloc_r+0x1e>
 8005492:	6823      	ldr	r3, [r4, #0]
 8005494:	1b5b      	subs	r3, r3, r5
 8005496:	d417      	bmi.n	80054c8 <_malloc_r+0x8c>
 8005498:	2b0b      	cmp	r3, #11
 800549a:	d903      	bls.n	80054a4 <_malloc_r+0x68>
 800549c:	6023      	str	r3, [r4, #0]
 800549e:	441c      	add	r4, r3
 80054a0:	6025      	str	r5, [r4, #0]
 80054a2:	e004      	b.n	80054ae <_malloc_r+0x72>
 80054a4:	6863      	ldr	r3, [r4, #4]
 80054a6:	42a2      	cmp	r2, r4
 80054a8:	bf0c      	ite	eq
 80054aa:	600b      	streq	r3, [r1, #0]
 80054ac:	6053      	strne	r3, [r2, #4]
 80054ae:	4630      	mov	r0, r6
 80054b0:	f000 f85a 	bl	8005568 <__malloc_unlock>
 80054b4:	f104 000b 	add.w	r0, r4, #11
 80054b8:	1d23      	adds	r3, r4, #4
 80054ba:	f020 0007 	bic.w	r0, r0, #7
 80054be:	1ac2      	subs	r2, r0, r3
 80054c0:	d0cc      	beq.n	800545c <_malloc_r+0x20>
 80054c2:	1a1b      	subs	r3, r3, r0
 80054c4:	50a3      	str	r3, [r4, r2]
 80054c6:	e7c9      	b.n	800545c <_malloc_r+0x20>
 80054c8:	4622      	mov	r2, r4
 80054ca:	6864      	ldr	r4, [r4, #4]
 80054cc:	e7cc      	b.n	8005468 <_malloc_r+0x2c>
 80054ce:	1cc4      	adds	r4, r0, #3
 80054d0:	f024 0403 	bic.w	r4, r4, #3
 80054d4:	42a0      	cmp	r0, r4
 80054d6:	d0e3      	beq.n	80054a0 <_malloc_r+0x64>
 80054d8:	1a21      	subs	r1, r4, r0
 80054da:	4630      	mov	r0, r6
 80054dc:	f000 f82e 	bl	800553c <_sbrk_r>
 80054e0:	3001      	adds	r0, #1
 80054e2:	d1dd      	bne.n	80054a0 <_malloc_r+0x64>
 80054e4:	e7cf      	b.n	8005486 <_malloc_r+0x4a>
 80054e6:	bf00      	nop
 80054e8:	200000ac 	.word	0x200000ac
 80054ec:	200000b0 	.word	0x200000b0

080054f0 <_realloc_r>:
 80054f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80054f2:	4607      	mov	r7, r0
 80054f4:	4614      	mov	r4, r2
 80054f6:	460e      	mov	r6, r1
 80054f8:	b921      	cbnz	r1, 8005504 <_realloc_r+0x14>
 80054fa:	4611      	mov	r1, r2
 80054fc:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8005500:	f7ff bf9c 	b.w	800543c <_malloc_r>
 8005504:	b922      	cbnz	r2, 8005510 <_realloc_r+0x20>
 8005506:	f7ff ff4d 	bl	80053a4 <_free_r>
 800550a:	4625      	mov	r5, r4
 800550c:	4628      	mov	r0, r5
 800550e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005510:	f000 f830 	bl	8005574 <_malloc_usable_size_r>
 8005514:	42a0      	cmp	r0, r4
 8005516:	d20f      	bcs.n	8005538 <_realloc_r+0x48>
 8005518:	4621      	mov	r1, r4
 800551a:	4638      	mov	r0, r7
 800551c:	f7ff ff8e 	bl	800543c <_malloc_r>
 8005520:	4605      	mov	r5, r0
 8005522:	2800      	cmp	r0, #0
 8005524:	d0f2      	beq.n	800550c <_realloc_r+0x1c>
 8005526:	4631      	mov	r1, r6
 8005528:	4622      	mov	r2, r4
 800552a:	f7ff ff13 	bl	8005354 <memcpy>
 800552e:	4631      	mov	r1, r6
 8005530:	4638      	mov	r0, r7
 8005532:	f7ff ff37 	bl	80053a4 <_free_r>
 8005536:	e7e9      	b.n	800550c <_realloc_r+0x1c>
 8005538:	4635      	mov	r5, r6
 800553a:	e7e7      	b.n	800550c <_realloc_r+0x1c>

0800553c <_sbrk_r>:
 800553c:	b538      	push	{r3, r4, r5, lr}
 800553e:	2300      	movs	r3, #0
 8005540:	4d05      	ldr	r5, [pc, #20]	; (8005558 <_sbrk_r+0x1c>)
 8005542:	4604      	mov	r4, r0
 8005544:	4608      	mov	r0, r1
 8005546:	602b      	str	r3, [r5, #0]
 8005548:	f7fc fc0c 	bl	8001d64 <_sbrk>
 800554c:	1c43      	adds	r3, r0, #1
 800554e:	d102      	bne.n	8005556 <_sbrk_r+0x1a>
 8005550:	682b      	ldr	r3, [r5, #0]
 8005552:	b103      	cbz	r3, 8005556 <_sbrk_r+0x1a>
 8005554:	6023      	str	r3, [r4, #0]
 8005556:	bd38      	pop	{r3, r4, r5, pc}
 8005558:	20000280 	.word	0x20000280

0800555c <__malloc_lock>:
 800555c:	4801      	ldr	r0, [pc, #4]	; (8005564 <__malloc_lock+0x8>)
 800555e:	f000 b811 	b.w	8005584 <__retarget_lock_acquire_recursive>
 8005562:	bf00      	nop
 8005564:	20000288 	.word	0x20000288

08005568 <__malloc_unlock>:
 8005568:	4801      	ldr	r0, [pc, #4]	; (8005570 <__malloc_unlock+0x8>)
 800556a:	f000 b80c 	b.w	8005586 <__retarget_lock_release_recursive>
 800556e:	bf00      	nop
 8005570:	20000288 	.word	0x20000288

08005574 <_malloc_usable_size_r>:
 8005574:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005578:	1f18      	subs	r0, r3, #4
 800557a:	2b00      	cmp	r3, #0
 800557c:	bfbc      	itt	lt
 800557e:	580b      	ldrlt	r3, [r1, r0]
 8005580:	18c0      	addlt	r0, r0, r3
 8005582:	4770      	bx	lr

08005584 <__retarget_lock_acquire_recursive>:
 8005584:	4770      	bx	lr

08005586 <__retarget_lock_release_recursive>:
 8005586:	4770      	bx	lr

08005588 <_init>:
 8005588:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800558a:	bf00      	nop
 800558c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800558e:	bc08      	pop	{r3}
 8005590:	469e      	mov	lr, r3
 8005592:	4770      	bx	lr

08005594 <_fini>:
 8005594:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005596:	bf00      	nop
 8005598:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800559a:	bc08      	pop	{r3}
 800559c:	469e      	mov	lr, r3
 800559e:	4770      	bx	lr
