Vivado Simulator 2015.3
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2015.3/bin/unwrapped/lnx64.o/xelab -wto cd9ca655e9f74a769111e642a5614b2a --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot fourBitAddSubSim_behav xil_defaultlib.fourBitAddSubSim xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port B [/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P2/project_5_P2.srcs/sources_1/new/5bitAddSub.v:39]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P2/project_5_P2.srcs/sources_1/new/5bitAddSub.v" Line 23. Module fiveBitAddSub has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P2/project_5_P2.srcs/sources_1/new/bitAdder.v" Line 23. Module bitAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P2/project_5_P2.srcs/sources_1/new/bitAdder.v" Line 23. Module bitAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P2/project_5_P2.srcs/sources_1/new/bitAdder.v" Line 23. Module bitAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P2/project_5_P2.srcs/sources_1/new/bitAdder.v" Line 23. Module bitAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P2/project_5_P2.srcs/sources_1/new/bitAdder.v" Line 23. Module bitAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P2/project_5_P2.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P2/project_5_P2.srcs/sources_1/new/5bitAddSub.v" Line 23. Module fiveBitAddSub has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P2/project_5_P2.srcs/sources_1/new/bitAdder.v" Line 23. Module bitAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P2/project_5_P2.srcs/sources_1/new/bitAdder.v" Line 23. Module bitAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P2/project_5_P2.srcs/sources_1/new/bitAdder.v" Line 23. Module bitAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P2/project_5_P2.srcs/sources_1/new/bitAdder.v" Line 23. Module bitAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P2/project_5_P2.srcs/sources_1/new/bitAdder.v" Line 23. Module bitAdder has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/home/mbrandone/Desktop/2015Year/ELEN232/project_5_P2/project_5_P2.sim/sim_1/behav/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bitAdder
Compiling module xil_defaultlib.fiveBitAddSub
Compiling module xil_defaultlib.fourBitAddSubSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot fourBitAddSubSim_behav
