

================================================================
== Vivado HLS Report for 'estimate_ISI'
================================================================
* Date:           Wed Jul 14 13:38:20 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        ISI_MUL_FIX
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.685|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-------+-----+-------+---------+
    |   Latency   |   Interval  | Pipeline|
    | min |  max  | min |  max  |   Type  |
    +-----+-------+-----+-------+---------+
    |  673|  33985|  673|  33985|   none  |
    +-----+-------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-------+----------+-----------+-----------+--------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  | min |  max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+-----+-------+----------+-----------+-----------+--------+----------+
        |- Loop 1     |  672|  33984|  7 ~ 354 |          -|          -|      96|    no    |
        | + Loop 1.1  |    5|    352|   4 ~ 9  |          -|          -| 1 ~ 39 |    no    |
        +-------------+-----+-------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    169|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     92|    -|
|Register         |        -|      -|     163|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     163|    261|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +------------------------------------------+---------------------------------------+-----------+
    |                 Instance                 |                 Module                | Expression|
    +------------------------------------------+---------------------------------------+-----------+
    |estimate_ISI_mul_mul_10ns_10ns_13_1_1_U1  |estimate_ISI_mul_mul_10ns_10ns_13_1_1  |  i0 * i1  |
    +------------------------------------------+---------------------------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |add_ln1498_1_fu_229_p2  |     +    |      0|  0|  17|          13|          13|
    |add_ln1498_fu_207_p2    |     +    |      0|  0|  17|          13|          13|
    |i_V_fu_169_p2           |     +    |      0|  0|  15|           7|           1|
    |j_V_fu_219_p2           |     +    |      0|  0|  15|           6|           1|
    |ret_V_2_fu_252_p2       |     -    |      0|  0|  19|          14|          14|
    |ret_V_fu_290_p2         |     -    |      0|  0|  13|          11|          11|
    |sub_ln703_1_fu_336_p2   |     -    |      0|  0|  10|          10|          10|
    |sub_ln703_fu_331_p2     |     -    |      0|  0|  10|          10|          10|
    |icmp_ln1496_fu_299_p2   |   icmp   |      0|  0|  13|          11|          11|
    |icmp_ln1498_fu_239_p2   |   icmp   |      0|  0|  18|          18|           1|
    |icmp_ln7_fu_163_p2      |   icmp   |      0|  0|  11|           7|           7|
    |icmp_ln887_fu_213_p2    |   icmp   |      0|  0|  11|           6|           6|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 169|         126|          98|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+----+-----------+-----+-----------+
    |      Name     | LUT| Input Size| Bits| Total Bits|
    +---------------+----+-----------+-----+-----------+
    |ISI_V_d0       |  21|          4|   10|         40|
    |ap_NS_fsm      |  53|         12|    1|         12|
    |t_V_1_reg_152  |   9|          2|    6|         12|
    |t_V_reg_141    |   9|          2|    7|         14|
    +---------------+----+-----------+-----+-----------+
    |Total          |  92|         20|   24|         78|
    +---------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ISI_V_addr_reg_367       |   7|   0|    7|          0|
    |ISIpre_V_addr_reg_377    |   7|   0|    7|          0|
    |add_ln1498_reg_357       |  10|   0|   13|          3|
    |ap_CS_fsm                |  11|   0|   11|          0|
    |elements_V_addr_reg_362  |   7|   0|    7|          0|
    |i_V_reg_352              |   7|   0|    7|          0|
    |icmp_ln1496_reg_433      |   1|   0|    1|          0|
    |icmp_ln1498_reg_401      |   1|   0|    1|          0|
    |j_V_reg_385              |   6|   0|    6|          0|
    |p_Val2_3_reg_421         |  10|   0|   10|          0|
    |p_Val2_4_reg_415         |  10|   0|   10|          0|
    |p_Val2_s_reg_395         |  18|   0|   18|          0|
    |ret_V_2_reg_410          |  14|   0|   14|          0|
    |spksPre_V_addr_reg_372   |   7|   0|    7|          0|
    |sub_ln703_1_reg_437      |  10|   0|   10|          0|
    |t_V_1_reg_152            |   6|   0|    6|          0|
    |t_V_reg_141              |   7|   0|    7|          0|
    |trunc_ln1_reg_428        |  10|   0|   10|          0|
    |trunc_ln703_1_reg_405    |  14|   0|   14|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 163|   0|  166|          3|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | estimate_ISI | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | estimate_ISI | return value |
|ap_start             |  in |    1| ap_ctrl_hs | estimate_ISI | return value |
|ap_done              | out |    1| ap_ctrl_hs | estimate_ISI | return value |
|ap_idle              | out |    1| ap_ctrl_hs | estimate_ISI | return value |
|ap_ready             | out |    1| ap_ctrl_hs | estimate_ISI | return value |
|spksTime_V_address0  | out |   12|  ap_memory |  spksTime_V  |     array    |
|spksTime_V_ce0       | out |    1|  ap_memory |  spksTime_V  |     array    |
|spksTime_V_q0        |  in |   18|  ap_memory |  spksTime_V  |     array    |
|spksPre_V_address0   | out |    7|  ap_memory |   spksPre_V  |     array    |
|spksPre_V_ce0        | out |    1|  ap_memory |   spksPre_V  |     array    |
|spksPre_V_we0        | out |    1|  ap_memory |   spksPre_V  |     array    |
|spksPre_V_d0         | out |   18|  ap_memory |   spksPre_V  |     array    |
|spksPre_V_q0         |  in |   18|  ap_memory |   spksPre_V  |     array    |
|ISI_V_address0       | out |    7|  ap_memory |     ISI_V    |     array    |
|ISI_V_ce0            | out |    1|  ap_memory |     ISI_V    |     array    |
|ISI_V_we0            | out |    1|  ap_memory |     ISI_V    |     array    |
|ISI_V_d0             | out |   10|  ap_memory |     ISI_V    |     array    |
|ISI_V_q0             |  in |   10|  ap_memory |     ISI_V    |     array    |
|ISIpre_V_address0    | out |    7|  ap_memory |   ISIpre_V   |     array    |
|ISIpre_V_ce0         | out |    1|  ap_memory |   ISIpre_V   |     array    |
|ISIpre_V_we0         | out |    1|  ap_memory |   ISIpre_V   |     array    |
|ISIpre_V_d0          | out |   10|  ap_memory |   ISIpre_V   |     array    |
|ISIpre_V_q0          |  in |   10|  ap_memory |   ISIpre_V   |     array    |
|elements_V_address0  | out |    7|  ap_memory |  elements_V  |     array    |
|elements_V_ce0       | out |    1|  ap_memory |  elements_V  |     array    |
|elements_V_q0        |  in |    6|  ap_memory |  elements_V  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

