<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2023.10.03.11:53:23"
 outputDirectory="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/RTL_DDR4_Test/ip/platform/platform_reset_in/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Agilex"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="AGFB014R24B2E2V"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="2"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_CLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="clk" kind="clock" start="0">
   <property name="clockRate" value="0" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="in_reset" kind="reset" start="0">
   <property name="associatedClock" value="clk" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="in_reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="out_reset" kind="reset" start="1">
   <property name="associatedClock" value="clk" />
   <property name="associatedDirectReset" value="in_reset" />
   <property name="associatedResetSinks" value="in_reset" />
   <property name="synchronousEdges" value="DEASSERT" />
   <port name="out_reset" direction="output" role="reset" width="1" />
  </interface>
 </perimeter>
 <entity kind="platform_reset_in" version="1.0" name="platform_reset_in">
  <parameter name="AUTO_CLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="0" />
  <parameter name="AUTO_DEVICE" value="AGFB014R24B2E2V" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Agilex" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="2" />
  <generatedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/RTL_DDR4_Test/ip/platform/platform_reset_in/synth/platform_reset_in.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/RTL_DDR4_Test/ip/platform/platform_reset_in/synth/platform_reset_in.v"
       attributes="CONTAINS_INLINE_CONFIGURATION" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="/bwrcq/C/nikhiljha/fpga/Demonstration/FPGA/RTL_DDR4_Test/ip/platform/platform_reset_in.ip" />
  </sourceFiles>
  <childSourceFiles/>
  <messages>
   <message level="Info" culprit="platform_reset_in">"Generating: platform_reset_in"</message>
  </messages>
 </entity>
</deploy>
