// Seed: 1266499677
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  output wire id_22;
  input wire id_21;
  inout wire id_20;
  output wire id_19;
  input wire id_18;
  output wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  inout wand id_13;
  inout wire id_12;
  output wire id_11;
  inout supply1 id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output tri0 id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  logic id_23;
  ;
  assign id_13 = -1;
  parameter id_24 = 1;
  assign id_10 = -1;
  assign id_4  = -1'b0;
  wire id_25;
  wire id_26;
endmodule
module module_1 #(
    parameter id_3 = 32'd4
) (
    output wire  id_0,
    output tri   id_1,
    input  wand  id_2,
    input  uwire _id_3,
    input  uwire id_4,
    input  uwire id_5
);
  wire [1 : id_3] id_7;
  module_0 modCall_1 (
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7,
      id_7
  );
endmodule
