m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/simulation/modelsim
vDRAM
!s110 1624689216
!i10b 1
!s100 jo;bi[:Z^USD48zB7KI[11
IXc3:?1KQW1I68S[ZYQVPe3
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1624688381
8D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v
FD:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
!s108 1624689216.000000
!s107 D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM|D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM.v|
!i113 1
o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM
Z3 tCvgOpt 0
n@d@r@a@m
vDRAM_tb
!s110 1624689229
!i10b 1
!s100 XoM_1HG8nShW_9CBC?OeF3
Iz:gB>L<W8S>4L94<Y?B?A0
R1
R0
w1624689111
8D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM_tb.v
FD:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM_tb.v
L0 1
R2
r1
!s85 0
31
!s108 1624689229.000000
!s107 D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM_tb.v|
!s90 -reportprogress|300|-work|work|D:/THISHANI/ACA/FPGA_Work/PROCESSOR/DRAM/DRAM_tb.v|
!i113 1
o-work work
R3
n@d@r@a@m_tb
