{
  "module_name": "dcn30_dio_link_encoder.h",
  "hash_id": "e0813e2face7fb59a01c72cdc582e55647bdfe08c1d4d27317c5b9a176e33d77",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dcn30/dcn30_dio_link_encoder.h",
  "human_readable_source": " \n\n#ifndef __DC_LINK_ENCODER__DCN30_H__\n#define __DC_LINK_ENCODER__DCN30_H__\n\n#include \"dcn20/dcn20_link_encoder.h\"\n\n#define LE_DCN3_REG_LIST(id)\\\n\tSRI(DIG_BE_CNTL, DIG, id), \\\n\tSRI(DIG_BE_EN_CNTL, DIG, id), \\\n\tSRI(TMDS_CTL_BITS, DIG, id), \\\n\tSRI(TMDS_DCBALANCER_CONTROL, DIG, id), \\\n\tSRI(DP_CONFIG, DP, id), \\\n\tSRI(DP_DPHY_CNTL, DP, id), \\\n\tSRI(DP_DPHY_PRBS_CNTL, DP, id), \\\n\tSRI(DP_DPHY_SCRAM_CNTL, DP, id),\\\n\tSRI(DP_DPHY_SYM0, DP, id), \\\n\tSRI(DP_DPHY_SYM1, DP, id), \\\n\tSRI(DP_DPHY_SYM2, DP, id), \\\n\tSRI(DP_DPHY_TRAINING_PATTERN_SEL, DP, id), \\\n\tSRI(DP_LINK_CNTL, DP, id), \\\n\tSRI(DP_LINK_FRAMING_CNTL, DP, id), \\\n\tSRI(DP_MSE_SAT0, DP, id), \\\n\tSRI(DP_MSE_SAT1, DP, id), \\\n\tSRI(DP_MSE_SAT2, DP, id), \\\n\tSRI(DP_MSE_SAT_UPDATE, DP, id), \\\n\tSRI(DP_SEC_CNTL, DP, id), \\\n\tSRI(DP_VID_STREAM_CNTL, DP, id), \\\n\tSRI(DP_DPHY_FAST_TRAINING, DP, id), \\\n\tSRI(DP_SEC_CNTL1, DP, id), \\\n\tSRI(DP_DPHY_BS_SR_SWAP_CNTL, DP, id), \\\n\tSRI(DP_DPHY_HBR2_PATTERN_CONTROL, DP, id)\n\n#define LINK_ENCODER_MASK_SH_LIST_DCN30(mask_sh) \\\n\tLINK_ENCODER_MASK_SH_LIST_DCN20(mask_sh)\n\n#define DPCS_DCN3_MASK_SH_LIST(mask_sh)\\\n\tDPCS_DCN2_MASK_SH_LIST(mask_sh),\\\n\tLE_SF(DPCSTX0_DPCSTX_TX_CNTL, DPCS_TX_DATA_ORDER_INVERT_18_BIT, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL0, RDPCS_PHY_TX_VBOOST_LVL, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_CLOCK_CNTL, RDPCS_TX_CLK_EN, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL6, RDPCS_PHY_DPALT_DP4, mask_sh),\\\n\tLE_SF(RDPCSTX0_RDPCSTX_PHY_CNTL6, RDPCS_PHY_DPALT_DISABLE, mask_sh)\n\n\nvoid dcn30_link_encoder_construct(\n\tstruct dcn20_link_encoder *enc20,\n\tconst struct encoder_init_data *init_data,\n\tconst struct encoder_feature_support *enc_features,\n\tconst struct dcn10_link_enc_registers *link_regs,\n\tconst struct dcn10_link_enc_aux_registers *aux_regs,\n\tconst struct dcn10_link_enc_hpd_registers *hpd_regs,\n\tconst struct dcn10_link_enc_shift *link_shift,\n\tconst struct dcn10_link_enc_mask *link_mask);\n\nvoid enc3_hw_init(struct link_encoder *enc);\n\nbool dcn30_link_encoder_validate_output_with_stream(\n\tstruct link_encoder *enc,\n\tconst struct dc_stream_state *stream);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}