<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSPM0G1X0X_G3X0X Driver Library: DL_MCAN_MsgRAMConfigParams Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="https://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSPM0G1X0X_G3X0X Driver Library
   &#160;<span id="projectnumber">2.00.01.00</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">DL_MCAN_MsgRAMConfigParams Struct Reference<div class="ingroups"><a class="el" href="group___m_c_a_n.html">Modular Controller Area Network (MCAN)</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure for MCAN Message RAM Configuration Parameters. Message RAM can contain following sections: Standard ID filters, Extended ID filters, TX FIFO(or TX Q), TX Buffers, TX EventFIFO, RX FIFO0, RX FIFO1, RX Buffer. Note: If particular section in the RAM is not used then it's size should be initialized to '0' (Number of buffers in case of Tx/Rx buffer).  
 <a href="struct_d_l___m_c_a_n___msg_r_a_m_config_params.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="dl__mcan_8h_source.html">dl_mcan.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a91a3ee3b9bb38ba159e514c8d878c526"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___m_c_a_n___msg_r_a_m_config_params.html#a91a3ee3b9bb38ba159e514c8d878c526">flssa</a></td></tr>
<tr class="separator:a91a3ee3b9bb38ba159e514c8d878c526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73a5be952e71c5bf0254c16761543c29"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___m_c_a_n___msg_r_a_m_config_params.html#a73a5be952e71c5bf0254c16761543c29">lss</a></td></tr>
<tr class="separator:a73a5be952e71c5bf0254c16761543c29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d13353c4d55b473ef9c90e7a517fdf3"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___m_c_a_n___msg_r_a_m_config_params.html#a5d13353c4d55b473ef9c90e7a517fdf3">flesa</a></td></tr>
<tr class="separator:a5d13353c4d55b473ef9c90e7a517fdf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b1e77e3a00d9c212813580bc8344d5a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___m_c_a_n___msg_r_a_m_config_params.html#a8b1e77e3a00d9c212813580bc8344d5a">lse</a></td></tr>
<tr class="separator:a8b1e77e3a00d9c212813580bc8344d5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93b60b3e5754fc4f338341d2146fc25b"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___m_c_a_n___msg_r_a_m_config_params.html#a93b60b3e5754fc4f338341d2146fc25b">txStartAddr</a></td></tr>
<tr class="separator:a93b60b3e5754fc4f338341d2146fc25b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad578949b53f5536f15f24132cde53079"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___m_c_a_n___msg_r_a_m_config_params.html#ad578949b53f5536f15f24132cde53079">txBufNum</a></td></tr>
<tr class="separator:ad578949b53f5536f15f24132cde53079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76432cc344403a786b298541b7996855"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___m_c_a_n___msg_r_a_m_config_params.html#a76432cc344403a786b298541b7996855">txFIFOSize</a></td></tr>
<tr class="separator:a76432cc344403a786b298541b7996855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd2bafd07dff6499c07eef3538490e8e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___m_c_a_n___msg_r_a_m_config_params.html#acd2bafd07dff6499c07eef3538490e8e">txBufMode</a></td></tr>
<tr class="separator:acd2bafd07dff6499c07eef3538490e8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c05ece4abca6eb3a86fd516298c9bb8"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___m_c_a_n___msg_r_a_m_config_params.html#a3c05ece4abca6eb3a86fd516298c9bb8">txBufElemSize</a></td></tr>
<tr class="separator:a3c05ece4abca6eb3a86fd516298c9bb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a060e6b014db8cabab131a6e233e2f92e"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___m_c_a_n___msg_r_a_m_config_params.html#a060e6b014db8cabab131a6e233e2f92e">txEventFIFOStartAddr</a></td></tr>
<tr class="separator:a060e6b014db8cabab131a6e233e2f92e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8fd022a948ff9e3048c9e54b9ba8c45"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___m_c_a_n___msg_r_a_m_config_params.html#ae8fd022a948ff9e3048c9e54b9ba8c45">txEventFIFOSize</a></td></tr>
<tr class="separator:ae8fd022a948ff9e3048c9e54b9ba8c45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc987aa0f4fd17a69cb406b017237115"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___m_c_a_n___msg_r_a_m_config_params.html#afc987aa0f4fd17a69cb406b017237115">txEventFIFOWaterMark</a></td></tr>
<tr class="separator:afc987aa0f4fd17a69cb406b017237115"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16d56169f0a1d304bc34b24b097a094f"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___m_c_a_n___msg_r_a_m_config_params.html#a16d56169f0a1d304bc34b24b097a094f">rxFIFO0startAddr</a></td></tr>
<tr class="separator:a16d56169f0a1d304bc34b24b097a094f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba9a137fb237637a2f6ca848f979c2a6"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___m_c_a_n___msg_r_a_m_config_params.html#aba9a137fb237637a2f6ca848f979c2a6">rxFIFO0size</a></td></tr>
<tr class="separator:aba9a137fb237637a2f6ca848f979c2a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad27ad8c554a99f0f7e02f0fd8d346161"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___m_c_a_n___msg_r_a_m_config_params.html#ad27ad8c554a99f0f7e02f0fd8d346161">rxFIFO0waterMark</a></td></tr>
<tr class="separator:ad27ad8c554a99f0f7e02f0fd8d346161"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30321cee23a7bd0d06c92fb7628ef27d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___m_c_a_n___msg_r_a_m_config_params.html#a30321cee23a7bd0d06c92fb7628ef27d">rxFIFO0OpMode</a></td></tr>
<tr class="separator:a30321cee23a7bd0d06c92fb7628ef27d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6ad0a6b729cc0854af1e044f96090fb"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___m_c_a_n___msg_r_a_m_config_params.html#ab6ad0a6b729cc0854af1e044f96090fb">rxFIFO1startAddr</a></td></tr>
<tr class="separator:ab6ad0a6b729cc0854af1e044f96090fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f47ad31a2caa94712f9d92fa3d1eb53"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___m_c_a_n___msg_r_a_m_config_params.html#a1f47ad31a2caa94712f9d92fa3d1eb53">rxFIFO1size</a></td></tr>
<tr class="separator:a1f47ad31a2caa94712f9d92fa3d1eb53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e53d264a8bde7bb162590be6f354c5"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___m_c_a_n___msg_r_a_m_config_params.html#a97e53d264a8bde7bb162590be6f354c5">rxFIFO1waterMark</a></td></tr>
<tr class="separator:a97e53d264a8bde7bb162590be6f354c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae6315dba8e95232d3aec81133f1c306"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___m_c_a_n___msg_r_a_m_config_params.html#aae6315dba8e95232d3aec81133f1c306">rxFIFO1OpMode</a></td></tr>
<tr class="separator:aae6315dba8e95232d3aec81133f1c306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418dd9b03543ebeee2bf908571674b1a"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___m_c_a_n___msg_r_a_m_config_params.html#a418dd9b03543ebeee2bf908571674b1a">rxBufStartAddr</a></td></tr>
<tr class="separator:a418dd9b03543ebeee2bf908571674b1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4357d943ba7a97e0b509aa3373235541"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___m_c_a_n___msg_r_a_m_config_params.html#a4357d943ba7a97e0b509aa3373235541">rxBufElemSize</a></td></tr>
<tr class="separator:a4357d943ba7a97e0b509aa3373235541"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b090870dbdcf01fa276215a5181b4df"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___m_c_a_n___msg_r_a_m_config_params.html#a5b090870dbdcf01fa276215a5181b4df">rxFIFO0ElemSize</a></td></tr>
<tr class="separator:a5b090870dbdcf01fa276215a5181b4df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73a75966191832fc89295b60d9430a1d"><td class="memItemLeft" align="right" valign="top">uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_d_l___m_c_a_n___msg_r_a_m_config_params.html#a73a75966191832fc89295b60d9430a1d">rxFIFO1ElemSize</a></td></tr>
<tr class="separator:a73a75966191832fc89295b60d9430a1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Structure for MCAN Message RAM Configuration Parameters. Message RAM can contain following sections: Standard ID filters, Extended ID filters, TX FIFO(or TX Q), TX Buffers, TX EventFIFO, RX FIFO0, RX FIFO1, RX Buffer. Note: If particular section in the RAM is not used then it's size should be initialized to '0' (Number of buffers in case of Tx/Rx buffer). </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="a91a3ee3b9bb38ba159e514c8d878c526"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91a3ee3b9bb38ba159e514c8d878c526">&sect;&nbsp;</a></span>flssa</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_MCAN_MsgRAMConfigParams::flssa</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Standard ID Filter List Start Address </p>

</div>
</div>
<a id="a73a5be952e71c5bf0254c16761543c29"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73a5be952e71c5bf0254c16761543c29">&sect;&nbsp;</a></span>lss</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_MCAN_MsgRAMConfigParams::lss</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>List Size: Standard ID 0 = No standard Message ID filter 1-127 = Number of standard Message ID filter elements others = Values greater than 128 are interpreted as 128 </p>

</div>
</div>
<a id="a5d13353c4d55b473ef9c90e7a517fdf3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d13353c4d55b473ef9c90e7a517fdf3">&sect;&nbsp;</a></span>flesa</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_MCAN_MsgRAMConfigParams::flesa</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extended ID Filter List Start Address </p>

</div>
</div>
<a id="a8b1e77e3a00d9c212813580bc8344d5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b1e77e3a00d9c212813580bc8344d5a">&sect;&nbsp;</a></span>lse</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_MCAN_MsgRAMConfigParams::lse</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>List Size: Extended ID 0 = No standard Message ID filter 1-64 = Number of standard Message ID filter elements others = Values greater than 64 are interpreted as 64 </p>

</div>
</div>
<a id="a93b60b3e5754fc4f338341d2146fc25b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93b60b3e5754fc4f338341d2146fc25b">&sect;&nbsp;</a></span>txStartAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_MCAN_MsgRAMConfigParams::txStartAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Buffers Start Address </p>

</div>
</div>
<a id="ad578949b53f5536f15f24132cde53079"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad578949b53f5536f15f24132cde53079">&sect;&nbsp;</a></span>txBufNum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_MCAN_MsgRAMConfigParams::txBufNum</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Number of Dedicated Transmit Buffers 0 = No Dedicated Tx Buffers 1-32 = Number of Dedicated Tx Buffers others = Values greater than 32 are interpreted as 32 </p>

</div>
</div>
<a id="a76432cc344403a786b298541b7996855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a76432cc344403a786b298541b7996855">&sect;&nbsp;</a></span>txFIFOSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_MCAN_MsgRAMConfigParams::txFIFOSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Transmit FIFO/Queue Size 0 = No Tx FIFO/Queue 1-32 = Number of Tx Buffers used for Tx FIFO/Queue others = Values greater than 32 are interpreted as 32 </p>

</div>
</div>
<a id="acd2bafd07dff6499c07eef3538490e8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd2bafd07dff6499c07eef3538490e8e">&sect;&nbsp;</a></span>txBufMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_MCAN_MsgRAMConfigParams::txBufMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx FIFO/Queue Mode 0 = Tx FIFO operation 1 = Tx Queue operation </p>

</div>
</div>
<a id="a3c05ece4abca6eb3a86fd516298c9bb8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c05ece4abca6eb3a86fd516298c9bb8">&sect;&nbsp;</a></span>txBufElemSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_MCAN_MsgRAMConfigParams::txBufElemSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Buffer Element Size </p>

</div>
</div>
<a id="a060e6b014db8cabab131a6e233e2f92e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a060e6b014db8cabab131a6e233e2f92e">&sect;&nbsp;</a></span>txEventFIFOStartAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_MCAN_MsgRAMConfigParams::txEventFIFOStartAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Event FIFO Start Address </p>

</div>
</div>
<a id="ae8fd022a948ff9e3048c9e54b9ba8c45"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae8fd022a948ff9e3048c9e54b9ba8c45">&sect;&nbsp;</a></span>txEventFIFOSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_MCAN_MsgRAMConfigParams::txEventFIFOSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Event FIFO Size 0 = Tx Event FIFO disabled 1-32 = Number of Tx Event FIFO elements others = Values greater than 32 are interpreted as 32 </p>

</div>
</div>
<a id="afc987aa0f4fd17a69cb406b017237115"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc987aa0f4fd17a69cb406b017237115">&sect;&nbsp;</a></span>txEventFIFOWaterMark</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_MCAN_MsgRAMConfigParams::txEventFIFOWaterMark</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Tx Event FIFO Watermark 0 = Watermark interrupt disabled 1-32 = Level for Tx Event FIFO watermark interrupt others = Watermark interrupt disabled </p>

</div>
</div>
<a id="a16d56169f0a1d304bc34b24b097a094f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a16d56169f0a1d304bc34b24b097a094f">&sect;&nbsp;</a></span>rxFIFO0startAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_MCAN_MsgRAMConfigParams::rxFIFO0startAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Start Address </p>

</div>
</div>
<a id="aba9a137fb237637a2f6ca848f979c2a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba9a137fb237637a2f6ca848f979c2a6">&sect;&nbsp;</a></span>rxFIFO0size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_MCAN_MsgRAMConfigParams::rxFIFO0size</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Size 0 = No Rx FIFO 1-64 = Number of Rx FIFO elements others = Values greater than 64 are interpreted as 64 </p>

</div>
</div>
<a id="ad27ad8c554a99f0f7e02f0fd8d346161"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad27ad8c554a99f0f7e02f0fd8d346161">&sect;&nbsp;</a></span>rxFIFO0waterMark</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_MCAN_MsgRAMConfigParams::rxFIFO0waterMark</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Watermark 0 = Watermark interrupt disabled 1-63 = Level for Rx FIFO 0 watermark interrupt others = Watermark interrupt disabled </p>

</div>
</div>
<a id="a30321cee23a7bd0d06c92fb7628ef27d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30321cee23a7bd0d06c92fb7628ef27d">&sect;&nbsp;</a></span>rxFIFO0OpMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_MCAN_MsgRAMConfigParams::rxFIFO0OpMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Operation Mode 0 = FIFO blocking mode 1 = FIFO overwrite mode </p>

</div>
</div>
<a id="ab6ad0a6b729cc0854af1e044f96090fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab6ad0a6b729cc0854af1e044f96090fb">&sect;&nbsp;</a></span>rxFIFO1startAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_MCAN_MsgRAMConfigParams::rxFIFO1startAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Start Address </p>

</div>
</div>
<a id="a1f47ad31a2caa94712f9d92fa3d1eb53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f47ad31a2caa94712f9d92fa3d1eb53">&sect;&nbsp;</a></span>rxFIFO1size</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_MCAN_MsgRAMConfigParams::rxFIFO1size</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Size 0 = No Rx FIFO 1-64 = Number of Rx FIFO elements others = Values greater than 64 are interpreted as 64 </p>

</div>
</div>
<a id="a97e53d264a8bde7bb162590be6f354c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97e53d264a8bde7bb162590be6f354c5">&sect;&nbsp;</a></span>rxFIFO1waterMark</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_MCAN_MsgRAMConfigParams::rxFIFO1waterMark</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Watermark 0 = Watermark interrupt disabled 1-63 = Level for Rx FIFO 1 watermark interrupt others = Watermark interrupt disabled </p>

</div>
</div>
<a id="aae6315dba8e95232d3aec81133f1c306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae6315dba8e95232d3aec81133f1c306">&sect;&nbsp;</a></span>rxFIFO1OpMode</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_MCAN_MsgRAMConfigParams::rxFIFO1OpMode</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Operation Mode 0 = FIFO blocking mode 1 = FIFO overwrite mode </p>

</div>
</div>
<a id="a418dd9b03543ebeee2bf908571674b1a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a418dd9b03543ebeee2bf908571674b1a">&sect;&nbsp;</a></span>rxBufStartAddr</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_MCAN_MsgRAMConfigParams::rxBufStartAddr</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Buffer Start Address </p>

</div>
</div>
<a id="a4357d943ba7a97e0b509aa3373235541"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4357d943ba7a97e0b509aa3373235541">&sect;&nbsp;</a></span>rxBufElemSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_MCAN_MsgRAMConfigParams::rxBufElemSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx Buffer Element Size </p>

</div>
</div>
<a id="a5b090870dbdcf01fa276215a5181b4df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b090870dbdcf01fa276215a5181b4df">&sect;&nbsp;</a></span>rxFIFO0ElemSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_MCAN_MsgRAMConfigParams::rxFIFO0ElemSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO0 Element Size </p>

</div>
</div>
<a id="a73a75966191832fc89295b60d9430a1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a73a75966191832fc89295b60d9430a1d">&sect;&nbsp;</a></span>rxFIFO1ElemSize</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint32_t DL_MCAN_MsgRAMConfigParams::rxFIFO1ElemSize</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Rx FIFO1 Element Size </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li><a class="el" href="dl__mcan_8h_source.html">dl_mcan.h</a></li>
</ul>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="https://www.ti.com/corp/docs/legal/copyright.shtml">Â© Copyright 1995-2024</a>, Texas Instruments Incorporated. All rights reserved. <br/>
  <a href="https://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="https://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="https://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="https://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
