<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: ram_wr_control_data</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | <a href="groups.html" ><b>groups</b></a> | <a href="tests.html" ><b>tests</b></a> | asserts</div>

</div>
<div class="ui-layout-west">
<div name='tag_ram_wr_control_data'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_ram_wr_control_data')">ram_wr_control_data</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 95.11</td>
<td class="s10 cl rt"><a href="mod1.html#Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1.html#Cond" > 81.25</a></td>
<td class="s9 cl rt"><a href="mod1.html#Toggle" > 99.20</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1.html#Branch" >100.00</a></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/opt/eda/synopsys/vcs-mx/O-2018.09-SP2-1/zzp/NPU/rtl/ram_wr_control.v')">/opt/eda/synopsys/vcs-mx/O-2018.09-SP2-1/zzp/NPU/rtl/ram_wr_control.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod1.html#inst_tag_3"  onclick="showContent('inst_tag_3')">npu_tb.u_NPU.pe_control_data.ram_wr_control_2</a></td>
<td class="s9 cl rt"> 90.51</td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_3_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_3_Cond" > 81.25</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_3_Toggle" > 80.80</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_3_Branch" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1.html#inst_tag_2"  onclick="showContent('inst_tag_2')">npu_tb.u_NPU.pe_control_data.ram_wr_control_1</a></td>
<td class="s9 cl rt"> 90.71</td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_2_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_2_Cond" > 81.25</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_2_Toggle" > 81.60</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_2_Branch" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1.html#inst_tag_4"  onclick="showContent('inst_tag_4')">npu_tb.u_NPU.pe_control_data.ram_wr_control_3</a></td>
<td class="s9 cl rt"> 90.71</td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_4_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_4_Cond" > 81.25</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_4_Toggle" > 81.60</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_4_Branch" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1.html#inst_tag_5"  onclick="showContent('inst_tag_5')">npu_tb.u_NPU.pe_control_data.ram_wr_control_4</a></td>
<td class="s9 cl rt"> 91.31</td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_5_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_5_Cond" > 81.25</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_5_Toggle" > 84.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_5_Branch" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1.html#inst_tag_6"  onclick="showContent('inst_tag_6')">npu_tb.u_NPU.pe_control_data.ram_wr_control_5</a></td>
<td class="s9 cl rt"> 91.51</td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_6_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_6_Cond" > 81.25</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_6_Toggle" > 84.80</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_6_Branch" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1.html#inst_tag_1"  onclick="showContent('inst_tag_1')">npu_tb.u_NPU.pe_control_data.ram_wr_control_0</a></td>
<td class="s9 cl rt"> 92.31</td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_1_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_1_Cond" > 81.25</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_1_Toggle" > 88.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_1_Branch" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1.html#inst_tag_7"  onclick="showContent('inst_tag_7')">npu_tb.u_NPU.pe_control_data.ram_wr_control_6</a></td>
<td class="s9 cl rt"> 94.31</td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_7_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_7_Cond" > 81.25</a></td>
<td class="s9 cl rt"><a href="mod1.html#inst_tag_7_Toggle" > 96.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_7_Branch" >100.00</a></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod1.html#inst_tag_8"  onclick="showContent('inst_tag_8')">npu_tb.u_NPU.pe_control_data.ram_wr_control_7</a></td>
<td class="s9 cl rt"> 94.31</td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_8_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_8_Cond" > 81.25</a></td>
<td class="s9 cl rt"><a href="mod1.html#inst_tag_8_Toggle" > 96.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_8_Branch" >100.00</a></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_3'>
<hr>
<a name="inst_tag_3"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_3" >npu_tb.u_NPU.pe_control_data.ram_wr_control_2</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 90.51</td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_3_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_3_Cond" > 81.25</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_3_Toggle" > 80.80</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_3_Branch" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 90.51</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s8 cl rt"> 80.80</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod8.html#inst_tag_44" >pe_control_data</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_2'>
<hr>
<a name="inst_tag_2"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_2" >npu_tb.u_NPU.pe_control_data.ram_wr_control_1</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 90.71</td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_2_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_2_Cond" > 81.25</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_2_Toggle" > 81.60</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_2_Branch" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 90.71</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s8 cl rt"> 81.60</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod8.html#inst_tag_44" >pe_control_data</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_4'>
<hr>
<a name="inst_tag_4"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_4" >npu_tb.u_NPU.pe_control_data.ram_wr_control_3</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 90.71</td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_4_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_4_Cond" > 81.25</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_4_Toggle" > 81.60</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_4_Branch" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 90.71</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s8 cl rt"> 81.60</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod8.html#inst_tag_44" >pe_control_data</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_5'>
<hr>
<a name="inst_tag_5"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_5" >npu_tb.u_NPU.pe_control_data.ram_wr_control_4</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 91.31</td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_5_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_5_Cond" > 81.25</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_5_Toggle" > 84.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_5_Branch" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 91.31</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s8 cl rt"> 84.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod8.html#inst_tag_44" >pe_control_data</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_6'>
<hr>
<a name="inst_tag_6"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_6" >npu_tb.u_NPU.pe_control_data.ram_wr_control_5</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 91.51</td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_6_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_6_Cond" > 81.25</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_6_Toggle" > 84.80</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_6_Branch" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 91.51</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s8 cl rt"> 84.80</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod8.html#inst_tag_44" >pe_control_data</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_1'>
<hr>
<a name="inst_tag_1"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_1" >npu_tb.u_NPU.pe_control_data.ram_wr_control_0</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 92.31</td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_1_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_1_Cond" > 81.25</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_1_Toggle" > 88.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_1_Branch" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 92.31</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s8 cl rt"> 88.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod8.html#inst_tag_44" >pe_control_data</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_7'>
<hr>
<a name="inst_tag_7"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_7" >npu_tb.u_NPU.pe_control_data.ram_wr_control_6</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 94.31</td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_7_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_7_Cond" > 81.25</a></td>
<td class="s9 cl rt"><a href="mod1.html#inst_tag_7_Toggle" > 96.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_7_Branch" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 94.31</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod8.html#inst_tag_44" >pe_control_data</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_8'>
<hr>
<a name="inst_tag_8"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy.html#tag_urg_inst_8" >npu_tb.u_NPU.pe_control_data.ram_wr_control_7</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 94.31</td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_8_Line" >100.00</a></td>
<td class="s8 cl rt"><a href="mod1.html#inst_tag_8_Cond" > 81.25</a></td>
<td class="s9 cl rt"><a href="mod1.html#inst_tag_8_Toggle" > 96.00</a></td>
<td class="wht cl rt"></td>
<td class="s10 cl rt"><a href="mod1.html#inst_tag_8_Branch" >100.00</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td class="s9 cl rt"> 94.31</td>
<td class="s10 cl rt">100.00</td>
<td class="s8 cl rt"> 81.25</td>
<td class="s9 cl rt"> 96.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 78.33</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod8.html#inst_tag_44" >pe_control_data</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td></tr><tr>
<td colspan=7>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_ram_wr_control_data'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod1.html" >ram_wr_control_data</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>38</td><td>38</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>69</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>81</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>103</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>127</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin
57         1/1              if(~rst_n)
58         1/1                  d_select &lt;= 10'd0;
59         1/1              else if(wr_sop)
60         1/1                  d_select &lt;= bus_data_vld;
61         1/1              else if(wr_vld)
62         1/1                  d_select &lt;= d_select &gt;&gt; 1;
63                          else
64         1/1                  d_select &lt;= d_select;
65                      end
66                      
67                      always@(posedge clk or negedge rst_n)
68                      begin
69         1/1              if(~rst_n)
70         1/1                  waddr &lt;= 24'd0;
71         1/1              else if(wr_sop &amp;&amp; decode_rst)
72         1/1                  waddr &lt;= {waddr6,waddr5,waddr4,waddr3,waddr2,waddr1};
73         1/1              else if(wr_vld &amp;&amp; d_select[0])
74         1/1                  waddr &lt;= waddr &gt;&gt; 4;
75                          else
76         1/1                  waddr &lt;= waddr;
77                      end
78                      
79                      always@(posedge clk or negedge rst_n)
80                      begin
81         1/1              if(~rst_n)
82         1/1                  wstrb &lt;= 12'd0;
83         1/1              else if(wr_sop &amp;&amp; decode_rst)
84         1/1                  wstrb &lt;= {wr_strb6,wr_strb5,wr_strb4,wr_strb3,wr_strb2,wr_strb1};
85         1/1              else if(wr_vld &amp;&amp; d_select[0])
86         1/1                  wstrb &lt;= wstrb &gt;&gt; 2;
87                          else
88         1/1                  wstrb &lt;= wstrb;
89                      end
90                      
91                      always@(posedge clk or negedge rst_n)
92                      begin
93         1/1              if(~rst_n)
94         1/1                  wr_sop_cnt &lt;= 2'd0;
95         1/1              else if(wr_sop_cnt == 2'b11)
96         1/1                  wr_sop_cnt &lt;= 2'd0;
97                          else
98         1/1                  wr_sop_cnt &lt;= wr_sop ? wr_sop_cnt + 1'b1 : wr_sop_cnt;
99                      end
100                     
101                     always@(posedge clk or negedge rst_n)
102                     begin
103        1/1              if(~rst_n)
104        1/1                  ram_wr_en &lt;= 1'b0;
105                         else
106        1/1                  ram_wr_en &lt;= wr_vld &amp;&amp; d_select[0];
107                     end
108                     
109                     always@(posedge clk or negedge rst_n)
110                     begin
111        1/1              if(~rst_n)
112        1/1                  ram_wr_strb &lt;= 2'b00;
113                         else
114        1/1                  ram_wr_strb &lt;= (wr_vld &amp;&amp; d_select[0]) ? wstrb[1:0] : 2'b00;
115                     end
116                     
117                     always@(posedge clk or negedge rst_n)
118                     begin
119        1/1              if(~rst_n)
120        1/1                  ram_wr_addr &lt;= 4'b0000;
121                         else
122        1/1                  ram_wr_addr &lt;= (wr_vld &amp;&amp; d_select[0]) ? waddr[3:0] : 4'b0000;
123                     end
124                     
125                     always@(posedge clk or negedge rst_n)
126                     begin
127        1/1              if(~rst_n)
128        1/1                  ram_wr_data &lt;= 32'd0;
129                         else
130        1/1                  ram_wr_data &lt;= (wr_vld &amp;&amp; d_select[0]) ? wr_data : 32'd0;
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod1.html" >ram_wr_control_data</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>32</td><td>26</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>32</td><td>26</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       71
 EXPRESSION (wr_sop &amp;&amp; decode_rst)
             ---1--    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83
 EXPRESSION (wr_sop &amp;&amp; decode_rst)
             ---1--    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       98
 EXPRESSION (wr_sop ? ((wr_sop_cnt + 1'b1)) : wr_sop_cnt)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? wstrb[1:0] : 2'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? waddr[3:0] : 4'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       130
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? wr_data : 32'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       130
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod1.html" >ram_wr_control_data</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s9">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">14</td>
<td class="rt">93.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">250</td>
<td class="rt">248</td>
<td class="rt">99.20 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">124</td>
<td class="rt">99.20 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">124</td>
<td class="rt">99.20 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s10">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">10</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>Port Bits</td>
<td class="rt">152</td>
<td class="rt">152</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 0->1</td>
<td class="rt">76</td>
<td class="rt">76</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td nowrap>Port Bits 1->0</td>
<td class="rt">76</td>
<td class="rt">76</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">98</td>
<td class="rt">96</td>
<td class="rt">97.96 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">48</td>
<td class="rt">97.96 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">48</td>
<td class="rt">97.96 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_sop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_eop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ram_wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>d_select[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wstrb[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wstrb[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wr_sop_cnt[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>decode_rst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod1.html" >ram_wr_control_data</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">27</td>
<td class="rt">27</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">69</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">81</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">103</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">127</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57             if(~rst_n)
               <font color = "green">-1-</font>  
58                 d_select <= 10'd0;
           <font color = "green">        ==></font>
59             else if(wr_sop)
                    <font color = "green">-2-</font>  
60                 d_select <= bus_data_vld;
           <font color = "green">        ==></font>
61             else if(wr_vld)
                    <font color = "green">-3-</font>  
62                 d_select <= d_select >> 1;
           <font color = "green">        ==></font>
63             else
64                 d_select <= d_select;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
69             if(~rst_n)
               <font color = "green">-1-</font>  
70                 waddr <= 24'd0;
           <font color = "green">        ==></font>
71             else if(wr_sop && decode_rst)
                    <font color = "green">-2-</font>  
72                 waddr <= {waddr6,waddr5,waddr4,waddr3,waddr2,waddr1};
           <font color = "green">        ==></font>
73             else if(wr_vld && d_select[0])
                    <font color = "green">-3-</font>  
74                 waddr <= waddr >> 4;
           <font color = "green">        ==></font>
75             else
76                 waddr <= waddr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
81             if(~rst_n)
               <font color = "green">-1-</font>  
82                 wstrb <= 12'd0;
           <font color = "green">        ==></font>
83             else if(wr_sop && decode_rst)
                    <font color = "green">-2-</font>  
84                 wstrb <= {wr_strb6,wr_strb5,wr_strb4,wr_strb3,wr_strb2,wr_strb1};
           <font color = "green">        ==></font>
85             else if(wr_vld && d_select[0])
                    <font color = "green">-3-</font>  
86                 wstrb <= wstrb >> 2;
           <font color = "green">        ==></font>
87             else
88                 wstrb <= wstrb;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93             if(~rst_n)
               <font color = "green">-1-</font>  
94                 wr_sop_cnt <= 2'd0;
           <font color = "green">        ==></font>
95             else if(wr_sop_cnt == 2'b11)
                    <font color = "green">-2-</font>  
96                 wr_sop_cnt <= 2'd0;
           <font color = "green">        ==></font>
97             else
98                 wr_sop_cnt <= wr_sop ? wr_sop_cnt + 1'b1 : wr_sop_cnt;
                                        <font color = "green">-3-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103            if(~rst_n)
               <font color = "green">-1-</font>  
104                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
105            else
106                ram_wr_en <= wr_vld && d_select[0];
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111            if(~rst_n)
               <font color = "green">-1-</font>  
112                ram_wr_strb <= 2'b00;
           <font color = "green">        ==></font>
113            else
114                ram_wr_strb <= (wr_vld && d_select[0]) ? wstrb[1:0] : 2'b00;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119            if(~rst_n)
               <font color = "green">-1-</font>  
120                ram_wr_addr <= 4'b0000;
           <font color = "green">        ==></font>
121            else
122                ram_wr_addr <= (wr_vld && d_select[0]) ? waddr[3:0] : 4'b0000;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
127            if(~rst_n)
               <font color = "green">-1-</font>  
128                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
129            else
130                ram_wr_data <= (wr_vld && d_select[0]) ? wr_data : 32'd0;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_3'>
<a name="inst_tag_3_Line"></a>
<b>Line Coverage for Instance : <a href="mod1.html#inst_tag_3" >npu_tb.u_NPU.pe_control_data.ram_wr_control_2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>38</td><td>38</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>69</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>81</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>103</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>127</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin
57         1/1              if(~rst_n)
58         1/1                  d_select &lt;= 10'd0;
59         1/1              else if(wr_sop)
60         1/1                  d_select &lt;= bus_data_vld;
61         1/1              else if(wr_vld)
62         1/1                  d_select &lt;= d_select &gt;&gt; 1;
63                          else
64         1/1                  d_select &lt;= d_select;
65                      end
66                      
67                      always@(posedge clk or negedge rst_n)
68                      begin
69         1/1              if(~rst_n)
70         1/1                  waddr &lt;= 24'd0;
71         1/1              else if(wr_sop &amp;&amp; decode_rst)
72         1/1                  waddr &lt;= {waddr6,waddr5,waddr4,waddr3,waddr2,waddr1};
73         1/1              else if(wr_vld &amp;&amp; d_select[0])
74         1/1                  waddr &lt;= waddr &gt;&gt; 4;
75                          else
76         1/1                  waddr &lt;= waddr;
77                      end
78                      
79                      always@(posedge clk or negedge rst_n)
80                      begin
81         1/1              if(~rst_n)
82         1/1                  wstrb &lt;= 12'd0;
83         1/1              else if(wr_sop &amp;&amp; decode_rst)
84         1/1                  wstrb &lt;= {wr_strb6,wr_strb5,wr_strb4,wr_strb3,wr_strb2,wr_strb1};
85         1/1              else if(wr_vld &amp;&amp; d_select[0])
86         1/1                  wstrb &lt;= wstrb &gt;&gt; 2;
87                          else
88         1/1                  wstrb &lt;= wstrb;
89                      end
90                      
91                      always@(posedge clk or negedge rst_n)
92                      begin
93         1/1              if(~rst_n)
94         1/1                  wr_sop_cnt &lt;= 2'd0;
95         1/1              else if(wr_sop_cnt == 2'b11)
96         1/1                  wr_sop_cnt &lt;= 2'd0;
97                          else
98         1/1                  wr_sop_cnt &lt;= wr_sop ? wr_sop_cnt + 1'b1 : wr_sop_cnt;
99                      end
100                     
101                     always@(posedge clk or negedge rst_n)
102                     begin
103        1/1              if(~rst_n)
104        1/1                  ram_wr_en &lt;= 1'b0;
105                         else
106        1/1                  ram_wr_en &lt;= wr_vld &amp;&amp; d_select[0];
107                     end
108                     
109                     always@(posedge clk or negedge rst_n)
110                     begin
111        1/1              if(~rst_n)
112        1/1                  ram_wr_strb &lt;= 2'b00;
113                         else
114        1/1                  ram_wr_strb &lt;= (wr_vld &amp;&amp; d_select[0]) ? wstrb[1:0] : 2'b00;
115                     end
116                     
117                     always@(posedge clk or negedge rst_n)
118                     begin
119        1/1              if(~rst_n)
120        1/1                  ram_wr_addr &lt;= 4'b0000;
121                         else
122        1/1                  ram_wr_addr &lt;= (wr_vld &amp;&amp; d_select[0]) ? waddr[3:0] : 4'b0000;
123                     end
124                     
125                     always@(posedge clk or negedge rst_n)
126                     begin
127        1/1              if(~rst_n)
128        1/1                  ram_wr_data &lt;= 32'd0;
129                         else
130        1/1                  ram_wr_data &lt;= (wr_vld &amp;&amp; d_select[0]) ? wr_data : 32'd0;
</pre>
<hr>
<a name="inst_tag_3_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1.html#inst_tag_3" >npu_tb.u_NPU.pe_control_data.ram_wr_control_2</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>32</td><td>26</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>32</td><td>26</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       71
 EXPRESSION (wr_sop &amp;&amp; decode_rst)
             ---1--    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83
 EXPRESSION (wr_sop &amp;&amp; decode_rst)
             ---1--    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       98
 EXPRESSION (wr_sop ? ((wr_sop_cnt + 1'b1)) : wr_sop_cnt)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? wstrb[1:0] : 2'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? waddr[3:0] : 4'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       130
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? wr_data : 32'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       130
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_3_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1.html#inst_tag_3" >npu_tb.u_NPU.pe_control_data.ram_wr_control_2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">250</td>
<td class="rt">202</td>
<td class="rt">80.80 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">101</td>
<td class="rt">80.80 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">101</td>
<td class="rt">80.80 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">152</td>
<td class="rt">124</td>
<td class="rt">81.58 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">76</td>
<td class="rt">62</td>
<td class="rt">81.58 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">76</td>
<td class="rt">62</td>
<td class="rt">81.58 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">98</td>
<td class="rt">78</td>
<td class="rt">79.59 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">39</td>
<td class="rt">79.59 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">39</td>
<td class="rt">79.59 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_sop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_eop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ram_wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[4:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[15:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[17:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[31:19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>d_select[4:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>d_select[9:5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wstrb[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wstrb[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wr_sop_cnt[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>decode_rst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_3_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1.html#inst_tag_3" >npu_tb.u_NPU.pe_control_data.ram_wr_control_2</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">27</td>
<td class="rt">27</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">69</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">81</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">103</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">127</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57             if(~rst_n)
               <font color = "green">-1-</font>  
58                 d_select <= 10'd0;
           <font color = "green">        ==></font>
59             else if(wr_sop)
                    <font color = "green">-2-</font>  
60                 d_select <= bus_data_vld;
           <font color = "green">        ==></font>
61             else if(wr_vld)
                    <font color = "green">-3-</font>  
62                 d_select <= d_select >> 1;
           <font color = "green">        ==></font>
63             else
64                 d_select <= d_select;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
69             if(~rst_n)
               <font color = "green">-1-</font>  
70                 waddr <= 24'd0;
           <font color = "green">        ==></font>
71             else if(wr_sop && decode_rst)
                    <font color = "green">-2-</font>  
72                 waddr <= {waddr6,waddr5,waddr4,waddr3,waddr2,waddr1};
           <font color = "green">        ==></font>
73             else if(wr_vld && d_select[0])
                    <font color = "green">-3-</font>  
74                 waddr <= waddr >> 4;
           <font color = "green">        ==></font>
75             else
76                 waddr <= waddr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
81             if(~rst_n)
               <font color = "green">-1-</font>  
82                 wstrb <= 12'd0;
           <font color = "green">        ==></font>
83             else if(wr_sop && decode_rst)
                    <font color = "green">-2-</font>  
84                 wstrb <= {wr_strb6,wr_strb5,wr_strb4,wr_strb3,wr_strb2,wr_strb1};
           <font color = "green">        ==></font>
85             else if(wr_vld && d_select[0])
                    <font color = "green">-3-</font>  
86                 wstrb <= wstrb >> 2;
           <font color = "green">        ==></font>
87             else
88                 wstrb <= wstrb;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93             if(~rst_n)
               <font color = "green">-1-</font>  
94                 wr_sop_cnt <= 2'd0;
           <font color = "green">        ==></font>
95             else if(wr_sop_cnt == 2'b11)
                    <font color = "green">-2-</font>  
96                 wr_sop_cnt <= 2'd0;
           <font color = "green">        ==></font>
97             else
98                 wr_sop_cnt <= wr_sop ? wr_sop_cnt + 1'b1 : wr_sop_cnt;
                                        <font color = "green">-3-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103            if(~rst_n)
               <font color = "green">-1-</font>  
104                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
105            else
106                ram_wr_en <= wr_vld && d_select[0];
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111            if(~rst_n)
               <font color = "green">-1-</font>  
112                ram_wr_strb <= 2'b00;
           <font color = "green">        ==></font>
113            else
114                ram_wr_strb <= (wr_vld && d_select[0]) ? wstrb[1:0] : 2'b00;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119            if(~rst_n)
               <font color = "green">-1-</font>  
120                ram_wr_addr <= 4'b0000;
           <font color = "green">        ==></font>
121            else
122                ram_wr_addr <= (wr_vld && d_select[0]) ? waddr[3:0] : 4'b0000;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
127            if(~rst_n)
               <font color = "green">-1-</font>  
128                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
129            else
130                ram_wr_data <= (wr_vld && d_select[0]) ? wr_data : 32'd0;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_2'>
<a name="inst_tag_2_Line"></a>
<b>Line Coverage for Instance : <a href="mod1.html#inst_tag_2" >npu_tb.u_NPU.pe_control_data.ram_wr_control_1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>38</td><td>38</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>69</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>81</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>103</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>127</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin
57         1/1              if(~rst_n)
58         1/1                  d_select &lt;= 10'd0;
59         1/1              else if(wr_sop)
60         1/1                  d_select &lt;= bus_data_vld;
61         1/1              else if(wr_vld)
62         1/1                  d_select &lt;= d_select &gt;&gt; 1;
63                          else
64         1/1                  d_select &lt;= d_select;
65                      end
66                      
67                      always@(posedge clk or negedge rst_n)
68                      begin
69         1/1              if(~rst_n)
70         1/1                  waddr &lt;= 24'd0;
71         1/1              else if(wr_sop &amp;&amp; decode_rst)
72         1/1                  waddr &lt;= {waddr6,waddr5,waddr4,waddr3,waddr2,waddr1};
73         1/1              else if(wr_vld &amp;&amp; d_select[0])
74         1/1                  waddr &lt;= waddr &gt;&gt; 4;
75                          else
76         1/1                  waddr &lt;= waddr;
77                      end
78                      
79                      always@(posedge clk or negedge rst_n)
80                      begin
81         1/1              if(~rst_n)
82         1/1                  wstrb &lt;= 12'd0;
83         1/1              else if(wr_sop &amp;&amp; decode_rst)
84         1/1                  wstrb &lt;= {wr_strb6,wr_strb5,wr_strb4,wr_strb3,wr_strb2,wr_strb1};
85         1/1              else if(wr_vld &amp;&amp; d_select[0])
86         1/1                  wstrb &lt;= wstrb &gt;&gt; 2;
87                          else
88         1/1                  wstrb &lt;= wstrb;
89                      end
90                      
91                      always@(posedge clk or negedge rst_n)
92                      begin
93         1/1              if(~rst_n)
94         1/1                  wr_sop_cnt &lt;= 2'd0;
95         1/1              else if(wr_sop_cnt == 2'b11)
96         1/1                  wr_sop_cnt &lt;= 2'd0;
97                          else
98         1/1                  wr_sop_cnt &lt;= wr_sop ? wr_sop_cnt + 1'b1 : wr_sop_cnt;
99                      end
100                     
101                     always@(posedge clk or negedge rst_n)
102                     begin
103        1/1              if(~rst_n)
104        1/1                  ram_wr_en &lt;= 1'b0;
105                         else
106        1/1                  ram_wr_en &lt;= wr_vld &amp;&amp; d_select[0];
107                     end
108                     
109                     always@(posedge clk or negedge rst_n)
110                     begin
111        1/1              if(~rst_n)
112        1/1                  ram_wr_strb &lt;= 2'b00;
113                         else
114        1/1                  ram_wr_strb &lt;= (wr_vld &amp;&amp; d_select[0]) ? wstrb[1:0] : 2'b00;
115                     end
116                     
117                     always@(posedge clk or negedge rst_n)
118                     begin
119        1/1              if(~rst_n)
120        1/1                  ram_wr_addr &lt;= 4'b0000;
121                         else
122        1/1                  ram_wr_addr &lt;= (wr_vld &amp;&amp; d_select[0]) ? waddr[3:0] : 4'b0000;
123                     end
124                     
125                     always@(posedge clk or negedge rst_n)
126                     begin
127        1/1              if(~rst_n)
128        1/1                  ram_wr_data &lt;= 32'd0;
129                         else
130        1/1                  ram_wr_data &lt;= (wr_vld &amp;&amp; d_select[0]) ? wr_data : 32'd0;
</pre>
<hr>
<a name="inst_tag_2_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1.html#inst_tag_2" >npu_tb.u_NPU.pe_control_data.ram_wr_control_1</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>32</td><td>26</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>32</td><td>26</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       71
 EXPRESSION (wr_sop &amp;&amp; decode_rst)
             ---1--    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83
 EXPRESSION (wr_sop &amp;&amp; decode_rst)
             ---1--    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       98
 EXPRESSION (wr_sop ? ((wr_sop_cnt + 1'b1)) : wr_sop_cnt)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? wstrb[1:0] : 2'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? waddr[3:0] : 4'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       130
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? wr_data : 32'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       130
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_2_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1.html#inst_tag_2" >npu_tb.u_NPU.pe_control_data.ram_wr_control_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">250</td>
<td class="rt">204</td>
<td class="rt">81.60 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">102</td>
<td class="rt">81.60 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">102</td>
<td class="rt">81.60 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">152</td>
<td class="rt">124</td>
<td class="rt">81.58 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">76</td>
<td class="rt">62</td>
<td class="rt">81.58 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">76</td>
<td class="rt">62</td>
<td class="rt">81.58 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">98</td>
<td class="rt">80</td>
<td class="rt">81.63 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">40</td>
<td class="rt">81.63 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">40</td>
<td class="rt">81.63 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_sop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_eop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ram_wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[15:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[18:16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[23:19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[31:24]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>d_select[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>d_select[9:4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[20:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr[22:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wstrb[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wstrb[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wr_sop_cnt[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>decode_rst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_2_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1.html#inst_tag_2" >npu_tb.u_NPU.pe_control_data.ram_wr_control_1</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">27</td>
<td class="rt">27</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">69</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">81</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">103</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">127</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57             if(~rst_n)
               <font color = "green">-1-</font>  
58                 d_select <= 10'd0;
           <font color = "green">        ==></font>
59             else if(wr_sop)
                    <font color = "green">-2-</font>  
60                 d_select <= bus_data_vld;
           <font color = "green">        ==></font>
61             else if(wr_vld)
                    <font color = "green">-3-</font>  
62                 d_select <= d_select >> 1;
           <font color = "green">        ==></font>
63             else
64                 d_select <= d_select;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
69             if(~rst_n)
               <font color = "green">-1-</font>  
70                 waddr <= 24'd0;
           <font color = "green">        ==></font>
71             else if(wr_sop && decode_rst)
                    <font color = "green">-2-</font>  
72                 waddr <= {waddr6,waddr5,waddr4,waddr3,waddr2,waddr1};
           <font color = "green">        ==></font>
73             else if(wr_vld && d_select[0])
                    <font color = "green">-3-</font>  
74                 waddr <= waddr >> 4;
           <font color = "green">        ==></font>
75             else
76                 waddr <= waddr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
81             if(~rst_n)
               <font color = "green">-1-</font>  
82                 wstrb <= 12'd0;
           <font color = "green">        ==></font>
83             else if(wr_sop && decode_rst)
                    <font color = "green">-2-</font>  
84                 wstrb <= {wr_strb6,wr_strb5,wr_strb4,wr_strb3,wr_strb2,wr_strb1};
           <font color = "green">        ==></font>
85             else if(wr_vld && d_select[0])
                    <font color = "green">-3-</font>  
86                 wstrb <= wstrb >> 2;
           <font color = "green">        ==></font>
87             else
88                 wstrb <= wstrb;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93             if(~rst_n)
               <font color = "green">-1-</font>  
94                 wr_sop_cnt <= 2'd0;
           <font color = "green">        ==></font>
95             else if(wr_sop_cnt == 2'b11)
                    <font color = "green">-2-</font>  
96                 wr_sop_cnt <= 2'd0;
           <font color = "green">        ==></font>
97             else
98                 wr_sop_cnt <= wr_sop ? wr_sop_cnt + 1'b1 : wr_sop_cnt;
                                        <font color = "green">-3-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103            if(~rst_n)
               <font color = "green">-1-</font>  
104                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
105            else
106                ram_wr_en <= wr_vld && d_select[0];
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111            if(~rst_n)
               <font color = "green">-1-</font>  
112                ram_wr_strb <= 2'b00;
           <font color = "green">        ==></font>
113            else
114                ram_wr_strb <= (wr_vld && d_select[0]) ? wstrb[1:0] : 2'b00;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119            if(~rst_n)
               <font color = "green">-1-</font>  
120                ram_wr_addr <= 4'b0000;
           <font color = "green">        ==></font>
121            else
122                ram_wr_addr <= (wr_vld && d_select[0]) ? waddr[3:0] : 4'b0000;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
127            if(~rst_n)
               <font color = "green">-1-</font>  
128                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
129            else
130                ram_wr_data <= (wr_vld && d_select[0]) ? wr_data : 32'd0;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_4'>
<a name="inst_tag_4_Line"></a>
<b>Line Coverage for Instance : <a href="mod1.html#inst_tag_4" >npu_tb.u_NPU.pe_control_data.ram_wr_control_3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>38</td><td>38</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>69</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>81</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>103</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>127</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin
57         1/1              if(~rst_n)
58         1/1                  d_select &lt;= 10'd0;
59         1/1              else if(wr_sop)
60         1/1                  d_select &lt;= bus_data_vld;
61         1/1              else if(wr_vld)
62         1/1                  d_select &lt;= d_select &gt;&gt; 1;
63                          else
64         1/1                  d_select &lt;= d_select;
65                      end
66                      
67                      always@(posedge clk or negedge rst_n)
68                      begin
69         1/1              if(~rst_n)
70         1/1                  waddr &lt;= 24'd0;
71         1/1              else if(wr_sop &amp;&amp; decode_rst)
72         1/1                  waddr &lt;= {waddr6,waddr5,waddr4,waddr3,waddr2,waddr1};
73         1/1              else if(wr_vld &amp;&amp; d_select[0])
74         1/1                  waddr &lt;= waddr &gt;&gt; 4;
75                          else
76         1/1                  waddr &lt;= waddr;
77                      end
78                      
79                      always@(posedge clk or negedge rst_n)
80                      begin
81         1/1              if(~rst_n)
82         1/1                  wstrb &lt;= 12'd0;
83         1/1              else if(wr_sop &amp;&amp; decode_rst)
84         1/1                  wstrb &lt;= {wr_strb6,wr_strb5,wr_strb4,wr_strb3,wr_strb2,wr_strb1};
85         1/1              else if(wr_vld &amp;&amp; d_select[0])
86         1/1                  wstrb &lt;= wstrb &gt;&gt; 2;
87                          else
88         1/1                  wstrb &lt;= wstrb;
89                      end
90                      
91                      always@(posedge clk or negedge rst_n)
92                      begin
93         1/1              if(~rst_n)
94         1/1                  wr_sop_cnt &lt;= 2'd0;
95         1/1              else if(wr_sop_cnt == 2'b11)
96         1/1                  wr_sop_cnt &lt;= 2'd0;
97                          else
98         1/1                  wr_sop_cnt &lt;= wr_sop ? wr_sop_cnt + 1'b1 : wr_sop_cnt;
99                      end
100                     
101                     always@(posedge clk or negedge rst_n)
102                     begin
103        1/1              if(~rst_n)
104        1/1                  ram_wr_en &lt;= 1'b0;
105                         else
106        1/1                  ram_wr_en &lt;= wr_vld &amp;&amp; d_select[0];
107                     end
108                     
109                     always@(posedge clk or negedge rst_n)
110                     begin
111        1/1              if(~rst_n)
112        1/1                  ram_wr_strb &lt;= 2'b00;
113                         else
114        1/1                  ram_wr_strb &lt;= (wr_vld &amp;&amp; d_select[0]) ? wstrb[1:0] : 2'b00;
115                     end
116                     
117                     always@(posedge clk or negedge rst_n)
118                     begin
119        1/1              if(~rst_n)
120        1/1                  ram_wr_addr &lt;= 4'b0000;
121                         else
122        1/1                  ram_wr_addr &lt;= (wr_vld &amp;&amp; d_select[0]) ? waddr[3:0] : 4'b0000;
123                     end
124                     
125                     always@(posedge clk or negedge rst_n)
126                     begin
127        1/1              if(~rst_n)
128        1/1                  ram_wr_data &lt;= 32'd0;
129                         else
130        1/1                  ram_wr_data &lt;= (wr_vld &amp;&amp; d_select[0]) ? wr_data : 32'd0;
</pre>
<hr>
<a name="inst_tag_4_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1.html#inst_tag_4" >npu_tb.u_NPU.pe_control_data.ram_wr_control_3</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>32</td><td>26</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>32</td><td>26</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       71
 EXPRESSION (wr_sop &amp;&amp; decode_rst)
             ---1--    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83
 EXPRESSION (wr_sop &amp;&amp; decode_rst)
             ---1--    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       98
 EXPRESSION (wr_sop ? ((wr_sop_cnt + 1'b1)) : wr_sop_cnt)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? wstrb[1:0] : 2'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? waddr[3:0] : 4'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       130
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? wr_data : 32'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       130
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_4_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1.html#inst_tag_4" >npu_tb.u_NPU.pe_control_data.ram_wr_control_3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">250</td>
<td class="rt">204</td>
<td class="rt">81.60 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">102</td>
<td class="rt">81.60 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">102</td>
<td class="rt">81.60 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">152</td>
<td class="rt">122</td>
<td class="rt">80.26 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">76</td>
<td class="rt">61</td>
<td class="rt">80.26 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">76</td>
<td class="rt">61</td>
<td class="rt">80.26 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">98</td>
<td class="rt">82</td>
<td class="rt">83.67 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">41</td>
<td class="rt">83.67 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">41</td>
<td class="rt">83.67 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_sop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_eop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ram_wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[1]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[4:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[15:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[21:16]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[31:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>d_select[5:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>d_select[9:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[13:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr[14]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[17:15]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr[18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[21:19]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wstrb[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wstrb[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wr_sop_cnt[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>decode_rst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_4_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1.html#inst_tag_4" >npu_tb.u_NPU.pe_control_data.ram_wr_control_3</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">27</td>
<td class="rt">27</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">69</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">81</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">103</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">127</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57             if(~rst_n)
               <font color = "green">-1-</font>  
58                 d_select <= 10'd0;
           <font color = "green">        ==></font>
59             else if(wr_sop)
                    <font color = "green">-2-</font>  
60                 d_select <= bus_data_vld;
           <font color = "green">        ==></font>
61             else if(wr_vld)
                    <font color = "green">-3-</font>  
62                 d_select <= d_select >> 1;
           <font color = "green">        ==></font>
63             else
64                 d_select <= d_select;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
69             if(~rst_n)
               <font color = "green">-1-</font>  
70                 waddr <= 24'd0;
           <font color = "green">        ==></font>
71             else if(wr_sop && decode_rst)
                    <font color = "green">-2-</font>  
72                 waddr <= {waddr6,waddr5,waddr4,waddr3,waddr2,waddr1};
           <font color = "green">        ==></font>
73             else if(wr_vld && d_select[0])
                    <font color = "green">-3-</font>  
74                 waddr <= waddr >> 4;
           <font color = "green">        ==></font>
75             else
76                 waddr <= waddr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
81             if(~rst_n)
               <font color = "green">-1-</font>  
82                 wstrb <= 12'd0;
           <font color = "green">        ==></font>
83             else if(wr_sop && decode_rst)
                    <font color = "green">-2-</font>  
84                 wstrb <= {wr_strb6,wr_strb5,wr_strb4,wr_strb3,wr_strb2,wr_strb1};
           <font color = "green">        ==></font>
85             else if(wr_vld && d_select[0])
                    <font color = "green">-3-</font>  
86                 wstrb <= wstrb >> 2;
           <font color = "green">        ==></font>
87             else
88                 wstrb <= wstrb;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93             if(~rst_n)
               <font color = "green">-1-</font>  
94                 wr_sop_cnt <= 2'd0;
           <font color = "green">        ==></font>
95             else if(wr_sop_cnt == 2'b11)
                    <font color = "green">-2-</font>  
96                 wr_sop_cnt <= 2'd0;
           <font color = "green">        ==></font>
97             else
98                 wr_sop_cnt <= wr_sop ? wr_sop_cnt + 1'b1 : wr_sop_cnt;
                                        <font color = "green">-3-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103            if(~rst_n)
               <font color = "green">-1-</font>  
104                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
105            else
106                ram_wr_en <= wr_vld && d_select[0];
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111            if(~rst_n)
               <font color = "green">-1-</font>  
112                ram_wr_strb <= 2'b00;
           <font color = "green">        ==></font>
113            else
114                ram_wr_strb <= (wr_vld && d_select[0]) ? wstrb[1:0] : 2'b00;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119            if(~rst_n)
               <font color = "green">-1-</font>  
120                ram_wr_addr <= 4'b0000;
           <font color = "green">        ==></font>
121            else
122                ram_wr_addr <= (wr_vld && d_select[0]) ? waddr[3:0] : 4'b0000;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
127            if(~rst_n)
               <font color = "green">-1-</font>  
128                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
129            else
130                ram_wr_data <= (wr_vld && d_select[0]) ? wr_data : 32'd0;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_5'>
<a name="inst_tag_5_Line"></a>
<b>Line Coverage for Instance : <a href="mod1.html#inst_tag_5" >npu_tb.u_NPU.pe_control_data.ram_wr_control_4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>38</td><td>38</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>69</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>81</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>103</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>127</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin
57         1/1              if(~rst_n)
58         1/1                  d_select &lt;= 10'd0;
59         1/1              else if(wr_sop)
60         1/1                  d_select &lt;= bus_data_vld;
61         1/1              else if(wr_vld)
62         1/1                  d_select &lt;= d_select &gt;&gt; 1;
63                          else
64         1/1                  d_select &lt;= d_select;
65                      end
66                      
67                      always@(posedge clk or negedge rst_n)
68                      begin
69         1/1              if(~rst_n)
70         1/1                  waddr &lt;= 24'd0;
71         1/1              else if(wr_sop &amp;&amp; decode_rst)
72         1/1                  waddr &lt;= {waddr6,waddr5,waddr4,waddr3,waddr2,waddr1};
73         1/1              else if(wr_vld &amp;&amp; d_select[0])
74         1/1                  waddr &lt;= waddr &gt;&gt; 4;
75                          else
76         1/1                  waddr &lt;= waddr;
77                      end
78                      
79                      always@(posedge clk or negedge rst_n)
80                      begin
81         1/1              if(~rst_n)
82         1/1                  wstrb &lt;= 12'd0;
83         1/1              else if(wr_sop &amp;&amp; decode_rst)
84         1/1                  wstrb &lt;= {wr_strb6,wr_strb5,wr_strb4,wr_strb3,wr_strb2,wr_strb1};
85         1/1              else if(wr_vld &amp;&amp; d_select[0])
86         1/1                  wstrb &lt;= wstrb &gt;&gt; 2;
87                          else
88         1/1                  wstrb &lt;= wstrb;
89                      end
90                      
91                      always@(posedge clk or negedge rst_n)
92                      begin
93         1/1              if(~rst_n)
94         1/1                  wr_sop_cnt &lt;= 2'd0;
95         1/1              else if(wr_sop_cnt == 2'b11)
96         1/1                  wr_sop_cnt &lt;= 2'd0;
97                          else
98         1/1                  wr_sop_cnt &lt;= wr_sop ? wr_sop_cnt + 1'b1 : wr_sop_cnt;
99                      end
100                     
101                     always@(posedge clk or negedge rst_n)
102                     begin
103        1/1              if(~rst_n)
104        1/1                  ram_wr_en &lt;= 1'b0;
105                         else
106        1/1                  ram_wr_en &lt;= wr_vld &amp;&amp; d_select[0];
107                     end
108                     
109                     always@(posedge clk or negedge rst_n)
110                     begin
111        1/1              if(~rst_n)
112        1/1                  ram_wr_strb &lt;= 2'b00;
113                         else
114        1/1                  ram_wr_strb &lt;= (wr_vld &amp;&amp; d_select[0]) ? wstrb[1:0] : 2'b00;
115                     end
116                     
117                     always@(posedge clk or negedge rst_n)
118                     begin
119        1/1              if(~rst_n)
120        1/1                  ram_wr_addr &lt;= 4'b0000;
121                         else
122        1/1                  ram_wr_addr &lt;= (wr_vld &amp;&amp; d_select[0]) ? waddr[3:0] : 4'b0000;
123                     end
124                     
125                     always@(posedge clk or negedge rst_n)
126                     begin
127        1/1              if(~rst_n)
128        1/1                  ram_wr_data &lt;= 32'd0;
129                         else
130        1/1                  ram_wr_data &lt;= (wr_vld &amp;&amp; d_select[0]) ? wr_data : 32'd0;
</pre>
<hr>
<a name="inst_tag_5_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1.html#inst_tag_5" >npu_tb.u_NPU.pe_control_data.ram_wr_control_4</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>32</td><td>26</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>32</td><td>26</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       71
 EXPRESSION (wr_sop &amp;&amp; decode_rst)
             ---1--    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83
 EXPRESSION (wr_sop &amp;&amp; decode_rst)
             ---1--    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       98
 EXPRESSION (wr_sop ? ((wr_sop_cnt + 1'b1)) : wr_sop_cnt)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? wstrb[1:0] : 2'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? waddr[3:0] : 4'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       130
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? wr_data : 32'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       130
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_5_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1.html#inst_tag_5" >npu_tb.u_NPU.pe_control_data.ram_wr_control_4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">250</td>
<td class="rt">210</td>
<td class="rt">84.00 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">105</td>
<td class="rt">84.00 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">105</td>
<td class="rt">84.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">152</td>
<td class="rt">126</td>
<td class="rt">82.89 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">76</td>
<td class="rt">63</td>
<td class="rt">82.89 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">76</td>
<td class="rt">63</td>
<td class="rt">82.89 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s8">
<td>Signal Bits</td>
<td class="rt">98</td>
<td class="rt">84</td>
<td class="rt">85.71 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">42</td>
<td class="rt">85.71 </td>
</tr><tr class="s8">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">42</td>
<td class="rt">85.71 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_sop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_eop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ram_wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[3:2]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[7:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[16:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[21:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[31:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>d_select[6:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>d_select[9:7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[19:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr[21:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[23:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wstrb[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wstrb[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wr_sop_cnt[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>decode_rst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_5_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1.html#inst_tag_5" >npu_tb.u_NPU.pe_control_data.ram_wr_control_4</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">27</td>
<td class="rt">27</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">69</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">81</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">103</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">127</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57             if(~rst_n)
               <font color = "green">-1-</font>  
58                 d_select <= 10'd0;
           <font color = "green">        ==></font>
59             else if(wr_sop)
                    <font color = "green">-2-</font>  
60                 d_select <= bus_data_vld;
           <font color = "green">        ==></font>
61             else if(wr_vld)
                    <font color = "green">-3-</font>  
62                 d_select <= d_select >> 1;
           <font color = "green">        ==></font>
63             else
64                 d_select <= d_select;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
69             if(~rst_n)
               <font color = "green">-1-</font>  
70                 waddr <= 24'd0;
           <font color = "green">        ==></font>
71             else if(wr_sop && decode_rst)
                    <font color = "green">-2-</font>  
72                 waddr <= {waddr6,waddr5,waddr4,waddr3,waddr2,waddr1};
           <font color = "green">        ==></font>
73             else if(wr_vld && d_select[0])
                    <font color = "green">-3-</font>  
74                 waddr <= waddr >> 4;
           <font color = "green">        ==></font>
75             else
76                 waddr <= waddr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
81             if(~rst_n)
               <font color = "green">-1-</font>  
82                 wstrb <= 12'd0;
           <font color = "green">        ==></font>
83             else if(wr_sop && decode_rst)
                    <font color = "green">-2-</font>  
84                 wstrb <= {wr_strb6,wr_strb5,wr_strb4,wr_strb3,wr_strb2,wr_strb1};
           <font color = "green">        ==></font>
85             else if(wr_vld && d_select[0])
                    <font color = "green">-3-</font>  
86                 wstrb <= wstrb >> 2;
           <font color = "green">        ==></font>
87             else
88                 wstrb <= wstrb;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93             if(~rst_n)
               <font color = "green">-1-</font>  
94                 wr_sop_cnt <= 2'd0;
           <font color = "green">        ==></font>
95             else if(wr_sop_cnt == 2'b11)
                    <font color = "green">-2-</font>  
96                 wr_sop_cnt <= 2'd0;
           <font color = "green">        ==></font>
97             else
98                 wr_sop_cnt <= wr_sop ? wr_sop_cnt + 1'b1 : wr_sop_cnt;
                                        <font color = "green">-3-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103            if(~rst_n)
               <font color = "green">-1-</font>  
104                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
105            else
106                ram_wr_en <= wr_vld && d_select[0];
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111            if(~rst_n)
               <font color = "green">-1-</font>  
112                ram_wr_strb <= 2'b00;
           <font color = "green">        ==></font>
113            else
114                ram_wr_strb <= (wr_vld && d_select[0]) ? wstrb[1:0] : 2'b00;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119            if(~rst_n)
               <font color = "green">-1-</font>  
120                ram_wr_addr <= 4'b0000;
           <font color = "green">        ==></font>
121            else
122                ram_wr_addr <= (wr_vld && d_select[0]) ? waddr[3:0] : 4'b0000;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
127            if(~rst_n)
               <font color = "green">-1-</font>  
128                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
129            else
130                ram_wr_data <= (wr_vld && d_select[0]) ? wr_data : 32'd0;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_6'>
<a name="inst_tag_6_Line"></a>
<b>Line Coverage for Instance : <a href="mod1.html#inst_tag_6" >npu_tb.u_NPU.pe_control_data.ram_wr_control_5</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>38</td><td>38</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>69</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>81</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>103</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>127</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin
57         1/1              if(~rst_n)
58         1/1                  d_select &lt;= 10'd0;
59         1/1              else if(wr_sop)
60         1/1                  d_select &lt;= bus_data_vld;
61         1/1              else if(wr_vld)
62         1/1                  d_select &lt;= d_select &gt;&gt; 1;
63                          else
64         1/1                  d_select &lt;= d_select;
65                      end
66                      
67                      always@(posedge clk or negedge rst_n)
68                      begin
69         1/1              if(~rst_n)
70         1/1                  waddr &lt;= 24'd0;
71         1/1              else if(wr_sop &amp;&amp; decode_rst)
72         1/1                  waddr &lt;= {waddr6,waddr5,waddr4,waddr3,waddr2,waddr1};
73         1/1              else if(wr_vld &amp;&amp; d_select[0])
74         1/1                  waddr &lt;= waddr &gt;&gt; 4;
75                          else
76         1/1                  waddr &lt;= waddr;
77                      end
78                      
79                      always@(posedge clk or negedge rst_n)
80                      begin
81         1/1              if(~rst_n)
82         1/1                  wstrb &lt;= 12'd0;
83         1/1              else if(wr_sop &amp;&amp; decode_rst)
84         1/1                  wstrb &lt;= {wr_strb6,wr_strb5,wr_strb4,wr_strb3,wr_strb2,wr_strb1};
85         1/1              else if(wr_vld &amp;&amp; d_select[0])
86         1/1                  wstrb &lt;= wstrb &gt;&gt; 2;
87                          else
88         1/1                  wstrb &lt;= wstrb;
89                      end
90                      
91                      always@(posedge clk or negedge rst_n)
92                      begin
93         1/1              if(~rst_n)
94         1/1                  wr_sop_cnt &lt;= 2'd0;
95         1/1              else if(wr_sop_cnt == 2'b11)
96         1/1                  wr_sop_cnt &lt;= 2'd0;
97                          else
98         1/1                  wr_sop_cnt &lt;= wr_sop ? wr_sop_cnt + 1'b1 : wr_sop_cnt;
99                      end
100                     
101                     always@(posedge clk or negedge rst_n)
102                     begin
103        1/1              if(~rst_n)
104        1/1                  ram_wr_en &lt;= 1'b0;
105                         else
106        1/1                  ram_wr_en &lt;= wr_vld &amp;&amp; d_select[0];
107                     end
108                     
109                     always@(posedge clk or negedge rst_n)
110                     begin
111        1/1              if(~rst_n)
112        1/1                  ram_wr_strb &lt;= 2'b00;
113                         else
114        1/1                  ram_wr_strb &lt;= (wr_vld &amp;&amp; d_select[0]) ? wstrb[1:0] : 2'b00;
115                     end
116                     
117                     always@(posedge clk or negedge rst_n)
118                     begin
119        1/1              if(~rst_n)
120        1/1                  ram_wr_addr &lt;= 4'b0000;
121                         else
122        1/1                  ram_wr_addr &lt;= (wr_vld &amp;&amp; d_select[0]) ? waddr[3:0] : 4'b0000;
123                     end
124                     
125                     always@(posedge clk or negedge rst_n)
126                     begin
127        1/1              if(~rst_n)
128        1/1                  ram_wr_data &lt;= 32'd0;
129                         else
130        1/1                  ram_wr_data &lt;= (wr_vld &amp;&amp; d_select[0]) ? wr_data : 32'd0;
</pre>
<hr>
<a name="inst_tag_6_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1.html#inst_tag_6" >npu_tb.u_NPU.pe_control_data.ram_wr_control_5</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>32</td><td>26</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>32</td><td>26</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       71
 EXPRESSION (wr_sop &amp;&amp; decode_rst)
             ---1--    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83
 EXPRESSION (wr_sop &amp;&amp; decode_rst)
             ---1--    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       98
 EXPRESSION (wr_sop ? ((wr_sop_cnt + 1'b1)) : wr_sop_cnt)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? wstrb[1:0] : 2'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? waddr[3:0] : 4'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       130
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? wr_data : 32'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       130
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_6_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1.html#inst_tag_6" >npu_tb.u_NPU.pe_control_data.ram_wr_control_5</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">250</td>
<td class="rt">212</td>
<td class="rt">84.80 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">106</td>
<td class="rt">84.80 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">106</td>
<td class="rt">84.80 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s8">
<td>Port Bits</td>
<td class="rt">152</td>
<td class="rt">122</td>
<td class="rt">80.26 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 0->1</td>
<td class="rt">76</td>
<td class="rt">61</td>
<td class="rt">80.26 </td>
</tr><tr class="s8">
<td nowrap>Port Bits 1->0</td>
<td class="rt">76</td>
<td class="rt">61</td>
<td class="rt">80.26 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">98</td>
<td class="rt">90</td>
<td class="rt">91.84 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">45</td>
<td class="rt">91.84 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">45</td>
<td class="rt">91.84 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_sop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_eop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ram_wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[4]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[5]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[7:6]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[16:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[19:18]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[20]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[22:21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[31:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>d_select[7:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>d_select[9:8]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[20:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr[21]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[23:22]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wstrb[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wstrb[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wr_sop_cnt[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>decode_rst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_6_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1.html#inst_tag_6" >npu_tb.u_NPU.pe_control_data.ram_wr_control_5</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">27</td>
<td class="rt">27</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">69</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">81</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">103</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">127</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57             if(~rst_n)
               <font color = "green">-1-</font>  
58                 d_select <= 10'd0;
           <font color = "green">        ==></font>
59             else if(wr_sop)
                    <font color = "green">-2-</font>  
60                 d_select <= bus_data_vld;
           <font color = "green">        ==></font>
61             else if(wr_vld)
                    <font color = "green">-3-</font>  
62                 d_select <= d_select >> 1;
           <font color = "green">        ==></font>
63             else
64                 d_select <= d_select;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
69             if(~rst_n)
               <font color = "green">-1-</font>  
70                 waddr <= 24'd0;
           <font color = "green">        ==></font>
71             else if(wr_sop && decode_rst)
                    <font color = "green">-2-</font>  
72                 waddr <= {waddr6,waddr5,waddr4,waddr3,waddr2,waddr1};
           <font color = "green">        ==></font>
73             else if(wr_vld && d_select[0])
                    <font color = "green">-3-</font>  
74                 waddr <= waddr >> 4;
           <font color = "green">        ==></font>
75             else
76                 waddr <= waddr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
81             if(~rst_n)
               <font color = "green">-1-</font>  
82                 wstrb <= 12'd0;
           <font color = "green">        ==></font>
83             else if(wr_sop && decode_rst)
                    <font color = "green">-2-</font>  
84                 wstrb <= {wr_strb6,wr_strb5,wr_strb4,wr_strb3,wr_strb2,wr_strb1};
           <font color = "green">        ==></font>
85             else if(wr_vld && d_select[0])
                    <font color = "green">-3-</font>  
86                 wstrb <= wstrb >> 2;
           <font color = "green">        ==></font>
87             else
88                 wstrb <= wstrb;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93             if(~rst_n)
               <font color = "green">-1-</font>  
94                 wr_sop_cnt <= 2'd0;
           <font color = "green">        ==></font>
95             else if(wr_sop_cnt == 2'b11)
                    <font color = "green">-2-</font>  
96                 wr_sop_cnt <= 2'd0;
           <font color = "green">        ==></font>
97             else
98                 wr_sop_cnt <= wr_sop ? wr_sop_cnt + 1'b1 : wr_sop_cnt;
                                        <font color = "green">-3-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103            if(~rst_n)
               <font color = "green">-1-</font>  
104                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
105            else
106                ram_wr_en <= wr_vld && d_select[0];
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111            if(~rst_n)
               <font color = "green">-1-</font>  
112                ram_wr_strb <= 2'b00;
           <font color = "green">        ==></font>
113            else
114                ram_wr_strb <= (wr_vld && d_select[0]) ? wstrb[1:0] : 2'b00;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119            if(~rst_n)
               <font color = "green">-1-</font>  
120                ram_wr_addr <= 4'b0000;
           <font color = "green">        ==></font>
121            else
122                ram_wr_addr <= (wr_vld && d_select[0]) ? waddr[3:0] : 4'b0000;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
127            if(~rst_n)
               <font color = "green">-1-</font>  
128                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
129            else
130                ram_wr_data <= (wr_vld && d_select[0]) ? wr_data : 32'd0;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_1'>
<a name="inst_tag_1_Line"></a>
<b>Line Coverage for Instance : <a href="mod1.html#inst_tag_1" >npu_tb.u_NPU.pe_control_data.ram_wr_control_0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>38</td><td>38</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>69</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>81</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>103</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>127</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin
57         1/1              if(~rst_n)
58         1/1                  d_select &lt;= 10'd0;
59         1/1              else if(wr_sop)
60         1/1                  d_select &lt;= bus_data_vld;
61         1/1              else if(wr_vld)
62         1/1                  d_select &lt;= d_select &gt;&gt; 1;
63                          else
64         1/1                  d_select &lt;= d_select;
65                      end
66                      
67                      always@(posedge clk or negedge rst_n)
68                      begin
69         1/1              if(~rst_n)
70         1/1                  waddr &lt;= 24'd0;
71         1/1              else if(wr_sop &amp;&amp; decode_rst)
72         1/1                  waddr &lt;= {waddr6,waddr5,waddr4,waddr3,waddr2,waddr1};
73         1/1              else if(wr_vld &amp;&amp; d_select[0])
74         1/1                  waddr &lt;= waddr &gt;&gt; 4;
75                          else
76         1/1                  waddr &lt;= waddr;
77                      end
78                      
79                      always@(posedge clk or negedge rst_n)
80                      begin
81         1/1              if(~rst_n)
82         1/1                  wstrb &lt;= 12'd0;
83         1/1              else if(wr_sop &amp;&amp; decode_rst)
84         1/1                  wstrb &lt;= {wr_strb6,wr_strb5,wr_strb4,wr_strb3,wr_strb2,wr_strb1};
85         1/1              else if(wr_vld &amp;&amp; d_select[0])
86         1/1                  wstrb &lt;= wstrb &gt;&gt; 2;
87                          else
88         1/1                  wstrb &lt;= wstrb;
89                      end
90                      
91                      always@(posedge clk or negedge rst_n)
92                      begin
93         1/1              if(~rst_n)
94         1/1                  wr_sop_cnt &lt;= 2'd0;
95         1/1              else if(wr_sop_cnt == 2'b11)
96         1/1                  wr_sop_cnt &lt;= 2'd0;
97                          else
98         1/1                  wr_sop_cnt &lt;= wr_sop ? wr_sop_cnt + 1'b1 : wr_sop_cnt;
99                      end
100                     
101                     always@(posedge clk or negedge rst_n)
102                     begin
103        1/1              if(~rst_n)
104        1/1                  ram_wr_en &lt;= 1'b0;
105                         else
106        1/1                  ram_wr_en &lt;= wr_vld &amp;&amp; d_select[0];
107                     end
108                     
109                     always@(posedge clk or negedge rst_n)
110                     begin
111        1/1              if(~rst_n)
112        1/1                  ram_wr_strb &lt;= 2'b00;
113                         else
114        1/1                  ram_wr_strb &lt;= (wr_vld &amp;&amp; d_select[0]) ? wstrb[1:0] : 2'b00;
115                     end
116                     
117                     always@(posedge clk or negedge rst_n)
118                     begin
119        1/1              if(~rst_n)
120        1/1                  ram_wr_addr &lt;= 4'b0000;
121                         else
122        1/1                  ram_wr_addr &lt;= (wr_vld &amp;&amp; d_select[0]) ? waddr[3:0] : 4'b0000;
123                     end
124                     
125                     always@(posedge clk or negedge rst_n)
126                     begin
127        1/1              if(~rst_n)
128        1/1                  ram_wr_data &lt;= 32'd0;
129                         else
130        1/1                  ram_wr_data &lt;= (wr_vld &amp;&amp; d_select[0]) ? wr_data : 32'd0;
</pre>
<hr>
<a name="inst_tag_1_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1.html#inst_tag_1" >npu_tb.u_NPU.pe_control_data.ram_wr_control_0</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>32</td><td>26</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>32</td><td>26</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       71
 EXPRESSION (wr_sop &amp;&amp; decode_rst)
             ---1--    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83
 EXPRESSION (wr_sop &amp;&amp; decode_rst)
             ---1--    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       98
 EXPRESSION (wr_sop ? ((wr_sop_cnt + 1'b1)) : wr_sop_cnt)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? wstrb[1:0] : 2'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? waddr[3:0] : 4'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       130
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? wr_data : 32'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       130
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_1_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1.html#inst_tag_1" >npu_tb.u_NPU.pe_control_data.ram_wr_control_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s8">
<td>Total Bits</td>
<td class="rt">250</td>
<td class="rt">220</td>
<td class="rt">88.00 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">110</td>
<td class="rt">88.00 </td>
</tr><tr class="s8">
<td nowrap>Total Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">110</td>
<td class="rt">88.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">152</td>
<td class="rt">146</td>
<td class="rt">96.05 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">76</td>
<td class="rt">73</td>
<td class="rt">96.05 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">76</td>
<td class="rt">73</td>
<td class="rt">96.05 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s7">
<td>Signal Bits</td>
<td class="rt">98</td>
<td class="rt">74</td>
<td class="rt">75.51 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">37</td>
<td class="rt">75.51 </td>
</tr><tr class="s7">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">37</td>
<td class="rt">75.51 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_sop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_eop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ram_wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[5:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[7:6]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[31:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>d_select[2:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>d_select[9:3]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[19:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr[22:20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wstrb[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wstrb[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wr_sop_cnt[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>decode_rst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_1_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1.html#inst_tag_1" >npu_tb.u_NPU.pe_control_data.ram_wr_control_0</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">27</td>
<td class="rt">27</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">69</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">81</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">103</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">127</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57             if(~rst_n)
               <font color = "green">-1-</font>  
58                 d_select <= 10'd0;
           <font color = "green">        ==></font>
59             else if(wr_sop)
                    <font color = "green">-2-</font>  
60                 d_select <= bus_data_vld;
           <font color = "green">        ==></font>
61             else if(wr_vld)
                    <font color = "green">-3-</font>  
62                 d_select <= d_select >> 1;
           <font color = "green">        ==></font>
63             else
64                 d_select <= d_select;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
69             if(~rst_n)
               <font color = "green">-1-</font>  
70                 waddr <= 24'd0;
           <font color = "green">        ==></font>
71             else if(wr_sop && decode_rst)
                    <font color = "green">-2-</font>  
72                 waddr <= {waddr6,waddr5,waddr4,waddr3,waddr2,waddr1};
           <font color = "green">        ==></font>
73             else if(wr_vld && d_select[0])
                    <font color = "green">-3-</font>  
74                 waddr <= waddr >> 4;
           <font color = "green">        ==></font>
75             else
76                 waddr <= waddr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
81             if(~rst_n)
               <font color = "green">-1-</font>  
82                 wstrb <= 12'd0;
           <font color = "green">        ==></font>
83             else if(wr_sop && decode_rst)
                    <font color = "green">-2-</font>  
84                 wstrb <= {wr_strb6,wr_strb5,wr_strb4,wr_strb3,wr_strb2,wr_strb1};
           <font color = "green">        ==></font>
85             else if(wr_vld && d_select[0])
                    <font color = "green">-3-</font>  
86                 wstrb <= wstrb >> 2;
           <font color = "green">        ==></font>
87             else
88                 wstrb <= wstrb;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93             if(~rst_n)
               <font color = "green">-1-</font>  
94                 wr_sop_cnt <= 2'd0;
           <font color = "green">        ==></font>
95             else if(wr_sop_cnt == 2'b11)
                    <font color = "green">-2-</font>  
96                 wr_sop_cnt <= 2'd0;
           <font color = "green">        ==></font>
97             else
98                 wr_sop_cnt <= wr_sop ? wr_sop_cnt + 1'b1 : wr_sop_cnt;
                                        <font color = "green">-3-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103            if(~rst_n)
               <font color = "green">-1-</font>  
104                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
105            else
106                ram_wr_en <= wr_vld && d_select[0];
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111            if(~rst_n)
               <font color = "green">-1-</font>  
112                ram_wr_strb <= 2'b00;
           <font color = "green">        ==></font>
113            else
114                ram_wr_strb <= (wr_vld && d_select[0]) ? wstrb[1:0] : 2'b00;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119            if(~rst_n)
               <font color = "green">-1-</font>  
120                ram_wr_addr <= 4'b0000;
           <font color = "green">        ==></font>
121            else
122                ram_wr_addr <= (wr_vld && d_select[0]) ? waddr[3:0] : 4'b0000;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
127            if(~rst_n)
               <font color = "green">-1-</font>  
128                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
129            else
130                ram_wr_data <= (wr_vld && d_select[0]) ? wr_data : 32'd0;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_7'>
<a name="inst_tag_7_Line"></a>
<b>Line Coverage for Instance : <a href="mod1.html#inst_tag_7" >npu_tb.u_NPU.pe_control_data.ram_wr_control_6</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>38</td><td>38</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>69</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>81</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>103</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>127</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin
57         1/1              if(~rst_n)
58         1/1                  d_select &lt;= 10'd0;
59         1/1              else if(wr_sop)
60         1/1                  d_select &lt;= bus_data_vld;
61         1/1              else if(wr_vld)
62         1/1                  d_select &lt;= d_select &gt;&gt; 1;
63                          else
64         1/1                  d_select &lt;= d_select;
65                      end
66                      
67                      always@(posedge clk or negedge rst_n)
68                      begin
69         1/1              if(~rst_n)
70         1/1                  waddr &lt;= 24'd0;
71         1/1              else if(wr_sop &amp;&amp; decode_rst)
72         1/1                  waddr &lt;= {waddr6,waddr5,waddr4,waddr3,waddr2,waddr1};
73         1/1              else if(wr_vld &amp;&amp; d_select[0])
74         1/1                  waddr &lt;= waddr &gt;&gt; 4;
75                          else
76         1/1                  waddr &lt;= waddr;
77                      end
78                      
79                      always@(posedge clk or negedge rst_n)
80                      begin
81         1/1              if(~rst_n)
82         1/1                  wstrb &lt;= 12'd0;
83         1/1              else if(wr_sop &amp;&amp; decode_rst)
84         1/1                  wstrb &lt;= {wr_strb6,wr_strb5,wr_strb4,wr_strb3,wr_strb2,wr_strb1};
85         1/1              else if(wr_vld &amp;&amp; d_select[0])
86         1/1                  wstrb &lt;= wstrb &gt;&gt; 2;
87                          else
88         1/1                  wstrb &lt;= wstrb;
89                      end
90                      
91                      always@(posedge clk or negedge rst_n)
92                      begin
93         1/1              if(~rst_n)
94         1/1                  wr_sop_cnt &lt;= 2'd0;
95         1/1              else if(wr_sop_cnt == 2'b11)
96         1/1                  wr_sop_cnt &lt;= 2'd0;
97                          else
98         1/1                  wr_sop_cnt &lt;= wr_sop ? wr_sop_cnt + 1'b1 : wr_sop_cnt;
99                      end
100                     
101                     always@(posedge clk or negedge rst_n)
102                     begin
103        1/1              if(~rst_n)
104        1/1                  ram_wr_en &lt;= 1'b0;
105                         else
106        1/1                  ram_wr_en &lt;= wr_vld &amp;&amp; d_select[0];
107                     end
108                     
109                     always@(posedge clk or negedge rst_n)
110                     begin
111        1/1              if(~rst_n)
112        1/1                  ram_wr_strb &lt;= 2'b00;
113                         else
114        1/1                  ram_wr_strb &lt;= (wr_vld &amp;&amp; d_select[0]) ? wstrb[1:0] : 2'b00;
115                     end
116                     
117                     always@(posedge clk or negedge rst_n)
118                     begin
119        1/1              if(~rst_n)
120        1/1                  ram_wr_addr &lt;= 4'b0000;
121                         else
122        1/1                  ram_wr_addr &lt;= (wr_vld &amp;&amp; d_select[0]) ? waddr[3:0] : 4'b0000;
123                     end
124                     
125                     always@(posedge clk or negedge rst_n)
126                     begin
127        1/1              if(~rst_n)
128        1/1                  ram_wr_data &lt;= 32'd0;
129                         else
130        1/1                  ram_wr_data &lt;= (wr_vld &amp;&amp; d_select[0]) ? wr_data : 32'd0;
</pre>
<hr>
<a name="inst_tag_7_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1.html#inst_tag_7" >npu_tb.u_NPU.pe_control_data.ram_wr_control_6</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>32</td><td>26</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>32</td><td>26</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       71
 EXPRESSION (wr_sop &amp;&amp; decode_rst)
             ---1--    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83
 EXPRESSION (wr_sop &amp;&amp; decode_rst)
             ---1--    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       98
 EXPRESSION (wr_sop ? ((wr_sop_cnt + 1'b1)) : wr_sop_cnt)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? wstrb[1:0] : 2'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? waddr[3:0] : 4'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       130
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? wr_data : 32'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       130
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_7_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1.html#inst_tag_7" >npu_tb.u_NPU.pe_control_data.ram_wr_control_6</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">11</td>
<td class="rt">73.33 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">250</td>
<td class="rt">240</td>
<td class="rt">96.00 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">120</td>
<td class="rt">96.00 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">120</td>
<td class="rt">96.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">152</td>
<td class="rt">150</td>
<td class="rt">98.68 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">76</td>
<td class="rt">75</td>
<td class="rt">98.68 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">76</td>
<td class="rt">75</td>
<td class="rt">98.68 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s4">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">2</td>
<td class="rt">40.00 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">98</td>
<td class="rt">90</td>
<td class="rt">91.84 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">45</td>
<td class="rt">91.84 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">45</td>
<td class="rt">91.84 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_sop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_eop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ram_wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[21:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[31:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>d_select[8:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>d_select[9]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[15:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr[16]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[19:17]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr[20]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>waddr[23:21]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wstrb[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wstrb[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wr_sop_cnt[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>decode_rst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_7_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1.html#inst_tag_7" >npu_tb.u_NPU.pe_control_data.ram_wr_control_6</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">27</td>
<td class="rt">27</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">69</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">81</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">103</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">127</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57             if(~rst_n)
               <font color = "green">-1-</font>  
58                 d_select <= 10'd0;
           <font color = "green">        ==></font>
59             else if(wr_sop)
                    <font color = "green">-2-</font>  
60                 d_select <= bus_data_vld;
           <font color = "green">        ==></font>
61             else if(wr_vld)
                    <font color = "green">-3-</font>  
62                 d_select <= d_select >> 1;
           <font color = "green">        ==></font>
63             else
64                 d_select <= d_select;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
69             if(~rst_n)
               <font color = "green">-1-</font>  
70                 waddr <= 24'd0;
           <font color = "green">        ==></font>
71             else if(wr_sop && decode_rst)
                    <font color = "green">-2-</font>  
72                 waddr <= {waddr6,waddr5,waddr4,waddr3,waddr2,waddr1};
           <font color = "green">        ==></font>
73             else if(wr_vld && d_select[0])
                    <font color = "green">-3-</font>  
74                 waddr <= waddr >> 4;
           <font color = "green">        ==></font>
75             else
76                 waddr <= waddr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
81             if(~rst_n)
               <font color = "green">-1-</font>  
82                 wstrb <= 12'd0;
           <font color = "green">        ==></font>
83             else if(wr_sop && decode_rst)
                    <font color = "green">-2-</font>  
84                 wstrb <= {wr_strb6,wr_strb5,wr_strb4,wr_strb3,wr_strb2,wr_strb1};
           <font color = "green">        ==></font>
85             else if(wr_vld && d_select[0])
                    <font color = "green">-3-</font>  
86                 wstrb <= wstrb >> 2;
           <font color = "green">        ==></font>
87             else
88                 wstrb <= wstrb;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93             if(~rst_n)
               <font color = "green">-1-</font>  
94                 wr_sop_cnt <= 2'd0;
           <font color = "green">        ==></font>
95             else if(wr_sop_cnt == 2'b11)
                    <font color = "green">-2-</font>  
96                 wr_sop_cnt <= 2'd0;
           <font color = "green">        ==></font>
97             else
98                 wr_sop_cnt <= wr_sop ? wr_sop_cnt + 1'b1 : wr_sop_cnt;
                                        <font color = "green">-3-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103            if(~rst_n)
               <font color = "green">-1-</font>  
104                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
105            else
106                ram_wr_en <= wr_vld && d_select[0];
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111            if(~rst_n)
               <font color = "green">-1-</font>  
112                ram_wr_strb <= 2'b00;
           <font color = "green">        ==></font>
113            else
114                ram_wr_strb <= (wr_vld && d_select[0]) ? wstrb[1:0] : 2'b00;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119            if(~rst_n)
               <font color = "green">-1-</font>  
120                ram_wr_addr <= 4'b0000;
           <font color = "green">        ==></font>
121            else
122                ram_wr_addr <= (wr_vld && d_select[0]) ? waddr[3:0] : 4'b0000;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
127            if(~rst_n)
               <font color = "green">-1-</font>  
128                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
129            else
130                ram_wr_data <= (wr_vld && d_select[0]) ? wr_data : 32'd0;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_8'>
<a name="inst_tag_8_Line"></a>
<b>Line Coverage for Instance : <a href="mod1.html#inst_tag_8" >npu_tb.u_NPU.pe_control_data.ram_wr_control_7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s10"><td class="lf">TOTAL</td><td></td><td>38</td><td>38</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>57</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>69</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>81</td><td>7</td><td>7</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>93</td><td>5</td><td>5</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>103</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>111</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>119</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>127</td><td>3</td><td>3</td><td>100.00</td></tr>
</table>
<pre class="code"><br clear=all>
56                      begin
57         1/1              if(~rst_n)
58         1/1                  d_select &lt;= 10'd0;
59         1/1              else if(wr_sop)
60         1/1                  d_select &lt;= bus_data_vld;
61         1/1              else if(wr_vld)
62         1/1                  d_select &lt;= d_select &gt;&gt; 1;
63                          else
64         1/1                  d_select &lt;= d_select;
65                      end
66                      
67                      always@(posedge clk or negedge rst_n)
68                      begin
69         1/1              if(~rst_n)
70         1/1                  waddr &lt;= 24'd0;
71         1/1              else if(wr_sop &amp;&amp; decode_rst)
72         1/1                  waddr &lt;= {waddr6,waddr5,waddr4,waddr3,waddr2,waddr1};
73         1/1              else if(wr_vld &amp;&amp; d_select[0])
74         1/1                  waddr &lt;= waddr &gt;&gt; 4;
75                          else
76         1/1                  waddr &lt;= waddr;
77                      end
78                      
79                      always@(posedge clk or negedge rst_n)
80                      begin
81         1/1              if(~rst_n)
82         1/1                  wstrb &lt;= 12'd0;
83         1/1              else if(wr_sop &amp;&amp; decode_rst)
84         1/1                  wstrb &lt;= {wr_strb6,wr_strb5,wr_strb4,wr_strb3,wr_strb2,wr_strb1};
85         1/1              else if(wr_vld &amp;&amp; d_select[0])
86         1/1                  wstrb &lt;= wstrb &gt;&gt; 2;
87                          else
88         1/1                  wstrb &lt;= wstrb;
89                      end
90                      
91                      always@(posedge clk or negedge rst_n)
92                      begin
93         1/1              if(~rst_n)
94         1/1                  wr_sop_cnt &lt;= 2'd0;
95         1/1              else if(wr_sop_cnt == 2'b11)
96         1/1                  wr_sop_cnt &lt;= 2'd0;
97                          else
98         1/1                  wr_sop_cnt &lt;= wr_sop ? wr_sop_cnt + 1'b1 : wr_sop_cnt;
99                      end
100                     
101                     always@(posedge clk or negedge rst_n)
102                     begin
103        1/1              if(~rst_n)
104        1/1                  ram_wr_en &lt;= 1'b0;
105                         else
106        1/1                  ram_wr_en &lt;= wr_vld &amp;&amp; d_select[0];
107                     end
108                     
109                     always@(posedge clk or negedge rst_n)
110                     begin
111        1/1              if(~rst_n)
112        1/1                  ram_wr_strb &lt;= 2'b00;
113                         else
114        1/1                  ram_wr_strb &lt;= (wr_vld &amp;&amp; d_select[0]) ? wstrb[1:0] : 2'b00;
115                     end
116                     
117                     always@(posedge clk or negedge rst_n)
118                     begin
119        1/1              if(~rst_n)
120        1/1                  ram_wr_addr &lt;= 4'b0000;
121                         else
122        1/1                  ram_wr_addr &lt;= (wr_vld &amp;&amp; d_select[0]) ? waddr[3:0] : 4'b0000;
123                     end
124                     
125                     always@(posedge clk or negedge rst_n)
126                     begin
127        1/1              if(~rst_n)
128        1/1                  ram_wr_data &lt;= 32'd0;
129                         else
130        1/1                  ram_wr_data &lt;= (wr_vld &amp;&amp; d_select[0]) ? wr_data : 32'd0;
</pre>
<hr>
<a name="inst_tag_8_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod1.html#inst_tag_8" >npu_tb.u_NPU.pe_control_data.ram_wr_control_7</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s8"><td class="lf">Conditions</td><td>32</td><td>26</td><td>81.25</td></tr>
<tr class="s8"><td class="lf">Logical</td><td>32</td><td>26</td><td>81.25</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       71
 EXPRESSION (wr_sop &amp;&amp; decode_rst)
             ---1--    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       73
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       83
 EXPRESSION (wr_sop &amp;&amp; decode_rst)
             ---1--    -----2----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       85
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       98
 EXPRESSION (wr_sop ? ((wr_sop_cnt + 1'b1)) : wr_sop_cnt)
             ---1--
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       106
 EXPRESSION (wr_vld &amp;&amp; d_select[0])
             ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? wstrb[1:0] : 2'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       114
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? waddr[3:0] : 4'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       122
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       130
 EXPRESSION ((wr_vld &amp;&amp; d_select[0]) ? wr_data : 32'b0)
             -----------1-----------
</pre>
<table class="noborder">
<col width="40">
<tr><th>-1-</th><th>Status</th></tr>
<tr class="uGreen"><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td class="lf">Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       130
 SUB-EXPRESSION (wr_vld &amp;&amp; d_select[0])
                 ---1--    -----2-----
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th></tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uGreen"><td>1</td><td>0</td><td class="lf">Covered</td></tr>
<tr class="uGreen"><td>1</td><td>1</td><td class="lf">Covered</td></tr>
</table>
<hr>
<a name="inst_tag_8_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod1.html#inst_tag_8" >npu_tb.u_NPU.pe_control_data.ram_wr_control_7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s8">
<td>Totals</td>
<td class="rt">15</td>
<td class="rt">13</td>
<td class="rt">86.67 </td>
</tr><tr class="s9">
<td>Total Bits</td>
<td class="rt">250</td>
<td class="rt">240</td>
<td class="rt">96.00 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 0->1</td>
<td class="rt">125</td>
<td class="rt">120</td>
<td class="rt">96.00 </td>
</tr><tr class="s9">
<td nowrap>Total Bits 1->0</td>
<td class="rt">125</td>
<td class="rt">120</td>
<td class="rt">96.00 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s9">
<td>Ports</td>
<td class="rt">10</td>
<td class="rt">9</td>
<td class="rt">90.00 </td>
</tr><tr class="s9">
<td>Port Bits</td>
<td class="rt">152</td>
<td class="rt">144</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 0->1</td>
<td class="rt">76</td>
<td class="rt">72</td>
<td class="rt">94.74 </td>
</tr><tr class="s9">
<td nowrap>Port Bits 1->0</td>
<td class="rt">76</td>
<td class="rt">72</td>
<td class="rt">94.74 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s8">
<td>Signals</td>
<td class="rt">5</td>
<td class="rt">4</td>
<td class="rt">80.00 </td>
</tr><tr class="s9">
<td>Signal Bits</td>
<td class="rt">98</td>
<td class="rt">96</td>
<td class="rt">97.96 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">49</td>
<td class="rt">48</td>
<td class="rt">97.96 </td>
</tr><tr class="s9">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">49</td>
<td class="rt">48</td>
<td class="rt">97.96 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_n</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_sop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_eop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_vld</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>wr_data[31:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>ram_wr_en</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_strb[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_addr[3:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[1]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[3:2]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[4]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[6:5]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[7]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[21:8]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[22]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>ram_wr_data[31:23]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>d_select[9:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>waddr[23:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wstrb[10:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>wstrb[11]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wr_sop_cnt[1:0]</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr><tr>
<td>decode_rst</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_8_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod1.html#inst_tag_8" >npu_tb.u_NPU.pe_control_data.ram_wr_control_7</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s10">
<td>Branches</td>
<td></td>
<td class="rt">27</td>
<td class="rt">27</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">57</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">69</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">81</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">93</td>
<td class="rt">4</td>
<td class="rt">4</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">103</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">111</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">119</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">127</td>
<td class="rt">3</td>
<td class="rt">3</td>
<td class="rt">100.00</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
57             if(~rst_n)
               <font color = "green">-1-</font>  
58                 d_select <= 10'd0;
           <font color = "green">        ==></font>
59             else if(wr_sop)
                    <font color = "green">-2-</font>  
60                 d_select <= bus_data_vld;
           <font color = "green">        ==></font>
61             else if(wr_vld)
                    <font color = "green">-3-</font>  
62                 d_select <= d_select >> 1;
           <font color = "green">        ==></font>
63             else
64                 d_select <= d_select;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
69             if(~rst_n)
               <font color = "green">-1-</font>  
70                 waddr <= 24'd0;
           <font color = "green">        ==></font>
71             else if(wr_sop && decode_rst)
                    <font color = "green">-2-</font>  
72                 waddr <= {waddr6,waddr5,waddr4,waddr3,waddr2,waddr1};
           <font color = "green">        ==></font>
73             else if(wr_vld && d_select[0])
                    <font color = "green">-3-</font>  
74                 waddr <= waddr >> 4;
           <font color = "green">        ==></font>
75             else
76                 waddr <= waddr;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
81             if(~rst_n)
               <font color = "green">-1-</font>  
82                 wstrb <= 12'd0;
           <font color = "green">        ==></font>
83             else if(wr_sop && decode_rst)
                    <font color = "green">-2-</font>  
84                 wstrb <= {wr_strb6,wr_strb5,wr_strb4,wr_strb3,wr_strb2,wr_strb1};
           <font color = "green">        ==></font>
85             else if(wr_vld && d_select[0])
                    <font color = "green">-3-</font>  
86                 wstrb <= wstrb >> 2;
           <font color = "green">        ==></font>
87             else
88                 wstrb <= wstrb;
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
93             if(~rst_n)
               <font color = "green">-1-</font>  
94                 wr_sop_cnt <= 2'd0;
           <font color = "green">        ==></font>
95             else if(wr_sop_cnt == 2'b11)
                    <font color = "green">-2-</font>  
96                 wr_sop_cnt <= 2'd0;
           <font color = "green">        ==></font>
97             else
98                 wr_sop_cnt <= wr_sop ? wr_sop_cnt + 1'b1 : wr_sop_cnt;
                                        <font color = "green">-3-</font>  
                                        <font color = "green">==></font>  
                                        <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
103            if(~rst_n)
               <font color = "green">-1-</font>  
104                ram_wr_en <= 1'b0;
           <font color = "green">        ==></font>
105            else
106                ram_wr_en <= wr_vld && d_select[0];
           <font color = "green">        ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
111            if(~rst_n)
               <font color = "green">-1-</font>  
112                ram_wr_strb <= 2'b00;
           <font color = "green">        ==></font>
113            else
114                ram_wr_strb <= (wr_vld && d_select[0]) ? wstrb[1:0] : 2'b00;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
119            if(~rst_n)
               <font color = "green">-1-</font>  
120                ram_wr_addr <= 4'b0000;
           <font color = "green">        ==></font>
121            else
122                ram_wr_addr <= (wr_vld && d_select[0]) ? waddr[3:0] : 4'b0000;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
127            if(~rst_n)
               <font color = "green">-1-</font>  
128                ram_wr_data <= 32'd0;
           <font color = "green">        ==></font>
129            else
130                ram_wr_data <= (wr_vld && d_select[0]) ? wr_data : 32'd0;
                                                          <font color = "green">-2-</font>  
                                                          <font color = "green">==></font>  
                                                          <font color = "green">==></font>  
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_1">
    <li>
      <a href="#inst_tag_1_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_1_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_1_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_1_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_2">
    <li>
      <a href="#inst_tag_2_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_2_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_2_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_2_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_3">
    <li>
      <a href="#inst_tag_3_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_3_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_3_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_3_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_4">
    <li>
      <a href="#inst_tag_4_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_4_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_4_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_4_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_5">
    <li>
      <a href="#inst_tag_5_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_5_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_5_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_5_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_6">
    <li>
      <a href="#inst_tag_6_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_6_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_6_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_6_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_7">
    <li>
      <a href="#inst_tag_7_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_7_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_7_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_7_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_8">
    <li>
      <a href="#inst_tag_8_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_8_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_8_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_8_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_ram_wr_control_data">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
