/* bench 17884.4.0 569a5f7ceb66 */
/* bench 17884.4.1 47b606432247 */
/* bench 17884.4.2 397f0c47bcc2 */
/* bench 17884.4.3 46a00717ff77 */
/* bench 20436.6.0 026f223b37ed */
/* bench 20436.6.1 ddbaaf9df0ed */
/* bench 20436.6.2 9934b741de84 */
/* bench 17884.4.5 6f94a257c79c */
/* bench 17884.4.6 d1b1e4d1a404 */
/* bench 17884.4.7 a5e6c775e333 */
/* bench 17884.4.8 9ea5e8fb49b3 */
/* bench 17884.4.9 8506df866cc2 */
/* bench 17884.4.10 72fe464eed67 */
/* bench 17884.4.11 06a0d1834ecc */
/* bench 17884.4.12 47b4b16052de */
/* bench 17884.4.13 2d57eedee8c9 */
/* bench 17884.4.14 6d62eaef82e9 */
/* bench 17884.4.15 3c824eda3230 */
/* bench 17884.4.16 386f86c2969f */
/* bench 17884.4.17 3e7b6bcc65a0 */
FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Definitions for CS4271 ASoC codec driver
 *
 * Copyright (c) 2010 Alexander Sverdlin <subaparts@yandex.ru>
 */

#ifndef __CS4271_H
#define __CS4271_H

struct cs4271_platform_data {
	int gpio_nreset;	/* GPIO driving Reset pin, if any */
	bool amutec_eq_bmutec;	/* flag to enable AMUTEC=BMUTEC */
/* bench 7427.2.0 00608c3dc598 */
/* bench 7427.2.1 5d037fd89dfa */
/* bench 7427.2.2 c16cccb289d9 */
	 * line is de-asserted. That also means that clocks cannot be changed
	 * without putting the chip back into hardware reset, which also requires
	 * a complete re-initialization of all registers.
	 *
	 * One (undocumented) workaround is to assert and de-assert the PDN bit
	 * in the MODE2 register. This workaround can be enabled with the
	 * following flag.
	 *
	 * Note that this is not needed in case the clocks are stable
	 * throughout the entire runtime of the codec.
/* bench 6621.3.0 c58d8bd46836 */
	 */
	bool enable_soft_reset;
};

#endif /* __CS4271_H */
