{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1632507451974 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632507451974 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 24 23:47:31 2021 " "Processing started: Fri Sep 24 23:47:31 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632507451974 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507451974 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 3x8-Decoder -c DUT " "Command: quartus_map --read_settings_files=on --write_settings_files=off 3x8-Decoder -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507451974 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1632507452440 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1632507452441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file testbench.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Testbench-Behave " "Found design unit 1: Testbench-Behave" {  } { { "testbench.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/testbench.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632507466325 ""} { "Info" "ISGN_ENTITY_NAME" "1 Testbench " "Found entity 1: Testbench" {  } { { "testbench.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/testbench.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632507466325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dut.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file dut.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/DUT.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632507466327 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/DUT.vhdl" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632507466327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "3x8-decoder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file 3x8-decoder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decoder_3x8-bm " "Found design unit 1: decoder_3x8-bm" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632507466328 ""} { "Info" "ISGN_ENTITY_NAME" "1 decoder_3x8 " "Found entity 1: decoder_3x8" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1632507466328 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466328 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DUT " "Elaborating entity \"DUT\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1632507466368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3x8 decoder_3x8:add_instance " "Elaborating entity \"decoder_3x8\" for hierarchy \"decoder_3x8:add_instance\"" {  } { { "DUT.vhdl" "add_instance" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/DUT.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1632507466369 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "k 3x8-Decoder.vhdl(17) " "VHDL Process Statement warning at 3x8-Decoder.vhdl(17): inferring latch(es) for signal or variable \"k\", which holds its previous value in one or more paths through the process" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1632507466371 "|DUT|decoder_3x8:add_instance"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "op 3x8-Decoder.vhdl(17) " "VHDL Process Statement warning at 3x8-Decoder.vhdl(17): inferring latch(es) for signal or variable \"op\", which holds its previous value in one or more paths through the process" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 17 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1632507466372 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:op\[0\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:op\[0\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466373 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:op\[1\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:op\[1\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466373 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:op\[2\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:op\[2\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466374 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:op\[3\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:op\[3\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466374 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:op\[4\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:op\[4\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466374 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:op\[5\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:op\[5\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466374 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:op\[6\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:op\[6\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466374 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:op\[7\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:op\[7\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466374 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[0\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[0\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466374 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[1\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[1\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466375 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[2\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[2\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466375 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[3\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[3\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466375 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[4\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[4\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466375 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[5\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[5\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466375 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[6\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[6\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466375 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[7\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[7\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466375 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[8\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[8\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466375 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[9\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[9\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466376 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[10\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[10\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466376 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[11\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[11\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466376 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[12\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[12\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466376 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[13\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[13\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466376 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[14\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[14\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466376 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[15\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[15\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466376 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[16\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[16\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466376 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[17\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[17\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466377 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[18\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[18\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466377 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[19\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[19\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466377 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[20\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[20\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466377 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[21\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[21\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466377 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[22\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[22\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466377 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[23\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[23\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466377 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[24\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[24\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466377 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[25\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[25\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466377 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[26\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[26\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466377 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[27\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[27\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466378 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[28\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[28\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466378 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[29\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[29\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466378 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[30\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[30\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466378 "|DUT|decoder_3x8:add_instance"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bm2:k\[31\] 3x8-Decoder.vhdl(21) " "Inferred latch for \"bm2:k\[31\]\" at 3x8-Decoder.vhdl(21)" {  } { { "3x8-Decoder.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/3x8-Decoder.vhdl" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466378 "|DUT|decoder_3x8:add_instance"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[0\] VCC " "Pin \"output_vector\[0\]\" is stuck at VCC" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/DUT.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632507466622 "|DUT|output_vector[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[1\] VCC " "Pin \"output_vector\[1\]\" is stuck at VCC" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/DUT.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632507466622 "|DUT|output_vector[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[2\] VCC " "Pin \"output_vector\[2\]\" is stuck at VCC" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/DUT.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632507466622 "|DUT|output_vector[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[3\] VCC " "Pin \"output_vector\[3\]\" is stuck at VCC" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/DUT.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632507466622 "|DUT|output_vector[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[4\] VCC " "Pin \"output_vector\[4\]\" is stuck at VCC" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/DUT.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632507466622 "|DUT|output_vector[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[5\] VCC " "Pin \"output_vector\[5\]\" is stuck at VCC" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/DUT.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632507466622 "|DUT|output_vector[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[6\] VCC " "Pin \"output_vector\[6\]\" is stuck at VCC" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/DUT.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632507466622 "|DUT|output_vector[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "output_vector\[7\] VCC " "Pin \"output_vector\[7\]\" is stuck at VCC" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/DUT.vhdl" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1632507466622 "|DUT|output_vector[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1632507466622 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[0\] " "No output dependent on input pin \"input_vector\[0\]\"" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/DUT.vhdl" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632507466632 "|DUT|input_vector[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[1\] " "No output dependent on input pin \"input_vector\[1\]\"" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/DUT.vhdl" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632507466632 "|DUT|input_vector[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[2\] " "No output dependent on input pin \"input_vector\[2\]\"" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/DUT.vhdl" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632507466632 "|DUT|input_vector[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "input_vector\[3\] " "No output dependent on input pin \"input_vector\[3\]\"" {  } { { "DUT.vhdl" "" { Text "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/DUT.vhdl" 6 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1632507466632 "|DUT|input_vector[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1632507466632 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1632507466632 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1632507466632 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1632507466632 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 17 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 17 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632507466683 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 24 23:47:46 2021 " "Processing ended: Fri Sep 24 23:47:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632507466683 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632507466683 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632507466683 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1632507466683 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1632507468182 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632507468182 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 24 23:47:47 2021 " "Processing started: Fri Sep 24 23:47:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632507468182 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1632507468182 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 3x8-Decoder -c DUT " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 3x8-Decoder -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1632507468183 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1632507468331 ""}
{ "Info" "0" "" "Project  = 3x8-Decoder" {  } {  } 0 0 "Project  = 3x8-Decoder" 0 0 "Fitter" 0 0 1632507468332 ""}
{ "Info" "0" "" "Revision = DUT" {  } {  } 0 0 "Revision = DUT" 0 0 "Fitter" 0 0 1632507468332 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1632507468393 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1632507468394 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DUT 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"DUT\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1632507468397 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632507468467 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1632507468467 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1632507468523 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1632507468529 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632507468686 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632507468686 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632507468686 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632507468686 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1632507468686 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1632507468686 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "12 12 " "No exact pin location assignment(s) for 12 pins of 12 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1632507468707 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1632507468735 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1632507468736 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1632507468737 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1632507468737 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1632507468738 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1632507468738 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Fitter" 0 -1 1632507468738 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1632507468738 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1632507468739 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1632507468739 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1632507468746 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1632507468746 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1632507468747 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1632507468751 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1632507468758 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1632507468758 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1632507468758 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1632507468758 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 3.3V 4 8 0 " "Number of I/O pins in group: 12 (unused VREF, 3.3V VCCIO, 4 input, 8 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1632507468759 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1632507468759 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1632507468759 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 25 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1632507468759 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1632507468759 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 29 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1632507468759 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1632507468759 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1632507468759 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1632507468759 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632507468766 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1632507468770 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1632507468914 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632507468929 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1632507468931 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1632507468973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632507468973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1632507468984 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 12 { 0 ""} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1632507469072 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1632507469072 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1632507469086 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1632507469086 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1632507469086 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632507469088 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1632507469103 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1632507469114 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1632507469138 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/output_files/DUT.fit.smsg " "Generated suppressed messages file D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/output_files/DUT.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1632507469177 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5069 " "Peak virtual memory: 5069 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632507469207 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 24 23:47:49 2021 " "Processing ended: Fri Sep 24 23:47:49 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632507469207 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632507469207 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632507469207 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1632507469207 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1632507470477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632507470478 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 24 23:47:50 2021 " "Processing started: Fri Sep 24 23:47:50 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632507470478 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1632507470478 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 3x8-Decoder -c DUT " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 3x8-Decoder -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1632507470478 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1632507470823 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1632507470896 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1632507470908 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4658 " "Peak virtual memory: 4658 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632507471060 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 24 23:47:51 2021 " "Processing ended: Fri Sep 24 23:47:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632507471060 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632507471060 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632507471060 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1632507471060 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1632507471772 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1632507472595 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632507472596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 24 23:47:52 2021 " "Processing started: Fri Sep 24 23:47:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632507472596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1632507472596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 3x8-Decoder -c DUT " "Command: quartus_sta 3x8-Decoder -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1632507472596 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1632507472749 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1632507472933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1632507472934 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632507473000 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1632507473000 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1632507473079 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1632507473107 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DUT.sdc " "Synopsys Design Constraints File file not found: 'DUT.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1632507473149 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1632507473149 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1632507473151 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1632507473151 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1632507473156 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1632507473163 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1632507473167 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1632507473174 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1632507473177 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1632507473179 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1632507473181 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1632507473184 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1632507473186 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1632507473187 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1632507473195 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1632507473195 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632507473244 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 24 23:47:53 2021 " "Processing ended: Fri Sep 24 23:47:53 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632507473244 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632507473244 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632507473244 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1632507473244 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1632507474480 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1632507474480 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 24 23:47:54 2021 " "Processing started: Fri Sep 24 23:47:54 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1632507474480 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1632507474480 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off 3x8-Decoder -c DUT " "Command: quartus_eda --read_settings_files=off --write_settings_files=off 3x8-Decoder -c DUT" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1632507474481 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1632507475015 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "DUT.vho DUT_vhd.sdo D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/simulation/modelsim/ simulation " "Generated files \"DUT.vho\" and \"DUT_vhd.sdo\" in directory \"D:/Acads/Sem3/EE214-Digital-Circuits-Lab/Projects/HW-2/3x8-Decoder/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1632507475089 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1632507475128 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 24 23:47:55 2021 " "Processing ended: Fri Sep 24 23:47:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1632507475128 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1632507475128 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1632507475128 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1632507475128 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 29 s " "Quartus Prime Full Compilation was successful. 0 errors, 29 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1632507475784 ""}
