#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed Nov 17 02:21:33 2021
# Process ID: 25338
# Current directory: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj
# Command line: vivado -mode batch -source design.tcl -notrace
# Log file: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/vivado.log
# Journal file: /home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/viv2019.1_proj/vivado.jou
#-----------------------------------------------------------
source design.tcl -notrace
#HD: Setting Tcl Params:
	place.closeImportedSites == 1
	tcl.notrace == 1
	hd.visual == 0
#HD: Running synthesis for block cnn_layer_accel
	Writing results to: ./Synth/cnn_layer_accel
	Parsing PRJ file: ./Sources/prj/cnn_layer_accel.prj
	WARNING: No XDC file specified for cnn_layer_accel
Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top cnn_layer_accel -part xcvu37p-fsvh2892-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcvu37p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcvu37p'
INFO: [Common 17-1540] The version limit for your license is '2019.10' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 25406 
WARNING: [Synth 8-2507] parameter declaration becomes local in cnn_layer_accel_awe_dsps with formal parameter declaration list [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/defs/awe.svh:1]
WARNING: [Synth 8-976] trans_in_meta has already been declared [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:142]
WARNING: [Synth 8-2654] second declaration of trans_in_meta ignored [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:142]
INFO: [Synth 8-994] trans_in_meta is declared here [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:137]
ERROR: [Synth 8-2158] illegal operand for operator > [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:305]
ERROR: [Synth 8-2576] procedural assignment to a non-register gi0 is not permitted [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:308]
ERROR: [Synth 8-2576] procedural assignment to a non-register gi0 is not permitted [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:308]
ERROR: [Synth 8-1718] cannot assign an unpacked type to a packed type [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:310]
INFO: [Synth 8-2350] module cnn_layer_accel_awp ignored due to previous errors [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:31]
Failed to read verilog '/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv'
INFO: [Common 17-83] Releasing license: Synthesis
5 Infos, 3 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Synth 8-2158] illegal operand for operator > [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:305]
ERROR: [Synth 8-2576] procedural assignment to a non-register gi0 is not permitted [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:308]
ERROR: [Synth 8-2576] procedural assignment to a non-register gi0 is not permitted [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:308]
ERROR: [Synth 8-1718] cannot assign an unpacked type to a packed type [/home/mdl/izo5011/IkennaWorkSpace/cnn_layer_accel/hardware/verilog/rtl/cnn_layer_accel_AWP.sv:310]
#HD: Writing checkpoint ./Synth/cnn_layer_accel/cnn_layer_accel_synth_design_error.dcp for debug.
ERROR: [Common 17-53] User Exception: No open design. Please open an elaborated, synthesized or implemented design before executing this command.

    while executing
"source $tclDir/run.tcl"
    (file "design.tcl" line 77)
INFO: [Common 17-206] Exiting Vivado at Wed Nov 17 02:22:19 2021...
