<oai_dc:dc xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"><identifier>ir-100-1920</identifier><datestamp>2011-12-15T09:11:12Z</datestamp><dc:title>Reliability issues of ultra thin silicon nitride (a-SiN : H) by hot wire CVD for deep sub-micron CMOS technologies</dc:title><dc:creator>WAGHMARE, PC</dc:creator><dc:creator>PATIL, SB</dc:creator><dc:creator>KUMBHAR, A</dc:creator><dc:creator>DUSANE, RO</dc:creator><dc:creator>RAO, VR</dc:creator><dc:description>The reliability of gate dielectric is of high importance, especially as its thickness is reaching atomic dimensions. The gate leakage currents and the operating fields can be very high in devices with these ultra thin gate dielectrics. Several anomalous degradation mechanisms and breakdown characteristics are observed in these devices. New phenomena such as quasi breakdown and SILC are now considered important for accurate reliability assessment In this work we investigate a systematic reliability evaluation of high quality MNS devices made with ultra thin HWCVD nitride as the gate dielectric by taking into account these newer effects.</dc:description><dc:publisher>SPIE-INT SOC OPTICAL ENGINEERING</dc:publisher><dc:date>2011-10-23T22:20:05Z</dc:date><dc:date>2011-12-15T09:11:12Z</dc:date><dc:date>2011-10-23T22:20:05Z</dc:date><dc:date>2011-12-15T09:11:12Z</dc:date><dc:date>2002</dc:date><dc:type>Proceedings Paper</dc:type><dc:identifier>PROCEEDINGS OF THE ELEVENTH INTERNATIONAL WORKSHOP ON THE PHYSICS OF SEMICONDUCTOR DEVICES, VOL 1 &amp; 2,4746,1418-1420</dc:identifier><dc:identifier>0-8194-4500-2</dc:identifier><dc:identifier>0277-786X</dc:identifier><dc:identifier>http://dspace.library.iitb.ac.in/xmlui/handle/10054/15252</dc:identifier><dc:identifier>http://hdl.handle.net/100/1920</dc:identifier><dc:source>11th International Workshop on the Physics of Semiconductor Devices,New Delhi, INDIA,DEC 11-15, 2001</dc:source><dc:language>English</dc:language></oai_dc:dc>