
STM32_eth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000159d8  080002a0  080002a0  000012a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002d50  08015c78  08015c78  00016c78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080189c8  080189c8  000199c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080189d0  080189d0  000199d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080189d4  080189d4  000199d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000090  24000000  080189d8  0001a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00007f54  24000090  08018a68  0001a090  2**2
                  ALLOC
  8 ._user_heap_stack 00000604  24007fe4  08018a68  0001afe4  2**0
                  ALLOC
  9 .lwip_sec     00044b83  30000000  30000000  0001b000  2**2
                  ALLOC
 10 .ARM.attributes 0000002e  00000000  00000000  0001a090  2**0
                  CONTENTS, READONLY
 11 .debug_info   000335b4  00000000  00000000  0001a0be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_abbrev 00007939  00000000  00000000  0004d672  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_aranges 00002558  00000000  00000000  00054fb0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_rnglists 00001d61  00000000  00000000  00057508  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_macro  00011f05  00000000  00000000  00059269  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_line   0003d634  00000000  00000000  0006b16e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_str    001850cb  00000000  00000000  000a87a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .comment      00000043  00000000  00000000  0022d86d  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000a3cc  00000000  00000000  0022d8b0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_line_str 00000050  00000000  00000000  00237c7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	@ (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	@ (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	@ (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000090 	.word	0x24000090
 80002bc:	00000000 	.word	0x00000000
 80002c0:	08015c60 	.word	0x08015c60

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	@ (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	@ (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	@ (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	24000094 	.word	0x24000094
 80002dc:	08015c60 	.word	0x08015c60

080002e0 <memchr>:
 80002e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80002e4:	2a10      	cmp	r2, #16
 80002e6:	db2b      	blt.n	8000340 <memchr+0x60>
 80002e8:	f010 0f07 	tst.w	r0, #7
 80002ec:	d008      	beq.n	8000300 <memchr+0x20>
 80002ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002f2:	3a01      	subs	r2, #1
 80002f4:	428b      	cmp	r3, r1
 80002f6:	d02d      	beq.n	8000354 <memchr+0x74>
 80002f8:	f010 0f07 	tst.w	r0, #7
 80002fc:	b342      	cbz	r2, 8000350 <memchr+0x70>
 80002fe:	d1f6      	bne.n	80002ee <memchr+0xe>
 8000300:	b4f0      	push	{r4, r5, r6, r7}
 8000302:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000306:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800030a:	f022 0407 	bic.w	r4, r2, #7
 800030e:	f07f 0700 	mvns.w	r7, #0
 8000312:	2300      	movs	r3, #0
 8000314:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000318:	3c08      	subs	r4, #8
 800031a:	ea85 0501 	eor.w	r5, r5, r1
 800031e:	ea86 0601 	eor.w	r6, r6, r1
 8000322:	fa85 f547 	uadd8	r5, r5, r7
 8000326:	faa3 f587 	sel	r5, r3, r7
 800032a:	fa86 f647 	uadd8	r6, r6, r7
 800032e:	faa5 f687 	sel	r6, r5, r7
 8000332:	b98e      	cbnz	r6, 8000358 <memchr+0x78>
 8000334:	d1ee      	bne.n	8000314 <memchr+0x34>
 8000336:	bcf0      	pop	{r4, r5, r6, r7}
 8000338:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800033c:	f002 0207 	and.w	r2, r2, #7
 8000340:	b132      	cbz	r2, 8000350 <memchr+0x70>
 8000342:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000346:	3a01      	subs	r2, #1
 8000348:	ea83 0301 	eor.w	r3, r3, r1
 800034c:	b113      	cbz	r3, 8000354 <memchr+0x74>
 800034e:	d1f8      	bne.n	8000342 <memchr+0x62>
 8000350:	2000      	movs	r0, #0
 8000352:	4770      	bx	lr
 8000354:	3801      	subs	r0, #1
 8000356:	4770      	bx	lr
 8000358:	2d00      	cmp	r5, #0
 800035a:	bf06      	itte	eq
 800035c:	4635      	moveq	r5, r6
 800035e:	3803      	subeq	r0, #3
 8000360:	3807      	subne	r0, #7
 8000362:	f015 0f01 	tst.w	r5, #1
 8000366:	d107      	bne.n	8000378 <memchr+0x98>
 8000368:	3001      	adds	r0, #1
 800036a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800036e:	bf02      	ittt	eq
 8000370:	3001      	addeq	r0, #1
 8000372:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000376:	3001      	addeq	r0, #1
 8000378:	bcf0      	pop	{r4, r5, r6, r7}
 800037a:	3801      	subs	r0, #1
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop

08000380 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b084      	sub	sp, #16
 8000384:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

  /* USER CODE END 1 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000386:	f000 f9c1 	bl	800070c <MPU_Config>
  \details Turns on I-Cache
  */
__STATIC_FORCEINLINE void SCB_EnableICache (void)
{
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 800038a:	4b3c      	ldr	r3, [pc, #240]	@ (800047c <main+0xfc>)
 800038c:	695b      	ldr	r3, [r3, #20]
 800038e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000392:	2b00      	cmp	r3, #0
 8000394:	d11b      	bne.n	80003ce <main+0x4e>
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8000396:	f3bf 8f4f 	dsb	sy
}
 800039a:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800039c:	f3bf 8f6f 	isb	sy
}
 80003a0:	bf00      	nop

    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 80003a2:	4b36      	ldr	r3, [pc, #216]	@ (800047c <main+0xfc>)
 80003a4:	2200      	movs	r2, #0
 80003a6:	f8c3 2250 	str.w	r2, [r3, #592]	@ 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 80003aa:	f3bf 8f4f 	dsb	sy
}
 80003ae:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80003b0:	f3bf 8f6f 	isb	sy
}
 80003b4:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 80003b6:	4b31      	ldr	r3, [pc, #196]	@ (800047c <main+0xfc>)
 80003b8:	695b      	ldr	r3, [r3, #20]
 80003ba:	4a30      	ldr	r2, [pc, #192]	@ (800047c <main+0xfc>)
 80003bc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80003c0:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80003c2:	f3bf 8f4f 	dsb	sy
}
 80003c6:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80003c8:	f3bf 8f6f 	isb	sy
}
 80003cc:	e000      	b.n	80003d0 <main+0x50>
    if (SCB->CCR & SCB_CCR_IC_Msk) return;  /* return if ICache is already enabled */
 80003ce:	bf00      	nop
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 80003d0:	4b2a      	ldr	r3, [pc, #168]	@ (800047c <main+0xfc>)
 80003d2:	695b      	ldr	r3, [r3, #20]
 80003d4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d138      	bne.n	800044e <main+0xce>

    SCB->CSSELR = 0U;                       /* select Level 1 data cache */
 80003dc:	4b27      	ldr	r3, [pc, #156]	@ (800047c <main+0xfc>)
 80003de:	2200      	movs	r2, #0
 80003e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 80003e4:	f3bf 8f4f 	dsb	sy
}
 80003e8:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 80003ea:	4b24      	ldr	r3, [pc, #144]	@ (800047c <main+0xfc>)
 80003ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80003f0:	60fb      	str	r3, [r7, #12]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 80003f2:	68fb      	ldr	r3, [r7, #12]
 80003f4:	0b5b      	lsrs	r3, r3, #13
 80003f6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80003fa:	60bb      	str	r3, [r7, #8]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80003fc:	68fb      	ldr	r3, [r7, #12]
 80003fe:	08db      	lsrs	r3, r3, #3
 8000400:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8000404:	607b      	str	r3, [r7, #4]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000406:	68bb      	ldr	r3, [r7, #8]
 8000408:	015a      	lsls	r2, r3, #5
 800040a:	f643 73e0 	movw	r3, #16352	@ 0x3fe0
 800040e:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 8000410:	687a      	ldr	r2, [r7, #4]
 8000412:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 8000414:	4919      	ldr	r1, [pc, #100]	@ (800047c <main+0xfc>)
 8000416:	4313      	orrs	r3, r2
 8000418:	f8c1 3260 	str.w	r3, [r1, #608]	@ 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800041c:	687b      	ldr	r3, [r7, #4]
 800041e:	1e5a      	subs	r2, r3, #1
 8000420:	607a      	str	r2, [r7, #4]
 8000422:	2b00      	cmp	r3, #0
 8000424:	d1ef      	bne.n	8000406 <main+0x86>
    } while(sets-- != 0U);
 8000426:	68bb      	ldr	r3, [r7, #8]
 8000428:	1e5a      	subs	r2, r3, #1
 800042a:	60ba      	str	r2, [r7, #8]
 800042c:	2b00      	cmp	r3, #0
 800042e:	d1e5      	bne.n	80003fc <main+0x7c>
  __ASM volatile ("dsb 0xF":::"memory");
 8000430:	f3bf 8f4f 	dsb	sy
}
 8000434:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 8000436:	4b11      	ldr	r3, [pc, #68]	@ (800047c <main+0xfc>)
 8000438:	695b      	ldr	r3, [r3, #20]
 800043a:	4a10      	ldr	r2, [pc, #64]	@ (800047c <main+0xfc>)
 800043c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000440:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8000442:	f3bf 8f4f 	dsb	sy
}
 8000446:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8000448:	f3bf 8f6f 	isb	sy
}
 800044c:	e000      	b.n	8000450 <main+0xd0>
    if (SCB->CCR & SCB_CCR_DC_Msk) return;  /* return if DCache is already enabled */
 800044e:	bf00      	nop
  SCB_EnableDCache();

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000450:	f000 fdfc 	bl	800104c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000454:	f000 f81a 	bl	800048c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000458:	f000 f8c0 	bl	80005dc <MX_GPIO_Init>
  MX_QUADSPI_Init();
 800045c:	f000 f892 	bl	8000584 <MX_QUADSPI_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000460:	f006 fcba 	bl	8006dd8 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000464:	4a06      	ldr	r2, [pc, #24]	@ (8000480 <main+0x100>)
 8000466:	2100      	movs	r1, #0
 8000468:	4806      	ldr	r0, [pc, #24]	@ (8000484 <main+0x104>)
 800046a:	f006 fd14 	bl	8006e96 <osThreadNew>
 800046e:	4603      	mov	r3, r0
 8000470:	4a05      	ldr	r2, [pc, #20]	@ (8000488 <main+0x108>)
 8000472:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000474:	f006 fcd4 	bl	8006e20 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000478:	bf00      	nop
 800047a:	e7fd      	b.n	8000478 <main+0xf8>
 800047c:	e000ed00 	.word	0xe000ed00
 8000480:	08018788 	.word	0x08018788
 8000484:	080006e1 	.word	0x080006e1
 8000488:	240000f8 	.word	0x240000f8

0800048c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800048c:	b580      	push	{r7, lr}
 800048e:	b09c      	sub	sp, #112	@ 0x70
 8000490:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000492:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000496:	224c      	movs	r2, #76	@ 0x4c
 8000498:	2100      	movs	r1, #0
 800049a:	4618      	mov	r0, r3
 800049c:	f014 fd3d 	bl	8014f1a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80004a0:	1d3b      	adds	r3, r7, #4
 80004a2:	2220      	movs	r2, #32
 80004a4:	2100      	movs	r1, #0
 80004a6:	4618      	mov	r0, r3
 80004a8:	f014 fd37 	bl	8014f1a <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 80004ac:	2002      	movs	r0, #2
 80004ae:	f002 fed3 	bl	8003258 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80004b2:	2300      	movs	r3, #0
 80004b4:	603b      	str	r3, [r7, #0]
 80004b6:	4b31      	ldr	r3, [pc, #196]	@ (800057c <SystemClock_Config+0xf0>)
 80004b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004ba:	4a30      	ldr	r2, [pc, #192]	@ (800057c <SystemClock_Config+0xf0>)
 80004bc:	f023 0301 	bic.w	r3, r3, #1
 80004c0:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80004c2:	4b2e      	ldr	r3, [pc, #184]	@ (800057c <SystemClock_Config+0xf0>)
 80004c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80004c6:	f003 0301 	and.w	r3, r3, #1
 80004ca:	603b      	str	r3, [r7, #0]
 80004cc:	4b2c      	ldr	r3, [pc, #176]	@ (8000580 <SystemClock_Config+0xf4>)
 80004ce:	699b      	ldr	r3, [r3, #24]
 80004d0:	4a2b      	ldr	r2, [pc, #172]	@ (8000580 <SystemClock_Config+0xf4>)
 80004d2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80004d6:	6193      	str	r3, [r2, #24]
 80004d8:	4b29      	ldr	r3, [pc, #164]	@ (8000580 <SystemClock_Config+0xf4>)
 80004da:	699b      	ldr	r3, [r3, #24]
 80004dc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80004e0:	603b      	str	r3, [r7, #0]
 80004e2:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80004e4:	bf00      	nop
 80004e6:	4b26      	ldr	r3, [pc, #152]	@ (8000580 <SystemClock_Config+0xf4>)
 80004e8:	699b      	ldr	r3, [r3, #24]
 80004ea:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80004ee:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80004f2:	d1f8      	bne.n	80004e6 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80004f4:	2301      	movs	r3, #1
 80004f6:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 80004f8:	2301      	movs	r3, #1
 80004fa:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80004fc:	2340      	movs	r3, #64	@ 0x40
 80004fe:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000500:	2302      	movs	r3, #2
 8000502:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000504:	2300      	movs	r3, #0
 8000506:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLM = 32;
 8000508:	2320      	movs	r3, #32
 800050a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLN = 400;
 800050c:	f44f 73c8 	mov.w	r3, #400	@ 0x190
 8000510:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000512:	2302      	movs	r3, #2
 8000514:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000516:	2302      	movs	r3, #2
 8000518:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 800051a:	2302      	movs	r3, #2
 800051c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_1;
 800051e:	2304      	movs	r3, #4
 8000520:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOWIDE;
 8000522:	2300      	movs	r3, #0
 8000524:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000526:	2300      	movs	r3, #0
 8000528:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800052a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800052e:	4618      	mov	r0, r3
 8000530:	f002 ff86 	bl	8003440 <HAL_RCC_OscConfig>
 8000534:	4603      	mov	r3, r0
 8000536:	2b00      	cmp	r3, #0
 8000538:	d001      	beq.n	800053e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800053a:	f000 f95d 	bl	80007f8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800053e:	233f      	movs	r3, #63	@ 0x3f
 8000540:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000542:	2303      	movs	r3, #3
 8000544:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000546:	2300      	movs	r3, #0
 8000548:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV2;
 800054a:	2308      	movs	r3, #8
 800054c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV2;
 800054e:	2340      	movs	r3, #64	@ 0x40
 8000550:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000552:	2340      	movs	r3, #64	@ 0x40
 8000554:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000556:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800055a:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV2;
 800055c:	2340      	movs	r3, #64	@ 0x40
 800055e:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000560:	1d3b      	adds	r3, r7, #4
 8000562:	2102      	movs	r1, #2
 8000564:	4618      	mov	r0, r3
 8000566:	f003 fbc5 	bl	8003cf4 <HAL_RCC_ClockConfig>
 800056a:	4603      	mov	r3, r0
 800056c:	2b00      	cmp	r3, #0
 800056e:	d001      	beq.n	8000574 <SystemClock_Config+0xe8>
  {
    Error_Handler();
 8000570:	f000 f942 	bl	80007f8 <Error_Handler>
  }
}
 8000574:	bf00      	nop
 8000576:	3770      	adds	r7, #112	@ 0x70
 8000578:	46bd      	mov	sp, r7
 800057a:	bd80      	pop	{r7, pc}
 800057c:	58000400 	.word	0x58000400
 8000580:	58024800 	.word	0x58024800

08000584 <MX_QUADSPI_Init>:
  * @brief QUADSPI Initialization Function
  * @param None
  * @retval None
  */
static void MX_QUADSPI_Init(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN QUADSPI_Init 1 */

  /* USER CODE END QUADSPI_Init 1 */
  /* QUADSPI parameter configuration*/
  hqspi.Instance = QUADSPI;
 8000588:	4b12      	ldr	r3, [pc, #72]	@ (80005d4 <MX_QUADSPI_Init+0x50>)
 800058a:	4a13      	ldr	r2, [pc, #76]	@ (80005d8 <MX_QUADSPI_Init+0x54>)
 800058c:	601a      	str	r2, [r3, #0]
  hqspi.Init.ClockPrescaler = 2;
 800058e:	4b11      	ldr	r3, [pc, #68]	@ (80005d4 <MX_QUADSPI_Init+0x50>)
 8000590:	2202      	movs	r2, #2
 8000592:	605a      	str	r2, [r3, #4]
  hqspi.Init.FifoThreshold = 16;
 8000594:	4b0f      	ldr	r3, [pc, #60]	@ (80005d4 <MX_QUADSPI_Init+0x50>)
 8000596:	2210      	movs	r2, #16
 8000598:	609a      	str	r2, [r3, #8]
  hqspi.Init.SampleShifting = QSPI_SAMPLE_SHIFTING_HALFCYCLE;
 800059a:	4b0e      	ldr	r3, [pc, #56]	@ (80005d4 <MX_QUADSPI_Init+0x50>)
 800059c:	2210      	movs	r2, #16
 800059e:	60da      	str	r2, [r3, #12]
  hqspi.Init.FlashSize = 24;
 80005a0:	4b0c      	ldr	r3, [pc, #48]	@ (80005d4 <MX_QUADSPI_Init+0x50>)
 80005a2:	2218      	movs	r2, #24
 80005a4:	611a      	str	r2, [r3, #16]
  hqspi.Init.ChipSelectHighTime = QSPI_CS_HIGH_TIME_2_CYCLE;
 80005a6:	4b0b      	ldr	r3, [pc, #44]	@ (80005d4 <MX_QUADSPI_Init+0x50>)
 80005a8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80005ac:	615a      	str	r2, [r3, #20]
  hqspi.Init.ClockMode = QSPI_CLOCK_MODE_0;
 80005ae:	4b09      	ldr	r3, [pc, #36]	@ (80005d4 <MX_QUADSPI_Init+0x50>)
 80005b0:	2200      	movs	r2, #0
 80005b2:	619a      	str	r2, [r3, #24]
  hqspi.Init.FlashID = QSPI_FLASH_ID_1;
 80005b4:	4b07      	ldr	r3, [pc, #28]	@ (80005d4 <MX_QUADSPI_Init+0x50>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	61da      	str	r2, [r3, #28]
  hqspi.Init.DualFlash = QSPI_DUALFLASH_DISABLE;
 80005ba:	4b06      	ldr	r3, [pc, #24]	@ (80005d4 <MX_QUADSPI_Init+0x50>)
 80005bc:	2200      	movs	r2, #0
 80005be:	621a      	str	r2, [r3, #32]
  if (HAL_QSPI_Init(&hqspi) != HAL_OK)
 80005c0:	4804      	ldr	r0, [pc, #16]	@ (80005d4 <MX_QUADSPI_Init+0x50>)
 80005c2:	f002 fe83 	bl	80032cc <HAL_QSPI_Init>
 80005c6:	4603      	mov	r3, r0
 80005c8:	2b00      	cmp	r3, #0
 80005ca:	d001      	beq.n	80005d0 <MX_QUADSPI_Init+0x4c>
  {
    Error_Handler();
 80005cc:	f000 f914 	bl	80007f8 <Error_Handler>
  }
  /* USER CODE BEGIN QUADSPI_Init 2 */

  /* USER CODE END QUADSPI_Init 2 */

}
 80005d0:	bf00      	nop
 80005d2:	bd80      	pop	{r7, pc}
 80005d4:	240000ac 	.word	0x240000ac
 80005d8:	52005000 	.word	0x52005000

080005dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80005dc:	b580      	push	{r7, lr}
 80005de:	b08c      	sub	sp, #48	@ 0x30
 80005e0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005e2:	f107 031c 	add.w	r3, r7, #28
 80005e6:	2200      	movs	r2, #0
 80005e8:	601a      	str	r2, [r3, #0]
 80005ea:	605a      	str	r2, [r3, #4]
 80005ec:	609a      	str	r2, [r3, #8]
 80005ee:	60da      	str	r2, [r3, #12]
 80005f0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80005f2:	4b39      	ldr	r3, [pc, #228]	@ (80006d8 <MX_GPIO_Init+0xfc>)
 80005f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80005f8:	4a37      	ldr	r2, [pc, #220]	@ (80006d8 <MX_GPIO_Init+0xfc>)
 80005fa:	f043 0310 	orr.w	r3, r3, #16
 80005fe:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000602:	4b35      	ldr	r3, [pc, #212]	@ (80006d8 <MX_GPIO_Init+0xfc>)
 8000604:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000608:	f003 0310 	and.w	r3, r3, #16
 800060c:	61bb      	str	r3, [r7, #24]
 800060e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000610:	4b31      	ldr	r3, [pc, #196]	@ (80006d8 <MX_GPIO_Init+0xfc>)
 8000612:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000616:	4a30      	ldr	r2, [pc, #192]	@ (80006d8 <MX_GPIO_Init+0xfc>)
 8000618:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800061c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000620:	4b2d      	ldr	r3, [pc, #180]	@ (80006d8 <MX_GPIO_Init+0xfc>)
 8000622:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000626:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800062a:	617b      	str	r3, [r7, #20]
 800062c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800062e:	4b2a      	ldr	r3, [pc, #168]	@ (80006d8 <MX_GPIO_Init+0xfc>)
 8000630:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000634:	4a28      	ldr	r2, [pc, #160]	@ (80006d8 <MX_GPIO_Init+0xfc>)
 8000636:	f043 0304 	orr.w	r3, r3, #4
 800063a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800063e:	4b26      	ldr	r3, [pc, #152]	@ (80006d8 <MX_GPIO_Init+0xfc>)
 8000640:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000644:	f003 0304 	and.w	r3, r3, #4
 8000648:	613b      	str	r3, [r7, #16]
 800064a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800064c:	4b22      	ldr	r3, [pc, #136]	@ (80006d8 <MX_GPIO_Init+0xfc>)
 800064e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000652:	4a21      	ldr	r2, [pc, #132]	@ (80006d8 <MX_GPIO_Init+0xfc>)
 8000654:	f043 0301 	orr.w	r3, r3, #1
 8000658:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800065c:	4b1e      	ldr	r3, [pc, #120]	@ (80006d8 <MX_GPIO_Init+0xfc>)
 800065e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000662:	f003 0301 	and.w	r3, r3, #1
 8000666:	60fb      	str	r3, [r7, #12]
 8000668:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800066a:	4b1b      	ldr	r3, [pc, #108]	@ (80006d8 <MX_GPIO_Init+0xfc>)
 800066c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000670:	4a19      	ldr	r2, [pc, #100]	@ (80006d8 <MX_GPIO_Init+0xfc>)
 8000672:	f043 0302 	orr.w	r3, r3, #2
 8000676:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 800067a:	4b17      	ldr	r3, [pc, #92]	@ (80006d8 <MX_GPIO_Init+0xfc>)
 800067c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000680:	f003 0302 	and.w	r3, r3, #2
 8000684:	60bb      	str	r3, [r7, #8]
 8000686:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000688:	4b13      	ldr	r3, [pc, #76]	@ (80006d8 <MX_GPIO_Init+0xfc>)
 800068a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800068e:	4a12      	ldr	r2, [pc, #72]	@ (80006d8 <MX_GPIO_Init+0xfc>)
 8000690:	f043 0308 	orr.w	r3, r3, #8
 8000694:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000698:	4b0f      	ldr	r3, [pc, #60]	@ (80006d8 <MX_GPIO_Init+0xfc>)
 800069a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800069e:	f003 0308 	and.w	r3, r3, #8
 80006a2:	607b      	str	r3, [r7, #4]
 80006a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_RESET);
 80006a6:	2200      	movs	r2, #0
 80006a8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80006ac:	480b      	ldr	r0, [pc, #44]	@ (80006dc <MX_GPIO_Init+0x100>)
 80006ae:	f002 fdb9 	bl	8003224 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 80006b2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80006b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006b8:	2301      	movs	r3, #1
 80006ba:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006bc:	2300      	movs	r3, #0
 80006be:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c0:	2300      	movs	r3, #0
 80006c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80006c4:	f107 031c 	add.w	r3, r7, #28
 80006c8:	4619      	mov	r1, r3
 80006ca:	4804      	ldr	r0, [pc, #16]	@ (80006dc <MX_GPIO_Init+0x100>)
 80006cc:	f002 fbfa 	bl	8002ec4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80006d0:	bf00      	nop
 80006d2:	3730      	adds	r7, #48	@ 0x30
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	58024400 	.word	0x58024400
 80006dc:	58021000 	.word	0x58021000

080006e0 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80006e0:	b580      	push	{r7, lr}
 80006e2:	b084      	sub	sp, #16
 80006e4:	af00      	add	r7, sp, #0
 80006e6:	6078      	str	r0, [r7, #4]
  /* init code for LWIP */
  MX_LWIP_Init();
 80006e8:	f005 fcf2 	bl	80060d0 <MX_LWIP_Init>

  LOCK_TCPIP_CORE();
 80006ec:	4805      	ldr	r0, [pc, #20]	@ (8000704 <StartDefaultTask+0x24>)
 80006ee:	f014 fa55 	bl	8014b9c <sys_mutex_lock>
//    lwiperf_start_tcp_server_default(NULL, NULL);

    ip4_addr_t remote_addr;
    IP4_ADDR(&remote_addr, 192, 168, 1, 1);
 80006f2:	4b05      	ldr	r3, [pc, #20]	@ (8000708 <StartDefaultTask+0x28>)
 80006f4:	60fb      	str	r3, [r7, #12]
//    lwiperf_start_tcp_client_default(&remote_addr, NULL, NULL);
    UNLOCK_TCPIP_CORE();
 80006f6:	4803      	ldr	r0, [pc, #12]	@ (8000704 <StartDefaultTask+0x24>)
 80006f8:	f014 fa5f 	bl	8014bba <sys_mutex_unlock>
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 80006fc:	2001      	movs	r0, #1
 80006fe:	f006 fc5c 	bl	8006fba <osDelay>
 8000702:	e7fb      	b.n	80006fc <StartDefaultTask+0x1c>
 8000704:	24004c34 	.word	0x24004c34
 8000708:	0101a8c0 	.word	0x0101a8c0

0800070c <MPU_Config>:
}

 /* MPU Configuration */

void MPU_Config(void)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b084      	sub	sp, #16
 8000710:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000712:	463b      	mov	r3, r7
 8000714:	2200      	movs	r2, #0
 8000716:	601a      	str	r2, [r3, #0]
 8000718:	605a      	str	r2, [r3, #4]
 800071a:	609a      	str	r2, [r3, #8]
 800071c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 800071e:	f000 fdf1 	bl	8001304 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000722:	2301      	movs	r3, #1
 8000724:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000726:	2300      	movs	r3, #0
 8000728:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 800072a:	2300      	movs	r3, #0
 800072c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 800072e:	231f      	movs	r3, #31
 8000730:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000732:	2387      	movs	r3, #135	@ 0x87
 8000734:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000736:	2300      	movs	r3, #0
 8000738:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 800073a:	2300      	movs	r3, #0
 800073c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 800073e:	2301      	movs	r3, #1
 8000740:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000742:	2301      	movs	r3, #1
 8000744:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000746:	2300      	movs	r3, #0
 8000748:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 800074a:	2300      	movs	r3, #0
 800074c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800074e:	463b      	mov	r3, r7
 8000750:	4618      	mov	r0, r3
 8000752:	f000 fe0f 	bl	8001374 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER1;
 8000756:	2301      	movs	r3, #1
 8000758:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30020000;
 800075a:	4b1c      	ldr	r3, [pc, #112]	@ (80007cc <MPU_Config+0xc0>)
 800075c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_128KB;
 800075e:	2310      	movs	r3, #16
 8000760:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x0;
 8000762:	2300      	movs	r3, #0
 8000764:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL1;
 8000766:	2301      	movs	r3, #1
 8000768:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.IsShareable = MPU_ACCESS_NOT_SHAREABLE;
 800076a:	2300      	movs	r3, #0
 800076c:	737b      	strb	r3, [r7, #13]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800076e:	463b      	mov	r3, r7
 8000770:	4618      	mov	r0, r3
 8000772:	f000 fdff 	bl	8001374 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER2;
 8000776:	2302      	movs	r3, #2
 8000778:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x30040000;
 800077a:	4b15      	ldr	r3, [pc, #84]	@ (80007d0 <MPU_Config+0xc4>)
 800077c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512B;
 800077e:	2308      	movs	r3, #8
 8000780:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000782:	2300      	movs	r3, #0
 8000784:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000786:	2301      	movs	r3, #1
 8000788:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_BUFFERABLE;
 800078a:	2301      	movs	r3, #1
 800078c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 800078e:	463b      	mov	r3, r7
 8000790:	4618      	mov	r0, r3
 8000792:	f000 fdef 	bl	8001374 <HAL_MPU_ConfigRegion>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Number = MPU_REGION_NUMBER3;
 8000796:	2303      	movs	r3, #3
 8000798:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x24000000;
 800079a:	f04f 5310 	mov.w	r3, #603979776	@ 0x24000000
 800079e:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_512KB;
 80007a0:	2312      	movs	r3, #18
 80007a2:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.AccessPermission = MPU_REGION_FULL_ACCESS;
 80007a4:	2303      	movs	r3, #3
 80007a6:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_ENABLE;
 80007a8:	2300      	movs	r3, #0
 80007aa:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_CACHEABLE;
 80007ac:	2301      	movs	r3, #1
 80007ae:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 80007b0:	2300      	movs	r3, #0
 80007b2:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 80007b4:	463b      	mov	r3, r7
 80007b6:	4618      	mov	r0, r3
 80007b8:	f000 fddc 	bl	8001374 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 80007bc:	2004      	movs	r0, #4
 80007be:	f000 fdb9 	bl	8001334 <HAL_MPU_Enable>

}
 80007c2:	bf00      	nop
 80007c4:	3710      	adds	r7, #16
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
 80007ca:	bf00      	nop
 80007cc:	30020000 	.word	0x30020000
 80007d0:	30040000 	.word	0x30040000

080007d4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80007d4:	b580      	push	{r7, lr}
 80007d6:	b082      	sub	sp, #8
 80007d8:	af00      	add	r7, sp, #0
 80007da:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 80007dc:	687b      	ldr	r3, [r7, #4]
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a04      	ldr	r2, [pc, #16]	@ (80007f4 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80007e2:	4293      	cmp	r3, r2
 80007e4:	d101      	bne.n	80007ea <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80007e6:	f000 fc6d 	bl	80010c4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80007ea:	bf00      	nop
 80007ec:	3708      	adds	r7, #8
 80007ee:	46bd      	mov	sp, r7
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	40001000 	.word	0x40001000

080007f8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007f8:	b480      	push	{r7}
 80007fa:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80007fc:	b672      	cpsid	i
}
 80007fe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000800:	bf00      	nop
 8000802:	e7fd      	b.n	8000800 <Error_Handler+0x8>

08000804 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000804:	b580      	push	{r7, lr}
 8000806:	b082      	sub	sp, #8
 8000808:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800080a:	4b0c      	ldr	r3, [pc, #48]	@ (800083c <HAL_MspInit+0x38>)
 800080c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000810:	4a0a      	ldr	r2, [pc, #40]	@ (800083c <HAL_MspInit+0x38>)
 8000812:	f043 0302 	orr.w	r3, r3, #2
 8000816:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800081a:	4b08      	ldr	r3, [pc, #32]	@ (800083c <HAL_MspInit+0x38>)
 800081c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000820:	f003 0302 	and.w	r3, r3, #2
 8000824:	607b      	str	r3, [r7, #4]
 8000826:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000828:	2200      	movs	r2, #0
 800082a:	210f      	movs	r1, #15
 800082c:	f06f 0001 	mvn.w	r0, #1
 8000830:	f000 fd40 	bl	80012b4 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000834:	bf00      	nop
 8000836:	3708      	adds	r7, #8
 8000838:	46bd      	mov	sp, r7
 800083a:	bd80      	pop	{r7, pc}
 800083c:	58024400 	.word	0x58024400

08000840 <HAL_QSPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hqspi: QSPI handle pointer
  * @retval None
  */
void HAL_QSPI_MspInit(QSPI_HandleTypeDef* hqspi)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b0bc      	sub	sp, #240	@ 0xf0
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000848:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800084c:	2200      	movs	r2, #0
 800084e:	601a      	str	r2, [r3, #0]
 8000850:	605a      	str	r2, [r3, #4]
 8000852:	609a      	str	r2, [r3, #8]
 8000854:	60da      	str	r2, [r3, #12]
 8000856:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000858:	f107 0318 	add.w	r3, r7, #24
 800085c:	22c0      	movs	r2, #192	@ 0xc0
 800085e:	2100      	movs	r1, #0
 8000860:	4618      	mov	r0, r3
 8000862:	f014 fb5a 	bl	8014f1a <memset>
  if(hqspi->Instance==QUADSPI)
 8000866:	687b      	ldr	r3, [r7, #4]
 8000868:	681b      	ldr	r3, [r3, #0]
 800086a:	4a4b      	ldr	r2, [pc, #300]	@ (8000998 <HAL_QSPI_MspInit+0x158>)
 800086c:	4293      	cmp	r3, r2
 800086e:	f040 808f 	bne.w	8000990 <HAL_QSPI_MspInit+0x150>

    /* USER CODE END QUADSPI_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_QSPI;
 8000872:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8000876:	f04f 0300 	mov.w	r3, #0
 800087a:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.QspiClockSelection = RCC_QSPICLKSOURCE_D1HCLK;
 800087e:	2300      	movs	r3, #0
 8000880:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000882:	f107 0318 	add.w	r3, r7, #24
 8000886:	4618      	mov	r0, r3
 8000888:	f003 fdec 	bl	8004464 <HAL_RCCEx_PeriphCLKConfig>
 800088c:	4603      	mov	r3, r0
 800088e:	2b00      	cmp	r3, #0
 8000890:	d001      	beq.n	8000896 <HAL_QSPI_MspInit+0x56>
    {
      Error_Handler();
 8000892:	f7ff ffb1 	bl	80007f8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_QSPI_CLK_ENABLE();
 8000896:	4b41      	ldr	r3, [pc, #260]	@ (800099c <HAL_QSPI_MspInit+0x15c>)
 8000898:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800089c:	4a3f      	ldr	r2, [pc, #252]	@ (800099c <HAL_QSPI_MspInit+0x15c>)
 800089e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008a2:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
 80008a6:	4b3d      	ldr	r3, [pc, #244]	@ (800099c <HAL_QSPI_MspInit+0x15c>)
 80008a8:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80008ac:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008b0:	617b      	str	r3, [r7, #20]
 80008b2:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80008b4:	4b39      	ldr	r3, [pc, #228]	@ (800099c <HAL_QSPI_MspInit+0x15c>)
 80008b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008ba:	4a38      	ldr	r2, [pc, #224]	@ (800099c <HAL_QSPI_MspInit+0x15c>)
 80008bc:	f043 0310 	orr.w	r3, r3, #16
 80008c0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008c4:	4b35      	ldr	r3, [pc, #212]	@ (800099c <HAL_QSPI_MspInit+0x15c>)
 80008c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008ca:	f003 0310 	and.w	r3, r3, #16
 80008ce:	613b      	str	r3, [r7, #16]
 80008d0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008d2:	4b32      	ldr	r3, [pc, #200]	@ (800099c <HAL_QSPI_MspInit+0x15c>)
 80008d4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008d8:	4a30      	ldr	r2, [pc, #192]	@ (800099c <HAL_QSPI_MspInit+0x15c>)
 80008da:	f043 0302 	orr.w	r3, r3, #2
 80008de:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80008e2:	4b2e      	ldr	r3, [pc, #184]	@ (800099c <HAL_QSPI_MspInit+0x15c>)
 80008e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008e8:	f003 0302 	and.w	r3, r3, #2
 80008ec:	60fb      	str	r3, [r7, #12]
 80008ee:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80008f0:	4b2a      	ldr	r3, [pc, #168]	@ (800099c <HAL_QSPI_MspInit+0x15c>)
 80008f2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80008f6:	4a29      	ldr	r2, [pc, #164]	@ (800099c <HAL_QSPI_MspInit+0x15c>)
 80008f8:	f043 0308 	orr.w	r3, r3, #8
 80008fc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000900:	4b26      	ldr	r3, [pc, #152]	@ (800099c <HAL_QSPI_MspInit+0x15c>)
 8000902:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000906:	f003 0308 	and.w	r3, r3, #8
 800090a:	60bb      	str	r3, [r7, #8]
 800090c:	68bb      	ldr	r3, [r7, #8]
    PB10     ------> QUADSPI_BK1_NCS
    PD11     ------> QUADSPI_BK1_IO0
    PD12     ------> QUADSPI_BK1_IO1
    PD13     ------> QUADSPI_BK1_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800090e:	2304      	movs	r3, #4
 8000910:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000914:	2302      	movs	r3, #2
 8000916:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091a:	2300      	movs	r3, #0
 800091c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000920:	2303      	movs	r3, #3
 8000922:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000926:	2309      	movs	r3, #9
 8000928:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800092c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000930:	4619      	mov	r1, r3
 8000932:	481b      	ldr	r0, [pc, #108]	@ (80009a0 <HAL_QSPI_MspInit+0x160>)
 8000934:	f002 fac6 	bl	8002ec4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_10;
 8000938:	f240 4304 	movw	r3, #1028	@ 0x404
 800093c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000940:	2302      	movs	r3, #2
 8000942:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000946:	2300      	movs	r3, #0
 8000948:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800094c:	2303      	movs	r3, #3
 800094e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 8000952:	2309      	movs	r3, #9
 8000954:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000958:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800095c:	4619      	mov	r1, r3
 800095e:	4811      	ldr	r0, [pc, #68]	@ (80009a4 <HAL_QSPI_MspInit+0x164>)
 8000960:	f002 fab0 	bl	8002ec4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8000964:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8000968:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800096c:	2302      	movs	r3, #2
 800096e:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000972:	2300      	movs	r3, #0
 8000974:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000978:	2303      	movs	r3, #3
 800097a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_QUADSPI;
 800097e:	2309      	movs	r3, #9
 8000980:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000984:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000988:	4619      	mov	r1, r3
 800098a:	4807      	ldr	r0, [pc, #28]	@ (80009a8 <HAL_QSPI_MspInit+0x168>)
 800098c:	f002 fa9a 	bl	8002ec4 <HAL_GPIO_Init>

    /* USER CODE END QUADSPI_MspInit 1 */

  }

}
 8000990:	bf00      	nop
 8000992:	37f0      	adds	r7, #240	@ 0xf0
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}
 8000998:	52005000 	.word	0x52005000
 800099c:	58024400 	.word	0x58024400
 80009a0:	58021000 	.word	0x58021000
 80009a4:	58020400 	.word	0x58020400
 80009a8:	58020c00 	.word	0x58020c00

080009ac <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b090      	sub	sp, #64	@ 0x40
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock, uwAPB1Prescaler;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  /*Configure the TIM6 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80009b4:	687b      	ldr	r3, [r7, #4]
 80009b6:	2b0f      	cmp	r3, #15
 80009b8:	d827      	bhi.n	8000a0a <HAL_InitTick+0x5e>
   {
     HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 80009ba:	2200      	movs	r2, #0
 80009bc:	6879      	ldr	r1, [r7, #4]
 80009be:	2036      	movs	r0, #54	@ 0x36
 80009c0:	f000 fc78 	bl	80012b4 <HAL_NVIC_SetPriority>

     /* Enable the TIM6 global Interrupt */
     HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80009c4:	2036      	movs	r0, #54	@ 0x36
 80009c6:	f000 fc8f 	bl	80012e8 <HAL_NVIC_EnableIRQ>
     uwTickPrio = TickPriority;
 80009ca:	4a29      	ldr	r2, [pc, #164]	@ (8000a70 <HAL_InitTick+0xc4>)
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 80009d0:	4b28      	ldr	r3, [pc, #160]	@ (8000a74 <HAL_InitTick+0xc8>)
 80009d2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80009d6:	4a27      	ldr	r2, [pc, #156]	@ (8000a74 <HAL_InitTick+0xc8>)
 80009d8:	f043 0310 	orr.w	r3, r3, #16
 80009dc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80009e0:	4b24      	ldr	r3, [pc, #144]	@ (8000a74 <HAL_InitTick+0xc8>)
 80009e2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80009e6:	f003 0310 	and.w	r3, r3, #16
 80009ea:	60fb      	str	r3, [r7, #12]
 80009ec:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80009ee:	f107 0210 	add.w	r2, r7, #16
 80009f2:	f107 0314 	add.w	r3, r7, #20
 80009f6:	4611      	mov	r1, r2
 80009f8:	4618      	mov	r0, r3
 80009fa:	f003 fcf1 	bl	80043e0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80009fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a00:	63bb      	str	r3, [r7, #56]	@ 0x38
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000a02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d106      	bne.n	8000a16 <HAL_InitTick+0x6a>
 8000a08:	e001      	b.n	8000a0e <HAL_InitTick+0x62>
    return HAL_ERROR;
 8000a0a:	2301      	movs	r3, #1
 8000a0c:	e02b      	b.n	8000a66 <HAL_InitTick+0xba>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000a0e:	f003 fcd1 	bl	80043b4 <HAL_RCC_GetPCLK1Freq>
 8000a12:	63f8      	str	r0, [r7, #60]	@ 0x3c
 8000a14:	e004      	b.n	8000a20 <HAL_InitTick+0x74>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000a16:	f003 fccd 	bl	80043b4 <HAL_RCC_GetPCLK1Freq>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	005b      	lsls	r3, r3, #1
 8000a1e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000a20:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8000a22:	4a15      	ldr	r2, [pc, #84]	@ (8000a78 <HAL_InitTick+0xcc>)
 8000a24:	fba2 2303 	umull	r2, r3, r2, r3
 8000a28:	0c9b      	lsrs	r3, r3, #18
 8000a2a:	3b01      	subs	r3, #1
 8000a2c:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000a2e:	4b13      	ldr	r3, [pc, #76]	@ (8000a7c <HAL_InitTick+0xd0>)
 8000a30:	4a13      	ldr	r2, [pc, #76]	@ (8000a80 <HAL_InitTick+0xd4>)
 8000a32:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000a34:	4b11      	ldr	r3, [pc, #68]	@ (8000a7c <HAL_InitTick+0xd0>)
 8000a36:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a3a:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000a3c:	4a0f      	ldr	r2, [pc, #60]	@ (8000a7c <HAL_InitTick+0xd0>)
 8000a3e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a40:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000a42:	4b0e      	ldr	r3, [pc, #56]	@ (8000a7c <HAL_InitTick+0xd0>)
 8000a44:	2200      	movs	r2, #0
 8000a46:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a48:	4b0c      	ldr	r3, [pc, #48]	@ (8000a7c <HAL_InitTick+0xd0>)
 8000a4a:	2200      	movs	r2, #0
 8000a4c:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000a4e:	480b      	ldr	r0, [pc, #44]	@ (8000a7c <HAL_InitTick+0xd0>)
 8000a50:	f005 f876 	bl	8005b40 <HAL_TIM_Base_Init>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d104      	bne.n	8000a64 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000a5a:	4808      	ldr	r0, [pc, #32]	@ (8000a7c <HAL_InitTick+0xd0>)
 8000a5c:	f005 f8d2 	bl	8005c04 <HAL_TIM_Base_Start_IT>
 8000a60:	4603      	mov	r3, r0
 8000a62:	e000      	b.n	8000a66 <HAL_InitTick+0xba>
  }

  /* Return function status */
  return HAL_ERROR;
 8000a64:	2301      	movs	r3, #1
}
 8000a66:	4618      	mov	r0, r3
 8000a68:	3740      	adds	r7, #64	@ 0x40
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
 8000a6e:	bf00      	nop
 8000a70:	24000008 	.word	0x24000008
 8000a74:	58024400 	.word	0x58024400
 8000a78:	431bde83 	.word	0x431bde83
 8000a7c:	240000fc 	.word	0x240000fc
 8000a80:	40001000 	.word	0x40001000

08000a84 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000a84:	b480      	push	{r7}
 8000a86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000a88:	bf00      	nop
 8000a8a:	e7fd      	b.n	8000a88 <NMI_Handler+0x4>

08000a8c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000a8c:	b480      	push	{r7}
 8000a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000a90:	bf00      	nop
 8000a92:	e7fd      	b.n	8000a90 <HardFault_Handler+0x4>

08000a94 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000a94:	b480      	push	{r7}
 8000a96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000a98:	bf00      	nop
 8000a9a:	e7fd      	b.n	8000a98 <MemManage_Handler+0x4>

08000a9c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000aa0:	bf00      	nop
 8000aa2:	e7fd      	b.n	8000aa0 <BusFault_Handler+0x4>

08000aa4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000aa4:	b480      	push	{r7}
 8000aa6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000aa8:	bf00      	nop
 8000aaa:	e7fd      	b.n	8000aa8 <UsageFault_Handler+0x4>

08000aac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000aac:	b480      	push	{r7}
 8000aae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ab0:	bf00      	nop
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr
	...

08000abc <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1_CH1 and DAC1_CH2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000ac0:	4802      	ldr	r0, [pc, #8]	@ (8000acc <TIM6_DAC_IRQHandler+0x10>)
 8000ac2:	f005 f917 	bl	8005cf4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000ac6:	bf00      	nop
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	240000fc 	.word	0x240000fc

08000ad0 <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8000ad4:	4802      	ldr	r0, [pc, #8]	@ (8000ae0 <ETH_IRQHandler+0x10>)
 8000ad6:	f001 f861 	bl	8001b9c <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8000ada:	bf00      	nop
 8000adc:	bd80      	pop	{r7, pc}
 8000ade:	bf00      	nop
 8000ae0:	240001d0 	.word	0x240001d0

08000ae4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	af00      	add	r7, sp, #0
  return 1;
 8000ae8:	2301      	movs	r3, #1
}
 8000aea:	4618      	mov	r0, r3
 8000aec:	46bd      	mov	sp, r7
 8000aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af2:	4770      	bx	lr

08000af4 <_kill>:

int _kill(int pid, int sig)
{
 8000af4:	b480      	push	{r7}
 8000af6:	b083      	sub	sp, #12
 8000af8:	af00      	add	r7, sp, #0
 8000afa:	6078      	str	r0, [r7, #4]
 8000afc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000afe:	4b05      	ldr	r3, [pc, #20]	@ (8000b14 <_kill+0x20>)
 8000b00:	2216      	movs	r2, #22
 8000b02:	601a      	str	r2, [r3, #0]
  return -1;
 8000b04:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000b08:	4618      	mov	r0, r3
 8000b0a:	370c      	adds	r7, #12
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b12:	4770      	bx	lr
 8000b14:	24007fd4 	.word	0x24007fd4

08000b18 <_exit>:

void _exit (int status)
{
 8000b18:	b580      	push	{r7, lr}
 8000b1a:	b082      	sub	sp, #8
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000b20:	f04f 31ff 	mov.w	r1, #4294967295
 8000b24:	6878      	ldr	r0, [r7, #4]
 8000b26:	f7ff ffe5 	bl	8000af4 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000b2a:	bf00      	nop
 8000b2c:	e7fd      	b.n	8000b2a <_exit+0x12>

08000b2e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000b2e:	b580      	push	{r7, lr}
 8000b30:	b086      	sub	sp, #24
 8000b32:	af00      	add	r7, sp, #0
 8000b34:	60f8      	str	r0, [r7, #12]
 8000b36:	60b9      	str	r1, [r7, #8]
 8000b38:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	617b      	str	r3, [r7, #20]
 8000b3e:	e00a      	b.n	8000b56 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000b40:	f3af 8000 	nop.w
 8000b44:	4601      	mov	r1, r0
 8000b46:	68bb      	ldr	r3, [r7, #8]
 8000b48:	1c5a      	adds	r2, r3, #1
 8000b4a:	60ba      	str	r2, [r7, #8]
 8000b4c:	b2ca      	uxtb	r2, r1
 8000b4e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b50:	697b      	ldr	r3, [r7, #20]
 8000b52:	3301      	adds	r3, #1
 8000b54:	617b      	str	r3, [r7, #20]
 8000b56:	697a      	ldr	r2, [r7, #20]
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	429a      	cmp	r2, r3
 8000b5c:	dbf0      	blt.n	8000b40 <_read+0x12>
  }

  return len;
 8000b5e:	687b      	ldr	r3, [r7, #4]
}
 8000b60:	4618      	mov	r0, r3
 8000b62:	3718      	adds	r7, #24
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}

08000b68 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b086      	sub	sp, #24
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	60f8      	str	r0, [r7, #12]
 8000b70:	60b9      	str	r1, [r7, #8]
 8000b72:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b74:	2300      	movs	r3, #0
 8000b76:	617b      	str	r3, [r7, #20]
 8000b78:	e009      	b.n	8000b8e <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000b7a:	68bb      	ldr	r3, [r7, #8]
 8000b7c:	1c5a      	adds	r2, r3, #1
 8000b7e:	60ba      	str	r2, [r7, #8]
 8000b80:	781b      	ldrb	r3, [r3, #0]
 8000b82:	4618      	mov	r0, r3
 8000b84:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000b88:	697b      	ldr	r3, [r7, #20]
 8000b8a:	3301      	adds	r3, #1
 8000b8c:	617b      	str	r3, [r7, #20]
 8000b8e:	697a      	ldr	r2, [r7, #20]
 8000b90:	687b      	ldr	r3, [r7, #4]
 8000b92:	429a      	cmp	r2, r3
 8000b94:	dbf1      	blt.n	8000b7a <_write+0x12>
  }
  return len;
 8000b96:	687b      	ldr	r3, [r7, #4]
}
 8000b98:	4618      	mov	r0, r3
 8000b9a:	3718      	adds	r7, #24
 8000b9c:	46bd      	mov	sp, r7
 8000b9e:	bd80      	pop	{r7, pc}

08000ba0 <_close>:

int _close(int file)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000ba8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000bac:	4618      	mov	r0, r3
 8000bae:	370c      	adds	r7, #12
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb6:	4770      	bx	lr

08000bb8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	b083      	sub	sp, #12
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
 8000bc0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000bc2:	683b      	ldr	r3, [r7, #0]
 8000bc4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000bc8:	605a      	str	r2, [r3, #4]
  return 0;
 8000bca:	2300      	movs	r3, #0
}
 8000bcc:	4618      	mov	r0, r3
 8000bce:	370c      	adds	r7, #12
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd6:	4770      	bx	lr

08000bd8 <_isatty>:

int _isatty(int file)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b083      	sub	sp, #12
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000be0:	2301      	movs	r3, #1
}
 8000be2:	4618      	mov	r0, r3
 8000be4:	370c      	adds	r7, #12
 8000be6:	46bd      	mov	sp, r7
 8000be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bec:	4770      	bx	lr

08000bee <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000bee:	b480      	push	{r7}
 8000bf0:	b085      	sub	sp, #20
 8000bf2:	af00      	add	r7, sp, #0
 8000bf4:	60f8      	str	r0, [r7, #12]
 8000bf6:	60b9      	str	r1, [r7, #8]
 8000bf8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000bfa:	2300      	movs	r3, #0
}
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	3714      	adds	r7, #20
 8000c00:	46bd      	mov	sp, r7
 8000c02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c06:	4770      	bx	lr

08000c08 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	b087      	sub	sp, #28
 8000c0c:	af00      	add	r7, sp, #0
 8000c0e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c10:	4a14      	ldr	r2, [pc, #80]	@ (8000c64 <_sbrk+0x5c>)
 8000c12:	4b15      	ldr	r3, [pc, #84]	@ (8000c68 <_sbrk+0x60>)
 8000c14:	1ad3      	subs	r3, r2, r3
 8000c16:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c18:	697b      	ldr	r3, [r7, #20]
 8000c1a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c1c:	4b13      	ldr	r3, [pc, #76]	@ (8000c6c <_sbrk+0x64>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	2b00      	cmp	r3, #0
 8000c22:	d102      	bne.n	8000c2a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c24:	4b11      	ldr	r3, [pc, #68]	@ (8000c6c <_sbrk+0x64>)
 8000c26:	4a12      	ldr	r2, [pc, #72]	@ (8000c70 <_sbrk+0x68>)
 8000c28:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c2a:	4b10      	ldr	r3, [pc, #64]	@ (8000c6c <_sbrk+0x64>)
 8000c2c:	681a      	ldr	r2, [r3, #0]
 8000c2e:	687b      	ldr	r3, [r7, #4]
 8000c30:	4413      	add	r3, r2
 8000c32:	693a      	ldr	r2, [r7, #16]
 8000c34:	429a      	cmp	r2, r3
 8000c36:	d205      	bcs.n	8000c44 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8000c38:	4b0e      	ldr	r3, [pc, #56]	@ (8000c74 <_sbrk+0x6c>)
 8000c3a:	220c      	movs	r2, #12
 8000c3c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c3e:	f04f 33ff 	mov.w	r3, #4294967295
 8000c42:	e009      	b.n	8000c58 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c44:	4b09      	ldr	r3, [pc, #36]	@ (8000c6c <_sbrk+0x64>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c4a:	4b08      	ldr	r3, [pc, #32]	@ (8000c6c <_sbrk+0x64>)
 8000c4c:	681a      	ldr	r2, [r3, #0]
 8000c4e:	687b      	ldr	r3, [r7, #4]
 8000c50:	4413      	add	r3, r2
 8000c52:	4a06      	ldr	r2, [pc, #24]	@ (8000c6c <_sbrk+0x64>)
 8000c54:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c56:	68fb      	ldr	r3, [r7, #12]
}
 8000c58:	4618      	mov	r0, r3
 8000c5a:	371c      	adds	r7, #28
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr
 8000c64:	24080000 	.word	0x24080000
 8000c68:	00000400 	.word	0x00000400
 8000c6c:	24000148 	.word	0x24000148
 8000c70:	24007fe8 	.word	0x24007fe8
 8000c74:	24007fd4 	.word	0x24007fd4

08000c78 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000c7c:	4b43      	ldr	r3, [pc, #268]	@ (8000d8c <SystemInit+0x114>)
 8000c7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c82:	4a42      	ldr	r2, [pc, #264]	@ (8000d8c <SystemInit+0x114>)
 8000c84:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c88:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000c8c:	4b40      	ldr	r3, [pc, #256]	@ (8000d90 <SystemInit+0x118>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	f003 030f 	and.w	r3, r3, #15
 8000c94:	2b06      	cmp	r3, #6
 8000c96:	d807      	bhi.n	8000ca8 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000c98:	4b3d      	ldr	r3, [pc, #244]	@ (8000d90 <SystemInit+0x118>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	f023 030f 	bic.w	r3, r3, #15
 8000ca0:	4a3b      	ldr	r2, [pc, #236]	@ (8000d90 <SystemInit+0x118>)
 8000ca2:	f043 0307 	orr.w	r3, r3, #7
 8000ca6:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000ca8:	4b3a      	ldr	r3, [pc, #232]	@ (8000d94 <SystemInit+0x11c>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4a39      	ldr	r2, [pc, #228]	@ (8000d94 <SystemInit+0x11c>)
 8000cae:	f043 0301 	orr.w	r3, r3, #1
 8000cb2:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8000cb4:	4b37      	ldr	r3, [pc, #220]	@ (8000d94 <SystemInit+0x11c>)
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000cba:	4b36      	ldr	r3, [pc, #216]	@ (8000d94 <SystemInit+0x11c>)
 8000cbc:	681a      	ldr	r2, [r3, #0]
 8000cbe:	4935      	ldr	r1, [pc, #212]	@ (8000d94 <SystemInit+0x11c>)
 8000cc0:	4b35      	ldr	r3, [pc, #212]	@ (8000d98 <SystemInit+0x120>)
 8000cc2:	4013      	ands	r3, r2
 8000cc4:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000cc6:	4b32      	ldr	r3, [pc, #200]	@ (8000d90 <SystemInit+0x118>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	f003 0308 	and.w	r3, r3, #8
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d007      	beq.n	8000ce2 <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000cd2:	4b2f      	ldr	r3, [pc, #188]	@ (8000d90 <SystemInit+0x118>)
 8000cd4:	681b      	ldr	r3, [r3, #0]
 8000cd6:	f023 030f 	bic.w	r3, r3, #15
 8000cda:	4a2d      	ldr	r2, [pc, #180]	@ (8000d90 <SystemInit+0x118>)
 8000cdc:	f043 0307 	orr.w	r3, r3, #7
 8000ce0:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 8000ce2:	4b2c      	ldr	r3, [pc, #176]	@ (8000d94 <SystemInit+0x11c>)
 8000ce4:	2200      	movs	r2, #0
 8000ce6:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000ce8:	4b2a      	ldr	r3, [pc, #168]	@ (8000d94 <SystemInit+0x11c>)
 8000cea:	2200      	movs	r2, #0
 8000cec:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000cee:	4b29      	ldr	r3, [pc, #164]	@ (8000d94 <SystemInit+0x11c>)
 8000cf0:	2200      	movs	r2, #0
 8000cf2:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8000cf4:	4b27      	ldr	r3, [pc, #156]	@ (8000d94 <SystemInit+0x11c>)
 8000cf6:	4a29      	ldr	r2, [pc, #164]	@ (8000d9c <SystemInit+0x124>)
 8000cf8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000cfa:	4b26      	ldr	r3, [pc, #152]	@ (8000d94 <SystemInit+0x11c>)
 8000cfc:	4a28      	ldr	r2, [pc, #160]	@ (8000da0 <SystemInit+0x128>)
 8000cfe:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000d00:	4b24      	ldr	r3, [pc, #144]	@ (8000d94 <SystemInit+0x11c>)
 8000d02:	4a28      	ldr	r2, [pc, #160]	@ (8000da4 <SystemInit+0x12c>)
 8000d04:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8000d06:	4b23      	ldr	r3, [pc, #140]	@ (8000d94 <SystemInit+0x11c>)
 8000d08:	2200      	movs	r2, #0
 8000d0a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8000d0c:	4b21      	ldr	r3, [pc, #132]	@ (8000d94 <SystemInit+0x11c>)
 8000d0e:	4a25      	ldr	r2, [pc, #148]	@ (8000da4 <SystemInit+0x12c>)
 8000d10:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 8000d12:	4b20      	ldr	r3, [pc, #128]	@ (8000d94 <SystemInit+0x11c>)
 8000d14:	2200      	movs	r2, #0
 8000d16:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8000d18:	4b1e      	ldr	r3, [pc, #120]	@ (8000d94 <SystemInit+0x11c>)
 8000d1a:	4a22      	ldr	r2, [pc, #136]	@ (8000da4 <SystemInit+0x12c>)
 8000d1c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 8000d1e:	4b1d      	ldr	r3, [pc, #116]	@ (8000d94 <SystemInit+0x11c>)
 8000d20:	2200      	movs	r2, #0
 8000d22:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8000d24:	4b1b      	ldr	r3, [pc, #108]	@ (8000d94 <SystemInit+0x11c>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	4a1a      	ldr	r2, [pc, #104]	@ (8000d94 <SystemInit+0x11c>)
 8000d2a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8000d2e:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8000d30:	4b18      	ldr	r3, [pc, #96]	@ (8000d94 <SystemInit+0x11c>)
 8000d32:	2200      	movs	r2, #0
 8000d34:	661a      	str	r2, [r3, #96]	@ 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 8000d36:	4b1c      	ldr	r3, [pc, #112]	@ (8000da8 <SystemInit+0x130>)
 8000d38:	681a      	ldr	r2, [r3, #0]
 8000d3a:	4b1c      	ldr	r3, [pc, #112]	@ (8000dac <SystemInit+0x134>)
 8000d3c:	4013      	ands	r3, r2
 8000d3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000d42:	d202      	bcs.n	8000d4a <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 8000d44:	4b1a      	ldr	r3, [pc, #104]	@ (8000db0 <SystemInit+0x138>)
 8000d46:	2201      	movs	r2, #1
 8000d48:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#else
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 8000d4a:	4b12      	ldr	r3, [pc, #72]	@ (8000d94 <SystemInit+0x11c>)
 8000d4c:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000d50:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d113      	bne.n	8000d80 <SystemInit+0x108>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000d58:	4b0e      	ldr	r3, [pc, #56]	@ (8000d94 <SystemInit+0x11c>)
 8000d5a:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000d5e:	4a0d      	ldr	r2, [pc, #52]	@ (8000d94 <SystemInit+0x11c>)
 8000d60:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000d64:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 8000d68:	4b12      	ldr	r3, [pc, #72]	@ (8000db4 <SystemInit+0x13c>)
 8000d6a:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000d6e:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000d70:	4b08      	ldr	r3, [pc, #32]	@ (8000d94 <SystemInit+0x11c>)
 8000d72:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000d76:	4a07      	ldr	r2, [pc, #28]	@ (8000d94 <SystemInit+0x11c>)
 8000d78:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000d7c:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 8000d80:	bf00      	nop
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	e000ed00 	.word	0xe000ed00
 8000d90:	52002000 	.word	0x52002000
 8000d94:	58024400 	.word	0x58024400
 8000d98:	eaf6ed7f 	.word	0xeaf6ed7f
 8000d9c:	02020200 	.word	0x02020200
 8000da0:	01ff0000 	.word	0x01ff0000
 8000da4:	01010280 	.word	0x01010280
 8000da8:	5c001000 	.word	0x5c001000
 8000dac:	ffff0000 	.word	0xffff0000
 8000db0:	51008108 	.word	0x51008108
 8000db4:	52004000 	.word	0x52004000

08000db8 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000db8:	b480      	push	{r7}
 8000dba:	af00      	add	r7, sp, #0
  #if defined(SMPS)
    /* Exit Run* mode by disabling SMPS and enabling LDO */
    PWR->CR3 = (PWR->CR3 & ~PWR_CR3_SMPSEN) | PWR_CR3_LDOEN;
  #else
    /* Enable LDO mode */
    PWR->CR3 |= PWR_CR3_LDOEN;
 8000dbc:	4b09      	ldr	r3, [pc, #36]	@ (8000de4 <ExitRun0Mode+0x2c>)
 8000dbe:	68db      	ldr	r3, [r3, #12]
 8000dc0:	4a08      	ldr	r2, [pc, #32]	@ (8000de4 <ExitRun0Mode+0x2c>)
 8000dc2:	f043 0302 	orr.w	r3, r3, #2
 8000dc6:	60d3      	str	r3, [r2, #12]
  #endif /* SMPS */
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000dc8:	bf00      	nop
 8000dca:	4b06      	ldr	r3, [pc, #24]	@ (8000de4 <ExitRun0Mode+0x2c>)
 8000dcc:	685b      	ldr	r3, [r3, #4]
 8000dce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000dd2:	2b00      	cmp	r3, #0
 8000dd4:	d0f9      	beq.n	8000dca <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 8000dd6:	bf00      	nop
 8000dd8:	bf00      	nop
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de0:	4770      	bx	lr
 8000de2:	bf00      	nop
 8000de4:	58024800 	.word	0x58024800

08000de8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8000de8:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8000e24 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 8000dec:	f7ff ffe4 	bl	8000db8 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000df0:	f7ff ff42 	bl	8000c78 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000df4:	480c      	ldr	r0, [pc, #48]	@ (8000e28 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000df6:	490d      	ldr	r1, [pc, #52]	@ (8000e2c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000df8:	4a0d      	ldr	r2, [pc, #52]	@ (8000e30 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000dfa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dfc:	e002      	b.n	8000e04 <LoopCopyDataInit>

08000dfe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dfe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e00:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e02:	3304      	adds	r3, #4

08000e04 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e04:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e06:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000e08:	d3f9      	bcc.n	8000dfe <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000e0a:	4a0a      	ldr	r2, [pc, #40]	@ (8000e34 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000e0c:	4c0a      	ldr	r4, [pc, #40]	@ (8000e38 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000e0e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000e10:	e001      	b.n	8000e16 <LoopFillZerobss>

08000e12 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000e12:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000e14:	3204      	adds	r2, #4

08000e16 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000e16:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000e18:	d3fb      	bcc.n	8000e12 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000e1a:	f014 f8cd 	bl	8014fb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000e1e:	f7ff faaf 	bl	8000380 <main>
  bx  lr
 8000e22:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8000e24:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8000e28:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8000e2c:	24000090 	.word	0x24000090
  ldr r2, =_sidata
 8000e30:	080189d8 	.word	0x080189d8
  ldr r2, =_sbss
 8000e34:	24000090 	.word	0x24000090
  ldr r4, =_ebss
 8000e38:	24007fe4 	.word	0x24007fe4

08000e3c <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000e3c:	e7fe      	b.n	8000e3c <ADC3_IRQHandler>

08000e3e <LAN8742_RegisterBusIO>:
  * @param  ioctx: holds device IO functions.
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ERROR if missing mandatory function
  */
int32_t  LAN8742_RegisterBusIO(lan8742_Object_t *pObj, lan8742_IOCtx_t *ioctx)
{
 8000e3e:	b480      	push	{r7}
 8000e40:	b083      	sub	sp, #12
 8000e42:	af00      	add	r7, sp, #0
 8000e44:	6078      	str	r0, [r7, #4]
 8000e46:	6039      	str	r1, [r7, #0]
  if(!pObj || !ioctx->ReadReg || !ioctx->WriteReg || !ioctx->GetTick)
 8000e48:	687b      	ldr	r3, [r7, #4]
 8000e4a:	2b00      	cmp	r3, #0
 8000e4c:	d00b      	beq.n	8000e66 <LAN8742_RegisterBusIO+0x28>
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	68db      	ldr	r3, [r3, #12]
 8000e52:	2b00      	cmp	r3, #0
 8000e54:	d007      	beq.n	8000e66 <LAN8742_RegisterBusIO+0x28>
 8000e56:	683b      	ldr	r3, [r7, #0]
 8000e58:	689b      	ldr	r3, [r3, #8]
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	d003      	beq.n	8000e66 <LAN8742_RegisterBusIO+0x28>
 8000e5e:	683b      	ldr	r3, [r7, #0]
 8000e60:	691b      	ldr	r3, [r3, #16]
 8000e62:	2b00      	cmp	r3, #0
 8000e64:	d102      	bne.n	8000e6c <LAN8742_RegisterBusIO+0x2e>
  {
    return LAN8742_STATUS_ERROR;
 8000e66:	f04f 33ff 	mov.w	r3, #4294967295
 8000e6a:	e014      	b.n	8000e96 <LAN8742_RegisterBusIO+0x58>
  }

  pObj->IO.Init = ioctx->Init;
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	681a      	ldr	r2, [r3, #0]
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	609a      	str	r2, [r3, #8]
  pObj->IO.DeInit = ioctx->DeInit;
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	685a      	ldr	r2, [r3, #4]
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	60da      	str	r2, [r3, #12]
  pObj->IO.ReadReg = ioctx->ReadReg;
 8000e7c:	683b      	ldr	r3, [r7, #0]
 8000e7e:	68da      	ldr	r2, [r3, #12]
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	615a      	str	r2, [r3, #20]
  pObj->IO.WriteReg = ioctx->WriteReg;
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	689a      	ldr	r2, [r3, #8]
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	611a      	str	r2, [r3, #16]
  pObj->IO.GetTick = ioctx->GetTick;
 8000e8c:	683b      	ldr	r3, [r7, #0]
 8000e8e:	691a      	ldr	r2, [r3, #16]
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	619a      	str	r2, [r3, #24]

  return LAN8742_STATUS_OK;
 8000e94:	2300      	movs	r3, #0
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	370c      	adds	r7, #12
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr

08000ea2 <LAN8742_Init>:
  * @retval LAN8742_STATUS_OK  if OK
  *         LAN8742_STATUS_ADDRESS_ERROR if cannot find device address
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  */
 int32_t LAN8742_Init(lan8742_Object_t *pObj)
 {
 8000ea2:	b580      	push	{r7, lr}
 8000ea4:	b086      	sub	sp, #24
 8000ea6:	af00      	add	r7, sp, #0
 8000ea8:	6078      	str	r0, [r7, #4]
   uint32_t regvalue = 0, addr = 0;
 8000eaa:	2300      	movs	r3, #0
 8000eac:	60fb      	str	r3, [r7, #12]
 8000eae:	2300      	movs	r3, #0
 8000eb0:	617b      	str	r3, [r7, #20]
   int32_t status = LAN8742_STATUS_OK;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	613b      	str	r3, [r7, #16]

   if(pObj->Is_Initialized == 0)
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	685b      	ldr	r3, [r3, #4]
 8000eba:	2b00      	cmp	r3, #0
 8000ebc:	d139      	bne.n	8000f32 <LAN8742_Init+0x90>
   {
     if(pObj->IO.Init != 0)
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	689b      	ldr	r3, [r3, #8]
 8000ec2:	2b00      	cmp	r3, #0
 8000ec4:	d002      	beq.n	8000ecc <LAN8742_Init+0x2a>
     {
       /* GPIO and Clocks initialization */
       pObj->IO.Init();
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	689b      	ldr	r3, [r3, #8]
 8000eca:	4798      	blx	r3
     }

     /* for later check */
     pObj->DevAddr = LAN8742_MAX_DEV_ADDR + 1;
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	2220      	movs	r2, #32
 8000ed0:	601a      	str	r2, [r3, #0]

     /* Get the device address from special mode register */
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	617b      	str	r3, [r7, #20]
 8000ed6:	e01c      	b.n	8000f12 <LAN8742_Init+0x70>
     {
       if(pObj->IO.ReadReg(addr, LAN8742_SMR, &regvalue) < 0)
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	695b      	ldr	r3, [r3, #20]
 8000edc:	f107 020c 	add.w	r2, r7, #12
 8000ee0:	2112      	movs	r1, #18
 8000ee2:	6978      	ldr	r0, [r7, #20]
 8000ee4:	4798      	blx	r3
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	da03      	bge.n	8000ef4 <LAN8742_Init+0x52>
       {
         status = LAN8742_STATUS_READ_ERROR;
 8000eec:	f06f 0304 	mvn.w	r3, #4
 8000ef0:	613b      	str	r3, [r7, #16]
         /* Can't read from this device address
            continue with next address */
         continue;
 8000ef2:	e00b      	b.n	8000f0c <LAN8742_Init+0x6a>
       }

       if((regvalue & LAN8742_SMR_PHY_ADDR) == addr)
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	f003 031f 	and.w	r3, r3, #31
 8000efa:	697a      	ldr	r2, [r7, #20]
 8000efc:	429a      	cmp	r2, r3
 8000efe:	d105      	bne.n	8000f0c <LAN8742_Init+0x6a>
       {
         pObj->DevAddr = addr;
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	697a      	ldr	r2, [r7, #20]
 8000f04:	601a      	str	r2, [r3, #0]
         status = LAN8742_STATUS_OK;
 8000f06:	2300      	movs	r3, #0
 8000f08:	613b      	str	r3, [r7, #16]
         break;
 8000f0a:	e005      	b.n	8000f18 <LAN8742_Init+0x76>
     for(addr = 0; addr <= LAN8742_MAX_DEV_ADDR; addr ++)
 8000f0c:	697b      	ldr	r3, [r7, #20]
 8000f0e:	3301      	adds	r3, #1
 8000f10:	617b      	str	r3, [r7, #20]
 8000f12:	697b      	ldr	r3, [r7, #20]
 8000f14:	2b1f      	cmp	r3, #31
 8000f16:	d9df      	bls.n	8000ed8 <LAN8742_Init+0x36>
       }
     }

     if(pObj->DevAddr > LAN8742_MAX_DEV_ADDR)
 8000f18:	687b      	ldr	r3, [r7, #4]
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	2b1f      	cmp	r3, #31
 8000f1e:	d902      	bls.n	8000f26 <LAN8742_Init+0x84>
     {
       status = LAN8742_STATUS_ADDRESS_ERROR;
 8000f20:	f06f 0302 	mvn.w	r3, #2
 8000f24:	613b      	str	r3, [r7, #16]
     }

     /* if device address is matched */
     if(status == LAN8742_STATUS_OK)
 8000f26:	693b      	ldr	r3, [r7, #16]
 8000f28:	2b00      	cmp	r3, #0
 8000f2a:	d102      	bne.n	8000f32 <LAN8742_Init+0x90>
     {
       pObj->Is_Initialized = 1;
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	2201      	movs	r2, #1
 8000f30:	605a      	str	r2, [r3, #4]
     }
   }

   return status;
 8000f32:	693b      	ldr	r3, [r7, #16]
 }
 8000f34:	4618      	mov	r0, r3
 8000f36:	3718      	adds	r7, #24
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bd80      	pop	{r7, pc}

08000f3c <LAN8742_GetLinkState>:
  *         LAN8742_STATUS_10MBITS_HALFDUPLEX  if 10Mb/s HD
  *         LAN8742_STATUS_READ_ERROR if cannot read register
  *         LAN8742_STATUS_WRITE_ERROR if cannot write to register
  */
int32_t LAN8742_GetLinkState(lan8742_Object_t *pObj)
{
 8000f3c:	b580      	push	{r7, lr}
 8000f3e:	b084      	sub	sp, #16
 8000f40:	af00      	add	r7, sp, #0
 8000f42:	6078      	str	r0, [r7, #4]
  uint32_t readval = 0;
 8000f44:	2300      	movs	r3, #0
 8000f46:	60fb      	str	r3, [r7, #12]

  /* Read Status register  */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	695b      	ldr	r3, [r3, #20]
 8000f4c:	687a      	ldr	r2, [r7, #4]
 8000f4e:	6810      	ldr	r0, [r2, #0]
 8000f50:	f107 020c 	add.w	r2, r7, #12
 8000f54:	2101      	movs	r1, #1
 8000f56:	4798      	blx	r3
 8000f58:	4603      	mov	r3, r0
 8000f5a:	2b00      	cmp	r3, #0
 8000f5c:	da02      	bge.n	8000f64 <LAN8742_GetLinkState+0x28>
  {
    return LAN8742_STATUS_READ_ERROR;
 8000f5e:	f06f 0304 	mvn.w	r3, #4
 8000f62:	e06e      	b.n	8001042 <LAN8742_GetLinkState+0x106>
  }

  /* Read Status register again */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BSR, &readval) < 0)
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	695b      	ldr	r3, [r3, #20]
 8000f68:	687a      	ldr	r2, [r7, #4]
 8000f6a:	6810      	ldr	r0, [r2, #0]
 8000f6c:	f107 020c 	add.w	r2, r7, #12
 8000f70:	2101      	movs	r1, #1
 8000f72:	4798      	blx	r3
 8000f74:	4603      	mov	r3, r0
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	da02      	bge.n	8000f80 <LAN8742_GetLinkState+0x44>
  {
    return LAN8742_STATUS_READ_ERROR;
 8000f7a:	f06f 0304 	mvn.w	r3, #4
 8000f7e:	e060      	b.n	8001042 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BSR_LINK_STATUS) == 0)
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	f003 0304 	and.w	r3, r3, #4
 8000f86:	2b00      	cmp	r3, #0
 8000f88:	d101      	bne.n	8000f8e <LAN8742_GetLinkState+0x52>
  {
    /* Return Link Down status */
    return LAN8742_STATUS_LINK_DOWN;
 8000f8a:	2301      	movs	r3, #1
 8000f8c:	e059      	b.n	8001042 <LAN8742_GetLinkState+0x106>
  }

  /* Check Auto negotiation */
  if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_BCR, &readval) < 0)
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	695b      	ldr	r3, [r3, #20]
 8000f92:	687a      	ldr	r2, [r7, #4]
 8000f94:	6810      	ldr	r0, [r2, #0]
 8000f96:	f107 020c 	add.w	r2, r7, #12
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	4798      	blx	r3
 8000f9e:	4603      	mov	r3, r0
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	da02      	bge.n	8000faa <LAN8742_GetLinkState+0x6e>
  {
    return LAN8742_STATUS_READ_ERROR;
 8000fa4:	f06f 0304 	mvn.w	r3, #4
 8000fa8:	e04b      	b.n	8001042 <LAN8742_GetLinkState+0x106>
  }

  if((readval & LAN8742_BCR_AUTONEGO_EN) != LAN8742_BCR_AUTONEGO_EN)
 8000faa:	68fb      	ldr	r3, [r7, #12]
 8000fac:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d11b      	bne.n	8000fec <LAN8742_GetLinkState+0xb0>
  {
    if(((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT) && ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE))
 8000fb4:	68fb      	ldr	r3, [r7, #12]
 8000fb6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d006      	beq.n	8000fcc <LAN8742_GetLinkState+0x90>
 8000fbe:	68fb      	ldr	r3, [r7, #12]
 8000fc0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fc4:	2b00      	cmp	r3, #0
 8000fc6:	d001      	beq.n	8000fcc <LAN8742_GetLinkState+0x90>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8000fc8:	2302      	movs	r3, #2
 8000fca:	e03a      	b.n	8001042 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_SPEED_SELECT) == LAN8742_BCR_SPEED_SELECT)
 8000fcc:	68fb      	ldr	r3, [r7, #12]
 8000fce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d001      	beq.n	8000fda <LAN8742_GetLinkState+0x9e>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	e033      	b.n	8001042 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_BCR_DUPLEX_MODE) == LAN8742_BCR_DUPLEX_MODE)
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fe0:	2b00      	cmp	r3, #0
 8000fe2:	d001      	beq.n	8000fe8 <LAN8742_GetLinkState+0xac>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 8000fe4:	2304      	movs	r3, #4
 8000fe6:	e02c      	b.n	8001042 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8000fe8:	2305      	movs	r3, #5
 8000fea:	e02a      	b.n	8001042 <LAN8742_GetLinkState+0x106>
    }
  }
  else /* Auto Nego enabled */
  {
    if(pObj->IO.ReadReg(pObj->DevAddr, LAN8742_PHYSCSR, &readval) < 0)
 8000fec:	687b      	ldr	r3, [r7, #4]
 8000fee:	695b      	ldr	r3, [r3, #20]
 8000ff0:	687a      	ldr	r2, [r7, #4]
 8000ff2:	6810      	ldr	r0, [r2, #0]
 8000ff4:	f107 020c 	add.w	r2, r7, #12
 8000ff8:	211f      	movs	r1, #31
 8000ffa:	4798      	blx	r3
 8000ffc:	4603      	mov	r3, r0
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	da02      	bge.n	8001008 <LAN8742_GetLinkState+0xcc>
    {
      return LAN8742_STATUS_READ_ERROR;
 8001002:	f06f 0304 	mvn.w	r3, #4
 8001006:	e01c      	b.n	8001042 <LAN8742_GetLinkState+0x106>
    }

    /* Check if auto nego not done */
    if((readval & LAN8742_PHYSCSR_AUTONEGO_DONE) == 0)
 8001008:	68fb      	ldr	r3, [r7, #12]
 800100a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800100e:	2b00      	cmp	r3, #0
 8001010:	d101      	bne.n	8001016 <LAN8742_GetLinkState+0xda>
    {
      return LAN8742_STATUS_AUTONEGO_NOTDONE;
 8001012:	2306      	movs	r3, #6
 8001014:	e015      	b.n	8001042 <LAN8742_GetLinkState+0x106>
    }

    if((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_FD)
 8001016:	68fb      	ldr	r3, [r7, #12]
 8001018:	f003 031c 	and.w	r3, r3, #28
 800101c:	2b18      	cmp	r3, #24
 800101e:	d101      	bne.n	8001024 <LAN8742_GetLinkState+0xe8>
    {
      return LAN8742_STATUS_100MBITS_FULLDUPLEX;
 8001020:	2302      	movs	r3, #2
 8001022:	e00e      	b.n	8001042 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_100BTX_HD)
 8001024:	68fb      	ldr	r3, [r7, #12]
 8001026:	f003 031c 	and.w	r3, r3, #28
 800102a:	2b08      	cmp	r3, #8
 800102c:	d101      	bne.n	8001032 <LAN8742_GetLinkState+0xf6>
    {
      return LAN8742_STATUS_100MBITS_HALFDUPLEX;
 800102e:	2303      	movs	r3, #3
 8001030:	e007      	b.n	8001042 <LAN8742_GetLinkState+0x106>
    }
    else if ((readval & LAN8742_PHYSCSR_HCDSPEEDMASK) == LAN8742_PHYSCSR_10BT_FD)
 8001032:	68fb      	ldr	r3, [r7, #12]
 8001034:	f003 031c 	and.w	r3, r3, #28
 8001038:	2b14      	cmp	r3, #20
 800103a:	d101      	bne.n	8001040 <LAN8742_GetLinkState+0x104>
    {
      return LAN8742_STATUS_10MBITS_FULLDUPLEX;
 800103c:	2304      	movs	r3, #4
 800103e:	e000      	b.n	8001042 <LAN8742_GetLinkState+0x106>
    }
    else
    {
      return LAN8742_STATUS_10MBITS_HALFDUPLEX;
 8001040:	2305      	movs	r3, #5
    }
  }
}
 8001042:	4618      	mov	r0, r3
 8001044:	3710      	adds	r7, #16
 8001046:	46bd      	mov	sp, r7
 8001048:	bd80      	pop	{r7, pc}
	...

0800104c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001052:	2003      	movs	r0, #3
 8001054:	f000 f923 	bl	800129e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001058:	f003 f802 	bl	8004060 <HAL_RCC_GetSysClockFreq>
 800105c:	4602      	mov	r2, r0
 800105e:	4b15      	ldr	r3, [pc, #84]	@ (80010b4 <HAL_Init+0x68>)
 8001060:	699b      	ldr	r3, [r3, #24]
 8001062:	0a1b      	lsrs	r3, r3, #8
 8001064:	f003 030f 	and.w	r3, r3, #15
 8001068:	4913      	ldr	r1, [pc, #76]	@ (80010b8 <HAL_Init+0x6c>)
 800106a:	5ccb      	ldrb	r3, [r1, r3]
 800106c:	f003 031f 	and.w	r3, r3, #31
 8001070:	fa22 f303 	lsr.w	r3, r2, r3
 8001074:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001076:	4b0f      	ldr	r3, [pc, #60]	@ (80010b4 <HAL_Init+0x68>)
 8001078:	699b      	ldr	r3, [r3, #24]
 800107a:	f003 030f 	and.w	r3, r3, #15
 800107e:	4a0e      	ldr	r2, [pc, #56]	@ (80010b8 <HAL_Init+0x6c>)
 8001080:	5cd3      	ldrb	r3, [r2, r3]
 8001082:	f003 031f 	and.w	r3, r3, #31
 8001086:	687a      	ldr	r2, [r7, #4]
 8001088:	fa22 f303 	lsr.w	r3, r2, r3
 800108c:	4a0b      	ldr	r2, [pc, #44]	@ (80010bc <HAL_Init+0x70>)
 800108e:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001090:	4a0b      	ldr	r2, [pc, #44]	@ (80010c0 <HAL_Init+0x74>)
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001096:	200f      	movs	r0, #15
 8001098:	f7ff fc88 	bl	80009ac <HAL_InitTick>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80010a2:	2301      	movs	r3, #1
 80010a4:	e002      	b.n	80010ac <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80010a6:	f7ff fbad 	bl	8000804 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80010aa:	2300      	movs	r3, #0
}
 80010ac:	4618      	mov	r0, r3
 80010ae:	3708      	adds	r7, #8
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bd80      	pop	{r7, pc}
 80010b4:	58024400 	.word	0x58024400
 80010b8:	080187ac 	.word	0x080187ac
 80010bc:	24000004 	.word	0x24000004
 80010c0:	24000000 	.word	0x24000000

080010c4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80010c8:	4b06      	ldr	r3, [pc, #24]	@ (80010e4 <HAL_IncTick+0x20>)
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	461a      	mov	r2, r3
 80010ce:	4b06      	ldr	r3, [pc, #24]	@ (80010e8 <HAL_IncTick+0x24>)
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	4413      	add	r3, r2
 80010d4:	4a04      	ldr	r2, [pc, #16]	@ (80010e8 <HAL_IncTick+0x24>)
 80010d6:	6013      	str	r3, [r2, #0]
}
 80010d8:	bf00      	nop
 80010da:	46bd      	mov	sp, r7
 80010dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e0:	4770      	bx	lr
 80010e2:	bf00      	nop
 80010e4:	2400000c 	.word	0x2400000c
 80010e8:	2400014c 	.word	0x2400014c

080010ec <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  return uwTick;
 80010f0:	4b03      	ldr	r3, [pc, #12]	@ (8001100 <HAL_GetTick+0x14>)
 80010f2:	681b      	ldr	r3, [r3, #0]
}
 80010f4:	4618      	mov	r0, r3
 80010f6:	46bd      	mov	sp, r7
 80010f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	2400014c 	.word	0x2400014c

08001104 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001104:	b480      	push	{r7}
 8001106:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001108:	4b03      	ldr	r3, [pc, #12]	@ (8001118 <HAL_GetREVID+0x14>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	0c1b      	lsrs	r3, r3, #16
}
 800110e:	4618      	mov	r0, r3
 8001110:	46bd      	mov	sp, r7
 8001112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001116:	4770      	bx	lr
 8001118:	5c001000 	.word	0x5c001000

0800111c <HAL_SYSCFG_ETHInterfaceSelect>:
  *   @arg SYSCFG_ETH_MII : Select the Media Independent Interface
  *   @arg SYSCFG_ETH_RMII: Select the Reduced Media Independent Interface
  * @retval None
  */
void HAL_SYSCFG_ETHInterfaceSelect(uint32_t SYSCFG_ETHInterface)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ETHERNET_CONFIG(SYSCFG_ETHInterface));

  MODIFY_REG(SYSCFG->PMCR, SYSCFG_PMCR_EPIS_SEL, (uint32_t)(SYSCFG_ETHInterface));
 8001124:	4b06      	ldr	r3, [pc, #24]	@ (8001140 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	f423 0260 	bic.w	r2, r3, #14680064	@ 0xe00000
 800112c:	4904      	ldr	r1, [pc, #16]	@ (8001140 <HAL_SYSCFG_ETHInterfaceSelect+0x24>)
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4313      	orrs	r3, r2
 8001132:	604b      	str	r3, [r1, #4]
}
 8001134:	bf00      	nop
 8001136:	370c      	adds	r7, #12
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr
 8001140:	58000400 	.word	0x58000400

08001144 <__NVIC_SetPriorityGrouping>:
{
 8001144:	b480      	push	{r7}
 8001146:	b085      	sub	sp, #20
 8001148:	af00      	add	r7, sp, #0
 800114a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	f003 0307 	and.w	r3, r3, #7
 8001152:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001154:	4b0b      	ldr	r3, [pc, #44]	@ (8001184 <__NVIC_SetPriorityGrouping+0x40>)
 8001156:	68db      	ldr	r3, [r3, #12]
 8001158:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800115a:	68ba      	ldr	r2, [r7, #8]
 800115c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001160:	4013      	ands	r3, r2
 8001162:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001164:	68fb      	ldr	r3, [r7, #12]
 8001166:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001168:	68bb      	ldr	r3, [r7, #8]
 800116a:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 800116c:	4b06      	ldr	r3, [pc, #24]	@ (8001188 <__NVIC_SetPriorityGrouping+0x44>)
 800116e:	4313      	orrs	r3, r2
 8001170:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001172:	4a04      	ldr	r2, [pc, #16]	@ (8001184 <__NVIC_SetPriorityGrouping+0x40>)
 8001174:	68bb      	ldr	r3, [r7, #8]
 8001176:	60d3      	str	r3, [r2, #12]
}
 8001178:	bf00      	nop
 800117a:	3714      	adds	r7, #20
 800117c:	46bd      	mov	sp, r7
 800117e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001182:	4770      	bx	lr
 8001184:	e000ed00 	.word	0xe000ed00
 8001188:	05fa0000 	.word	0x05fa0000

0800118c <__NVIC_GetPriorityGrouping>:
{
 800118c:	b480      	push	{r7}
 800118e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001190:	4b04      	ldr	r3, [pc, #16]	@ (80011a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001192:	68db      	ldr	r3, [r3, #12]
 8001194:	0a1b      	lsrs	r3, r3, #8
 8001196:	f003 0307 	and.w	r3, r3, #7
}
 800119a:	4618      	mov	r0, r3
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr
 80011a4:	e000ed00 	.word	0xe000ed00

080011a8 <__NVIC_EnableIRQ>:
{
 80011a8:	b480      	push	{r7}
 80011aa:	b083      	sub	sp, #12
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	4603      	mov	r3, r0
 80011b0:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80011b2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011b6:	2b00      	cmp	r3, #0
 80011b8:	db0b      	blt.n	80011d2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011ba:	88fb      	ldrh	r3, [r7, #6]
 80011bc:	f003 021f 	and.w	r2, r3, #31
 80011c0:	4907      	ldr	r1, [pc, #28]	@ (80011e0 <__NVIC_EnableIRQ+0x38>)
 80011c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011c6:	095b      	lsrs	r3, r3, #5
 80011c8:	2001      	movs	r0, #1
 80011ca:	fa00 f202 	lsl.w	r2, r0, r2
 80011ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80011d2:	bf00      	nop
 80011d4:	370c      	adds	r7, #12
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	e000e100 	.word	0xe000e100

080011e4 <__NVIC_SetPriority>:
{
 80011e4:	b480      	push	{r7}
 80011e6:	b083      	sub	sp, #12
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	4603      	mov	r3, r0
 80011ec:	6039      	str	r1, [r7, #0]
 80011ee:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80011f0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	db0a      	blt.n	800120e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	b2da      	uxtb	r2, r3
 80011fc:	490c      	ldr	r1, [pc, #48]	@ (8001230 <__NVIC_SetPriority+0x4c>)
 80011fe:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001202:	0112      	lsls	r2, r2, #4
 8001204:	b2d2      	uxtb	r2, r2
 8001206:	440b      	add	r3, r1
 8001208:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800120c:	e00a      	b.n	8001224 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800120e:	683b      	ldr	r3, [r7, #0]
 8001210:	b2da      	uxtb	r2, r3
 8001212:	4908      	ldr	r1, [pc, #32]	@ (8001234 <__NVIC_SetPriority+0x50>)
 8001214:	88fb      	ldrh	r3, [r7, #6]
 8001216:	f003 030f 	and.w	r3, r3, #15
 800121a:	3b04      	subs	r3, #4
 800121c:	0112      	lsls	r2, r2, #4
 800121e:	b2d2      	uxtb	r2, r2
 8001220:	440b      	add	r3, r1
 8001222:	761a      	strb	r2, [r3, #24]
}
 8001224:	bf00      	nop
 8001226:	370c      	adds	r7, #12
 8001228:	46bd      	mov	sp, r7
 800122a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800122e:	4770      	bx	lr
 8001230:	e000e100 	.word	0xe000e100
 8001234:	e000ed00 	.word	0xe000ed00

08001238 <NVIC_EncodePriority>:
{
 8001238:	b480      	push	{r7}
 800123a:	b089      	sub	sp, #36	@ 0x24
 800123c:	af00      	add	r7, sp, #0
 800123e:	60f8      	str	r0, [r7, #12]
 8001240:	60b9      	str	r1, [r7, #8]
 8001242:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	f003 0307 	and.w	r3, r3, #7
 800124a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800124c:	69fb      	ldr	r3, [r7, #28]
 800124e:	f1c3 0307 	rsb	r3, r3, #7
 8001252:	2b04      	cmp	r3, #4
 8001254:	bf28      	it	cs
 8001256:	2304      	movcs	r3, #4
 8001258:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800125a:	69fb      	ldr	r3, [r7, #28]
 800125c:	3304      	adds	r3, #4
 800125e:	2b06      	cmp	r3, #6
 8001260:	d902      	bls.n	8001268 <NVIC_EncodePriority+0x30>
 8001262:	69fb      	ldr	r3, [r7, #28]
 8001264:	3b03      	subs	r3, #3
 8001266:	e000      	b.n	800126a <NVIC_EncodePriority+0x32>
 8001268:	2300      	movs	r3, #0
 800126a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800126c:	f04f 32ff 	mov.w	r2, #4294967295
 8001270:	69bb      	ldr	r3, [r7, #24]
 8001272:	fa02 f303 	lsl.w	r3, r2, r3
 8001276:	43da      	mvns	r2, r3
 8001278:	68bb      	ldr	r3, [r7, #8]
 800127a:	401a      	ands	r2, r3
 800127c:	697b      	ldr	r3, [r7, #20]
 800127e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001280:	f04f 31ff 	mov.w	r1, #4294967295
 8001284:	697b      	ldr	r3, [r7, #20]
 8001286:	fa01 f303 	lsl.w	r3, r1, r3
 800128a:	43d9      	mvns	r1, r3
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001290:	4313      	orrs	r3, r2
}
 8001292:	4618      	mov	r0, r3
 8001294:	3724      	adds	r7, #36	@ 0x24
 8001296:	46bd      	mov	sp, r7
 8001298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129c:	4770      	bx	lr

0800129e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800129e:	b580      	push	{r7, lr}
 80012a0:	b082      	sub	sp, #8
 80012a2:	af00      	add	r7, sp, #0
 80012a4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80012a6:	6878      	ldr	r0, [r7, #4]
 80012a8:	f7ff ff4c 	bl	8001144 <__NVIC_SetPriorityGrouping>
}
 80012ac:	bf00      	nop
 80012ae:	3708      	adds	r7, #8
 80012b0:	46bd      	mov	sp, r7
 80012b2:	bd80      	pop	{r7, pc}

080012b4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b086      	sub	sp, #24
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	4603      	mov	r3, r0
 80012bc:	60b9      	str	r1, [r7, #8]
 80012be:	607a      	str	r2, [r7, #4]
 80012c0:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80012c2:	f7ff ff63 	bl	800118c <__NVIC_GetPriorityGrouping>
 80012c6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80012c8:	687a      	ldr	r2, [r7, #4]
 80012ca:	68b9      	ldr	r1, [r7, #8]
 80012cc:	6978      	ldr	r0, [r7, #20]
 80012ce:	f7ff ffb3 	bl	8001238 <NVIC_EncodePriority>
 80012d2:	4602      	mov	r2, r0
 80012d4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80012d8:	4611      	mov	r1, r2
 80012da:	4618      	mov	r0, r3
 80012dc:	f7ff ff82 	bl	80011e4 <__NVIC_SetPriority>
}
 80012e0:	bf00      	nop
 80012e2:	3718      	adds	r7, #24
 80012e4:	46bd      	mov	sp, r7
 80012e6:	bd80      	pop	{r7, pc}

080012e8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b082      	sub	sp, #8
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	4603      	mov	r3, r0
 80012f0:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80012f2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80012f6:	4618      	mov	r0, r3
 80012f8:	f7ff ff56 	bl	80011a8 <__NVIC_EnableIRQ>
}
 80012fc:	bf00      	nop
 80012fe:	3708      	adds	r7, #8
 8001300:	46bd      	mov	sp, r7
 8001302:	bd80      	pop	{r7, pc}

08001304 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001304:	b480      	push	{r7}
 8001306:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001308:	f3bf 8f5f 	dmb	sy
}
 800130c:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 800130e:	4b07      	ldr	r3, [pc, #28]	@ (800132c <HAL_MPU_Disable+0x28>)
 8001310:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001312:	4a06      	ldr	r2, [pc, #24]	@ (800132c <HAL_MPU_Disable+0x28>)
 8001314:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001318:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 800131a:	4b05      	ldr	r3, [pc, #20]	@ (8001330 <HAL_MPU_Disable+0x2c>)
 800131c:	2200      	movs	r2, #0
 800131e:	605a      	str	r2, [r3, #4]
}
 8001320:	bf00      	nop
 8001322:	46bd      	mov	sp, r7
 8001324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001328:	4770      	bx	lr
 800132a:	bf00      	nop
 800132c:	e000ed00 	.word	0xe000ed00
 8001330:	e000ed90 	.word	0xe000ed90

08001334 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001334:	b480      	push	{r7}
 8001336:	b083      	sub	sp, #12
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 800133c:	4a0b      	ldr	r2, [pc, #44]	@ (800136c <HAL_MPU_Enable+0x38>)
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	f043 0301 	orr.w	r3, r3, #1
 8001344:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001346:	4b0a      	ldr	r3, [pc, #40]	@ (8001370 <HAL_MPU_Enable+0x3c>)
 8001348:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800134a:	4a09      	ldr	r2, [pc, #36]	@ (8001370 <HAL_MPU_Enable+0x3c>)
 800134c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001350:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001352:	f3bf 8f4f 	dsb	sy
}
 8001356:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001358:	f3bf 8f6f 	isb	sy
}
 800135c:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 800135e:	bf00      	nop
 8001360:	370c      	adds	r7, #12
 8001362:	46bd      	mov	sp, r7
 8001364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001368:	4770      	bx	lr
 800136a:	bf00      	nop
 800136c:	e000ed90 	.word	0xe000ed90
 8001370:	e000ed00 	.word	0xe000ed00

08001374 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001374:	b480      	push	{r7}
 8001376:	b083      	sub	sp, #12
 8001378:	af00      	add	r7, sp, #0
 800137a:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	785a      	ldrb	r2, [r3, #1]
 8001380:	4b1b      	ldr	r3, [pc, #108]	@ (80013f0 <HAL_MPU_ConfigRegion+0x7c>)
 8001382:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001384:	4b1a      	ldr	r3, [pc, #104]	@ (80013f0 <HAL_MPU_ConfigRegion+0x7c>)
 8001386:	691b      	ldr	r3, [r3, #16]
 8001388:	4a19      	ldr	r2, [pc, #100]	@ (80013f0 <HAL_MPU_ConfigRegion+0x7c>)
 800138a:	f023 0301 	bic.w	r3, r3, #1
 800138e:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001390:	4a17      	ldr	r2, [pc, #92]	@ (80013f0 <HAL_MPU_ConfigRegion+0x7c>)
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	685b      	ldr	r3, [r3, #4]
 8001396:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	7b1b      	ldrb	r3, [r3, #12]
 800139c:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 800139e:	687b      	ldr	r3, [r7, #4]
 80013a0:	7adb      	ldrb	r3, [r3, #11]
 80013a2:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80013a4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	7a9b      	ldrb	r3, [r3, #10]
 80013aa:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 80013ac:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	7b5b      	ldrb	r3, [r3, #13]
 80013b2:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 80013b4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	7b9b      	ldrb	r3, [r3, #14]
 80013ba:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 80013bc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	7bdb      	ldrb	r3, [r3, #15]
 80013c2:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 80013c4:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	7a5b      	ldrb	r3, [r3, #9]
 80013ca:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 80013cc:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	7a1b      	ldrb	r3, [r3, #8]
 80013d2:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 80013d4:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 80013d6:	687a      	ldr	r2, [r7, #4]
 80013d8:	7812      	ldrb	r2, [r2, #0]
 80013da:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80013dc:	4a04      	ldr	r2, [pc, #16]	@ (80013f0 <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 80013de:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 80013e0:	6113      	str	r3, [r2, #16]
}
 80013e2:	bf00      	nop
 80013e4:	370c      	adds	r7, #12
 80013e6:	46bd      	mov	sp, r7
 80013e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ec:	4770      	bx	lr
 80013ee:	bf00      	nop
 80013f0:	e000ed90 	.word	0xe000ed90

080013f4 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d101      	bne.n	8001406 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001402:	2301      	movs	r3, #1
 8001404:	e0e3      	b.n	80015ce <HAL_ETH_Init+0x1da>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800140c:	2b00      	cmp	r3, #0
 800140e:	d106      	bne.n	800141e <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	2220      	movs	r2, #32
 8001414:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8001418:	6878      	ldr	r0, [r7, #4]
 800141a:	f005 fa65 	bl	80068e8 <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800141e:	4b6e      	ldr	r3, [pc, #440]	@ (80015d8 <HAL_ETH_Init+0x1e4>)
 8001420:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001424:	4a6c      	ldr	r2, [pc, #432]	@ (80015d8 <HAL_ETH_Init+0x1e4>)
 8001426:	f043 0302 	orr.w	r3, r3, #2
 800142a:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800142e:	4b6a      	ldr	r3, [pc, #424]	@ (80015d8 <HAL_ETH_Init+0x1e4>)
 8001430:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8001434:	f003 0302 	and.w	r3, r3, #2
 8001438:	60bb      	str	r3, [r7, #8]
 800143a:	68bb      	ldr	r3, [r7, #8]

  if (heth->Init.MediaInterface == HAL_ETH_MII_MODE)
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	7a1b      	ldrb	r3, [r3, #8]
 8001440:	2b00      	cmp	r3, #0
 8001442:	d103      	bne.n	800144c <HAL_ETH_Init+0x58>
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_MII);
 8001444:	2000      	movs	r0, #0
 8001446:	f7ff fe69 	bl	800111c <HAL_SYSCFG_ETHInterfaceSelect>
 800144a:	e003      	b.n	8001454 <HAL_ETH_Init+0x60>
  }
  else
  {
    HAL_SYSCFG_ETHInterfaceSelect(SYSCFG_ETH_RMII);
 800144c:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 8001450:	f7ff fe64 	bl	800111c <HAL_SYSCFG_ETHInterfaceSelect>
  }

  /* Dummy read to sync with ETH */
  (void)SYSCFG->PMCR;
 8001454:	4b61      	ldr	r3, [pc, #388]	@ (80015dc <HAL_ETH_Init+0x1e8>)
 8001456:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR);
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	687a      	ldr	r2, [r7, #4]
 8001464:	6812      	ldr	r2, [r2, #0]
 8001466:	f043 0301 	orr.w	r3, r3, #1
 800146a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800146e:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001470:	f7ff fe3c 	bl	80010ec <HAL_GetTick>
 8001474:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 8001476:	e011      	b.n	800149c <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8001478:	f7ff fe38 	bl	80010ec <HAL_GetTick>
 800147c:	4602      	mov	r2, r0
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	1ad3      	subs	r3, r2, r3
 8001482:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001486:	d909      	bls.n	800149c <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2204      	movs	r2, #4
 800148c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	22e0      	movs	r2, #224	@ 0xe0
 8001494:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8001498:	2301      	movs	r3, #1
 800149a:	e098      	b.n	80015ce <HAL_ETH_Init+0x1da>
  while (READ_BIT(heth->Instance->DMAMR, ETH_DMAMR_SWR) > 0U)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f003 0301 	and.w	r3, r3, #1
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d1e4      	bne.n	8001478 <HAL_ETH_Init+0x84>
    }
  }

  /*------------------ MDIO CSR Clock Range Configuration --------------------*/
  HAL_ETH_SetMDIOClockRange(heth);
 80014ae:	6878      	ldr	r0, [r7, #4]
 80014b0:	f000 ff1c 	bl	80022ec <HAL_ETH_SetMDIOClockRange>

  /*------------------ MAC LPI 1US Tic Counter Configuration --------------------*/
  WRITE_REG(heth->Instance->MAC1USTCR, (((uint32_t)HAL_RCC_GetHCLKFreq() / ETH_MAC_US_TICK) - 1U));
 80014b4:	f002 ff4e 	bl	8004354 <HAL_RCC_GetHCLKFreq>
 80014b8:	4603      	mov	r3, r0
 80014ba:	4a49      	ldr	r2, [pc, #292]	@ (80015e0 <HAL_ETH_Init+0x1ec>)
 80014bc:	fba2 2303 	umull	r2, r3, r2, r3
 80014c0:	0c9a      	lsrs	r2, r3, #18
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	3a01      	subs	r2, #1
 80014c8:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc

  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80014cc:	6878      	ldr	r0, [r7, #4]
 80014ce:	f001 f919 	bl	8002704 <ETH_MACDMAConfig>

  /* SET DSL to 64 bit */
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_DSL, ETH_DMACCR_DSL_64BIT);
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80014da:	f8d3 3100 	ldr.w	r3, [r3, #256]	@ 0x100
 80014de:	f423 13e0 	bic.w	r3, r3, #1835008	@ 0x1c0000
 80014e2:	687a      	ldr	r2, [r7, #4]
 80014e4:	6812      	ldr	r2, [r2, #0]
 80014e6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80014ea:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80014ee:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /* Set Receive Buffers Length (must be a multiple of 4) */
  if ((heth->Init.RxBuffLen % 0x4U) != 0x0U)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	695b      	ldr	r3, [r3, #20]
 80014f6:	f003 0303 	and.w	r3, r3, #3
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d009      	beq.n	8001512 <HAL_ETH_Init+0x11e>
  {
    /* Set Error Code */
    heth->ErrorCode = HAL_ETH_ERROR_PARAM;
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	2201      	movs	r2, #1
 8001502:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* Set State as Error */
    heth->gState = HAL_ETH_STATE_ERROR;
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	22e0      	movs	r2, #224	@ 0xe0
 800150a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Return Error */
    return HAL_ERROR;
 800150e:	2301      	movs	r3, #1
 8001510:	e05d      	b.n	80015ce <HAL_ETH_Init+0x1da>
  }
  else
  {
    MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_RBSZ, ((heth->Init.RxBuffLen) << 1));
 8001512:	687b      	ldr	r3, [r7, #4]
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800151a:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 800151e:	4b31      	ldr	r3, [pc, #196]	@ (80015e4 <HAL_ETH_Init+0x1f0>)
 8001520:	4013      	ands	r3, r2
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	6952      	ldr	r2, [r2, #20]
 8001526:	0051      	lsls	r1, r2, #1
 8001528:	687a      	ldr	r2, [r7, #4]
 800152a:	6812      	ldr	r2, [r2, #0]
 800152c:	430b      	orrs	r3, r1
 800152e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001532:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
  }

  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 8001536:	6878      	ldr	r0, [r7, #4]
 8001538:	f001 f981 	bl	800283e <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f001 f9c7 	bl	80028d0 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  /* Set MAC addr bits 32 to 47 */
  heth->Instance->MACA0HR = (((uint32_t)(heth->Init.MACAddr[5]) << 8) | (uint32_t)heth->Init.MACAddr[4]);
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	3305      	adds	r3, #5
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	021a      	lsls	r2, r3, #8
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	685b      	ldr	r3, [r3, #4]
 8001550:	3304      	adds	r3, #4
 8001552:	781b      	ldrb	r3, [r3, #0]
 8001554:	4619      	mov	r1, r3
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	681b      	ldr	r3, [r3, #0]
 800155a:	430a      	orrs	r2, r1
 800155c:	f8c3 2300 	str.w	r2, [r3, #768]	@ 0x300
  /* Set MAC addr bits 0 to 31 */
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	685b      	ldr	r3, [r3, #4]
 8001564:	3303      	adds	r3, #3
 8001566:	781b      	ldrb	r3, [r3, #0]
 8001568:	061a      	lsls	r2, r3, #24
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	3302      	adds	r3, #2
 8001570:	781b      	ldrb	r3, [r3, #0]
 8001572:	041b      	lsls	r3, r3, #16
 8001574:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	3301      	adds	r3, #1
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	021b      	lsls	r3, r3, #8
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001580:	431a      	orrs	r2, r3
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	4619      	mov	r1, r3
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
                             ((uint32_t)(heth->Init.MACAddr[1]) << 8) | (uint32_t)heth->Init.MACAddr[0]);
 800158e:	430a      	orrs	r2, r1
  heth->Instance->MACA0LR = (((uint32_t)(heth->Init.MACAddr[3]) << 24) | ((uint32_t)(heth->Init.MACAddr[2]) << 16) |
 8001590:	f8c3 2304 	str.w	r2, [r3, #772]	@ 0x304

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RXLPITRCIM | ETH_MMCRIMR_RXLPIUSCIM | \
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	681b      	ldr	r3, [r3, #0]
 8001598:	f8d3 170c 	ldr.w	r1, [r3, #1804]	@ 0x70c
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681a      	ldr	r2, [r3, #0]
 80015a0:	4b11      	ldr	r3, [pc, #68]	@ (80015e8 <HAL_ETH_Init+0x1f4>)
 80015a2:	430b      	orrs	r3, r1
 80015a4:	f8c2 370c 	str.w	r3, [r2, #1804]	@ 0x70c
          ETH_MMCRIMR_RXUCGPIM | ETH_MMCRIMR_RXALGNERPIM | ETH_MMCRIMR_RXCRCERPIM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TXLPITRCIM | ETH_MMCTIMR_TXLPIUSCIM | \
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f8d3 1710 	ldr.w	r1, [r3, #1808]	@ 0x710
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	681a      	ldr	r2, [r3, #0]
 80015b4:	4b0d      	ldr	r3, [pc, #52]	@ (80015ec <HAL_ETH_Init+0x1f8>)
 80015b6:	430b      	orrs	r3, r1
 80015b8:	f8c2 3710 	str.w	r3, [r2, #1808]	@ 0x710
          ETH_MMCTIMR_TXGPKTIM | ETH_MMCTIMR_TXMCOLGPIM | ETH_MMCTIMR_TXSCOLGPIM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	2200      	movs	r2, #0
 80015c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	2210      	movs	r2, #16
 80015c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80015cc:	2300      	movs	r3, #0
}
 80015ce:	4618      	mov	r0, r3
 80015d0:	3710      	adds	r7, #16
 80015d2:	46bd      	mov	sp, r7
 80015d4:	bd80      	pop	{r7, pc}
 80015d6:	bf00      	nop
 80015d8:	58024400 	.word	0x58024400
 80015dc:	58000400 	.word	0x58000400
 80015e0:	431bde83 	.word	0x431bde83
 80015e4:	ffff8001 	.word	0xffff8001
 80015e8:	0c020060 	.word	0x0c020060
 80015ec:	0c20c000 	.word	0x0c20c000

080015f0 <HAL_ETH_Start_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Start_IT(ETH_HandleTypeDef *heth)
{
 80015f0:	b580      	push	{r7, lr}
 80015f2:	b082      	sub	sp, #8
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
  if (heth->gState == HAL_ETH_STATE_READY)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80015fe:	2b10      	cmp	r3, #16
 8001600:	d165      	bne.n	80016ce <HAL_ETH_Start_IT+0xde>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 8001602:	687b      	ldr	r3, [r7, #4]
 8001604:	2220      	movs	r2, #32
 8001606:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* save IT mode to ETH Handle */
    heth->RxDescList.ItMode = 1U;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	2201      	movs	r2, #1
 800160e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set number of descriptors to build */
    heth->RxDescList.RxBuildDescCnt = ETH_RX_DESC_CNT;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	2204      	movs	r2, #4
 8001614:	66da      	str	r2, [r3, #108]	@ 0x6c

    /* Build all descriptors */
    ETH_UpdateDescriptor(heth);
 8001616:	6878      	ldr	r0, [r7, #4]
 8001618:	f000 f9e4 	bl	80019e4 <ETH_UpdateDescriptor>

    /* Enable the DMA transmission */
    SET_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	681b      	ldr	r3, [r3, #0]
 8001620:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001624:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 8001628:	687a      	ldr	r2, [r7, #4]
 800162a:	6812      	ldr	r2, [r2, #0]
 800162c:	f043 0301 	orr.w	r3, r3, #1
 8001630:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001634:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Enable the DMA reception */
    SET_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	681b      	ldr	r3, [r3, #0]
 800163c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001640:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001644:	687a      	ldr	r2, [r7, #4]
 8001646:	6812      	ldr	r2, [r2, #0]
 8001648:	f043 0301 	orr.w	r3, r3, #1
 800164c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001650:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Clear Tx and Rx process stopped flags */
    heth->Instance->DMACSR |= (ETH_DMACSR_TPS | ETH_DMACSR_RPS);
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800165c:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8001660:	687a      	ldr	r2, [r7, #4]
 8001662:	6812      	ldr	r2, [r2, #0]
 8001664:	f443 7381 	orr.w	r3, r3, #258	@ 0x102
 8001668:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800166c:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	f042 0201 	orr.w	r2, r2, #1
 8001680:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Enable the MAC transmission */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	681b      	ldr	r3, [r3, #0]
 8001688:	681a      	ldr	r2, [r3, #0]
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f042 0202 	orr.w	r2, r2, #2
 8001692:	601a      	str	r2, [r3, #0]

    /* Enable the MAC reception */
    SET_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	681a      	ldr	r2, [r3, #0]
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f042 0201 	orr.w	r2, r2, #1
 80016a2:	601a      	str	r2, [r3, #0]
    /* Enable ETH DMA interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_ENABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80016ac:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	f24d 03c1 	movw	r3, #53441	@ 0xd0c1
 80016b8:	430b      	orrs	r3, r1
 80016ba:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80016be:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                   ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    heth->gState = HAL_ETH_STATE_STARTED;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2240      	movs	r2, #64	@ 0x40
 80016c6:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    return HAL_OK;
 80016ca:	2300      	movs	r3, #0
 80016cc:	e000      	b.n	80016d0 <HAL_ETH_Start_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 80016ce:	2301      	movs	r3, #1
  }
}
 80016d0:	4618      	mov	r0, r3
 80016d2:	3708      	adds	r7, #8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}

080016d8 <HAL_ETH_Stop_IT>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Stop_IT(ETH_HandleTypeDef *heth)
{
 80016d8:	b480      	push	{r7}
 80016da:	b085      	sub	sp, #20
 80016dc:	af00      	add	r7, sp, #0
 80016de:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t descindex;

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80016e6:	2b40      	cmp	r3, #64	@ 0x40
 80016e8:	d165      	bne.n	80017b6 <HAL_ETH_Stop_IT+0xde>
  {
    /* Set the ETH peripheral state to BUSY */
    heth->gState = HAL_ETH_STATE_BUSY;
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	2220      	movs	r2, #32
 80016ee:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    /* Disable interrupts:
    - Tx complete interrupt
    - Rx complete interrupt
    - Fatal bus interrupt
    */
    __HAL_ETH_DMA_DISABLE_IT(heth, (ETH_DMACIER_NIE | ETH_DMACIER_RIE | ETH_DMACIER_TIE  |
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	681b      	ldr	r3, [r3, #0]
 80016f6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80016fa:	f8d3 1134 	ldr.w	r1, [r3, #308]	@ 0x134
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	681a      	ldr	r2, [r3, #0]
 8001702:	4b30      	ldr	r3, [pc, #192]	@ (80017c4 <HAL_ETH_Stop_IT+0xec>)
 8001704:	400b      	ands	r3, r1
 8001706:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800170a:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134
                                    ETH_DMACIER_FBEE | ETH_DMACIER_AIE | ETH_DMACIER_RBUE));

    /* Disable the DMA transmission */
    CLEAR_BIT(heth->Instance->DMACTCR, ETH_DMACTCR_ST);
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	681b      	ldr	r3, [r3, #0]
 8001712:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001716:	f8d3 3104 	ldr.w	r3, [r3, #260]	@ 0x104
 800171a:	687a      	ldr	r2, [r7, #4]
 800171c:	6812      	ldr	r2, [r2, #0]
 800171e:	f023 0301 	bic.w	r3, r3, #1
 8001722:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001726:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

    /* Disable the DMA reception */
    CLEAR_BIT(heth->Instance->DMACRCR, ETH_DMACRCR_SR);
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001732:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	6812      	ldr	r2, [r2, #0]
 800173a:	f023 0301 	bic.w	r3, r3, #1
 800173e:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001742:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108

    /* Disable the MAC reception */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_RE);
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	f022 0201 	bic.w	r2, r2, #1
 8001754:	601a      	str	r2, [r3, #0]

    /* Set the Flush Transmit FIFO bit */
    SET_BIT(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_FTQ);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f8d3 2d00 	ldr.w	r2, [r3, #3328]	@ 0xd00
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f042 0201 	orr.w	r2, r2, #1
 8001766:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

    /* Disable the MAC transmission */
    CLEAR_BIT(heth->Instance->MACCR, ETH_MACCR_TE);
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	681b      	ldr	r3, [r3, #0]
 800176e:	681a      	ldr	r2, [r3, #0]
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	f022 0202 	bic.w	r2, r2, #2
 8001778:	601a      	str	r2, [r3, #0]

    /* Clear IOC bit to all Rx descriptors */
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 800177a:	2300      	movs	r3, #0
 800177c:	60fb      	str	r3, [r7, #12]
 800177e:	e00e      	b.n	800179e <HAL_ETH_Stop_IT+0xc6>
    {
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descindex];
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	68fa      	ldr	r2, [r7, #12]
 8001784:	3212      	adds	r2, #18
 8001786:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800178a:	60bb      	str	r3, [r7, #8]
      CLEAR_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCRF_IOC);
 800178c:	68bb      	ldr	r3, [r7, #8]
 800178e:	68db      	ldr	r3, [r3, #12]
 8001790:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8001794:	68bb      	ldr	r3, [r7, #8]
 8001796:	60da      	str	r2, [r3, #12]
    for (descindex = 0; descindex < (uint32_t)ETH_RX_DESC_CNT; descindex++)
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	3301      	adds	r3, #1
 800179c:	60fb      	str	r3, [r7, #12]
 800179e:	68fb      	ldr	r3, [r7, #12]
 80017a0:	2b03      	cmp	r3, #3
 80017a2:	d9ed      	bls.n	8001780 <HAL_ETH_Stop_IT+0xa8>
    }

    heth->RxDescList.ItMode = 0U;
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	2200      	movs	r2, #0
 80017a8:	659a      	str	r2, [r3, #88]	@ 0x58

    heth->gState = HAL_ETH_STATE_READY;
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	2210      	movs	r2, #16
 80017ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Return function status */
    return HAL_OK;
 80017b2:	2300      	movs	r3, #0
 80017b4:	e000      	b.n	80017b8 <HAL_ETH_Stop_IT+0xe0>
  }
  else
  {
    return HAL_ERROR;
 80017b6:	2301      	movs	r3, #1
  }
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3714      	adds	r7, #20
 80017bc:	46bd      	mov	sp, r7
 80017be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c2:	4770      	bx	lr
 80017c4:	ffff2f3e 	.word	0xffff2f3e

080017c8 <HAL_ETH_Transmit_IT>:
  *         the configuration information for ETHERNET module
  * @param  pTxConfig: Hold the configuration of packet to be transmitted
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Transmit_IT(ETH_HandleTypeDef *heth, ETH_TxPacketConfigTypeDef *pTxConfig)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b082      	sub	sp, #8
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
 80017d0:	6039      	str	r1, [r7, #0]
  if (pTxConfig == NULL)
 80017d2:	683b      	ldr	r3, [r7, #0]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d109      	bne.n	80017ec <HAL_ETH_Transmit_IT+0x24>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 80017d8:	687b      	ldr	r3, [r7, #4]
 80017da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80017de:	f043 0201 	orr.w	r2, r3, #1
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 80017e8:	2301      	movs	r3, #1
 80017ea:	e03a      	b.n	8001862 <HAL_ETH_Transmit_IT+0x9a>
  }

  if (heth->gState == HAL_ETH_STATE_STARTED)
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80017f2:	2b40      	cmp	r3, #64	@ 0x40
 80017f4:	d134      	bne.n	8001860 <HAL_ETH_Transmit_IT+0x98>
  {
    /* Save the packet pointer to release.  */
    heth->TxDescList.CurrentPacketAddress = (uint32_t *)pTxConfig->pData;
 80017f6:	683b      	ldr	r3, [r7, #0]
 80017f8:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Config DMA Tx descriptor by Tx Packet info */
    if (ETH_Prepare_Tx_Descriptors(heth, pTxConfig, 1) != HAL_ETH_ERROR_NONE)
 80017fe:	2201      	movs	r2, #1
 8001800:	6839      	ldr	r1, [r7, #0]
 8001802:	6878      	ldr	r0, [r7, #4]
 8001804:	f001 f8c2 	bl	800298c <ETH_Prepare_Tx_Descriptors>
 8001808:	4603      	mov	r3, r0
 800180a:	2b00      	cmp	r3, #0
 800180c:	d009      	beq.n	8001822 <HAL_ETH_Transmit_IT+0x5a>
    {
      heth->ErrorCode |= HAL_ETH_ERROR_BUSY;
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001814:	f043 0202 	orr.w	r2, r3, #2
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      return HAL_ERROR;
 800181e:	2301      	movs	r3, #1
 8001820:	e01f      	b.n	8001862 <HAL_ETH_Transmit_IT+0x9a>
  __ASM volatile ("dsb 0xF":::"memory");
 8001822:	f3bf 8f4f 	dsb	sy
}
 8001826:	bf00      	nop

    /* Ensure completion of descriptor preparation before transmission start */
    __DSB();

    /* Incr current tx desc index */
    INCR_TX_DESC_INDEX(heth->TxDescList.CurTxDesc, 1U);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800182c:	1c5a      	adds	r2, r3, #1
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	629a      	str	r2, [r3, #40]	@ 0x28
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001836:	2b03      	cmp	r3, #3
 8001838:	d904      	bls.n	8001844 <HAL_ETH_Transmit_IT+0x7c>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800183e:	1f1a      	subs	r2, r3, #4
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Start transmission */
    /* issue a poll command to Tx DMA by writing address of next immediate free descriptor */
    WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t)(heth->TxDescList.TxDesc[heth->TxDescList.CurTxDesc]));
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681a      	ldr	r2, [r3, #0]
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	3106      	adds	r1, #6
 8001850:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8001854:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001858:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120

    return HAL_OK;
 800185c:	2300      	movs	r3, #0
 800185e:	e000      	b.n	8001862 <HAL_ETH_Transmit_IT+0x9a>

  }
  else
  {
    return HAL_ERROR;
 8001860:	2301      	movs	r3, #1
  }
}
 8001862:	4618      	mov	r0, r3
 8001864:	3708      	adds	r7, #8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}

0800186a <HAL_ETH_ReadData>:
  *         the configuration information for ETHERNET module
  * @param  pAppBuff: Pointer to an application buffer to receive the packet.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadData(ETH_HandleTypeDef *heth, void **pAppBuff)
{
 800186a:	b580      	push	{r7, lr}
 800186c:	b088      	sub	sp, #32
 800186e:	af00      	add	r7, sp, #0
 8001870:	6078      	str	r0, [r7, #4]
 8001872:	6039      	str	r1, [r7, #0]
  uint32_t descidx;
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t desccnt = 0U;
 8001874:	2300      	movs	r3, #0
 8001876:	617b      	str	r3, [r7, #20]
  uint32_t desccntmax;
  uint32_t bufflength;
  uint8_t rxdataready = 0U;
 8001878:	2300      	movs	r3, #0
 800187a:	74fb      	strb	r3, [r7, #19]

  if (pAppBuff == NULL)
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	2b00      	cmp	r3, #0
 8001880:	d109      	bne.n	8001896 <HAL_ETH_ReadData+0x2c>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_PARAM;
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001888:	f043 0201 	orr.w	r2, r3, #1
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e0a2      	b.n	80019dc <HAL_ETH_ReadData+0x172>
  }

  if (heth->gState != HAL_ETH_STATE_STARTED)
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800189c:	2b40      	cmp	r3, #64	@ 0x40
 800189e:	d001      	beq.n	80018a4 <HAL_ETH_ReadData+0x3a>
  {
    return HAL_ERROR;
 80018a0:	2301      	movs	r3, #1
 80018a2:	e09b      	b.n	80019dc <HAL_ETH_ReadData+0x172>
  }

  descidx = heth->RxDescList.RxDescIdx;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80018a8:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	69fa      	ldr	r2, [r7, #28]
 80018ae:	3212      	adds	r2, #18
 80018b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80018b4:	61bb      	str	r3, [r7, #24]
  desccntmax = ETH_RX_DESC_CNT - heth->RxDescList.RxBuildDescCnt;
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80018ba:	f1c3 0304 	rsb	r3, r3, #4
 80018be:	60fb      	str	r3, [r7, #12]

  /* Check if descriptor is not owned by DMA */
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 80018c0:	e064      	b.n	800198c <HAL_ETH_ReadData+0x122>
         && (rxdataready == 0U))
  {
    if (READ_BIT(dmarxdesc->DESC3,  ETH_DMARXNDESCWBF_CTXT)  != (uint32_t)RESET)
 80018c2:	69bb      	ldr	r3, [r7, #24]
 80018c4:	68db      	ldr	r3, [r3, #12]
 80018c6:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80018ca:	2b00      	cmp	r3, #0
 80018cc:	d007      	beq.n	80018de <HAL_ETH_ReadData+0x74>
    {
      /* Get timestamp high */
      heth->RxDescList.TimeStamp.TimeStampHigh = dmarxdesc->DESC1;
 80018ce:	69bb      	ldr	r3, [r7, #24]
 80018d0:	685a      	ldr	r2, [r3, #4]
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	679a      	str	r2, [r3, #120]	@ 0x78
      /* Get timestamp low */
      heth->RxDescList.TimeStamp.TimeStampLow  = dmarxdesc->DESC0;
 80018d6:	69bb      	ldr	r3, [r7, #24]
 80018d8:	681a      	ldr	r2, [r3, #0]
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	675a      	str	r2, [r3, #116]	@ 0x74
    }
    if ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET) || (heth->RxDescList.pRxStart != NULL))
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	68db      	ldr	r3, [r3, #12]
 80018e2:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d103      	bne.n	80018f2 <HAL_ETH_ReadData+0x88>
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d03a      	beq.n	8001968 <HAL_ETH_ReadData+0xfe>
    {
      /* Check if first descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_FD) != (uint32_t)RESET)
 80018f2:	69bb      	ldr	r3, [r7, #24]
 80018f4:	68db      	ldr	r3, [r3, #12]
 80018f6:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d005      	beq.n	800190a <HAL_ETH_ReadData+0xa0>
      {
        heth->RxDescList.RxDescCnt = 0;
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	2200      	movs	r2, #0
 8001902:	661a      	str	r2, [r3, #96]	@ 0x60
        heth->RxDescList.RxDataLength = 0;
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2200      	movs	r2, #0
 8001908:	665a      	str	r2, [r3, #100]	@ 0x64
      }

      /* Get the Frame Length of the received packet */
      bufflength = READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_PL) - heth->RxDescList.RxDataLength;
 800190a:	69bb      	ldr	r3, [r7, #24]
 800190c:	68db      	ldr	r3, [r3, #12]
 800190e:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8001916:	1ad3      	subs	r3, r2, r3
 8001918:	60bb      	str	r3, [r7, #8]

      /* Check if last descriptor */
      if (READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_LD) != (uint32_t)RESET)
 800191a:	69bb      	ldr	r3, [r7, #24]
 800191c:	68db      	ldr	r3, [r3, #12]
 800191e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001922:	2b00      	cmp	r3, #0
 8001924:	d005      	beq.n	8001932 <HAL_ETH_ReadData+0xc8>
      {
        /* Save Last descriptor index */
        heth->RxDescList.pRxLastRxDesc = dmarxdesc->DESC3;
 8001926:	69bb      	ldr	r3, [r7, #24]
 8001928:	68da      	ldr	r2, [r3, #12]
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	671a      	str	r2, [r3, #112]	@ 0x70

        /* Packet ready */
        rxdataready = 1;
 800192e:	2301      	movs	r3, #1
 8001930:	74fb      	strb	r3, [r7, #19]
      /*Call registered Link callback*/
      heth->rxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
                           (uint8_t *)dmarxdesc->BackupAddr0, bufflength);
#else
      /* Link callback */
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	f103 007c 	add.w	r0, r3, #124	@ 0x7c
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	f103 0180 	add.w	r1, r3, #128	@ 0x80
                             (uint8_t *)dmarxdesc->BackupAddr0, (uint16_t) bufflength);
 800193e:	69bb      	ldr	r3, [r7, #24]
 8001940:	691b      	ldr	r3, [r3, #16]
      HAL_ETH_RxLinkCallback(&heth->RxDescList.pRxStart, &heth->RxDescList.pRxEnd,
 8001942:	461a      	mov	r2, r3
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	b29b      	uxth	r3, r3
 8001948:	f005 f98e 	bl	8006c68 <HAL_ETH_RxLinkCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      heth->RxDescList.RxDescCnt++;
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001950:	1c5a      	adds	r2, r3, #1
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	661a      	str	r2, [r3, #96]	@ 0x60
      heth->RxDescList.RxDataLength += bufflength;
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800195a:	68bb      	ldr	r3, [r7, #8]
 800195c:	441a      	add	r2, r3
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Clear buffer pointer */
      dmarxdesc->BackupAddr0 = 0;
 8001962:	69bb      	ldr	r3, [r7, #24]
 8001964:	2200      	movs	r2, #0
 8001966:	611a      	str	r2, [r3, #16]
    }

    /* Increment current rx descriptor index */
    INCR_RX_DESC_INDEX(descidx, 1U);
 8001968:	69fb      	ldr	r3, [r7, #28]
 800196a:	3301      	adds	r3, #1
 800196c:	61fb      	str	r3, [r7, #28]
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	2b03      	cmp	r3, #3
 8001972:	d902      	bls.n	800197a <HAL_ETH_ReadData+0x110>
 8001974:	69fb      	ldr	r3, [r7, #28]
 8001976:	3b04      	subs	r3, #4
 8001978:	61fb      	str	r3, [r7, #28]
    /* Get current descriptor address */
    dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	69fa      	ldr	r2, [r7, #28]
 800197e:	3212      	adds	r2, #18
 8001980:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001984:	61bb      	str	r3, [r7, #24]
    desccnt++;
 8001986:	697b      	ldr	r3, [r7, #20]
 8001988:	3301      	adds	r3, #1
 800198a:	617b      	str	r3, [r7, #20]
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 800198c:	69bb      	ldr	r3, [r7, #24]
 800198e:	68db      	ldr	r3, [r3, #12]
         && (rxdataready == 0U))
 8001990:	2b00      	cmp	r3, #0
 8001992:	db06      	blt.n	80019a2 <HAL_ETH_ReadData+0x138>
  while ((READ_BIT(dmarxdesc->DESC3, ETH_DMARXNDESCWBF_OWN) == (uint32_t)RESET) && (desccnt < desccntmax)
 8001994:	697a      	ldr	r2, [r7, #20]
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	429a      	cmp	r2, r3
 800199a:	d202      	bcs.n	80019a2 <HAL_ETH_ReadData+0x138>
         && (rxdataready == 0U))
 800199c:	7cfb      	ldrb	r3, [r7, #19]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d08f      	beq.n	80018c2 <HAL_ETH_ReadData+0x58>
  }

  heth->RxDescList.RxBuildDescCnt += desccnt;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 80019a6:	697b      	ldr	r3, [r7, #20]
 80019a8:	441a      	add	r2, r3
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	66da      	str	r2, [r3, #108]	@ 0x6c
  if ((heth->RxDescList.RxBuildDescCnt) != 0U)
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d002      	beq.n	80019bc <HAL_ETH_ReadData+0x152>
  {
    /* Update Descriptors */
    ETH_UpdateDescriptor(heth);
 80019b6:	6878      	ldr	r0, [r7, #4]
 80019b8:	f000 f814 	bl	80019e4 <ETH_UpdateDescriptor>
  }

  heth->RxDescList.RxDescIdx = descidx;
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	69fa      	ldr	r2, [r7, #28]
 80019c0:	65da      	str	r2, [r3, #92]	@ 0x5c

  if (rxdataready == 1U)
 80019c2:	7cfb      	ldrb	r3, [r7, #19]
 80019c4:	2b01      	cmp	r3, #1
 80019c6:	d108      	bne.n	80019da <HAL_ETH_ReadData+0x170>
  {
    /* Return received packet */
    *pAppBuff = heth->RxDescList.pRxStart;
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	6fda      	ldr	r2, [r3, #124]	@ 0x7c
 80019cc:	683b      	ldr	r3, [r7, #0]
 80019ce:	601a      	str	r2, [r3, #0]
    /* Reset first element */
    heth->RxDescList.pRxStart = NULL;
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	2200      	movs	r2, #0
 80019d4:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80019d6:	2300      	movs	r3, #0
 80019d8:	e000      	b.n	80019dc <HAL_ETH_ReadData+0x172>
  }

  /* Packet not ready */
  return HAL_ERROR;
 80019da:	2301      	movs	r3, #1
}
 80019dc:	4618      	mov	r0, r3
 80019de:	3720      	adds	r7, #32
 80019e0:	46bd      	mov	sp, r7
 80019e2:	bd80      	pop	{r7, pc}

080019e4 <ETH_UpdateDescriptor>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_UpdateDescriptor(ETH_HandleTypeDef *heth)
{
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b088      	sub	sp, #32
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	6078      	str	r0, [r7, #4]
  uint32_t descidx;
  uint32_t tailidx;
  uint32_t desccount;
  ETH_DMADescTypeDef *dmarxdesc;
  uint8_t *buff = NULL;
 80019ec:	2300      	movs	r3, #0
 80019ee:	60bb      	str	r3, [r7, #8]
  uint8_t allocStatus = 1U;
 80019f0:	2301      	movs	r3, #1
 80019f2:	74fb      	strb	r3, [r7, #19]

  descidx = heth->RxDescList.RxBuildDescIdx;
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80019f8:	61fb      	str	r3, [r7, #28]
  dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	69fa      	ldr	r2, [r7, #28]
 80019fe:	3212      	adds	r2, #18
 8001a00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a04:	617b      	str	r3, [r7, #20]
  desccount = heth->RxDescList.RxBuildDescCnt;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001a0a:	61bb      	str	r3, [r7, #24]

  while ((desccount > 0U) && (allocStatus != 0U))
 8001a0c:	e038      	b.n	8001a80 <ETH_UpdateDescriptor+0x9c>
  {
    /* Check if a buffer's attached the descriptor */
    if (READ_REG(dmarxdesc->BackupAddr0) == 0U)
 8001a0e:	697b      	ldr	r3, [r7, #20]
 8001a10:	691b      	ldr	r3, [r3, #16]
 8001a12:	2b00      	cmp	r3, #0
 8001a14:	d112      	bne.n	8001a3c <ETH_UpdateDescriptor+0x58>
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
      /*Call registered Allocate callback*/
      heth->rxAllocateCallback(&buff);
#else
      /* Allocate callback */
      HAL_ETH_RxAllocateCallback(&buff);
 8001a16:	f107 0308 	add.w	r3, r7, #8
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	f005 f8f4 	bl	8006c08 <HAL_ETH_RxAllocateCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
      if (buff == NULL)
 8001a20:	68bb      	ldr	r3, [r7, #8]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d102      	bne.n	8001a2c <ETH_UpdateDescriptor+0x48>
      {
        allocStatus = 0U;
 8001a26:	2300      	movs	r3, #0
 8001a28:	74fb      	strb	r3, [r7, #19]
 8001a2a:	e007      	b.n	8001a3c <ETH_UpdateDescriptor+0x58>
      }
      else
      {
        WRITE_REG(dmarxdesc->BackupAddr0, (uint32_t)buff);
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	461a      	mov	r2, r3
 8001a30:	697b      	ldr	r3, [r7, #20]
 8001a32:	611a      	str	r2, [r3, #16]
        WRITE_REG(dmarxdesc->DESC0, (uint32_t)buff);
 8001a34:	68bb      	ldr	r3, [r7, #8]
 8001a36:	461a      	mov	r2, r3
 8001a38:	697b      	ldr	r3, [r7, #20]
 8001a3a:	601a      	str	r2, [r3, #0]
      }
    }

    if (allocStatus != 0U)
 8001a3c:	7cfb      	ldrb	r3, [r7, #19]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d01e      	beq.n	8001a80 <ETH_UpdateDescriptor+0x9c>
    {

      if (heth->RxDescList.ItMode != 0U)
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d004      	beq.n	8001a54 <ETH_UpdateDescriptor+0x70>
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V | ETH_DMARXNDESCRF_IOC);
 8001a4a:	697b      	ldr	r3, [r7, #20]
 8001a4c:	f04f 4241 	mov.w	r2, #3238002688	@ 0xc1000000
 8001a50:	60da      	str	r2, [r3, #12]
 8001a52:	e003      	b.n	8001a5c <ETH_UpdateDescriptor+0x78>
      }
      else
      {
        WRITE_REG(dmarxdesc->DESC3, ETH_DMARXNDESCRF_OWN | ETH_DMARXNDESCRF_BUF1V);
 8001a54:	697b      	ldr	r3, [r7, #20]
 8001a56:	f04f 4201 	mov.w	r2, #2164260864	@ 0x81000000
 8001a5a:	60da      	str	r2, [r3, #12]
      }

      /* Increment current rx descriptor index */
      INCR_RX_DESC_INDEX(descidx, 1U);
 8001a5c:	69fb      	ldr	r3, [r7, #28]
 8001a5e:	3301      	adds	r3, #1
 8001a60:	61fb      	str	r3, [r7, #28]
 8001a62:	69fb      	ldr	r3, [r7, #28]
 8001a64:	2b03      	cmp	r3, #3
 8001a66:	d902      	bls.n	8001a6e <ETH_UpdateDescriptor+0x8a>
 8001a68:	69fb      	ldr	r3, [r7, #28]
 8001a6a:	3b04      	subs	r3, #4
 8001a6c:	61fb      	str	r3, [r7, #28]
      /* Get current descriptor address */
      dmarxdesc = (ETH_DMADescTypeDef *)heth->RxDescList.RxDesc[descidx];
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	69fa      	ldr	r2, [r7, #28]
 8001a72:	3212      	adds	r2, #18
 8001a74:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001a78:	617b      	str	r3, [r7, #20]
      desccount--;
 8001a7a:	69bb      	ldr	r3, [r7, #24]
 8001a7c:	3b01      	subs	r3, #1
 8001a7e:	61bb      	str	r3, [r7, #24]
  while ((desccount > 0U) && (allocStatus != 0U))
 8001a80:	69bb      	ldr	r3, [r7, #24]
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d002      	beq.n	8001a8c <ETH_UpdateDescriptor+0xa8>
 8001a86:	7cfb      	ldrb	r3, [r7, #19]
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d1c0      	bne.n	8001a0e <ETH_UpdateDescriptor+0x2a>
    }
  }

  if (heth->RxDescList.RxBuildDescCnt != desccount)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8001a90:	69ba      	ldr	r2, [r7, #24]
 8001a92:	429a      	cmp	r2, r3
 8001a94:	d01b      	beq.n	8001ace <ETH_UpdateDescriptor+0xea>
  {
    /* Set the tail pointer index */
    tailidx = (ETH_RX_DESC_CNT + descidx - 1U) % ETH_RX_DESC_CNT;
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	3303      	adds	r3, #3
 8001a9a:	f003 0303 	and.w	r3, r3, #3
 8001a9e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8001aa0:	f3bf 8f5f 	dmb	sy
}
 8001aa4:	bf00      	nop

    /* DMB instruction to avoid race condition */
    __DMB();

    /* Set the Tail pointer address */
    WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (tailidx))));
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6919      	ldr	r1, [r3, #16]
 8001aaa:	68fa      	ldr	r2, [r7, #12]
 8001aac:	4613      	mov	r3, r2
 8001aae:	005b      	lsls	r3, r3, #1
 8001ab0:	4413      	add	r3, r2
 8001ab2:	00db      	lsls	r3, r3, #3
 8001ab4:	18ca      	adds	r2, r1, r3
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001abe:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128

    heth->RxDescList.RxBuildDescIdx = descidx;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	69fa      	ldr	r2, [r7, #28]
 8001ac6:	669a      	str	r2, [r3, #104]	@ 0x68
    heth->RxDescList.RxBuildDescCnt = desccount;
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	69ba      	ldr	r2, [r7, #24]
 8001acc:	66da      	str	r2, [r3, #108]	@ 0x6c
  }
}
 8001ace:	bf00      	nop
 8001ad0:	3720      	adds	r7, #32
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	bd80      	pop	{r7, pc}

08001ad6 <HAL_ETH_ReleaseTxPacket>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReleaseTxPacket(ETH_HandleTypeDef *heth)
{
 8001ad6:	b580      	push	{r7, lr}
 8001ad8:	b086      	sub	sp, #24
 8001ada:	af00      	add	r7, sp, #0
 8001adc:	6078      	str	r0, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	3318      	adds	r3, #24
 8001ae2:	60bb      	str	r3, [r7, #8]
  uint32_t numOfBuf =  dmatxdesclist->BuffersInUse;
 8001ae4:	68bb      	ldr	r3, [r7, #8]
 8001ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ae8:	617b      	str	r3, [r7, #20]
  uint32_t idx =       dmatxdesclist->releaseIndex;
 8001aea:	68bb      	ldr	r3, [r7, #8]
 8001aec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001aee:	613b      	str	r3, [r7, #16]
  uint8_t pktTxStatus = 1U;
 8001af0:	2301      	movs	r3, #1
 8001af2:	73fb      	strb	r3, [r7, #15]
#ifdef HAL_ETH_USE_PTP
  ETH_TimeStampTypeDef *timestamp = &heth->TxTimestamp;
#endif /* HAL_ETH_USE_PTP */

  /* Loop through buffers in use.  */
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8001af4:	e047      	b.n	8001b86 <HAL_ETH_ReleaseTxPacket+0xb0>
  {
    pktInUse = 1U;
 8001af6:	2301      	movs	r3, #1
 8001af8:	73bb      	strb	r3, [r7, #14]
    numOfBuf--;
 8001afa:	697b      	ldr	r3, [r7, #20]
 8001afc:	3b01      	subs	r3, #1
 8001afe:	617b      	str	r3, [r7, #20]
    /* If no packet, just examine the next packet.  */
    if (dmatxdesclist->PacketAddress[idx] == NULL)
 8001b00:	68ba      	ldr	r2, [r7, #8]
 8001b02:	693b      	ldr	r3, [r7, #16]
 8001b04:	3304      	adds	r3, #4
 8001b06:	009b      	lsls	r3, r3, #2
 8001b08:	4413      	add	r3, r2
 8001b0a:	685b      	ldr	r3, [r3, #4]
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d10a      	bne.n	8001b26 <HAL_ETH_ReleaseTxPacket+0x50>
    {
      /* No packet in use, skip to next.  */
      INCR_TX_DESC_INDEX(idx, 1U);
 8001b10:	693b      	ldr	r3, [r7, #16]
 8001b12:	3301      	adds	r3, #1
 8001b14:	613b      	str	r3, [r7, #16]
 8001b16:	693b      	ldr	r3, [r7, #16]
 8001b18:	2b03      	cmp	r3, #3
 8001b1a:	d902      	bls.n	8001b22 <HAL_ETH_ReleaseTxPacket+0x4c>
 8001b1c:	693b      	ldr	r3, [r7, #16]
 8001b1e:	3b04      	subs	r3, #4
 8001b20:	613b      	str	r3, [r7, #16]
      pktInUse = 0U;
 8001b22:	2300      	movs	r3, #0
 8001b24:	73bb      	strb	r3, [r7, #14]
    }

    if (pktInUse != 0U)
 8001b26:	7bbb      	ldrb	r3, [r7, #14]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d02c      	beq.n	8001b86 <HAL_ETH_ReleaseTxPacket+0xb0>
    {
      /* Determine if the packet has been transmitted.  */
      if ((heth->Init.TxDesc[idx].DESC3 & ETH_DMATXNDESCRF_OWN) == 0U)
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	68d9      	ldr	r1, [r3, #12]
 8001b30:	693a      	ldr	r2, [r7, #16]
 8001b32:	4613      	mov	r3, r2
 8001b34:	005b      	lsls	r3, r3, #1
 8001b36:	4413      	add	r3, r2
 8001b38:	00db      	lsls	r3, r3, #3
 8001b3a:	440b      	add	r3, r1
 8001b3c:	68db      	ldr	r3, [r3, #12]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	db1f      	blt.n	8001b82 <HAL_ETH_ReleaseTxPacket+0xac>
        {
          HAL_ETH_TxPtpCallback(dmatxdesclist->PacketAddress[idx], timestamp);
        }
#endif  /* HAL_ETH_USE_PTP */
        /* Release the packet.  */
        HAL_ETH_TxFreeCallback(dmatxdesclist->PacketAddress[idx]);
 8001b42:	68ba      	ldr	r2, [r7, #8]
 8001b44:	693b      	ldr	r3, [r7, #16]
 8001b46:	3304      	adds	r3, #4
 8001b48:	009b      	lsls	r3, r3, #2
 8001b4a:	4413      	add	r3, r2
 8001b4c:	685b      	ldr	r3, [r3, #4]
 8001b4e:	4618      	mov	r0, r3
 8001b50:	f005 f8f2 	bl	8006d38 <HAL_ETH_TxFreeCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

        /* Clear the entry in the in-use array.  */
        dmatxdesclist->PacketAddress[idx] = NULL;
 8001b54:	68ba      	ldr	r2, [r7, #8]
 8001b56:	693b      	ldr	r3, [r7, #16]
 8001b58:	3304      	adds	r3, #4
 8001b5a:	009b      	lsls	r3, r3, #2
 8001b5c:	4413      	add	r3, r2
 8001b5e:	2200      	movs	r2, #0
 8001b60:	605a      	str	r2, [r3, #4]

        /* Update the transmit relesae index and number of buffers in use.  */
        INCR_TX_DESC_INDEX(idx, 1U);
 8001b62:	693b      	ldr	r3, [r7, #16]
 8001b64:	3301      	adds	r3, #1
 8001b66:	613b      	str	r3, [r7, #16]
 8001b68:	693b      	ldr	r3, [r7, #16]
 8001b6a:	2b03      	cmp	r3, #3
 8001b6c:	d902      	bls.n	8001b74 <HAL_ETH_ReleaseTxPacket+0x9e>
 8001b6e:	693b      	ldr	r3, [r7, #16]
 8001b70:	3b04      	subs	r3, #4
 8001b72:	613b      	str	r3, [r7, #16]
        dmatxdesclist->BuffersInUse = numOfBuf;
 8001b74:	68bb      	ldr	r3, [r7, #8]
 8001b76:	697a      	ldr	r2, [r7, #20]
 8001b78:	629a      	str	r2, [r3, #40]	@ 0x28
        dmatxdesclist->releaseIndex = idx;
 8001b7a:	68bb      	ldr	r3, [r7, #8]
 8001b7c:	693a      	ldr	r2, [r7, #16]
 8001b7e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001b80:	e001      	b.n	8001b86 <HAL_ETH_ReleaseTxPacket+0xb0>
      }
      else
      {
        /* Get out of the loop!  */
        pktTxStatus = 0U;
 8001b82:	2300      	movs	r3, #0
 8001b84:	73fb      	strb	r3, [r7, #15]
  while ((numOfBuf != 0U) && (pktTxStatus != 0U))
 8001b86:	697b      	ldr	r3, [r7, #20]
 8001b88:	2b00      	cmp	r3, #0
 8001b8a:	d002      	beq.n	8001b92 <HAL_ETH_ReleaseTxPacket+0xbc>
 8001b8c:	7bfb      	ldrb	r3, [r7, #15]
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d1b1      	bne.n	8001af6 <HAL_ETH_ReleaseTxPacket+0x20>
      }
    }
  }
  return HAL_OK;
 8001b92:	2300      	movs	r3, #0
}
 8001b94:	4618      	mov	r0, r3
 8001b96:	3718      	adds	r7, #24
 8001b98:	46bd      	mov	sp, r7
 8001b9a:	bd80      	pop	{r7, pc}

08001b9c <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	b086      	sub	sp, #24
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACISR);
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	681b      	ldr	r3, [r3, #0]
 8001ba8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8001bac:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMACSR);
 8001bae:	687b      	ldr	r3, [r7, #4]
 8001bb0:	681b      	ldr	r3, [r3, #0]
 8001bb2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bb6:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8001bba:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMACIER);
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bc4:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8001bc8:	60fb      	str	r3, [r7, #12]
  uint32_t exti_d1_flag = READ_REG(EXTI_D1->PR3);
 8001bca:	4b6d      	ldr	r3, [pc, #436]	@ (8001d80 <HAL_ETH_IRQHandler+0x1e4>)
 8001bcc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bce:	60bb      	str	r3, [r7, #8]
#if defined(DUAL_CORE)
  uint32_t exti_d2_flag = READ_REG(EXTI_D2->PR3);
#endif /* DUAL_CORE */

  /* Packet received */
  if (((dma_flag & ETH_DMACSR_RI) != 0U) && ((dma_itsource & ETH_DMACIER_RIE) != 0U))
 8001bd0:	693b      	ldr	r3, [r7, #16]
 8001bd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d010      	beq.n	8001bfc <HAL_ETH_IRQHandler+0x60>
 8001bda:	68fb      	ldr	r3, [r7, #12]
 8001bdc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d00b      	beq.n	8001bfc <HAL_ETH_IRQHandler+0x60>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_RI | ETH_DMACSR_NIS);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001bec:	461a      	mov	r2, r3
 8001bee:	f248 0340 	movw	r3, #32832	@ 0x8040
 8001bf2:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8001bf6:	6878      	ldr	r0, [r7, #4]
 8001bf8:	f004 fbb6 	bl	8006368 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMACSR_TI) != 0U) && ((dma_itsource & ETH_DMACIER_TIE) != 0U))
 8001bfc:	693b      	ldr	r3, [r7, #16]
 8001bfe:	f003 0301 	and.w	r3, r3, #1
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d010      	beq.n	8001c28 <HAL_ETH_IRQHandler+0x8c>
 8001c06:	68fb      	ldr	r3, [r7, #12]
 8001c08:	f003 0301 	and.w	r3, r3, #1
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d00b      	beq.n	8001c28 <HAL_ETH_IRQHandler+0x8c>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMACSR_TI | ETH_DMACSR_NIS);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	681b      	ldr	r3, [r3, #0]
 8001c14:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c18:	461a      	mov	r2, r3
 8001c1a:	f248 0301 	movw	r3, #32769	@ 0x8001
 8001c1e:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8001c22:	6878      	ldr	r0, [r7, #4]
 8001c24:	f004 fbb0 	bl	8006388 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMACSR_AIS) != 0U) && ((dma_itsource & ETH_DMACIER_AIE) != 0U))
 8001c28:	693b      	ldr	r3, [r7, #16]
 8001c2a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d047      	beq.n	8001cc2 <HAL_ETH_IRQHandler+0x126>
 8001c32:	68fb      	ldr	r3, [r7, #12]
 8001c34:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d042      	beq.n	8001cc2 <HAL_ETH_IRQHandler+0x126>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001c42:	f043 0208 	orr.w	r2, r3, #8
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMACSR_FBE) != 0U)
 8001c4c:	693b      	ldr	r3, [r7, #16]
 8001c4e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d01e      	beq.n	8001c94 <HAL_ETH_IRQHandler+0xf8>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_FBE | ETH_DMACSR_TPS | ETH_DMACSR_RPS));
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c5e:	f8d3 2160 	ldr.w	r2, [r3, #352]	@ 0x160
 8001c62:	f241 1302 	movw	r3, #4354	@ 0x1102
 8001c66:	4013      	ands	r3, r2
 8001c68:	687a      	ldr	r2, [r7, #4]
 8001c6a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMACIER_NIE | ETH_DMACIER_AIE);
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c76:	f8d3 3134 	ldr.w	r3, [r3, #308]	@ 0x134
 8001c7a:	687a      	ldr	r2, [r7, #4]
 8001c7c:	6812      	ldr	r2, [r2, #0]
 8001c7e:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001c82:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8001c86:	f8c2 3134 	str.w	r3, [r2, #308]	@ 0x134

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	22e0      	movs	r2, #224	@ 0xe0
 8001c8e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8001c92:	e013      	b.n	8001cbc <HAL_ETH_IRQHandler+0x120>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMACSR, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001c9c:	f8d3 3160 	ldr.w	r3, [r3, #352]	@ 0x160
 8001ca0:	f403 42cd 	and.w	r2, r3, #26240	@ 0x6680
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
                                                             ETH_DMACSR_RBU | ETH_DMACSR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMACSR_CDE | ETH_DMACSR_ETI | ETH_DMACSR_RWT |
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001cb2:	461a      	mov	r2, r3
 8001cb4:	f44f 43cd 	mov.w	r3, #26240	@ 0x6680
 8001cb8:	f8c2 3160 	str.w	r3, [r2, #352]	@ 0x160
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f004 fb73 	bl	80063a8 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH MAC Error IT */
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8001cc2:	697b      	ldr	r3, [r7, #20]
 8001cc4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d104      	bne.n	8001cd6 <HAL_ETH_IRQHandler+0x13a>
      ((mac_flag & ETH_MACIER_TXSTSIE) == ETH_MACIER_TXSTSIE))
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((mac_flag & ETH_MACIER_RXSTSIE) == ETH_MACIER_RXSTSIE) || \
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	d019      	beq.n	8001d0a <HAL_ETH_IRQHandler+0x16e>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_MAC;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001cdc:	f043 0210 	orr.w	r2, r3, #16
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Get MAC Rx Tx status and clear Status register pending bit */
    heth->MACErrorCode = READ_REG(heth->Instance->MACRXTXSR);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	f8d3 20b8 	ldr.w	r2, [r3, #184]	@ 0xb8
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

    heth->gState = HAL_ETH_STATE_ERROR;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	22e0      	movs	r2, #224	@ 0xe0
 8001cf8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet Error callback */
    HAL_ETH_ErrorCallback(heth);
 8001cfc:	6878      	ldr	r0, [r7, #4]
 8001cfe:	f004 fb53 	bl	80063a8 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
    heth->MACErrorCode = (uint32_t)(0x0U);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	2200      	movs	r2, #0
 8001d06:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  }

  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	f003 0310 	and.w	r3, r3, #16
 8001d10:	2b00      	cmp	r3, #0
 8001d12:	d00f      	beq.n	8001d34 <HAL_ETH_IRQHandler+0x198>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPCSR, (ETH_MACPCSR_RWKPRCVD | ETH_MACPCSR_MGKPRCVD));
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001d1c:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8001d26:	6878      	ldr	r0, [r7, #4]
 8001d28:	f000 f82c 	bl	8001d84 <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	2200      	movs	r2, #0
 8001d30:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }

  /* ETH EEE IT */
  if ((mac_flag & ETH_MAC_LPI_IT) != 0U)
 8001d34:	697b      	ldr	r3, [r7, #20]
 8001d36:	f003 0320 	and.w	r3, r3, #32
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d00f      	beq.n	8001d5e <HAL_ETH_IRQHandler+0x1c2>
  {
    /* Get MAC LPI interrupt source and clear the status register pending bit */
    heth->MACLPIEvent = READ_BIT(heth->Instance->MACLCSR, 0x0000000FU);
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	681b      	ldr	r3, [r3, #0]
 8001d42:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8001d46:	f003 020f 	and.w	r2, r3, #15
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered EEE callback*/
    heth->EEECallback(heth);
#else
    /* Ethernet EEE callback */
    HAL_ETH_EEECallback(heth);
 8001d50:	6878      	ldr	r0, [r7, #4]
 8001d52:	f000 f821 	bl	8001d98 <HAL_ETH_EEECallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACLPIEvent = (uint32_t)(0x0U);
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	2200      	movs	r2, #0
 8001d5a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
    }
  }
#else /* DUAL_CORE not defined */
  /* check ETH WAKEUP exti flag */
  if ((exti_d1_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8001d5e:	68bb      	ldr	r3, [r7, #8]
 8001d60:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d006      	beq.n	8001d76 <HAL_ETH_IRQHandler+0x1da>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8001d68:	4b05      	ldr	r3, [pc, #20]	@ (8001d80 <HAL_ETH_IRQHandler+0x1e4>)
 8001d6a:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8001d6e:	629a      	str	r2, [r3, #40]	@ 0x28
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8001d70:	6878      	ldr	r0, [r7, #4]
 8001d72:	f000 f81b 	bl	8001dac <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
#endif /* DUAL_CORE */
}
 8001d76:	bf00      	nop
 8001d78:	3718      	adds	r7, #24
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bd80      	pop	{r7, pc}
 8001d7e:	bf00      	nop
 8001d80:	58000080 	.word	0x58000080

08001d84 <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8001d8c:	bf00      	nop
 8001d8e:	370c      	adds	r7, #12
 8001d90:	46bd      	mov	sp, r7
 8001d92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d96:	4770      	bx	lr

08001d98 <HAL_ETH_EEECallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_EEECallback(ETH_HandleTypeDef *heth)
{
 8001d98:	b480      	push	{r7}
 8001d9a:	b083      	sub	sp, #12
 8001d9c:	af00      	add	r7, sp, #0
 8001d9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_EEECallback could be implemented in the user file
  */
}
 8001da0:	bf00      	nop
 8001da2:	370c      	adds	r7, #12
 8001da4:	46bd      	mov	sp, r7
 8001da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001daa:	4770      	bx	lr

08001dac <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8001dac:	b480      	push	{r7}
 8001dae:	b083      	sub	sp, #12
 8001db0:	af00      	add	r7, sp, #0
 8001db2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8001db4:	bf00      	nop
 8001db6:	370c      	adds	r7, #12
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <HAL_ETH_ReadPHYRegister>:
  * @param pRegValue: parameter to hold read value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_ReadPHYRegister(ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                          uint32_t *pRegValue)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b086      	sub	sp, #24
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	60f8      	str	r0, [r7, #12]
 8001dc8:	60b9      	str	r1, [r7, #8]
 8001dca:	607a      	str	r2, [r7, #4]
 8001dcc:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8001dce:	68fb      	ldr	r3, [r7, #12]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001dd6:	f003 0301 	and.w	r3, r3, #1
 8001dda:	2b00      	cmp	r3, #0
 8001ddc:	d001      	beq.n	8001de2 <HAL_ETH_ReadPHYRegister+0x22>
  {
    return HAL_ERROR;
 8001dde:	2301      	movs	r3, #1
 8001de0:	e03e      	b.n	8001e60 <HAL_ETH_ReadPHYRegister+0xa0>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8001de2:	68fb      	ldr	r3, [r7, #12]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001dea:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the read mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 8001df2:	68bb      	ldr	r3, [r7, #8]
 8001df4:	055b      	lsls	r3, r3, #21
 8001df6:	4313      	orrs	r3, r2
 8001df8:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8001dfa:	697b      	ldr	r3, [r7, #20]
 8001dfc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	041b      	lsls	r3, r3, #16
 8001e04:	4313      	orrs	r3, r2
 8001e06:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_RD);
 8001e08:	697b      	ldr	r3, [r7, #20]
 8001e0a:	f043 030c 	orr.w	r3, r3, #12
 8001e0e:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	f043 0301 	orr.w	r3, r3, #1
 8001e16:	617b      	str	r3, [r7, #20]

  /* Write the result value into the MDII Address register */
  WRITE_REG(heth->Instance->MACMDIOAR, tmpreg);
 8001e18:	68fb      	ldr	r3, [r7, #12]
 8001e1a:	681b      	ldr	r3, [r3, #0]
 8001e1c:	697a      	ldr	r2, [r7, #20]
 8001e1e:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200

  tickstart = HAL_GetTick();
 8001e22:	f7ff f963 	bl	80010ec <HAL_GetTick>
 8001e26:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8001e28:	e009      	b.n	8001e3e <HAL_ETH_ReadPHYRegister+0x7e>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8001e2a:	f7ff f95f 	bl	80010ec <HAL_GetTick>
 8001e2e:	4602      	mov	r2, r0
 8001e30:	693b      	ldr	r3, [r7, #16]
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001e38:	d901      	bls.n	8001e3e <HAL_ETH_ReadPHYRegister+0x7e>
    {
      return HAL_ERROR;
 8001e3a:	2301      	movs	r3, #1
 8001e3c:	e010      	b.n	8001e60 <HAL_ETH_ReadPHYRegister+0xa0>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001e46:	f003 0301 	and.w	r3, r3, #1
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d1ed      	bne.n	8001e2a <HAL_ETH_ReadPHYRegister+0x6a>
    }
  }

  /* Get MACMIIDR value */
  WRITE_REG(*pRegValue, (uint16_t)heth->Instance->MACMDIODR);
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8001e56:	b29b      	uxth	r3, r3
 8001e58:	461a      	mov	r2, r3
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8001e5e:	2300      	movs	r3, #0
}
 8001e60:	4618      	mov	r0, r3
 8001e62:	3718      	adds	r7, #24
 8001e64:	46bd      	mov	sp, r7
 8001e66:	bd80      	pop	{r7, pc}

08001e68 <HAL_ETH_WritePHYRegister>:
  * @param  RegValue: the value to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_WritePHYRegister(const ETH_HandleTypeDef *heth, uint32_t PHYAddr, uint32_t PHYReg,
                                           uint32_t RegValue)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	b086      	sub	sp, #24
 8001e6c:	af00      	add	r7, sp, #0
 8001e6e:	60f8      	str	r0, [r7, #12]
 8001e70:	60b9      	str	r1, [r7, #8]
 8001e72:	607a      	str	r2, [r7, #4]
 8001e74:	603b      	str	r3, [r7, #0]
  uint32_t tickstart;
  uint32_t tmpreg;

  /* Check for the Busy flag */
  if (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) != (uint32_t)RESET)
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001e7e:	f003 0301 	and.w	r3, r3, #1
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d001      	beq.n	8001e8a <HAL_ETH_WritePHYRegister+0x22>
  {
    return HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	e03c      	b.n	8001f04 <HAL_ETH_WritePHYRegister+0x9c>
  }

  /* Get the  MACMDIOAR value */
  WRITE_REG(tmpreg, heth->Instance->MACMDIOAR);
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001e92:	617b      	str	r3, [r7, #20]
     - Set the PHY device address
     - Set the PHY register address
     - Set the write mode
     - Set the MII Busy bit */

  MODIFY_REG(tmpreg, ETH_MACMDIOAR_PA, (PHYAddr << 21));
 8001e94:	697b      	ldr	r3, [r7, #20]
 8001e96:	f023 7278 	bic.w	r2, r3, #65011712	@ 0x3e00000
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	055b      	lsls	r3, r3, #21
 8001e9e:	4313      	orrs	r3, r2
 8001ea0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_RDA, (PHYReg << 16));
 8001ea2:	697b      	ldr	r3, [r7, #20]
 8001ea4:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	041b      	lsls	r3, r3, #16
 8001eac:	4313      	orrs	r3, r2
 8001eae:	617b      	str	r3, [r7, #20]
  MODIFY_REG(tmpreg, ETH_MACMDIOAR_MOC, ETH_MACMDIOAR_MOC_WR);
 8001eb0:	697b      	ldr	r3, [r7, #20]
 8001eb2:	f023 030c 	bic.w	r3, r3, #12
 8001eb6:	f043 0304 	orr.w	r3, r3, #4
 8001eba:	617b      	str	r3, [r7, #20]
  SET_BIT(tmpreg, ETH_MACMDIOAR_MB);
 8001ebc:	697b      	ldr	r3, [r7, #20]
 8001ebe:	f043 0301 	orr.w	r3, r3, #1
 8001ec2:	617b      	str	r3, [r7, #20]

  /* Give the value to the MII data register */
  WRITE_REG(ETH->MACMDIODR, (uint16_t)RegValue);
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	b29a      	uxth	r2, r3
 8001ec8:	4b10      	ldr	r3, [pc, #64]	@ (8001f0c <HAL_ETH_WritePHYRegister+0xa4>)
 8001eca:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Write the result value into the MII Address register */
  WRITE_REG(ETH->MACMDIOAR, tmpreg);
 8001ece:	4a0f      	ldr	r2, [pc, #60]	@ (8001f0c <HAL_ETH_WritePHYRegister+0xa4>)
 8001ed0:	697b      	ldr	r3, [r7, #20]
 8001ed2:	f8c2 3200 	str.w	r3, [r2, #512]	@ 0x200

  tickstart = HAL_GetTick();
 8001ed6:	f7ff f909 	bl	80010ec <HAL_GetTick>
 8001eda:	6138      	str	r0, [r7, #16]

  /* Wait for the Busy flag */
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8001edc:	e009      	b.n	8001ef2 <HAL_ETH_WritePHYRegister+0x8a>
  {
    if (((HAL_GetTick() - tickstart) > ETH_MDIO_BUS_TIMEOUT))
 8001ede:	f7ff f905 	bl	80010ec <HAL_GetTick>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	693b      	ldr	r3, [r7, #16]
 8001ee6:	1ad3      	subs	r3, r2, r3
 8001ee8:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001eec:	d901      	bls.n	8001ef2 <HAL_ETH_WritePHYRegister+0x8a>
    {
      return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e008      	b.n	8001f04 <HAL_ETH_WritePHYRegister+0x9c>
  while (READ_BIT(heth->Instance->MACMDIOAR, ETH_MACMDIOAR_MB) > 0U)
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 8001efa:	f003 0301 	and.w	r3, r3, #1
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d1ed      	bne.n	8001ede <HAL_ETH_WritePHYRegister+0x76>
    }
  }

  return HAL_OK;
 8001f02:	2300      	movs	r3, #0
}
 8001f04:	4618      	mov	r0, r3
 8001f06:	3718      	adds	r7, #24
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	40028000 	.word	0x40028000

08001f10 <HAL_ETH_GetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that will hold
  *         the configuration of the MAC.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_ETH_GetMACConfig(const ETH_HandleTypeDef *heth, ETH_MACConfigTypeDef *macconf)
{
 8001f10:	b480      	push	{r7}
 8001f12:	b083      	sub	sp, #12
 8001f14:	af00      	add	r7, sp, #0
 8001f16:	6078      	str	r0, [r7, #4]
 8001f18:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 8001f1a:	683b      	ldr	r3, [r7, #0]
 8001f1c:	2b00      	cmp	r3, #0
 8001f1e:	d101      	bne.n	8001f24 <HAL_ETH_GetMACConfig+0x14>
  {
    return HAL_ERROR;
 8001f20:	2301      	movs	r3, #1
 8001f22:	e1c3      	b.n	80022ac <HAL_ETH_GetMACConfig+0x39c>
  }

  /* Get MAC parameters */
  macconf->PreambleLength = READ_BIT(heth->Instance->MACCR, ETH_MACCR_PRELEN);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	f003 020c 	and.w	r2, r3, #12
 8001f2e:	683b      	ldr	r3, [r7, #0]
 8001f30:	62da      	str	r2, [r3, #44]	@ 0x2c
  macconf->DeferralCheck = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DC) >> 4) > 0U) ? ENABLE : DISABLE;
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	681b      	ldr	r3, [r3, #0]
 8001f38:	f003 0310 	and.w	r3, r3, #16
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	bf14      	ite	ne
 8001f40:	2301      	movne	r3, #1
 8001f42:	2300      	moveq	r3, #0
 8001f44:	b2db      	uxtb	r3, r3
 8001f46:	461a      	mov	r2, r3
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  macconf->BackOffLimit = READ_BIT(heth->Instance->MACCR, ETH_MACCR_BL);
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8001f58:	683b      	ldr	r3, [r7, #0]
 8001f5a:	625a      	str	r2, [r3, #36]	@ 0x24
  macconf->RetryTransmission = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DR) >> 8) == 0U) ? ENABLE : DISABLE;
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	bf0c      	ite	eq
 8001f6a:	2301      	moveq	r3, #1
 8001f6c:	2300      	movne	r3, #0
 8001f6e:	b2db      	uxtb	r3, r3
 8001f70:	461a      	mov	r2, r3
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	f883 2020 	strb.w	r2, [r3, #32]
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
                                        ? ENABLE : DISABLE;
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	bf14      	ite	ne
 8001f86:	2301      	movne	r3, #1
 8001f88:	2300      	moveq	r3, #0
 8001f8a:	b2db      	uxtb	r3, r3
 8001f8c:	461a      	mov	r2, r3
  macconf->CarrierSenseDuringTransmit = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DCRS) >> 9) > 0U)
 8001f8e:	683b      	ldr	r3, [r7, #0]
 8001f90:	77da      	strb	r2, [r3, #31]
  macconf->ReceiveOwn = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_DO) >> 10) == 0U) ? ENABLE : DISABLE;
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001f9c:	2b00      	cmp	r3, #0
 8001f9e:	bf0c      	ite	eq
 8001fa0:	2301      	moveq	r3, #1
 8001fa2:	2300      	movne	r3, #0
 8001fa4:	b2db      	uxtb	r3, r3
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	779a      	strb	r2, [r3, #30]
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	681b      	ldr	r3, [r3, #0]
                                                   ETH_MACCR_ECRSFD) >> 11) > 0U) ? ENABLE : DISABLE;
 8001fb2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001fb6:	2b00      	cmp	r3, #0
 8001fb8:	bf14      	ite	ne
 8001fba:	2301      	movne	r3, #1
 8001fbc:	2300      	moveq	r3, #0
 8001fbe:	b2db      	uxtb	r3, r3
 8001fc0:	461a      	mov	r2, r3
  macconf->CarrierSenseBeforeTransmit = ((READ_BIT(heth->Instance->MACCR,
 8001fc2:	683b      	ldr	r3, [r7, #0]
 8001fc4:	775a      	strb	r2, [r3, #29]
  macconf->LoopbackMode = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_LM) >> 12) > 0U) ? ENABLE : DISABLE;
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	bf14      	ite	ne
 8001fd4:	2301      	movne	r3, #1
 8001fd6:	2300      	moveq	r3, #0
 8001fd8:	b2db      	uxtb	r3, r3
 8001fda:	461a      	mov	r2, r3
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	771a      	strb	r2, [r3, #28]
  macconf->DuplexMode = READ_BIT(heth->Instance->MACCR, ETH_MACCR_DM);
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	681b      	ldr	r3, [r3, #0]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	619a      	str	r2, [r3, #24]
  macconf->Speed = READ_BIT(heth->Instance->MACCR, ETH_MACCR_FES);
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	681b      	ldr	r3, [r3, #0]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f403 4280 	and.w	r2, r3, #16384	@ 0x4000
 8001ff8:	683b      	ldr	r3, [r7, #0]
 8001ffa:	615a      	str	r2, [r3, #20]
  macconf->JumboPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JE) >> 16) > 0U) ? ENABLE : DISABLE;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002006:	2b00      	cmp	r3, #0
 8002008:	bf14      	ite	ne
 800200a:	2301      	movne	r3, #1
 800200c:	2300      	moveq	r3, #0
 800200e:	b2db      	uxtb	r3, r3
 8002010:	461a      	mov	r2, r3
 8002012:	683b      	ldr	r3, [r7, #0]
 8002014:	749a      	strb	r2, [r3, #18]
  macconf->Jabber = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_JD) >> 17) == 0U) ? ENABLE : DISABLE;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002020:	2b00      	cmp	r3, #0
 8002022:	bf0c      	ite	eq
 8002024:	2301      	moveq	r3, #1
 8002026:	2300      	movne	r3, #0
 8002028:	b2db      	uxtb	r3, r3
 800202a:	461a      	mov	r2, r3
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	745a      	strb	r2, [r3, #17]
  macconf->Watchdog = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_WD) >> 19) == 0U) ? ENABLE : DISABLE;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800203a:	2b00      	cmp	r3, #0
 800203c:	bf0c      	ite	eq
 800203e:	2301      	moveq	r3, #1
 8002040:	2300      	movne	r3, #0
 8002042:	b2db      	uxtb	r3, r3
 8002044:	461a      	mov	r2, r3
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	741a      	strb	r2, [r3, #16]
  macconf->AutomaticPadCRCStrip = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_ACS) >> 20) > 0U) ? ENABLE : DISABLE;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002054:	2b00      	cmp	r3, #0
 8002056:	bf14      	ite	ne
 8002058:	2301      	movne	r3, #1
 800205a:	2300      	moveq	r3, #0
 800205c:	b2db      	uxtb	r3, r3
 800205e:	461a      	mov	r2, r3
 8002060:	683b      	ldr	r3, [r7, #0]
 8002062:	73da      	strb	r2, [r3, #15]
  macconf->CRCStripTypePacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_CST) >> 21) > 0U) ? ENABLE : DISABLE;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800206e:	2b00      	cmp	r3, #0
 8002070:	bf14      	ite	ne
 8002072:	2301      	movne	r3, #1
 8002074:	2300      	moveq	r3, #0
 8002076:	b2db      	uxtb	r3, r3
 8002078:	461a      	mov	r2, r3
 800207a:	683b      	ldr	r3, [r7, #0]
 800207c:	739a      	strb	r2, [r3, #14]
  macconf->Support2KPacket = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_S2KP) >> 22) > 0U) ? ENABLE : DISABLE;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002088:	2b00      	cmp	r3, #0
 800208a:	bf14      	ite	ne
 800208c:	2301      	movne	r3, #1
 800208e:	2300      	moveq	r3, #0
 8002090:	b2db      	uxtb	r3, r3
 8002092:	461a      	mov	r2, r3
 8002094:	683b      	ldr	r3, [r7, #0]
 8002096:	735a      	strb	r2, [r3, #13]
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	681b      	ldr	r3, [r3, #0]
                                                    ETH_MACCR_GPSLCE) >> 23) > 0U) ? ENABLE : DISABLE;
 800209e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	bf14      	ite	ne
 80020a6:	2301      	movne	r3, #1
 80020a8:	2300      	moveq	r3, #0
 80020aa:	b2db      	uxtb	r3, r3
 80020ac:	461a      	mov	r2, r3
  macconf->GiantPacketSizeLimitControl = ((READ_BIT(heth->Instance->MACCR,
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	731a      	strb	r2, [r3, #12]
  macconf->InterPacketGapVal = READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPG);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	f003 62e0 	and.w	r2, r3, #117440512	@ 0x7000000
 80020bc:	683b      	ldr	r3, [r7, #0]
 80020be:	609a      	str	r2, [r3, #8]
  macconf->ChecksumOffload = ((READ_BIT(heth->Instance->MACCR, ETH_MACCR_IPC) >> 27) > 0U) ? ENABLE : DISABLE;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	681b      	ldr	r3, [r3, #0]
 80020c6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80020ca:	2b00      	cmp	r3, #0
 80020cc:	bf14      	ite	ne
 80020ce:	2301      	movne	r3, #1
 80020d0:	2300      	moveq	r3, #0
 80020d2:	b2db      	uxtb	r3, r3
 80020d4:	461a      	mov	r2, r3
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	711a      	strb	r2, [r3, #4]
  macconf->SourceAddrControl = READ_BIT(heth->Instance->MACCR, ETH_MACCR_SARC);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 80020e4:	683b      	ldr	r3, [r7, #0]
 80020e6:	601a      	str	r2, [r3, #0]

  macconf->GiantPacketSizeLimit = READ_BIT(heth->Instance->MACECR, ETH_MACECR_GPSL);
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	685b      	ldr	r3, [r3, #4]
 80020ee:	f3c3 020d 	ubfx	r2, r3, #0, #14
 80020f2:	683b      	ldr	r3, [r7, #0]
 80020f4:	635a      	str	r2, [r3, #52]	@ 0x34
  macconf->CRCCheckingRxPackets = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_DCRCC) >> 16) == 0U) ? ENABLE : DISABLE;
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002100:	2b00      	cmp	r3, #0
 8002102:	bf0c      	ite	eq
 8002104:	2301      	moveq	r3, #1
 8002106:	2300      	movne	r3, #0
 8002108:	b2db      	uxtb	r3, r3
 800210a:	461a      	mov	r2, r3
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	f883 2032 	strb.w	r2, [r3, #50]	@ 0x32
  macconf->SlowProtocolDetect = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_SPEN) >> 17) > 0U) ? ENABLE : DISABLE;
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	685b      	ldr	r3, [r3, #4]
 8002118:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800211c:	2b00      	cmp	r3, #0
 800211e:	bf14      	ite	ne
 8002120:	2301      	movne	r3, #1
 8002122:	2300      	moveq	r3, #0
 8002124:	b2db      	uxtb	r3, r3
 8002126:	461a      	mov	r2, r3
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	685b      	ldr	r3, [r3, #4]
                                                        ETH_MACECR_USP) >> 18) > 0U) ? ENABLE : DISABLE;
 8002134:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002138:	2b00      	cmp	r3, #0
 800213a:	bf14      	ite	ne
 800213c:	2301      	movne	r3, #1
 800213e:	2300      	moveq	r3, #0
 8002140:	b2db      	uxtb	r3, r3
 8002142:	461a      	mov	r2, r3
  macconf->UnicastSlowProtocolPacketDetect = ((READ_BIT(heth->Instance->MACECR,
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
                                    ? ENABLE : DISABLE;
 8002154:	2b00      	cmp	r3, #0
 8002156:	bf14      	ite	ne
 8002158:	2301      	movne	r3, #1
 800215a:	2300      	moveq	r3, #0
 800215c:	b2db      	uxtb	r3, r3
 800215e:	461a      	mov	r2, r3
  macconf->ExtendedInterPacketGap = ((READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPGEN) >> 24) > 0U)
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  macconf->ExtendedInterPacketGapVal = READ_BIT(heth->Instance->MACECR, ETH_MACECR_EIPG) >> 25;
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	681b      	ldr	r3, [r3, #0]
 800216a:	685b      	ldr	r3, [r3, #4]
 800216c:	0e5b      	lsrs	r3, r3, #25
 800216e:	f003 021f 	and.w	r2, r3, #31
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	63da      	str	r2, [r3, #60]	@ 0x3c

  macconf->ProgrammableWatchdog = ((READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_PWE) >> 8) > 0U) ? ENABLE : DISABLE;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	68db      	ldr	r3, [r3, #12]
 800217c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002180:	2b00      	cmp	r3, #0
 8002182:	bf14      	ite	ne
 8002184:	2301      	movne	r3, #1
 8002186:	2300      	moveq	r3, #0
 8002188:	b2db      	uxtb	r3, r3
 800218a:	461a      	mov	r2, r3
 800218c:	683b      	ldr	r3, [r7, #0]
 800218e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  macconf->WatchdogTimeout = READ_BIT(heth->Instance->MACWTR, ETH_MACWTR_WTO);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	681b      	ldr	r3, [r3, #0]
 8002196:	68db      	ldr	r3, [r3, #12]
 8002198:	f003 020f 	and.w	r2, r3, #15
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	645a      	str	r2, [r3, #68]	@ 0x44

  macconf->TransmitFlowControl = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_TFE) >> 1) > 0U) ? ENABLE : DISABLE;
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021a6:	f003 0302 	and.w	r3, r3, #2
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	bf14      	ite	ne
 80021ae:	2301      	movne	r3, #1
 80021b0:	2300      	moveq	r3, #0
 80021b2:	b2db      	uxtb	r3, r3
 80021b4:	461a      	mov	r2, r3
 80021b6:	683b      	ldr	r3, [r7, #0]
 80021b8:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  macconf->ZeroQuantaPause = ((READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_DZPQ) >> 7) == 0U) ? ENABLE : DISABLE;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	bf0c      	ite	eq
 80021ca:	2301      	moveq	r3, #1
 80021cc:	2300      	movne	r3, #0
 80021ce:	b2db      	uxtb	r3, r3
 80021d0:	461a      	mov	r2, r3
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
  macconf->PauseLowThreshold = READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PLT);
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021de:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 80021e2:	683b      	ldr	r3, [r7, #0]
 80021e4:	651a      	str	r2, [r3, #80]	@ 0x50
  macconf->PauseTime = (READ_BIT(heth->Instance->MACTFCR, ETH_MACTFCR_PT) >> 16);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80021ec:	0c1b      	lsrs	r3, r3, #16
 80021ee:	b29a      	uxth	r2, r3
 80021f0:	683b      	ldr	r3, [r7, #0]
 80021f2:	649a      	str	r2, [r3, #72]	@ 0x48
  macconf->ReceiveFlowControl = (READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_RFE) > 0U) ? ENABLE : DISABLE;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80021fc:	f003 0301 	and.w	r3, r3, #1
 8002200:	2b00      	cmp	r3, #0
 8002202:	bf14      	ite	ne
 8002204:	2301      	movne	r3, #1
 8002206:	2300      	moveq	r3, #0
 8002208:	b2db      	uxtb	r3, r3
 800220a:	461a      	mov	r2, r3
 800220c:	683b      	ldr	r3, [r7, #0]
 800220e:	f883 2056 	strb.w	r2, [r3, #86]	@ 0x56
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800221a:	f003 0302 	and.w	r3, r3, #2
                                      ? ENABLE : DISABLE;
 800221e:	2b00      	cmp	r3, #0
 8002220:	bf14      	ite	ne
 8002222:	2301      	movne	r3, #1
 8002224:	2300      	moveq	r3, #0
 8002226:	b2db      	uxtb	r3, r3
 8002228:	461a      	mov	r2, r3
  macconf->UnicastPausePacketDetect = ((READ_BIT(heth->Instance->MACRFCR, ETH_MACRFCR_UP) >> 1) > 0U)
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	f883 2055 	strb.w	r2, [r3, #85]	@ 0x55

  macconf->TransmitQueueMode = READ_BIT(heth->Instance->MTLTQOMR, (ETH_MTLTQOMR_TTC | ETH_MTLTQOMR_TSF));
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 8002238:	f003 0272 	and.w	r2, r3, #114	@ 0x72
 800223c:	683b      	ldr	r3, [r7, #0]
 800223e:	659a      	str	r2, [r3, #88]	@ 0x58

  macconf->ReceiveQueueMode = READ_BIT(heth->Instance->MTLRQOMR, (ETH_MTLRQOMR_RTC | ETH_MTLRQOMR_RSF));
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8002248:	f003 0223 	and.w	r2, r3, #35	@ 0x23
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	65da      	str	r2, [r3, #92]	@ 0x5c
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                      ETH_MTLRQOMR_FUP) >> 3) > 0U) ? ENABLE : DISABLE;
 8002258:	f003 0308 	and.w	r3, r3, #8
 800225c:	2b00      	cmp	r3, #0
 800225e:	bf14      	ite	ne
 8002260:	2301      	movne	r3, #1
 8002262:	2300      	moveq	r3, #0
 8002264:	b2db      	uxtb	r3, r3
 8002266:	461a      	mov	r2, r3
  macconf->ForwardRxUndersizedGoodPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 8002268:	683b      	ldr	r3, [r7, #0]
 800226a:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
  macconf->ForwardRxErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_FEP) >> 4) > 0U) ? ENABLE : DISABLE;
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 8002276:	f003 0310 	and.w	r3, r3, #16
 800227a:	2b00      	cmp	r3, #0
 800227c:	bf14      	ite	ne
 800227e:	2301      	movne	r3, #1
 8002280:	2300      	moveq	r3, #0
 8002282:	b2db      	uxtb	r3, r3
 8002284:	461a      	mov	r2, r3
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
                                                     ETH_MTLRQOMR_DISTCPEF) >> 6) == 0U) ? ENABLE : DISABLE;
 8002294:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002298:	2b00      	cmp	r3, #0
 800229a:	bf0c      	ite	eq
 800229c:	2301      	moveq	r3, #1
 800229e:	2300      	movne	r3, #0
 80022a0:	b2db      	uxtb	r3, r3
 80022a2:	461a      	mov	r2, r3
  macconf->DropTCPIPChecksumErrorPacket = ((READ_BIT(heth->Instance->MTLRQOMR,
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	f883 2060 	strb.w	r2, [r3, #96]	@ 0x60

  return HAL_OK;
 80022aa:	2300      	movs	r3, #0
}
 80022ac:	4618      	mov	r0, r3
 80022ae:	370c      	adds	r7, #12
 80022b0:	46bd      	mov	sp, r7
 80022b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b6:	4770      	bx	lr

080022b8 <HAL_ETH_SetMACConfig>:
  * @param  macconf: pointer to a ETH_MACConfigTypeDef structure that contains
  *         the configuration of the MAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_SetMACConfig(ETH_HandleTypeDef *heth,  ETH_MACConfigTypeDef *macconf)
{
 80022b8:	b580      	push	{r7, lr}
 80022ba:	b082      	sub	sp, #8
 80022bc:	af00      	add	r7, sp, #0
 80022be:	6078      	str	r0, [r7, #4]
 80022c0:	6039      	str	r1, [r7, #0]
  if (macconf == NULL)
 80022c2:	683b      	ldr	r3, [r7, #0]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d101      	bne.n	80022cc <HAL_ETH_SetMACConfig+0x14>
  {
    return HAL_ERROR;
 80022c8:	2301      	movs	r3, #1
 80022ca:	e00b      	b.n	80022e4 <HAL_ETH_SetMACConfig+0x2c>
  }

  if (heth->gState == HAL_ETH_STATE_READY)
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80022d2:	2b10      	cmp	r3, #16
 80022d4:	d105      	bne.n	80022e2 <HAL_ETH_SetMACConfig+0x2a>
  {
    ETH_SetMACConfig(heth, macconf);
 80022d6:	6839      	ldr	r1, [r7, #0]
 80022d8:	6878      	ldr	r0, [r7, #4]
 80022da:	f000 f871 	bl	80023c0 <ETH_SetMACConfig>

    return HAL_OK;
 80022de:	2300      	movs	r3, #0
 80022e0:	e000      	b.n	80022e4 <HAL_ETH_SetMACConfig+0x2c>
  }
  else
  {
    return HAL_ERROR;
 80022e2:	2301      	movs	r3, #1
  }
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3708      	adds	r7, #8
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}

080022ec <HAL_ETH_SetMDIOClockRange>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
void HAL_ETH_SetMDIOClockRange(ETH_HandleTypeDef *heth)
{
 80022ec:	b580      	push	{r7, lr}
 80022ee:	b084      	sub	sp, #16
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  uint32_t hclk;
  uint32_t tmpreg;

  /* Get the ETHERNET MACMDIOAR value */
  tmpreg = (heth->Instance)->MACMDIOAR;
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	681b      	ldr	r3, [r3, #0]
 80022f8:	f8d3 3200 	ldr.w	r3, [r3, #512]	@ 0x200
 80022fc:	60fb      	str	r3, [r7, #12]

  /* Clear CSR Clock Range bits */
  tmpreg &= ~ETH_MACMDIOAR_CR;
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002304:	60fb      	str	r3, [r7, #12]

  /* Get hclk frequency value */
  hclk = HAL_RCC_GetHCLKFreq();
 8002306:	f002 f825 	bl	8004354 <HAL_RCC_GetHCLKFreq>
 800230a:	60b8      	str	r0, [r7, #8]

  /* Set CR bits depending on hclk value */
  if (hclk < 35000000U)
 800230c:	68bb      	ldr	r3, [r7, #8]
 800230e:	4a1a      	ldr	r2, [pc, #104]	@ (8002378 <HAL_ETH_SetMDIOClockRange+0x8c>)
 8002310:	4293      	cmp	r3, r2
 8002312:	d804      	bhi.n	800231e <HAL_ETH_SetMDIOClockRange+0x32>
  {
    /* CSR Clock Range between 0-35 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV16;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800231a:	60fb      	str	r3, [r7, #12]
 800231c:	e022      	b.n	8002364 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 60000000U)
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	4a16      	ldr	r2, [pc, #88]	@ (800237c <HAL_ETH_SetMDIOClockRange+0x90>)
 8002322:	4293      	cmp	r3, r2
 8002324:	d204      	bcs.n	8002330 <HAL_ETH_SetMDIOClockRange+0x44>
  {
    /* CSR Clock Range between 35-60 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV26;
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 800232c:	60fb      	str	r3, [r7, #12]
 800232e:	e019      	b.n	8002364 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 100000000U)
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	4a13      	ldr	r2, [pc, #76]	@ (8002380 <HAL_ETH_SetMDIOClockRange+0x94>)
 8002334:	4293      	cmp	r3, r2
 8002336:	d915      	bls.n	8002364 <HAL_ETH_SetMDIOClockRange+0x78>
  {
    /* CSR Clock Range between 60-100 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV42;
  }
  else if (hclk < 150000000U)
 8002338:	68bb      	ldr	r3, [r7, #8]
 800233a:	4a12      	ldr	r2, [pc, #72]	@ (8002384 <HAL_ETH_SetMDIOClockRange+0x98>)
 800233c:	4293      	cmp	r3, r2
 800233e:	d804      	bhi.n	800234a <HAL_ETH_SetMDIOClockRange+0x5e>
  {
    /* CSR Clock Range between 100-150 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV62;
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002346:	60fb      	str	r3, [r7, #12]
 8002348:	e00c      	b.n	8002364 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else if (hclk < 250000000U)
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	4a0e      	ldr	r2, [pc, #56]	@ (8002388 <HAL_ETH_SetMDIOClockRange+0x9c>)
 800234e:	4293      	cmp	r3, r2
 8002350:	d804      	bhi.n	800235c <HAL_ETH_SetMDIOClockRange+0x70>
  {
    /* CSR Clock Range between 150-250 MHz */
    tmpreg |= (uint32_t)ETH_MACMDIOAR_CR_DIV102;
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002358:	60fb      	str	r3, [r7, #12]
 800235a:	e003      	b.n	8002364 <HAL_ETH_SetMDIOClockRange+0x78>
  }
  else /* (hclk >= 250000000U) */
  {
    /* CSR Clock >= 250 MHz */
    tmpreg |= (uint32_t)(ETH_MACMDIOAR_CR_DIV124);
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	f443 63a0 	orr.w	r3, r3, #1280	@ 0x500
 8002362:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CSR Clock Range */
  (heth->Instance)->MACMDIOAR = (uint32_t)tmpreg;
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	68fa      	ldr	r2, [r7, #12]
 800236a:	f8c3 2200 	str.w	r2, [r3, #512]	@ 0x200
}
 800236e:	bf00      	nop
 8002370:	3710      	adds	r7, #16
 8002372:	46bd      	mov	sp, r7
 8002374:	bd80      	pop	{r7, pc}
 8002376:	bf00      	nop
 8002378:	02160ebf 	.word	0x02160ebf
 800237c:	03938700 	.word	0x03938700
 8002380:	05f5e0ff 	.word	0x05f5e0ff
 8002384:	08f0d17f 	.word	0x08f0d17f
 8002388:	0ee6b27f 	.word	0x0ee6b27f

0800238c <HAL_ETH_GetError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH Error Code
  */
uint32_t HAL_ETH_GetError(const ETH_HandleTypeDef *heth)
{
 800238c:	b480      	push	{r7}
 800238e:	b083      	sub	sp, #12
 8002390:	af00      	add	r7, sp, #0
 8002392:	6078      	str	r0, [r7, #4]
  return heth->ErrorCode;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
}
 800239a:	4618      	mov	r0, r3
 800239c:	370c      	adds	r7, #12
 800239e:	46bd      	mov	sp, r7
 80023a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a4:	4770      	bx	lr

080023a6 <HAL_ETH_GetDMAError>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval ETH DMA Error Code
  */
uint32_t HAL_ETH_GetDMAError(const ETH_HandleTypeDef *heth)
{
 80023a6:	b480      	push	{r7}
 80023a8:	b083      	sub	sp, #12
 80023aa:	af00      	add	r7, sp, #0
 80023ac:	6078      	str	r0, [r7, #4]
  return heth->DMAErrorCode;
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	370c      	adds	r7, #12
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr

080023c0 <ETH_SetMACConfig>:
/** @addtogroup ETH_Private_Functions   ETH Private Functions
  * @{
  */

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
  uint32_t macregval;

  /*------------------------ MACCR Configuration --------------------*/
  macregval = (macconf->InterPacketGapVal |
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	689a      	ldr	r2, [r3, #8]
               macconf->SourceAddrControl |
 80023ce:	683b      	ldr	r3, [r7, #0]
 80023d0:	681b      	ldr	r3, [r3, #0]
  macregval = (macconf->InterPacketGapVal |
 80023d2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80023d4:	683b      	ldr	r3, [r7, #0]
 80023d6:	791b      	ldrb	r3, [r3, #4]
 80023d8:	06db      	lsls	r3, r3, #27
               macconf->SourceAddrControl |
 80023da:	431a      	orrs	r2, r3
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	7b1b      	ldrb	r3, [r3, #12]
 80023e0:	05db      	lsls	r3, r3, #23
               ((uint32_t)macconf->ChecksumOffload << 27) |
 80023e2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80023e4:	683b      	ldr	r3, [r7, #0]
 80023e6:	7b5b      	ldrb	r3, [r3, #13]
 80023e8:	059b      	lsls	r3, r3, #22
               ((uint32_t)macconf->GiantPacketSizeLimitControl << 23) |
 80023ea:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	7b9b      	ldrb	r3, [r3, #14]
 80023f0:	055b      	lsls	r3, r3, #21
               ((uint32_t)macconf->Support2KPacket  << 22) |
 80023f2:	431a      	orrs	r2, r3
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	7bdb      	ldrb	r3, [r3, #15]
 80023f8:	051b      	lsls	r3, r3, #20
               ((uint32_t)macconf->CRCStripTypePacket << 21) |
 80023fa:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 80023fc:	683a      	ldr	r2, [r7, #0]
 80023fe:	7c12      	ldrb	r2, [r2, #16]
 8002400:	2a00      	cmp	r2, #0
 8002402:	d102      	bne.n	800240a <ETH_SetMACConfig+0x4a>
 8002404:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002408:	e000      	b.n	800240c <ETH_SetMACConfig+0x4c>
 800240a:	2200      	movs	r2, #0
               ((uint32_t)macconf->AutomaticPadCRCStrip << 20) |
 800240c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 800240e:	683a      	ldr	r2, [r7, #0]
 8002410:	7c52      	ldrb	r2, [r2, #17]
 8002412:	2a00      	cmp	r2, #0
 8002414:	d102      	bne.n	800241c <ETH_SetMACConfig+0x5c>
 8002416:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 800241a:	e000      	b.n	800241e <ETH_SetMACConfig+0x5e>
 800241c:	2200      	movs	r2, #0
               ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 19) |
 800241e:	431a      	orrs	r2, r3
               ((uint32_t)macconf->JumboPacket << 16) |
 8002420:	683b      	ldr	r3, [r7, #0]
 8002422:	7c9b      	ldrb	r3, [r3, #18]
 8002424:	041b      	lsls	r3, r3, #16
               ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 17) |
 8002426:	431a      	orrs	r2, r3
               macconf->Speed |
 8002428:	683b      	ldr	r3, [r7, #0]
 800242a:	695b      	ldr	r3, [r3, #20]
               ((uint32_t)macconf->JumboPacket << 16) |
 800242c:	431a      	orrs	r2, r3
               macconf->DuplexMode |
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	699b      	ldr	r3, [r3, #24]
               macconf->Speed |
 8002432:	431a      	orrs	r2, r3
               ((uint32_t)macconf->LoopbackMode << 12) |
 8002434:	683b      	ldr	r3, [r7, #0]
 8002436:	7f1b      	ldrb	r3, [r3, #28]
 8002438:	031b      	lsls	r3, r3, #12
               macconf->DuplexMode |
 800243a:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 800243c:	683b      	ldr	r3, [r7, #0]
 800243e:	7f5b      	ldrb	r3, [r3, #29]
 8002440:	02db      	lsls	r3, r3, #11
               ((uint32_t)macconf->LoopbackMode << 12) |
 8002442:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 8002444:	683a      	ldr	r2, [r7, #0]
 8002446:	7f92      	ldrb	r2, [r2, #30]
 8002448:	2a00      	cmp	r2, #0
 800244a:	d102      	bne.n	8002452 <ETH_SetMACConfig+0x92>
 800244c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002450:	e000      	b.n	8002454 <ETH_SetMACConfig+0x94>
 8002452:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseBeforeTransmit << 11) |
 8002454:	431a      	orrs	r2, r3
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8002456:	683b      	ldr	r3, [r7, #0]
 8002458:	7fdb      	ldrb	r3, [r3, #31]
 800245a:	025b      	lsls	r3, r3, #9
               ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 10) |
 800245c:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 800245e:	683a      	ldr	r2, [r7, #0]
 8002460:	f892 2020 	ldrb.w	r2, [r2, #32]
 8002464:	2a00      	cmp	r2, #0
 8002466:	d102      	bne.n	800246e <ETH_SetMACConfig+0xae>
 8002468:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800246c:	e000      	b.n	8002470 <ETH_SetMACConfig+0xb0>
 800246e:	2200      	movs	r2, #0
               ((uint32_t)macconf->CarrierSenseDuringTransmit << 9) |
 8002470:	431a      	orrs	r2, r3
               macconf->BackOffLimit |
 8002472:	683b      	ldr	r3, [r7, #0]
 8002474:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
               ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 8) |
 8002476:	431a      	orrs	r2, r3
               ((uint32_t)macconf->DeferralCheck << 4) |
 8002478:	683b      	ldr	r3, [r7, #0]
 800247a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800247e:	011b      	lsls	r3, r3, #4
               macconf->BackOffLimit |
 8002480:	431a      	orrs	r2, r3
               macconf->PreambleLength);
 8002482:	683b      	ldr	r3, [r7, #0]
 8002484:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
  macregval = (macconf->InterPacketGapVal |
 8002486:	4313      	orrs	r3, r2
 8002488:	60fb      	str	r3, [r7, #12]

  /* Write to MACCR */
  MODIFY_REG(heth->Instance->MACCR, ETH_MACCR_MASK, macregval);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	4b56      	ldr	r3, [pc, #344]	@ (80025ec <ETH_SetMACConfig+0x22c>)
 8002492:	4013      	ands	r3, r2
 8002494:	687a      	ldr	r2, [r7, #4]
 8002496:	6812      	ldr	r2, [r2, #0]
 8002498:	68f9      	ldr	r1, [r7, #12]
 800249a:	430b      	orrs	r3, r1
 800249c:	6013      	str	r3, [r2, #0]

  /*------------------------ MACECR Configuration --------------------*/
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 800249e:	683b      	ldr	r3, [r7, #0]
 80024a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024a2:	065a      	lsls	r2, r3, #25
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80024a4:	683b      	ldr	r3, [r7, #0]
 80024a6:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 80024aa:	061b      	lsls	r3, r3, #24
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80024ac:	431a      	orrs	r2, r3
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80024ae:	683b      	ldr	r3, [r7, #0]
 80024b0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80024b4:	049b      	lsls	r3, r3, #18
               ((uint32_t)macconf->ExtendedInterPacketGap << 24) |
 80024b6:	431a      	orrs	r2, r3
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80024b8:	683b      	ldr	r3, [r7, #0]
 80024ba:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80024be:	045b      	lsls	r3, r3, #17
               ((uint32_t)macconf->UnicastSlowProtocolPacketDetect << 18) |
 80024c0:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->CRCCheckingRxPackets == DISABLE) ? 1U : 0U) << 16) |
 80024c2:	683a      	ldr	r2, [r7, #0]
 80024c4:	f892 2032 	ldrb.w	r2, [r2, #50]	@ 0x32
 80024c8:	2a00      	cmp	r2, #0
 80024ca:	d102      	bne.n	80024d2 <ETH_SetMACConfig+0x112>
 80024cc:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80024d0:	e000      	b.n	80024d4 <ETH_SetMACConfig+0x114>
 80024d2:	2200      	movs	r2, #0
               ((uint32_t)macconf->SlowProtocolDetect << 17) |
 80024d4:	431a      	orrs	r2, r3
               macconf->GiantPacketSizeLimit);
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  macregval = ((macconf->ExtendedInterPacketGapVal << 25) |
 80024da:	4313      	orrs	r3, r2
 80024dc:	60fb      	str	r3, [r7, #12]

  /* Write to MACECR */
  MODIFY_REG(heth->Instance->MACECR, ETH_MACECR_MASK, macregval);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	685a      	ldr	r2, [r3, #4]
 80024e4:	4b42      	ldr	r3, [pc, #264]	@ (80025f0 <ETH_SetMACConfig+0x230>)
 80024e6:	4013      	ands	r3, r2
 80024e8:	687a      	ldr	r2, [r7, #4]
 80024ea:	6812      	ldr	r2, [r2, #0]
 80024ec:	68f9      	ldr	r1, [r7, #12]
 80024ee:	430b      	orrs	r3, r1
 80024f0:	6053      	str	r3, [r2, #4]

  /*------------------------ MACWTR Configuration --------------------*/
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80024f8:	021a      	lsls	r2, r3, #8
               macconf->WatchdogTimeout);
 80024fa:	683b      	ldr	r3, [r7, #0]
 80024fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
  macregval = (((uint32_t)macconf->ProgrammableWatchdog << 8) |
 80024fe:	4313      	orrs	r3, r2
 8002500:	60fb      	str	r3, [r7, #12]

  /* Write to MACWTR */
  MODIFY_REG(heth->Instance->MACWTR, ETH_MACWTR_MASK, macregval);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	68da      	ldr	r2, [r3, #12]
 8002508:	4b3a      	ldr	r3, [pc, #232]	@ (80025f4 <ETH_SetMACConfig+0x234>)
 800250a:	4013      	ands	r3, r2
 800250c:	687a      	ldr	r2, [r7, #4]
 800250e:	6812      	ldr	r2, [r2, #0]
 8002510:	68f9      	ldr	r1, [r7, #12]
 8002512:	430b      	orrs	r3, r1
 8002514:	60d3      	str	r3, [r2, #12]

  /*------------------------ MACTFCR Configuration --------------------*/
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002516:	683b      	ldr	r3, [r7, #0]
 8002518:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 800251c:	005a      	lsls	r2, r3, #1
               macconf->PauseLowThreshold |
 800251e:	683b      	ldr	r3, [r7, #0]
 8002520:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 8002522:	4313      	orrs	r3, r2
               ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7) |
 8002524:	683a      	ldr	r2, [r7, #0]
 8002526:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 800252a:	2a00      	cmp	r2, #0
 800252c:	d101      	bne.n	8002532 <ETH_SetMACConfig+0x172>
 800252e:	2280      	movs	r2, #128	@ 0x80
 8002530:	e000      	b.n	8002534 <ETH_SetMACConfig+0x174>
 8002532:	2200      	movs	r2, #0
               macconf->PauseLowThreshold |
 8002534:	431a      	orrs	r2, r3
               (macconf->PauseTime << 16));
 8002536:	683b      	ldr	r3, [r7, #0]
 8002538:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800253a:	041b      	lsls	r3, r3, #16
  macregval = (((uint32_t)macconf->TransmitFlowControl << 1) |
 800253c:	4313      	orrs	r3, r2
 800253e:	60fb      	str	r3, [r7, #12]

  /* Write to MACTFCR */
  MODIFY_REG(heth->Instance->MACTFCR, ETH_MACTFCR_MASK, macregval);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002546:	f64f 730d 	movw	r3, #65293	@ 0xff0d
 800254a:	4013      	ands	r3, r2
 800254c:	687a      	ldr	r2, [r7, #4]
 800254e:	6812      	ldr	r2, [r2, #0]
 8002550:	68f9      	ldr	r1, [r7, #12]
 8002552:	430b      	orrs	r3, r1
 8002554:	6713      	str	r3, [r2, #112]	@ 0x70

  /*------------------------ MACRFCR Configuration --------------------*/
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8002556:	683b      	ldr	r3, [r7, #0]
 8002558:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 800255c:	461a      	mov	r2, r3
               ((uint32_t)macconf->UnicastPausePacketDetect << 1));
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 8002564:	005b      	lsls	r3, r3, #1
  macregval = ((uint32_t)macconf->ReceiveFlowControl |
 8002566:	4313      	orrs	r3, r2
 8002568:	60fb      	str	r3, [r7, #12]

  /* Write to MACRFCR */
  MODIFY_REG(heth->Instance->MACRFCR, ETH_MACRFCR_MASK, macregval);
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002572:	f023 0103 	bic.w	r1, r3, #3
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	68fa      	ldr	r2, [r7, #12]
 800257c:	430a      	orrs	r2, r1
 800257e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /*------------------------ MTLTQOMR Configuration --------------------*/
  /* Write to MTLTQOMR */
  MODIFY_REG(heth->Instance->MTLTQOMR, ETH_MTLTQOMR_MASK, macconf->TransmitQueueMode);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f8d3 3d00 	ldr.w	r3, [r3, #3328]	@ 0xd00
 800258a:	f023 0172 	bic.w	r1, r3, #114	@ 0x72
 800258e:	683b      	ldr	r3, [r7, #0]
 8002590:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	430a      	orrs	r2, r1
 8002598:	f8c3 2d00 	str.w	r2, [r3, #3328]	@ 0xd00

  /*------------------------ MTLRQOMR Configuration --------------------*/
  macregval = (macconf->ReceiveQueueMode |
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80025a0:	683a      	ldr	r2, [r7, #0]
 80025a2:	f892 2060 	ldrb.w	r2, [r2, #96]	@ 0x60
 80025a6:	2a00      	cmp	r2, #0
 80025a8:	d101      	bne.n	80025ae <ETH_SetMACConfig+0x1ee>
 80025aa:	2240      	movs	r2, #64	@ 0x40
 80025ac:	e000      	b.n	80025b0 <ETH_SetMACConfig+0x1f0>
 80025ae:	2200      	movs	r2, #0
  macregval = (macconf->ReceiveQueueMode |
 80025b0:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxErrorPacket << 4) |
 80025b2:	683b      	ldr	r3, [r7, #0]
 80025b4:	f893 3061 	ldrb.w	r3, [r3, #97]	@ 0x61
 80025b8:	011b      	lsls	r3, r3, #4
               ((uint32_t)((macconf->DropTCPIPChecksumErrorPacket == DISABLE) ? 1U : 0U) << 6) |
 80025ba:	431a      	orrs	r2, r3
               ((uint32_t)macconf->ForwardRxUndersizedGoodPacket << 3));
 80025bc:	683b      	ldr	r3, [r7, #0]
 80025be:	f893 3062 	ldrb.w	r3, [r3, #98]	@ 0x62
 80025c2:	00db      	lsls	r3, r3, #3
  macregval = (macconf->ReceiveQueueMode |
 80025c4:	4313      	orrs	r3, r2
 80025c6:	60fb      	str	r3, [r7, #12]

  /* Write to MTLRQOMR */
  MODIFY_REG(heth->Instance->MTLRQOMR, ETH_MTLRQOMR_MASK, macregval);
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f8d3 3d30 	ldr.w	r3, [r3, #3376]	@ 0xd30
 80025d0:	f023 017b 	bic.w	r1, r3, #123	@ 0x7b
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	68fa      	ldr	r2, [r7, #12]
 80025da:	430a      	orrs	r2, r1
 80025dc:	f8c3 2d30 	str.w	r2, [r3, #3376]	@ 0xd30
}
 80025e0:	bf00      	nop
 80025e2:	3714      	adds	r7, #20
 80025e4:	46bd      	mov	sp, r7
 80025e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ea:	4770      	bx	lr
 80025ec:	00048083 	.word	0x00048083
 80025f0:	c0f88000 	.word	0xc0f88000
 80025f4:	fffffef0 	.word	0xfffffef0

080025f8 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 80025f8:	b480      	push	{r7}
 80025fa:	b085      	sub	sp, #20
 80025fc:	af00      	add	r7, sp, #0
 80025fe:	6078      	str	r0, [r7, #4]
 8002600:	6039      	str	r1, [r7, #0]
  uint32_t dmaregval;

  /*------------------------ DMAMR Configuration --------------------*/
  MODIFY_REG(heth->Instance->DMAMR, ETH_DMAMR_MASK, dmaconf->DMAArbitration);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800260a:	681a      	ldr	r2, [r3, #0]
 800260c:	4b38      	ldr	r3, [pc, #224]	@ (80026f0 <ETH_SetDMAConfig+0xf8>)
 800260e:	4013      	ands	r3, r2
 8002610:	683a      	ldr	r2, [r7, #0]
 8002612:	6811      	ldr	r1, [r2, #0]
 8002614:	687a      	ldr	r2, [r7, #4]
 8002616:	6812      	ldr	r2, [r2, #0]
 8002618:	430b      	orrs	r3, r1
 800261a:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800261e:	6013      	str	r3, [r2, #0]

  /*------------------------ DMASBMR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002620:	683b      	ldr	r3, [r7, #0]
 8002622:	791b      	ldrb	r3, [r3, #4]
 8002624:	031a      	lsls	r2, r3, #12
               dmaconf->BurstMode |
 8002626:	683b      	ldr	r3, [r7, #0]
 8002628:	689b      	ldr	r3, [r3, #8]
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 800262a:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->RebuildINCRxBurst << 15));
 800262c:	683b      	ldr	r3, [r7, #0]
 800262e:	7b1b      	ldrb	r3, [r3, #12]
 8002630:	03db      	lsls	r3, r3, #15
  dmaregval = (((uint32_t)dmaconf->AddressAlignedBeats << 12) |
 8002632:	4313      	orrs	r3, r2
 8002634:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMASBMR, ETH_DMASBMR_MASK, dmaregval);
 8002636:	687b      	ldr	r3, [r7, #4]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800263e:	685a      	ldr	r2, [r3, #4]
 8002640:	4b2c      	ldr	r3, [pc, #176]	@ (80026f4 <ETH_SetDMAConfig+0xfc>)
 8002642:	4013      	ands	r3, r2
 8002644:	687a      	ldr	r2, [r7, #4]
 8002646:	6812      	ldr	r2, [r2, #0]
 8002648:	68f9      	ldr	r1, [r7, #12]
 800264a:	430b      	orrs	r3, r1
 800264c:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002650:	6053      	str	r3, [r2, #4]

  /*------------------------ DMACCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	7b5b      	ldrb	r3, [r3, #13]
 8002656:	041a      	lsls	r2, r3, #16
               dmaconf->MaximumSegmentSize);
 8002658:	683b      	ldr	r3, [r7, #0]
 800265a:	6a1b      	ldr	r3, [r3, #32]
  dmaregval = (((uint32_t)dmaconf->PBLx8Mode << 16) |
 800265c:	4313      	orrs	r3, r2
 800265e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(heth->Instance->DMACCR, ETH_DMACCR_MASK, dmaregval);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002668:	f8d3 2100 	ldr.w	r2, [r3, #256]	@ 0x100
 800266c:	4b22      	ldr	r3, [pc, #136]	@ (80026f8 <ETH_SetDMAConfig+0x100>)
 800266e:	4013      	ands	r3, r2
 8002670:	687a      	ldr	r2, [r7, #4]
 8002672:	6812      	ldr	r2, [r2, #0]
 8002674:	68f9      	ldr	r1, [r7, #12]
 8002676:	430b      	orrs	r3, r1
 8002678:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800267c:	f8c2 3100 	str.w	r3, [r2, #256]	@ 0x100

  /*------------------------ DMACTCR Configuration --------------------*/
  dmaregval = (dmaconf->TxDMABurstLength |
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	691a      	ldr	r2, [r3, #16]
               ((uint32_t)dmaconf->SecondPacketOperate << 4) |
 8002684:	683b      	ldr	r3, [r7, #0]
 8002686:	7d1b      	ldrb	r3, [r3, #20]
 8002688:	011b      	lsls	r3, r3, #4
  dmaregval = (dmaconf->TxDMABurstLength |
 800268a:	431a      	orrs	r2, r3
               ((uint32_t)dmaconf->TCPSegmentation << 12));
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	7f5b      	ldrb	r3, [r3, #29]
 8002690:	031b      	lsls	r3, r3, #12
  dmaregval = (dmaconf->TxDMABurstLength |
 8002692:	4313      	orrs	r3, r2
 8002694:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(heth->Instance->DMACTCR, ETH_DMACTCR_MASK, dmaregval);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800269e:	f8d3 2104 	ldr.w	r2, [r3, #260]	@ 0x104
 80026a2:	4b16      	ldr	r3, [pc, #88]	@ (80026fc <ETH_SetDMAConfig+0x104>)
 80026a4:	4013      	ands	r3, r2
 80026a6:	687a      	ldr	r2, [r7, #4]
 80026a8:	6812      	ldr	r2, [r2, #0]
 80026aa:	68f9      	ldr	r1, [r7, #12]
 80026ac:	430b      	orrs	r3, r1
 80026ae:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80026b2:	f8c2 3104 	str.w	r3, [r2, #260]	@ 0x104

  /*------------------------ DMACRCR Configuration --------------------*/
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	7f1b      	ldrb	r3, [r3, #28]
 80026ba:	07da      	lsls	r2, r3, #31
               dmaconf->RxDMABurstLength);
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	699b      	ldr	r3, [r3, #24]
  dmaregval = (((uint32_t)dmaconf->FlushRxPacket  << 31) |
 80026c0:	4313      	orrs	r3, r2
 80026c2:	60fb      	str	r3, [r7, #12]

  /* Write to DMACRCR */
  MODIFY_REG(heth->Instance->DMACRCR, ETH_DMACRCR_MASK, dmaregval);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80026cc:	f8d3 2108 	ldr.w	r2, [r3, #264]	@ 0x108
 80026d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002700 <ETH_SetDMAConfig+0x108>)
 80026d2:	4013      	ands	r3, r2
 80026d4:	687a      	ldr	r2, [r7, #4]
 80026d6:	6812      	ldr	r2, [r2, #0]
 80026d8:	68f9      	ldr	r1, [r7, #12]
 80026da:	430b      	orrs	r3, r1
 80026dc:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80026e0:	f8c2 3108 	str.w	r3, [r2, #264]	@ 0x108
}
 80026e4:	bf00      	nop
 80026e6:	3714      	adds	r7, #20
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr
 80026f0:	ffff87fd 	.word	0xffff87fd
 80026f4:	ffff2ffe 	.word	0xffff2ffe
 80026f8:	fffec000 	.word	0xfffec000
 80026fc:	ffc0efef 	.word	0xffc0efef
 8002700:	7fc0ffff 	.word	0x7fc0ffff

08002704 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b0a4      	sub	sp, #144	@ 0x90
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.AutomaticPadCRCStrip = ENABLE;
 800270c:	2301      	movs	r3, #1
 800270e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 8002712:	2300      	movs	r3, #0
 8002714:	653b      	str	r3, [r7, #80]	@ 0x50
  macDefaultConf.CarrierSenseBeforeTransmit = DISABLE;
 8002716:	2300      	movs	r3, #0
 8002718:	f887 3049 	strb.w	r3, [r7, #73]	@ 0x49
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 800271c:	2300      	movs	r3, #0
 800271e:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  macDefaultConf.ChecksumOffload = ENABLE;
 8002722:	2301      	movs	r3, #1
 8002724:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
  macDefaultConf.CRCCheckingRxPackets = ENABLE;
 8002728:	2301      	movs	r3, #1
 800272a:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  macDefaultConf.CRCStripTypePacket = ENABLE;
 800272e:	2301      	movs	r3, #1
 8002730:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  macDefaultConf.DeferralCheck = DISABLE;
 8002734:	2300      	movs	r3, #0
 8002736:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.DropTCPIPChecksumErrorPacket = ENABLE;
 800273a:	2301      	movs	r3, #1
 800273c:	f887 308c 	strb.w	r3, [r7, #140]	@ 0x8c
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002740:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002744:	647b      	str	r3, [r7, #68]	@ 0x44
  macDefaultConf.ExtendedInterPacketGap = DISABLE;
 8002746:	2300      	movs	r3, #0
 8002748:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
  macDefaultConf.ExtendedInterPacketGapVal = 0x0U;
 800274c:	2300      	movs	r3, #0
 800274e:	66bb      	str	r3, [r7, #104]	@ 0x68
  macDefaultConf.ForwardRxErrorPacket = DISABLE;
 8002750:	2300      	movs	r3, #0
 8002752:	f887 308d 	strb.w	r3, [r7, #141]	@ 0x8d
  macDefaultConf.ForwardRxUndersizedGoodPacket = DISABLE;
 8002756:	2300      	movs	r3, #0
 8002758:	f887 308e 	strb.w	r3, [r7, #142]	@ 0x8e
  macDefaultConf.GiantPacketSizeLimit = 0x618U;
 800275c:	f44f 63c3 	mov.w	r3, #1560	@ 0x618
 8002760:	663b      	str	r3, [r7, #96]	@ 0x60
  macDefaultConf.GiantPacketSizeLimitControl = DISABLE;
 8002762:	2300      	movs	r3, #0
 8002764:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.InterPacketGapVal = ETH_INTERPACKETGAP_96BIT;
 8002768:	2300      	movs	r3, #0
 800276a:	637b      	str	r3, [r7, #52]	@ 0x34
  macDefaultConf.Jabber = ENABLE;
 800276c:	2301      	movs	r3, #1
 800276e:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  macDefaultConf.JumboPacket = DISABLE;
 8002772:	2300      	movs	r3, #0
 8002774:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  macDefaultConf.LoopbackMode = DISABLE;
 8002778:	2300      	movs	r3, #0
 800277a:	f887 3048 	strb.w	r3, [r7, #72]	@ 0x48
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS_4;
 800277e:	2300      	movs	r3, #0
 8002780:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.PauseTime = 0x0U;
 8002782:	2300      	movs	r3, #0
 8002784:	677b      	str	r3, [r7, #116]	@ 0x74
  macDefaultConf.PreambleLength = ETH_PREAMBLELENGTH_7;
 8002786:	2300      	movs	r3, #0
 8002788:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.ProgrammableWatchdog = DISABLE;
 800278a:	2300      	movs	r3, #0
 800278c:	f887 306c 	strb.w	r3, [r7, #108]	@ 0x6c
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002790:	2300      	movs	r3, #0
 8002792:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
  macDefaultConf.ReceiveOwn = ENABLE;
 8002796:	2301      	movs	r3, #1
 8002798:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
  macDefaultConf.ReceiveQueueMode = ETH_RECEIVESTOREFORWARD;
 800279c:	2320      	movs	r3, #32
 800279e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.RetryTransmission = ENABLE;
 80027a2:	2301      	movs	r3, #1
 80027a4:	f887 304c 	strb.w	r3, [r7, #76]	@ 0x4c
  macDefaultConf.SlowProtocolDetect = DISABLE;
 80027a8:	2300      	movs	r3, #0
 80027aa:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  macDefaultConf.SourceAddrControl = ETH_SOURCEADDRESS_REPLACE_ADDR0;
 80027ae:	f04f 5340 	mov.w	r3, #805306368	@ 0x30000000
 80027b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  macDefaultConf.Speed = ETH_SPEED_100M;
 80027b4:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80027b8:	643b      	str	r3, [r7, #64]	@ 0x40
  macDefaultConf.Support2KPacket = DISABLE;
 80027ba:	2300      	movs	r3, #0
 80027bc:	f887 3039 	strb.w	r3, [r7, #57]	@ 0x39
  macDefaultConf.TransmitQueueMode = ETH_TRANSMITSTOREFORWARD;
 80027c0:	2302      	movs	r3, #2
 80027c2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.TransmitFlowControl = DISABLE;
 80027c6:	2300      	movs	r3, #0
 80027c8:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 80027cc:	2300      	movs	r3, #0
 80027ce:	f887 3081 	strb.w	r3, [r7, #129]	@ 0x81
  macDefaultConf.UnicastSlowProtocolPacketDetect = DISABLE;
 80027d2:	2300      	movs	r3, #0
 80027d4:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.Watchdog = ENABLE;
 80027d8:	2301      	movs	r3, #1
 80027da:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  macDefaultConf.WatchdogTimeout =  ETH_MACWTR_WTO_2KB;
 80027de:	2300      	movs	r3, #0
 80027e0:	673b      	str	r3, [r7, #112]	@ 0x70
  macDefaultConf.ZeroQuantaPause = ENABLE;
 80027e2:	2301      	movs	r3, #1
 80027e4:	f887 3078 	strb.w	r3, [r7, #120]	@ 0x78

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 80027e8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80027ec:	4619      	mov	r1, r3
 80027ee:	6878      	ldr	r0, [r7, #4]
 80027f0:	f7ff fde6 	bl	80023c0 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 80027f4:	2301      	movs	r3, #1
 80027f6:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 80027f8:	2301      	movs	r3, #1
 80027fa:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_RX1_TX1;
 80027fc:	2300      	movs	r3, #0
 80027fe:	60bb      	str	r3, [r7, #8]
  dmaDefaultConf.FlushRxPacket = DISABLE;
 8002800:	2300      	movs	r3, #0
 8002802:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.PBLx8Mode = DISABLE;
 8002806:	2300      	movs	r3, #0
 8002808:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.RebuildINCRxBurst = DISABLE;
 800280a:	2300      	movs	r3, #0
 800280c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 800280e:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8002812:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.SecondPacketOperate = DISABLE;
 8002814:	2300      	movs	r3, #0
 8002816:	773b      	strb	r3, [r7, #28]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002818:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800281c:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.TCPSegmentation = DISABLE;
 800281e:	2300      	movs	r3, #0
 8002820:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.MaximumSegmentSize = ETH_SEGMENT_SIZE_DEFAULT;
 8002824:	f44f 7306 	mov.w	r3, #536	@ 0x218
 8002828:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800282a:	f107 0308 	add.w	r3, r7, #8
 800282e:	4619      	mov	r1, r3
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	f7ff fee1 	bl	80025f8 <ETH_SetDMAConfig>
}
 8002836:	bf00      	nop
 8002838:	3790      	adds	r7, #144	@ 0x90
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}

0800283e <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 800283e:	b480      	push	{r7}
 8002840:	b085      	sub	sp, #20
 8002842:	af00      	add	r7, sp, #0
 8002844:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002846:	2300      	movs	r3, #0
 8002848:	60fb      	str	r3, [r7, #12]
 800284a:	e01d      	b.n	8002888 <ETH_DMATxDescListInit+0x4a>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	68d9      	ldr	r1, [r3, #12]
 8002850:	68fa      	ldr	r2, [r7, #12]
 8002852:	4613      	mov	r3, r2
 8002854:	005b      	lsls	r3, r3, #1
 8002856:	4413      	add	r3, r2
 8002858:	00db      	lsls	r3, r3, #3
 800285a:	440b      	add	r3, r1
 800285c:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 800285e:	68bb      	ldr	r3, [r7, #8]
 8002860:	2200      	movs	r2, #0
 8002862:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002864:	68bb      	ldr	r3, [r7, #8]
 8002866:	2200      	movs	r2, #0
 8002868:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 800286a:	68bb      	ldr	r3, [r7, #8]
 800286c:	2200      	movs	r2, #0
 800286e:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8002870:	68bb      	ldr	r3, [r7, #8]
 8002872:	2200      	movs	r2, #0
 8002874:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002876:	68b9      	ldr	r1, [r7, #8]
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	68fa      	ldr	r2, [r7, #12]
 800287c:	3206      	adds	r2, #6
 800287e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	3301      	adds	r3, #1
 8002886:	60fb      	str	r3, [r7, #12]
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	2b03      	cmp	r3, #3
 800288c:	d9de      	bls.n	800284c <ETH_DMATxDescListInit+0xe>

  }

  heth->TxDescList.CurTxDesc = 0;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2200      	movs	r2, #0
 8002892:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACTDRLR, (ETH_TX_DESC_CNT - 1U));
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800289c:	461a      	mov	r2, r3
 800289e:	2303      	movs	r3, #3
 80028a0:	f8c2 312c 	str.w	r3, [r2, #300]	@ 0x12c

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMACTDLAR, (uint32_t) heth->Init.TxDesc);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	68da      	ldr	r2, [r3, #12]
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028b0:	f8c3 2114 	str.w	r2, [r3, #276]	@ 0x114

  /* Set Transmit Descriptor Tail pointer */
  WRITE_REG(heth->Instance->DMACTDTPR, (uint32_t) heth->Init.TxDesc);
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	68da      	ldr	r2, [r3, #12]
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80028c0:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
}
 80028c4:	bf00      	nop
 80028c6:	3714      	adds	r7, #20
 80028c8:	46bd      	mov	sp, r7
 80028ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028ce:	4770      	bx	lr

080028d0 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80028d0:	b480      	push	{r7}
 80028d2:	b085      	sub	sp, #20
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80028d8:	2300      	movs	r3, #0
 80028da:	60fb      	str	r3, [r7, #12]
 80028dc:	e023      	b.n	8002926 <ETH_DMARxDescListInit+0x56>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6919      	ldr	r1, [r3, #16]
 80028e2:	68fa      	ldr	r2, [r7, #12]
 80028e4:	4613      	mov	r3, r2
 80028e6:	005b      	lsls	r3, r3, #1
 80028e8:	4413      	add	r3, r2
 80028ea:	00db      	lsls	r3, r3, #3
 80028ec:	440b      	add	r3, r1
 80028ee:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80028f0:	68bb      	ldr	r3, [r7, #8]
 80028f2:	2200      	movs	r2, #0
 80028f4:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80028f6:	68bb      	ldr	r3, [r7, #8]
 80028f8:	2200      	movs	r2, #0
 80028fa:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80028fc:	68bb      	ldr	r3, [r7, #8]
 80028fe:	2200      	movs	r2, #0
 8002900:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 8002902:	68bb      	ldr	r3, [r7, #8]
 8002904:	2200      	movs	r2, #0
 8002906:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 8002908:	68bb      	ldr	r3, [r7, #8]
 800290a:	2200      	movs	r2, #0
 800290c:	611a      	str	r2, [r3, #16]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 800290e:	68bb      	ldr	r3, [r7, #8]
 8002910:	2200      	movs	r2, #0
 8002912:	615a      	str	r2, [r3, #20]

    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002914:	68b9      	ldr	r1, [r7, #8]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	68fa      	ldr	r2, [r7, #12]
 800291a:	3212      	adds	r2, #18
 800291c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 8002920:	68fb      	ldr	r3, [r7, #12]
 8002922:	3301      	adds	r3, #1
 8002924:	60fb      	str	r3, [r7, #12]
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	2b03      	cmp	r3, #3
 800292a:	d9d8      	bls.n	80028de <ETH_DMARxDescListInit+0xe>

  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	2200      	movs	r2, #0
 8002930:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	2200      	movs	r2, #0
 8002936:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	2200      	movs	r2, #0
 800293c:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	2200      	movs	r2, #0
 8002942:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor Ring Length */
  WRITE_REG(heth->Instance->DMACRDRLR, ((uint32_t)(ETH_RX_DESC_CNT - 1U)));
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002952:	461a      	mov	r2, r3
 8002954:	2303      	movs	r3, #3
 8002956:	f8c2 3130 	str.w	r3, [r2, #304]	@ 0x130

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMACRDLAR, (uint32_t) heth->Init.RxDesc);
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	691a      	ldr	r2, [r3, #16]
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002966:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

  /* Set Receive Descriptor Tail pointer Address */
  WRITE_REG(heth->Instance->DMACRDTPR, ((uint32_t)(heth->Init.RxDesc + (uint32_t)(ETH_RX_DESC_CNT - 1U))));
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	691b      	ldr	r3, [r3, #16]
 800296e:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800297a:	f8c3 2128 	str.w	r2, [r3, #296]	@ 0x128
}
 800297e:	bf00      	nop
 8002980:	3714      	adds	r7, #20
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
	...

0800298c <ETH_Prepare_Tx_Descriptors>:
  * @param  ItMode: Enable or disable Tx EOT interrupt
  * @retval Status
  */
static uint32_t ETH_Prepare_Tx_Descriptors(ETH_HandleTypeDef *heth, const ETH_TxPacketConfigTypeDef *pTxConfig,
                                           uint32_t ItMode)
{
 800298c:	b480      	push	{r7}
 800298e:	b091      	sub	sp, #68	@ 0x44
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	607a      	str	r2, [r7, #4]
  ETH_TxDescListTypeDef *dmatxdesclist = &heth->TxDescList;
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	3318      	adds	r3, #24
 800299c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t descidx = dmatxdesclist->CurTxDesc;
 800299e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a0:	691b      	ldr	r3, [r3, #16]
 80029a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t firstdescidx = dmatxdesclist->CurTxDesc;
 80029a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029a6:	691b      	ldr	r3, [r3, #16]
 80029a8:	623b      	str	r3, [r7, #32]
  uint32_t idx;
  uint32_t descnbr = 0;
 80029aa:	2300      	movs	r3, #0
 80029ac:	637b      	str	r3, [r7, #52]	@ 0x34
  ETH_DMADescTypeDef *dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 80029ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029b0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80029b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80029b6:	633b      	str	r3, [r7, #48]	@ 0x30

  ETH_BufferTypeDef  *txbuffer = pTxConfig->TxBuffer;
 80029b8:	68bb      	ldr	r3, [r7, #8]
 80029ba:	689b      	ldr	r3, [r3, #8]
 80029bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t           bd_count = 0;
 80029be:	2300      	movs	r3, #0
 80029c0:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t primask_bit;

  /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
  if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 80029c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029c4:	68db      	ldr	r3, [r3, #12]
 80029c6:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80029ca:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80029ce:	d007      	beq.n	80029e0 <ETH_Prepare_Tx_Descriptors+0x54>
      || (dmatxdesclist->PacketAddress[descidx] != NULL))
 80029d0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80029d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80029d4:	3304      	adds	r3, #4
 80029d6:	009b      	lsls	r3, r3, #2
 80029d8:	4413      	add	r3, r2
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d001      	beq.n	80029e4 <ETH_Prepare_Tx_Descriptors+0x58>
  {
    return HAL_ETH_ERROR_BUSY;
 80029e0:	2302      	movs	r3, #2
 80029e2:	e266      	b.n	8002eb2 <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Context descriptor configuration (Optional) **********/
  /***************************************************************************/
  /* If VLAN tag is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 80029e4:	68bb      	ldr	r3, [r7, #8]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	f003 0304 	and.w	r3, r3, #4
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d044      	beq.n	8002a7a <ETH_Prepare_Tx_Descriptors+0xee>
  {
    /* Set vlan tag value */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_VT, pTxConfig->VlanTag);
 80029f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80029f2:	68da      	ldr	r2, [r3, #12]
 80029f4:	4b75      	ldr	r3, [pc, #468]	@ (8002bcc <ETH_Prepare_Tx_Descriptors+0x240>)
 80029f6:	4013      	ands	r3, r2
 80029f8:	68ba      	ldr	r2, [r7, #8]
 80029fa:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80029fc:	431a      	orrs	r2, r3
 80029fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a00:	60da      	str	r2, [r3, #12]
    /* Set vlan tag valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_VLTV);
 8002a02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002a0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a0c:	60da      	str	r2, [r3, #12]
    /* Set the descriptor as the vlan input source */
    SET_BIT(heth->Instance->MACVIR, ETH_MACVIR_VLTI);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002a1c:	661a      	str	r2, [r3, #96]	@ 0x60

    /* if inner VLAN is enabled */
    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_INNERVLANTAG) != (uint32_t)RESET)
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	f003 0308 	and.w	r3, r3, #8
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d027      	beq.n	8002a7a <ETH_Prepare_Tx_Descriptors+0xee>
    {
      /* Set inner vlan tag value */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_IVT, (pTxConfig->InnerVlanTag << 16));
 8002a2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a2c:	689b      	ldr	r3, [r3, #8]
 8002a2e:	b29a      	uxth	r2, r3
 8002a30:	68bb      	ldr	r3, [r7, #8]
 8002a32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a34:	041b      	lsls	r3, r3, #16
 8002a36:	431a      	orrs	r2, r3
 8002a38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a3a:	609a      	str	r2, [r3, #8]
      /* Set inner vlan tag valid bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_IVLTV);
 8002a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a3e:	68db      	ldr	r3, [r3, #12]
 8002a40:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8002a44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a46:	60da      	str	r2, [r3, #12]

      /* Set Vlan Tag control */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXCDESC_IVTIR, pTxConfig->InnerVlanCtrl);
 8002a48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a4a:	68db      	ldr	r3, [r3, #12]
 8002a4c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002a50:	68bb      	ldr	r3, [r7, #8]
 8002a52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a54:	431a      	orrs	r2, r3
 8002a56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a58:	60da      	str	r2, [r3, #12]

      /* Set the descriptor as the inner vlan input source */
      SET_BIT(heth->Instance->MACIVIR, ETH_MACIVIR_VLTI);
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 8002a68:	665a      	str	r2, [r3, #100]	@ 0x64
      /* Enable double VLAN processing */
      SET_BIT(heth->Instance->MACVTR, ETH_MACVTR_EDVLP);
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002a78:	651a      	str	r2, [r3, #80]	@ 0x50
    }
  }

  /* if tcp segmentation is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8002a7a:	68bb      	ldr	r3, [r7, #8]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0310 	and.w	r3, r3, #16
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d00e      	beq.n	8002aa4 <ETH_Prepare_Tx_Descriptors+0x118>
  {
    /* Set MSS value */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXCDESC_MSS, pTxConfig->MaxSegmentSize);
 8002a86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a88:	689a      	ldr	r2, [r3, #8]
 8002a8a:	4b51      	ldr	r3, [pc, #324]	@ (8002bd0 <ETH_Prepare_Tx_Descriptors+0x244>)
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	68ba      	ldr	r2, [r7, #8]
 8002a90:	6992      	ldr	r2, [r2, #24]
 8002a92:	431a      	orrs	r2, r3
 8002a94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a96:	609a      	str	r2, [r3, #8]
    /* Set MSS valid bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_TCMSSV);
 8002a98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a9a:	68db      	ldr	r3, [r3, #12]
 8002a9c:	f043 6280 	orr.w	r2, r3, #67108864	@ 0x4000000
 8002aa0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002aa2:	60da      	str	r2, [r3, #12]
  }

  if ((READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8002aa4:	68bb      	ldr	r3, [r7, #8]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f003 0304 	and.w	r3, r3, #4
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d105      	bne.n	8002abc <ETH_Prepare_Tx_Descriptors+0x130>
      || (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET))
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f003 0310 	and.w	r3, r3, #16
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d036      	beq.n	8002b2a <ETH_Prepare_Tx_Descriptors+0x19e>
  {
    /* Set as context descriptor */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_CTXT);
 8002abc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002abe:	68db      	ldr	r3, [r3, #12]
 8002ac0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8002ac4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ac6:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8002ac8:	f3bf 8f5f 	dmb	sy
}
 8002acc:	bf00      	nop
    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8002ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ad0:	68db      	ldr	r3, [r3, #12]
 8002ad2:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ad8:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8002ada:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002adc:	3301      	adds	r3, #1
 8002ade:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002ae0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ae2:	2b03      	cmp	r3, #3
 8002ae4:	d902      	bls.n	8002aec <ETH_Prepare_Tx_Descriptors+0x160>
 8002ae6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ae8:	3b04      	subs	r3, #4
 8002aea:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002aec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002aee:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002af0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002af4:	633b      	str	r3, [r7, #48]	@ 0x30

    descnbr += 1U;
 8002af6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002af8:	3301      	adds	r3, #1
 8002afa:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if (READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCWBF_OWN) == ETH_DMATXNDESCWBF_OWN)
 8002afc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002afe:	68db      	ldr	r3, [r3, #12]
 8002b00:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002b04:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002b08:	d10f      	bne.n	8002b2a <ETH_Prepare_Tx_Descriptors+0x19e>
    {
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[firstdescidx];
 8002b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002b0c:	6a3a      	ldr	r2, [r7, #32]
 8002b0e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002b12:	633b      	str	r3, [r7, #48]	@ 0x30
  __ASM volatile ("dmb 0xF":::"memory");
 8002b14:	f3bf 8f5f 	dmb	sy
}
 8002b18:	bf00      	nop
      /* Ensure rest of descriptor is written to RAM before the OWN bit */
      __DMB();
      /* Clear own bit */
      CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXCDESC_OWN);
 8002b1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b1c:	68db      	ldr	r3, [r3, #12]
 8002b1e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002b22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b24:	60da      	str	r2, [r3, #12]

      return HAL_ETH_ERROR_BUSY;
 8002b26:	2302      	movs	r3, #2
 8002b28:	e1c3      	b.n	8002eb2 <ETH_Prepare_Tx_Descriptors+0x526>

  /***************************************************************************/
  /*****************    Normal descriptors configuration     *****************/
  /***************************************************************************/

  descnbr += 1U;
 8002b2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002b2c:	3301      	adds	r3, #1
 8002b2e:	637b      	str	r3, [r7, #52]	@ 0x34

  /* Set header or buffer 1 address */
  WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8002b30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	461a      	mov	r2, r3
 8002b36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b38:	601a      	str	r2, [r3, #0]
  /* Set header or buffer 1 Length */
  MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8002b3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b3c:	689a      	ldr	r2, [r3, #8]
 8002b3e:	4b24      	ldr	r3, [pc, #144]	@ (8002bd0 <ETH_Prepare_Tx_Descriptors+0x244>)
 8002b40:	4013      	ands	r3, r2
 8002b42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b44:	6852      	ldr	r2, [r2, #4]
 8002b46:	431a      	orrs	r2, r3
 8002b48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b4a:	609a      	str	r2, [r3, #8]

  if (txbuffer->next != NULL)
 8002b4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d012      	beq.n	8002b7a <ETH_Prepare_Tx_Descriptors+0x1ee>
  {
    txbuffer = txbuffer->next;
 8002b54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b56:	689b      	ldr	r3, [r3, #8]
 8002b58:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* Set buffer 2 address */
    WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8002b5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	461a      	mov	r2, r3
 8002b60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b62:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8002b64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b66:	689a      	ldr	r2, [r3, #8]
 8002b68:	4b1a      	ldr	r3, [pc, #104]	@ (8002bd4 <ETH_Prepare_Tx_Descriptors+0x248>)
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002b6e:	6852      	ldr	r2, [r2, #4]
 8002b70:	0412      	lsls	r2, r2, #16
 8002b72:	431a      	orrs	r2, r3
 8002b74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b76:	609a      	str	r2, [r3, #8]
 8002b78:	e008      	b.n	8002b8c <ETH_Prepare_Tx_Descriptors+0x200>
  }
  else
  {
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	605a      	str	r2, [r3, #4]
    /* Set buffer 2 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8002b80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b82:	689a      	ldr	r2, [r3, #8]
 8002b84:	4b13      	ldr	r3, [pc, #76]	@ (8002bd4 <ETH_Prepare_Tx_Descriptors+0x248>)
 8002b86:	4013      	ands	r3, r2
 8002b88:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002b8a:	6093      	str	r3, [r2, #8]
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8002b8c:	68bb      	ldr	r3, [r7, #8]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	f003 0310 	and.w	r3, r3, #16
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d021      	beq.n	8002bdc <ETH_Prepare_Tx_Descriptors+0x250>
  {
    /* Set TCP Header length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_THL, (pTxConfig->TCPHeaderLen << 19));
 8002b98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b9a:	68db      	ldr	r3, [r3, #12]
 8002b9c:	f423 02f0 	bic.w	r2, r3, #7864320	@ 0x780000
 8002ba0:	68bb      	ldr	r3, [r7, #8]
 8002ba2:	6a1b      	ldr	r3, [r3, #32]
 8002ba4:	04db      	lsls	r3, r3, #19
 8002ba6:	431a      	orrs	r2, r3
 8002ba8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002baa:	60da      	str	r2, [r3, #12]
    /* Set TCP payload length */
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8002bac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bae:	68da      	ldr	r2, [r3, #12]
 8002bb0:	4b09      	ldr	r3, [pc, #36]	@ (8002bd8 <ETH_Prepare_Tx_Descriptors+0x24c>)
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	68ba      	ldr	r2, [r7, #8]
 8002bb6:	69d2      	ldr	r2, [r2, #28]
 8002bb8:	431a      	orrs	r2, r3
 8002bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bbc:	60da      	str	r2, [r3, #12]
    /* Set TCP Segmentation Enabled bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8002bbe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bc0:	68db      	ldr	r3, [r3, #12]
 8002bc2:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002bc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bc8:	60da      	str	r2, [r3, #12]
 8002bca:	e02e      	b.n	8002c2a <ETH_Prepare_Tx_Descriptors+0x29e>
 8002bcc:	ffff0000 	.word	0xffff0000
 8002bd0:	ffffc000 	.word	0xffffc000
 8002bd4:	c000ffff 	.word	0xc000ffff
 8002bd8:	fffc0000 	.word	0xfffc0000
  }
  else
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8002bdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bde:	68da      	ldr	r2, [r3, #12]
 8002be0:	4b7b      	ldr	r3, [pc, #492]	@ (8002dd0 <ETH_Prepare_Tx_Descriptors+0x444>)
 8002be2:	4013      	ands	r3, r2
 8002be4:	68ba      	ldr	r2, [r7, #8]
 8002be6:	6852      	ldr	r2, [r2, #4]
 8002be8:	431a      	orrs	r2, r3
 8002bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bec:	60da      	str	r2, [r3, #12]

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8002bee:	68bb      	ldr	r3, [r7, #8]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 0301 	and.w	r3, r3, #1
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d008      	beq.n	8002c0c <ETH_Prepare_Tx_Descriptors+0x280>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8002bfa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002bfc:	68db      	ldr	r3, [r3, #12]
 8002bfe:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	695b      	ldr	r3, [r3, #20]
 8002c06:	431a      	orrs	r2, r3
 8002c08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c0a:	60da      	str	r2, [r3, #12]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CRCPAD) != (uint32_t)RESET)
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f003 0320 	and.w	r3, r3, #32
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d008      	beq.n	8002c2a <ETH_Prepare_Tx_Descriptors+0x29e>
    {
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CPC, pTxConfig->CRCPadCtrl);
 8002c18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c1a:	68db      	ldr	r3, [r3, #12]
 8002c1c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8002c20:	68bb      	ldr	r3, [r7, #8]
 8002c22:	691b      	ldr	r3, [r3, #16]
 8002c24:	431a      	orrs	r2, r3
 8002c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c28:	60da      	str	r2, [r3, #12]
    }
  }

  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_VLANTAG) != (uint32_t)RESET)
 8002c2a:	68bb      	ldr	r3, [r7, #8]
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f003 0304 	and.w	r3, r3, #4
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d008      	beq.n	8002c48 <ETH_Prepare_Tx_Descriptors+0x2bc>
  {
    /* Set Vlan Tag control */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_VTIR, pTxConfig->VlanCtrl);
 8002c36:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c38:	689b      	ldr	r3, [r3, #8]
 8002c3a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002c3e:	68bb      	ldr	r3, [r7, #8]
 8002c40:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c42:	431a      	orrs	r2, r3
 8002c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c46:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as First Descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8002c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8002c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c52:	60da      	str	r2, [r3, #12]
  /* Mark it as NORMAL descriptor */
  CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8002c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c56:	68db      	ldr	r3, [r3, #12]
 8002c58:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002c5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c5e:	60da      	str	r2, [r3, #12]
  __ASM volatile ("dmb 0xF":::"memory");
 8002c60:	f3bf 8f5f 	dmb	sy
}
 8002c64:	bf00      	nop
  /* Ensure rest of descriptor is written to RAM before the OWN bit */
  __DMB();
  /* set OWN bit of FIRST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8002c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c68:	68db      	ldr	r3, [r3, #12]
 8002c6a:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c70:	60da      	str	r2, [r3, #12]

  /* If source address insertion/replacement is enabled for this packet */
  if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_SAIC) != (uint32_t)RESET)
 8002c72:	68bb      	ldr	r3, [r7, #8]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f003 0302 	and.w	r3, r3, #2
 8002c7a:	2b00      	cmp	r3, #0
 8002c7c:	f000 80da 	beq.w	8002e34 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_SAIC, pTxConfig->SrcAddrCtrl);
 8002c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c82:	68db      	ldr	r3, [r3, #12]
 8002c84:	f023 7260 	bic.w	r2, r3, #58720256	@ 0x3800000
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	68db      	ldr	r3, [r3, #12]
 8002c8c:	431a      	orrs	r2, r3
 8002c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c90:	60da      	str	r2, [r3, #12]
  }

  /* only if the packet is split into more than one descriptors > 1 */
  while (txbuffer->next != NULL)
 8002c92:	e0cf      	b.n	8002e34 <ETH_Prepare_Tx_Descriptors+0x4a8>
  {
    /* Clear the LD bit of previous descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8002c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c96:	68db      	ldr	r3, [r3, #12]
 8002c98:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002c9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002c9e:	60da      	str	r2, [r3, #12]
    /* Increment current tx descriptor index */
    INCR_TX_DESC_INDEX(descidx, 1U);
 8002ca0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ca2:	3301      	adds	r3, #1
 8002ca4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002ca6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002ca8:	2b03      	cmp	r3, #3
 8002caa:	d902      	bls.n	8002cb2 <ETH_Prepare_Tx_Descriptors+0x326>
 8002cac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cae:	3b04      	subs	r3, #4
 8002cb0:	63fb      	str	r3, [r7, #60]	@ 0x3c
    /* Get current descriptor address */
    dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cb4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002cb6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cba:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Clear the FD bit of new Descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FD);
 8002cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cbe:	68db      	ldr	r3, [r3, #12]
 8002cc0:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8002cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cc6:	60da      	str	r2, [r3, #12]

    /* Current Tx Descriptor Owned by DMA: cannot be used by the application  */
    if ((READ_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN) == ETH_DMATXNDESCRF_OWN)
 8002cc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cca:	68db      	ldr	r3, [r3, #12]
 8002ccc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002cd0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8002cd4:	d007      	beq.n	8002ce6 <ETH_Prepare_Tx_Descriptors+0x35a>
        || (dmatxdesclist->PacketAddress[descidx] != NULL))
 8002cd6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002cd8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002cda:	3304      	adds	r3, #4
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	4413      	add	r3, r2
 8002ce0:	685b      	ldr	r3, [r3, #4]
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d029      	beq.n	8002d3a <ETH_Prepare_Tx_Descriptors+0x3ae>
    {
      descidx = firstdescidx;
 8002ce6:	6a3b      	ldr	r3, [r7, #32]
 8002ce8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002cec:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002cee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002cf2:	633b      	str	r3, [r7, #48]	@ 0x30

      /* clear previous desc own bit */
      for (idx = 0; idx < descnbr; idx ++)
 8002cf4:	2300      	movs	r3, #0
 8002cf6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002cf8:	e019      	b.n	8002d2e <ETH_Prepare_Tx_Descriptors+0x3a2>
  __ASM volatile ("dmb 0xF":::"memory");
 8002cfa:	f3bf 8f5f 	dmb	sy
}
 8002cfe:	bf00      	nop
      {
        /* Ensure rest of descriptor is written to RAM before the OWN bit */
        __DMB();

        CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8002d00:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d02:	68db      	ldr	r3, [r3, #12]
 8002d04:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002d08:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d0a:	60da      	str	r2, [r3, #12]

        /* Increment current tx descriptor index */
        INCR_TX_DESC_INDEX(descidx, 1U);
 8002d0c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d0e:	3301      	adds	r3, #1
 8002d10:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8002d12:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d14:	2b03      	cmp	r3, #3
 8002d16:	d902      	bls.n	8002d1e <ETH_Prepare_Tx_Descriptors+0x392>
 8002d18:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002d1a:	3b04      	subs	r3, #4
 8002d1c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        /* Get current descriptor address */
        dmatxdesc = (ETH_DMADescTypeDef *)dmatxdesclist->TxDesc[descidx];
 8002d1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d20:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002d22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d26:	633b      	str	r3, [r7, #48]	@ 0x30
      for (idx = 0; idx < descnbr; idx ++)
 8002d28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d2a:	3301      	adds	r3, #1
 8002d2c:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002d2e:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8002d30:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d32:	429a      	cmp	r2, r3
 8002d34:	d3e1      	bcc.n	8002cfa <ETH_Prepare_Tx_Descriptors+0x36e>
      }

      return HAL_ETH_ERROR_BUSY;
 8002d36:	2302      	movs	r3, #2
 8002d38:	e0bb      	b.n	8002eb2 <ETH_Prepare_Tx_Descriptors+0x526>
    }

    descnbr += 1U;
 8002d3a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d3c:	3301      	adds	r3, #1
 8002d3e:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Get the next Tx buffer in the list */
    txbuffer = txbuffer->next;
 8002d40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d42:	689b      	ldr	r3, [r3, #8]
 8002d44:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Set header or buffer 1 address */
    WRITE_REG(dmatxdesc->DESC0, (uint32_t)txbuffer->buffer);
 8002d46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d4e:	601a      	str	r2, [r3, #0]
    /* Set header or buffer 1 Length */
    MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B1L, txbuffer->len);
 8002d50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d52:	689a      	ldr	r2, [r3, #8]
 8002d54:	4b1f      	ldr	r3, [pc, #124]	@ (8002dd4 <ETH_Prepare_Tx_Descriptors+0x448>)
 8002d56:	4013      	ands	r3, r2
 8002d58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d5a:	6852      	ldr	r2, [r2, #4]
 8002d5c:	431a      	orrs	r2, r3
 8002d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d60:	609a      	str	r2, [r3, #8]

    if (txbuffer->next != NULL)
 8002d62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d64:	689b      	ldr	r3, [r3, #8]
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d012      	beq.n	8002d90 <ETH_Prepare_Tx_Descriptors+0x404>
    {
      /* Get the next Tx buffer in the list */
      txbuffer = txbuffer->next;
 8002d6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d6c:	689b      	ldr	r3, [r3, #8]
 8002d6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Set buffer 2 address */
      WRITE_REG(dmatxdesc->DESC1, (uint32_t)txbuffer->buffer);
 8002d70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	461a      	mov	r2, r3
 8002d76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d78:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, (txbuffer->len << 16));
 8002d7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d7c:	689a      	ldr	r2, [r3, #8]
 8002d7e:	4b16      	ldr	r3, [pc, #88]	@ (8002dd8 <ETH_Prepare_Tx_Descriptors+0x44c>)
 8002d80:	4013      	ands	r3, r2
 8002d82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002d84:	6852      	ldr	r2, [r2, #4]
 8002d86:	0412      	lsls	r2, r2, #16
 8002d88:	431a      	orrs	r2, r3
 8002d8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d8c:	609a      	str	r2, [r3, #8]
 8002d8e:	e008      	b.n	8002da2 <ETH_Prepare_Tx_Descriptors+0x416>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002d90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d92:	2200      	movs	r2, #0
 8002d94:	605a      	str	r2, [r3, #4]
      /* Set buffer 2 Length */
      MODIFY_REG(dmatxdesc->DESC2, ETH_DMATXNDESCRF_B2L, 0x0U);
 8002d96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d98:	689a      	ldr	r2, [r3, #8]
 8002d9a:	4b0f      	ldr	r3, [pc, #60]	@ (8002dd8 <ETH_Prepare_Tx_Descriptors+0x44c>)
 8002d9c:	4013      	ands	r3, r2
 8002d9e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002da0:	6093      	str	r3, [r2, #8]
    }

    if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_TSO) != (uint32_t)RESET)
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f003 0310 	and.w	r3, r3, #16
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d018      	beq.n	8002de0 <ETH_Prepare_Tx_Descriptors+0x454>
    {
      /* Set TCP payload length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TPL, pTxConfig->PayloadLen);
 8002dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002db0:	68da      	ldr	r2, [r3, #12]
 8002db2:	4b0a      	ldr	r3, [pc, #40]	@ (8002ddc <ETH_Prepare_Tx_Descriptors+0x450>)
 8002db4:	4013      	ands	r3, r2
 8002db6:	68ba      	ldr	r2, [r7, #8]
 8002db8:	69d2      	ldr	r2, [r2, #28]
 8002dba:	431a      	orrs	r2, r3
 8002dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dbe:	60da      	str	r2, [r3, #12]
      /* Set TCP Segmentation Enabled bit */
      SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_TSE);
 8002dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dc2:	68db      	ldr	r3, [r3, #12]
 8002dc4:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 8002dc8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002dca:	60da      	str	r2, [r3, #12]
 8002dcc:	e020      	b.n	8002e10 <ETH_Prepare_Tx_Descriptors+0x484>
 8002dce:	bf00      	nop
 8002dd0:	ffff8000 	.word	0xffff8000
 8002dd4:	ffffc000 	.word	0xffffc000
 8002dd8:	c000ffff 	.word	0xc000ffff
 8002ddc:	fffc0000 	.word	0xfffc0000
    }
    else
    {
      /* Set the packet length */
      MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_FL, pTxConfig->Length);
 8002de0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002de2:	68da      	ldr	r2, [r3, #12]
 8002de4:	4b36      	ldr	r3, [pc, #216]	@ (8002ec0 <ETH_Prepare_Tx_Descriptors+0x534>)
 8002de6:	4013      	ands	r3, r2
 8002de8:	68ba      	ldr	r2, [r7, #8]
 8002dea:	6852      	ldr	r2, [r2, #4]
 8002dec:	431a      	orrs	r2, r3
 8002dee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002df0:	60da      	str	r2, [r3, #12]

      if (READ_BIT(pTxConfig->Attributes, ETH_TX_PACKETS_FEATURES_CSUM) != (uint32_t)RESET)
 8002df2:	68bb      	ldr	r3, [r7, #8]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	f003 0301 	and.w	r3, r3, #1
 8002dfa:	2b00      	cmp	r3, #0
 8002dfc:	d008      	beq.n	8002e10 <ETH_Prepare_Tx_Descriptors+0x484>
      {
        /* Checksum Insertion Control */
        MODIFY_REG(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CIC, pTxConfig->ChecksumCtrl);
 8002dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e00:	68db      	ldr	r3, [r3, #12]
 8002e02:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	695b      	ldr	r3, [r3, #20]
 8002e0a:	431a      	orrs	r2, r3
 8002e0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e0e:	60da      	str	r2, [r3, #12]
      }
    }

    bd_count += 1U;
 8002e10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e12:	3301      	adds	r3, #1
 8002e14:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("dmb 0xF":::"memory");
 8002e16:	f3bf 8f5f 	dmb	sy
}
 8002e1a:	bf00      	nop

    /* Ensure rest of descriptor is written to RAM before the OWN bit */
    __DMB();
    /* Set Own bit */
    SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_OWN);
 8002e1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e1e:	68db      	ldr	r3, [r3, #12]
 8002e20:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002e24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e26:	60da      	str	r2, [r3, #12]
    /* Mark it as NORMAL descriptor */
    CLEAR_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_CTXT);
 8002e28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8002e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e32:	60da      	str	r2, [r3, #12]
  while (txbuffer->next != NULL)
 8002e34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e36:	689b      	ldr	r3, [r3, #8]
 8002e38:	2b00      	cmp	r3, #0
 8002e3a:	f47f af2b 	bne.w	8002c94 <ETH_Prepare_Tx_Descriptors+0x308>
  }

  if (ItMode != ((uint32_t)RESET))
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d006      	beq.n	8002e52 <ETH_Prepare_Tx_Descriptors+0x4c6>
  {
    /* Set Interrupt on completion bit */
    SET_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8002e44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8002e4c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e4e:	609a      	str	r2, [r3, #8]
 8002e50:	e005      	b.n	8002e5e <ETH_Prepare_Tx_Descriptors+0x4d2>
  }
  else
  {
    /* Clear Interrupt on completion bit */
    CLEAR_BIT(dmatxdesc->DESC2, ETH_DMATXNDESCRF_IOC);
 8002e52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e54:	689b      	ldr	r3, [r3, #8]
 8002e56:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002e5a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e5c:	609a      	str	r2, [r3, #8]
  }

  /* Mark it as LAST descriptor */
  SET_BIT(dmatxdesc->DESC3, ETH_DMATXNDESCRF_LD);
 8002e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e60:	68db      	ldr	r3, [r3, #12]
 8002e62:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8002e66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002e68:	60da      	str	r2, [r3, #12]
  /* Save the current packet address to expose it to the application */
  dmatxdesclist->PacketAddress[descidx] = dmatxdesclist->CurrentPacketAddress;
 8002e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e6c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002e6e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8002e70:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002e72:	3304      	adds	r3, #4
 8002e74:	009b      	lsls	r3, r3, #2
 8002e76:	440b      	add	r3, r1
 8002e78:	605a      	str	r2, [r3, #4]

  dmatxdesclist->CurTxDesc = descidx;
 8002e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e7c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8002e7e:	611a      	str	r2, [r3, #16]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002e80:	f3ef 8310 	mrs	r3, PRIMASK
 8002e84:	61bb      	str	r3, [r7, #24]
  return(result);
 8002e86:	69bb      	ldr	r3, [r7, #24]

  /* Enter critical section */
  primask_bit = __get_PRIMASK();
 8002e88:	61fb      	str	r3, [r7, #28]
 8002e8a:	2301      	movs	r3, #1
 8002e8c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002e8e:	697b      	ldr	r3, [r7, #20]
 8002e90:	f383 8810 	msr	PRIMASK, r3
}
 8002e94:	bf00      	nop
  __set_PRIMASK(1);

  dmatxdesclist->BuffersInUse += bd_count + 1U;
 8002e96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002e98:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002e9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e9c:	4413      	add	r3, r2
 8002e9e:	1c5a      	adds	r2, r3, #1
 8002ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002ea2:	629a      	str	r2, [r3, #40]	@ 0x28
 8002ea4:	69fb      	ldr	r3, [r7, #28]
 8002ea6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ea8:	693b      	ldr	r3, [r7, #16]
 8002eaa:	f383 8810 	msr	PRIMASK, r3
}
 8002eae:	bf00      	nop

  /* Exit critical section: restore previous priority mask */
  __set_PRIMASK(primask_bit);

  /* Return function status */
  return HAL_ETH_ERROR_NONE;
 8002eb0:	2300      	movs	r3, #0
}
 8002eb2:	4618      	mov	r0, r3
 8002eb4:	3744      	adds	r7, #68	@ 0x44
 8002eb6:	46bd      	mov	sp, r7
 8002eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebc:	4770      	bx	lr
 8002ebe:	bf00      	nop
 8002ec0:	ffff8000 	.word	0xffff8000

08002ec4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8002ec4:	b480      	push	{r7}
 8002ec6:	b089      	sub	sp, #36	@ 0x24
 8002ec8:	af00      	add	r7, sp, #0
 8002eca:	6078      	str	r0, [r7, #4]
 8002ecc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8002ece:	2300      	movs	r3, #0
 8002ed0:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8002ed2:	4b89      	ldr	r3, [pc, #548]	@ (80030f8 <HAL_GPIO_Init+0x234>)
 8002ed4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8002ed6:	e194      	b.n	8003202 <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8002ed8:	683b      	ldr	r3, [r7, #0]
 8002eda:	681a      	ldr	r2, [r3, #0]
 8002edc:	2101      	movs	r1, #1
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ee4:	4013      	ands	r3, r2
 8002ee6:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8002ee8:	693b      	ldr	r3, [r7, #16]
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	f000 8186 	beq.w	80031fc <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f003 0303 	and.w	r3, r3, #3
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d005      	beq.n	8002f08 <HAL_GPIO_Init+0x44>
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f003 0303 	and.w	r3, r3, #3
 8002f04:	2b02      	cmp	r3, #2
 8002f06:	d130      	bne.n	8002f6a <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8002f0e:	69fb      	ldr	r3, [r7, #28]
 8002f10:	005b      	lsls	r3, r3, #1
 8002f12:	2203      	movs	r2, #3
 8002f14:	fa02 f303 	lsl.w	r3, r2, r3
 8002f18:	43db      	mvns	r3, r3
 8002f1a:	69ba      	ldr	r2, [r7, #24]
 8002f1c:	4013      	ands	r3, r2
 8002f1e:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	68da      	ldr	r2, [r3, #12]
 8002f24:	69fb      	ldr	r3, [r7, #28]
 8002f26:	005b      	lsls	r3, r3, #1
 8002f28:	fa02 f303 	lsl.w	r3, r2, r3
 8002f2c:	69ba      	ldr	r2, [r7, #24]
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	69ba      	ldr	r2, [r7, #24]
 8002f36:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002f3e:	2201      	movs	r2, #1
 8002f40:	69fb      	ldr	r3, [r7, #28]
 8002f42:	fa02 f303 	lsl.w	r3, r2, r3
 8002f46:	43db      	mvns	r3, r3
 8002f48:	69ba      	ldr	r2, [r7, #24]
 8002f4a:	4013      	ands	r3, r2
 8002f4c:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	685b      	ldr	r3, [r3, #4]
 8002f52:	091b      	lsrs	r3, r3, #4
 8002f54:	f003 0201 	and.w	r2, r3, #1
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f5e:	69ba      	ldr	r2, [r7, #24]
 8002f60:	4313      	orrs	r3, r2
 8002f62:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	69ba      	ldr	r2, [r7, #24]
 8002f68:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002f6a:	683b      	ldr	r3, [r7, #0]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	f003 0303 	and.w	r3, r3, #3
 8002f72:	2b03      	cmp	r3, #3
 8002f74:	d017      	beq.n	8002fa6 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	68db      	ldr	r3, [r3, #12]
 8002f7a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002f7c:	69fb      	ldr	r3, [r7, #28]
 8002f7e:	005b      	lsls	r3, r3, #1
 8002f80:	2203      	movs	r2, #3
 8002f82:	fa02 f303 	lsl.w	r3, r2, r3
 8002f86:	43db      	mvns	r3, r3
 8002f88:	69ba      	ldr	r2, [r7, #24]
 8002f8a:	4013      	ands	r3, r2
 8002f8c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	689a      	ldr	r2, [r3, #8]
 8002f92:	69fb      	ldr	r3, [r7, #28]
 8002f94:	005b      	lsls	r3, r3, #1
 8002f96:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9a:	69ba      	ldr	r2, [r7, #24]
 8002f9c:	4313      	orrs	r3, r2
 8002f9e:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	69ba      	ldr	r2, [r7, #24]
 8002fa4:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	f003 0303 	and.w	r3, r3, #3
 8002fae:	2b02      	cmp	r3, #2
 8002fb0:	d123      	bne.n	8002ffa <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002fb2:	69fb      	ldr	r3, [r7, #28]
 8002fb4:	08da      	lsrs	r2, r3, #3
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	3208      	adds	r2, #8
 8002fba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002fbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8002fc0:	69fb      	ldr	r3, [r7, #28]
 8002fc2:	f003 0307 	and.w	r3, r3, #7
 8002fc6:	009b      	lsls	r3, r3, #2
 8002fc8:	220f      	movs	r2, #15
 8002fca:	fa02 f303 	lsl.w	r3, r2, r3
 8002fce:	43db      	mvns	r3, r3
 8002fd0:	69ba      	ldr	r2, [r7, #24]
 8002fd2:	4013      	ands	r3, r2
 8002fd4:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	691a      	ldr	r2, [r3, #16]
 8002fda:	69fb      	ldr	r3, [r7, #28]
 8002fdc:	f003 0307 	and.w	r3, r3, #7
 8002fe0:	009b      	lsls	r3, r3, #2
 8002fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe6:	69ba      	ldr	r2, [r7, #24]
 8002fe8:	4313      	orrs	r3, r2
 8002fea:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002fec:	69fb      	ldr	r3, [r7, #28]
 8002fee:	08da      	lsrs	r2, r3, #3
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	3208      	adds	r2, #8
 8002ff4:	69b9      	ldr	r1, [r7, #24]
 8002ff6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003000:	69fb      	ldr	r3, [r7, #28]
 8003002:	005b      	lsls	r3, r3, #1
 8003004:	2203      	movs	r2, #3
 8003006:	fa02 f303 	lsl.w	r3, r2, r3
 800300a:	43db      	mvns	r3, r3
 800300c:	69ba      	ldr	r2, [r7, #24]
 800300e:	4013      	ands	r3, r2
 8003010:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003012:	683b      	ldr	r3, [r7, #0]
 8003014:	685b      	ldr	r3, [r3, #4]
 8003016:	f003 0203 	and.w	r2, r3, #3
 800301a:	69fb      	ldr	r3, [r7, #28]
 800301c:	005b      	lsls	r3, r3, #1
 800301e:	fa02 f303 	lsl.w	r3, r2, r3
 8003022:	69ba      	ldr	r2, [r7, #24]
 8003024:	4313      	orrs	r3, r2
 8003026:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	69ba      	ldr	r2, [r7, #24]
 800302c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003036:	2b00      	cmp	r3, #0
 8003038:	f000 80e0 	beq.w	80031fc <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800303c:	4b2f      	ldr	r3, [pc, #188]	@ (80030fc <HAL_GPIO_Init+0x238>)
 800303e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003042:	4a2e      	ldr	r2, [pc, #184]	@ (80030fc <HAL_GPIO_Init+0x238>)
 8003044:	f043 0302 	orr.w	r3, r3, #2
 8003048:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 800304c:	4b2b      	ldr	r3, [pc, #172]	@ (80030fc <HAL_GPIO_Init+0x238>)
 800304e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003052:	f003 0302 	and.w	r3, r3, #2
 8003056:	60fb      	str	r3, [r7, #12]
 8003058:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800305a:	4a29      	ldr	r2, [pc, #164]	@ (8003100 <HAL_GPIO_Init+0x23c>)
 800305c:	69fb      	ldr	r3, [r7, #28]
 800305e:	089b      	lsrs	r3, r3, #2
 8003060:	3302      	adds	r3, #2
 8003062:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003066:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003068:	69fb      	ldr	r3, [r7, #28]
 800306a:	f003 0303 	and.w	r3, r3, #3
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	220f      	movs	r2, #15
 8003072:	fa02 f303 	lsl.w	r3, r2, r3
 8003076:	43db      	mvns	r3, r3
 8003078:	69ba      	ldr	r2, [r7, #24]
 800307a:	4013      	ands	r3, r2
 800307c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	4a20      	ldr	r2, [pc, #128]	@ (8003104 <HAL_GPIO_Init+0x240>)
 8003082:	4293      	cmp	r3, r2
 8003084:	d052      	beq.n	800312c <HAL_GPIO_Init+0x268>
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	4a1f      	ldr	r2, [pc, #124]	@ (8003108 <HAL_GPIO_Init+0x244>)
 800308a:	4293      	cmp	r3, r2
 800308c:	d031      	beq.n	80030f2 <HAL_GPIO_Init+0x22e>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	4a1e      	ldr	r2, [pc, #120]	@ (800310c <HAL_GPIO_Init+0x248>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d02b      	beq.n	80030ee <HAL_GPIO_Init+0x22a>
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	4a1d      	ldr	r2, [pc, #116]	@ (8003110 <HAL_GPIO_Init+0x24c>)
 800309a:	4293      	cmp	r3, r2
 800309c:	d025      	beq.n	80030ea <HAL_GPIO_Init+0x226>
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	4a1c      	ldr	r2, [pc, #112]	@ (8003114 <HAL_GPIO_Init+0x250>)
 80030a2:	4293      	cmp	r3, r2
 80030a4:	d01f      	beq.n	80030e6 <HAL_GPIO_Init+0x222>
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	4a1b      	ldr	r2, [pc, #108]	@ (8003118 <HAL_GPIO_Init+0x254>)
 80030aa:	4293      	cmp	r3, r2
 80030ac:	d019      	beq.n	80030e2 <HAL_GPIO_Init+0x21e>
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	4a1a      	ldr	r2, [pc, #104]	@ (800311c <HAL_GPIO_Init+0x258>)
 80030b2:	4293      	cmp	r3, r2
 80030b4:	d013      	beq.n	80030de <HAL_GPIO_Init+0x21a>
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	4a19      	ldr	r2, [pc, #100]	@ (8003120 <HAL_GPIO_Init+0x25c>)
 80030ba:	4293      	cmp	r3, r2
 80030bc:	d00d      	beq.n	80030da <HAL_GPIO_Init+0x216>
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4a18      	ldr	r2, [pc, #96]	@ (8003124 <HAL_GPIO_Init+0x260>)
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d007      	beq.n	80030d6 <HAL_GPIO_Init+0x212>
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	4a17      	ldr	r2, [pc, #92]	@ (8003128 <HAL_GPIO_Init+0x264>)
 80030ca:	4293      	cmp	r3, r2
 80030cc:	d101      	bne.n	80030d2 <HAL_GPIO_Init+0x20e>
 80030ce:	2309      	movs	r3, #9
 80030d0:	e02d      	b.n	800312e <HAL_GPIO_Init+0x26a>
 80030d2:	230a      	movs	r3, #10
 80030d4:	e02b      	b.n	800312e <HAL_GPIO_Init+0x26a>
 80030d6:	2308      	movs	r3, #8
 80030d8:	e029      	b.n	800312e <HAL_GPIO_Init+0x26a>
 80030da:	2307      	movs	r3, #7
 80030dc:	e027      	b.n	800312e <HAL_GPIO_Init+0x26a>
 80030de:	2306      	movs	r3, #6
 80030e0:	e025      	b.n	800312e <HAL_GPIO_Init+0x26a>
 80030e2:	2305      	movs	r3, #5
 80030e4:	e023      	b.n	800312e <HAL_GPIO_Init+0x26a>
 80030e6:	2304      	movs	r3, #4
 80030e8:	e021      	b.n	800312e <HAL_GPIO_Init+0x26a>
 80030ea:	2303      	movs	r3, #3
 80030ec:	e01f      	b.n	800312e <HAL_GPIO_Init+0x26a>
 80030ee:	2302      	movs	r3, #2
 80030f0:	e01d      	b.n	800312e <HAL_GPIO_Init+0x26a>
 80030f2:	2301      	movs	r3, #1
 80030f4:	e01b      	b.n	800312e <HAL_GPIO_Init+0x26a>
 80030f6:	bf00      	nop
 80030f8:	58000080 	.word	0x58000080
 80030fc:	58024400 	.word	0x58024400
 8003100:	58000400 	.word	0x58000400
 8003104:	58020000 	.word	0x58020000
 8003108:	58020400 	.word	0x58020400
 800310c:	58020800 	.word	0x58020800
 8003110:	58020c00 	.word	0x58020c00
 8003114:	58021000 	.word	0x58021000
 8003118:	58021400 	.word	0x58021400
 800311c:	58021800 	.word	0x58021800
 8003120:	58021c00 	.word	0x58021c00
 8003124:	58022000 	.word	0x58022000
 8003128:	58022400 	.word	0x58022400
 800312c:	2300      	movs	r3, #0
 800312e:	69fa      	ldr	r2, [r7, #28]
 8003130:	f002 0203 	and.w	r2, r2, #3
 8003134:	0092      	lsls	r2, r2, #2
 8003136:	4093      	lsls	r3, r2
 8003138:	69ba      	ldr	r2, [r7, #24]
 800313a:	4313      	orrs	r3, r2
 800313c:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800313e:	4938      	ldr	r1, [pc, #224]	@ (8003220 <HAL_GPIO_Init+0x35c>)
 8003140:	69fb      	ldr	r3, [r7, #28]
 8003142:	089b      	lsrs	r3, r3, #2
 8003144:	3302      	adds	r3, #2
 8003146:	69ba      	ldr	r2, [r7, #24]
 8003148:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800314c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003154:	693b      	ldr	r3, [r7, #16]
 8003156:	43db      	mvns	r3, r3
 8003158:	69ba      	ldr	r2, [r7, #24]
 800315a:	4013      	ands	r3, r2
 800315c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800315e:	683b      	ldr	r3, [r7, #0]
 8003160:	685b      	ldr	r3, [r3, #4]
 8003162:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003166:	2b00      	cmp	r3, #0
 8003168:	d003      	beq.n	8003172 <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 800316a:	69ba      	ldr	r2, [r7, #24]
 800316c:	693b      	ldr	r3, [r7, #16]
 800316e:	4313      	orrs	r3, r2
 8003170:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8003172:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003176:	69bb      	ldr	r3, [r7, #24]
 8003178:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800317a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800317e:	685b      	ldr	r3, [r3, #4]
 8003180:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8003182:	693b      	ldr	r3, [r7, #16]
 8003184:	43db      	mvns	r3, r3
 8003186:	69ba      	ldr	r2, [r7, #24]
 8003188:	4013      	ands	r3, r2
 800318a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800318c:	683b      	ldr	r3, [r7, #0]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003194:	2b00      	cmp	r3, #0
 8003196:	d003      	beq.n	80031a0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8003198:	69ba      	ldr	r2, [r7, #24]
 800319a:	693b      	ldr	r3, [r7, #16]
 800319c:	4313      	orrs	r3, r2
 800319e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 80031a0:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80031a4:	69bb      	ldr	r3, [r7, #24]
 80031a6:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 80031a8:	697b      	ldr	r3, [r7, #20]
 80031aa:	685b      	ldr	r3, [r3, #4]
 80031ac:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	43db      	mvns	r3, r3
 80031b2:	69ba      	ldr	r2, [r7, #24]
 80031b4:	4013      	ands	r3, r2
 80031b6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80031b8:	683b      	ldr	r3, [r7, #0]
 80031ba:	685b      	ldr	r3, [r3, #4]
 80031bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d003      	beq.n	80031cc <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 80031c4:	69ba      	ldr	r2, [r7, #24]
 80031c6:	693b      	ldr	r3, [r7, #16]
 80031c8:	4313      	orrs	r3, r2
 80031ca:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	69ba      	ldr	r2, [r7, #24]
 80031d0:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 80031d8:	693b      	ldr	r3, [r7, #16]
 80031da:	43db      	mvns	r3, r3
 80031dc:	69ba      	ldr	r2, [r7, #24]
 80031de:	4013      	ands	r3, r2
 80031e0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80031e2:	683b      	ldr	r3, [r7, #0]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80031ea:	2b00      	cmp	r3, #0
 80031ec:	d003      	beq.n	80031f6 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 80031ee:	69ba      	ldr	r2, [r7, #24]
 80031f0:	693b      	ldr	r3, [r7, #16]
 80031f2:	4313      	orrs	r3, r2
 80031f4:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	69ba      	ldr	r2, [r7, #24]
 80031fa:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 80031fc:	69fb      	ldr	r3, [r7, #28]
 80031fe:	3301      	adds	r3, #1
 8003200:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	681a      	ldr	r2, [r3, #0]
 8003206:	69fb      	ldr	r3, [r7, #28]
 8003208:	fa22 f303 	lsr.w	r3, r2, r3
 800320c:	2b00      	cmp	r3, #0
 800320e:	f47f ae63 	bne.w	8002ed8 <HAL_GPIO_Init+0x14>
  }
}
 8003212:	bf00      	nop
 8003214:	bf00      	nop
 8003216:	3724      	adds	r7, #36	@ 0x24
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr
 8003220:	58000400 	.word	0x58000400

08003224 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003224:	b480      	push	{r7}
 8003226:	b083      	sub	sp, #12
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	460b      	mov	r3, r1
 800322e:	807b      	strh	r3, [r7, #2]
 8003230:	4613      	mov	r3, r2
 8003232:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003234:	787b      	ldrb	r3, [r7, #1]
 8003236:	2b00      	cmp	r3, #0
 8003238:	d003      	beq.n	8003242 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800323a:	887a      	ldrh	r2, [r7, #2]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8003240:	e003      	b.n	800324a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8003242:	887b      	ldrh	r3, [r7, #2]
 8003244:	041a      	lsls	r2, r3, #16
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	619a      	str	r2, [r3, #24]
}
 800324a:	bf00      	nop
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
	...

08003258 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b084      	sub	sp, #16
 800325c:	af00      	add	r7, sp, #0
 800325e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8003260:	4b19      	ldr	r3, [pc, #100]	@ (80032c8 <HAL_PWREx_ConfigSupply+0x70>)
 8003262:	68db      	ldr	r3, [r3, #12]
 8003264:	f003 0304 	and.w	r3, r3, #4
 8003268:	2b04      	cmp	r3, #4
 800326a:	d00a      	beq.n	8003282 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 800326c:	4b16      	ldr	r3, [pc, #88]	@ (80032c8 <HAL_PWREx_ConfigSupply+0x70>)
 800326e:	68db      	ldr	r3, [r3, #12]
 8003270:	f003 0307 	and.w	r3, r3, #7
 8003274:	687a      	ldr	r2, [r7, #4]
 8003276:	429a      	cmp	r2, r3
 8003278:	d001      	beq.n	800327e <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e01f      	b.n	80032be <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 800327e:	2300      	movs	r3, #0
 8003280:	e01d      	b.n	80032be <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8003282:	4b11      	ldr	r3, [pc, #68]	@ (80032c8 <HAL_PWREx_ConfigSupply+0x70>)
 8003284:	68db      	ldr	r3, [r3, #12]
 8003286:	f023 0207 	bic.w	r2, r3, #7
 800328a:	490f      	ldr	r1, [pc, #60]	@ (80032c8 <HAL_PWREx_ConfigSupply+0x70>)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	4313      	orrs	r3, r2
 8003290:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8003292:	f7fd ff2b 	bl	80010ec <HAL_GetTick>
 8003296:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8003298:	e009      	b.n	80032ae <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 800329a:	f7fd ff27 	bl	80010ec <HAL_GetTick>
 800329e:	4602      	mov	r2, r0
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	1ad3      	subs	r3, r2, r3
 80032a4:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80032a8:	d901      	bls.n	80032ae <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 80032aa:	2301      	movs	r3, #1
 80032ac:	e007      	b.n	80032be <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 80032ae:	4b06      	ldr	r3, [pc, #24]	@ (80032c8 <HAL_PWREx_ConfigSupply+0x70>)
 80032b0:	685b      	ldr	r3, [r3, #4]
 80032b2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80032b6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80032ba:	d1ee      	bne.n	800329a <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 80032bc:	2300      	movs	r3, #0
}
 80032be:	4618      	mov	r0, r3
 80032c0:	3710      	adds	r7, #16
 80032c2:	46bd      	mov	sp, r7
 80032c4:	bd80      	pop	{r7, pc}
 80032c6:	bf00      	nop
 80032c8:	58024800 	.word	0x58024800

080032cc <HAL_QSPI_Init>:
  *        in the QSPI_InitTypeDef and initialize the associated handle.
  * @param hqspi QSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	b086      	sub	sp, #24
 80032d0:	af02      	add	r7, sp, #8
 80032d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 80032d4:	f7fd ff0a 	bl	80010ec <HAL_GetTick>
 80032d8:	60f8      	str	r0, [r7, #12]

  /* Check the QSPI handle allocation */
  if(hqspi == NULL)
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d101      	bne.n	80032e4 <HAL_QSPI_Init+0x18>
  {
    return HAL_ERROR;
 80032e0:	2301      	movs	r3, #1
 80032e2:	e05f      	b.n	80033a4 <HAL_QSPI_Init+0xd8>
  if (hqspi->Init.DualFlash != QSPI_DUALFLASH_ENABLE )
  {
    assert_param(IS_QSPI_FLASH_ID(hqspi->Init.FlashID));
  }

  if(hqspi->State == HAL_QSPI_STATE_RESET)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80032ea:	b2db      	uxtb	r3, r3
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d107      	bne.n	8003300 <HAL_QSPI_Init+0x34>

    /* Init the low level hardware */
    hqspi->MspInitCallback(hqspi);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_QSPI_MspInit(hqspi);
 80032f0:	6878      	ldr	r0, [r7, #4]
 80032f2:	f7fd faa5 	bl	8000840 <HAL_QSPI_MspInit>
#endif

    /* Configure the default timeout for the QSPI memory access */
    HAL_QSPI_SetTimeout(hqspi, HAL_QSPI_TIMEOUT_DEFAULT_VALUE);
 80032f6:	f241 3188 	movw	r1, #5000	@ 0x1388
 80032fa:	6878      	ldr	r0, [r7, #4]
 80032fc:	f000 f85a 	bl	80033b4 <HAL_QSPI_SetTimeout>
  }

  /* Configure QSPI FIFO Threshold */
  MODIFY_REG(hqspi->Instance->CR, QUADSPI_CR_FTHRES,
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f423 51f8 	bic.w	r1, r3, #7936	@ 0x1f00
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	689b      	ldr	r3, [r3, #8]
 800330e:	3b01      	subs	r3, #1
 8003310:	021a      	lsls	r2, r3, #8
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	681b      	ldr	r3, [r3, #0]
 8003316:	430a      	orrs	r2, r1
 8003318:	601a      	str	r2, [r3, #0]
             ((hqspi->Init.FifoThreshold - 1U) << QUADSPI_CR_FTHRES_Pos));

  /* Wait till BUSY flag reset */
  status = QSPI_WaitFlagStateUntilTimeout(hqspi, QSPI_FLAG_BUSY, RESET, tickstart, hqspi->Timeout);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800331e:	9300      	str	r3, [sp, #0]
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	2200      	movs	r2, #0
 8003324:	2120      	movs	r1, #32
 8003326:	6878      	ldr	r0, [r7, #4]
 8003328:	f000 f852 	bl	80033d0 <QSPI_WaitFlagStateUntilTimeout>
 800332c:	4603      	mov	r3, r0
 800332e:	72fb      	strb	r3, [r7, #11]

  if(status == HAL_OK)
 8003330:	7afb      	ldrb	r3, [r7, #11]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d135      	bne.n	80033a2 <HAL_QSPI_Init+0xd6>
  {
    /* Configure QSPI Clock Prescaler and Sample Shift */
    MODIFY_REG(hqspi->Instance->CR, (QUADSPI_CR_PRESCALER | QUADSPI_CR_SSHIFT | QUADSPI_CR_FSEL | QUADSPI_CR_DFM),
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	4b1b      	ldr	r3, [pc, #108]	@ (80033ac <HAL_QSPI_Init+0xe0>)
 800333e:	4013      	ands	r3, r2
 8003340:	687a      	ldr	r2, [r7, #4]
 8003342:	6852      	ldr	r2, [r2, #4]
 8003344:	0611      	lsls	r1, r2, #24
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	68d2      	ldr	r2, [r2, #12]
 800334a:	4311      	orrs	r1, r2
 800334c:	687a      	ldr	r2, [r7, #4]
 800334e:	69d2      	ldr	r2, [r2, #28]
 8003350:	4311      	orrs	r1, r2
 8003352:	687a      	ldr	r2, [r7, #4]
 8003354:	6a12      	ldr	r2, [r2, #32]
 8003356:	4311      	orrs	r1, r2
 8003358:	687a      	ldr	r2, [r7, #4]
 800335a:	6812      	ldr	r2, [r2, #0]
 800335c:	430b      	orrs	r3, r1
 800335e:	6013      	str	r3, [r2, #0]
               ((hqspi->Init.ClockPrescaler << QUADSPI_CR_PRESCALER_Pos) |
                hqspi->Init.SampleShifting  | hqspi->Init.FlashID | hqspi->Init.DualFlash));

    /* Configure QSPI Flash Size, CS High Time and Clock Mode */
    MODIFY_REG(hqspi->Instance->DCR, (QUADSPI_DCR_FSIZE | QUADSPI_DCR_CSHT | QUADSPI_DCR_CKMODE),
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	685a      	ldr	r2, [r3, #4]
 8003366:	4b12      	ldr	r3, [pc, #72]	@ (80033b0 <HAL_QSPI_Init+0xe4>)
 8003368:	4013      	ands	r3, r2
 800336a:	687a      	ldr	r2, [r7, #4]
 800336c:	6912      	ldr	r2, [r2, #16]
 800336e:	0411      	lsls	r1, r2, #16
 8003370:	687a      	ldr	r2, [r7, #4]
 8003372:	6952      	ldr	r2, [r2, #20]
 8003374:	4311      	orrs	r1, r2
 8003376:	687a      	ldr	r2, [r7, #4]
 8003378:	6992      	ldr	r2, [r2, #24]
 800337a:	4311      	orrs	r1, r2
 800337c:	687a      	ldr	r2, [r7, #4]
 800337e:	6812      	ldr	r2, [r2, #0]
 8003380:	430b      	orrs	r3, r1
 8003382:	6053      	str	r3, [r2, #4]
               ((hqspi->Init.FlashSize << QUADSPI_DCR_FSIZE_Pos) |
                hqspi->Init.ChipSelectHighTime | hqspi->Init.ClockMode));

    /* Enable the QSPI peripheral */
    __HAL_QSPI_ENABLE(hqspi);
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	681a      	ldr	r2, [r3, #0]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	f042 0201 	orr.w	r2, r2, #1
 8003392:	601a      	str	r2, [r3, #0]

    /* Set QSPI error code to none */
    hqspi->ErrorCode = HAL_QSPI_ERROR_NONE;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2200      	movs	r2, #0
 8003398:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Initialize the QSPI state */
    hqspi->State = HAL_QSPI_STATE_READY;
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	2201      	movs	r2, #1
 800339e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 80033a2:	7afb      	ldrb	r3, [r7, #11]
}
 80033a4:	4618      	mov	r0, r3
 80033a6:	3710      	adds	r7, #16
 80033a8:	46bd      	mov	sp, r7
 80033aa:	bd80      	pop	{r7, pc}
 80033ac:	00ffff2f 	.word	0x00ffff2f
 80033b0:	ffe0f8fe 	.word	0xffe0f8fe

080033b4 <HAL_QSPI_SetTimeout>:
  * @param  hqspi QSPI handle.
  * @param  Timeout Timeout for the QSPI memory access.
  * @retval None
  */
void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)
{
 80033b4:	b480      	push	{r7}
 80033b6:	b083      	sub	sp, #12
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	6078      	str	r0, [r7, #4]
 80033bc:	6039      	str	r1, [r7, #0]
  hqspi->Timeout = Timeout;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	683a      	ldr	r2, [r7, #0]
 80033c2:	649a      	str	r2, [r3, #72]	@ 0x48
}
 80033c4:	bf00      	nop
 80033c6:	370c      	adds	r7, #12
 80033c8:	46bd      	mov	sp, r7
 80033ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ce:	4770      	bx	lr

080033d0 <QSPI_WaitFlagStateUntilTimeout>:
  * @param  Timeout Duration of the timeout
  * @retval HAL status
  */
static HAL_StatusTypeDef QSPI_WaitFlagStateUntilTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b084      	sub	sp, #16
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	60f8      	str	r0, [r7, #12]
 80033d8:	60b9      	str	r1, [r7, #8]
 80033da:	603b      	str	r3, [r7, #0]
 80033dc:	4613      	mov	r3, r2
 80033de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 80033e0:	e01a      	b.n	8003418 <QSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033e2:	69bb      	ldr	r3, [r7, #24]
 80033e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80033e8:	d016      	beq.n	8003418 <QSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if(((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80033ea:	f7fd fe7f 	bl	80010ec <HAL_GetTick>
 80033ee:	4602      	mov	r2, r0
 80033f0:	683b      	ldr	r3, [r7, #0]
 80033f2:	1ad3      	subs	r3, r2, r3
 80033f4:	69ba      	ldr	r2, [r7, #24]
 80033f6:	429a      	cmp	r2, r3
 80033f8:	d302      	bcc.n	8003400 <QSPI_WaitFlagStateUntilTimeout+0x30>
 80033fa:	69bb      	ldr	r3, [r7, #24]
 80033fc:	2b00      	cmp	r3, #0
 80033fe:	d10b      	bne.n	8003418 <QSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hqspi->State     = HAL_QSPI_STATE_ERROR;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	2204      	movs	r2, #4
 8003404:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hqspi->ErrorCode |= HAL_QSPI_ERROR_TIMEOUT;
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800340c:	f043 0201 	orr.w	r2, r3, #1
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	645a      	str	r2, [r3, #68]	@ 0x44

        return HAL_ERROR;
 8003414:	2301      	movs	r3, #1
 8003416:	e00e      	b.n	8003436 <QSPI_WaitFlagStateUntilTimeout+0x66>
  while((__HAL_QSPI_GET_FLAG(hqspi, Flag)) != State)
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	689a      	ldr	r2, [r3, #8]
 800341e:	68bb      	ldr	r3, [r7, #8]
 8003420:	4013      	ands	r3, r2
 8003422:	2b00      	cmp	r3, #0
 8003424:	bf14      	ite	ne
 8003426:	2301      	movne	r3, #1
 8003428:	2300      	moveq	r3, #0
 800342a:	b2db      	uxtb	r3, r3
 800342c:	461a      	mov	r2, r3
 800342e:	79fb      	ldrb	r3, [r7, #7]
 8003430:	429a      	cmp	r2, r3
 8003432:	d1d6      	bne.n	80033e2 <QSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003434:	2300      	movs	r3, #0
}
 8003436:	4618      	mov	r0, r3
 8003438:	3710      	adds	r7, #16
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
	...

08003440 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003440:	b580      	push	{r7, lr}
 8003442:	b08c      	sub	sp, #48	@ 0x30
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2b00      	cmp	r3, #0
 800344c:	d102      	bne.n	8003454 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	f000 bc48 	b.w	8003ce4 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 0301 	and.w	r3, r3, #1
 800345c:	2b00      	cmp	r3, #0
 800345e:	f000 8088 	beq.w	8003572 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003462:	4b99      	ldr	r3, [pc, #612]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 8003464:	691b      	ldr	r3, [r3, #16]
 8003466:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800346a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800346c:	4b96      	ldr	r3, [pc, #600]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 800346e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003470:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8003472:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003474:	2b10      	cmp	r3, #16
 8003476:	d007      	beq.n	8003488 <HAL_RCC_OscConfig+0x48>
 8003478:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800347a:	2b18      	cmp	r3, #24
 800347c:	d111      	bne.n	80034a2 <HAL_RCC_OscConfig+0x62>
 800347e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003480:	f003 0303 	and.w	r3, r3, #3
 8003484:	2b02      	cmp	r3, #2
 8003486:	d10c      	bne.n	80034a2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003488:	4b8f      	ldr	r3, [pc, #572]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003490:	2b00      	cmp	r3, #0
 8003492:	d06d      	beq.n	8003570 <HAL_RCC_OscConfig+0x130>
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	2b00      	cmp	r3, #0
 800349a:	d169      	bne.n	8003570 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800349c:	2301      	movs	r3, #1
 800349e:	f000 bc21 	b.w	8003ce4 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80034aa:	d106      	bne.n	80034ba <HAL_RCC_OscConfig+0x7a>
 80034ac:	4b86      	ldr	r3, [pc, #536]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 80034ae:	681b      	ldr	r3, [r3, #0]
 80034b0:	4a85      	ldr	r2, [pc, #532]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 80034b2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034b6:	6013      	str	r3, [r2, #0]
 80034b8:	e02e      	b.n	8003518 <HAL_RCC_OscConfig+0xd8>
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	685b      	ldr	r3, [r3, #4]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d10c      	bne.n	80034dc <HAL_RCC_OscConfig+0x9c>
 80034c2:	4b81      	ldr	r3, [pc, #516]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	4a80      	ldr	r2, [pc, #512]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 80034c8:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80034cc:	6013      	str	r3, [r2, #0]
 80034ce:	4b7e      	ldr	r3, [pc, #504]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	4a7d      	ldr	r2, [pc, #500]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 80034d4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80034d8:	6013      	str	r3, [r2, #0]
 80034da:	e01d      	b.n	8003518 <HAL_RCC_OscConfig+0xd8>
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	685b      	ldr	r3, [r3, #4]
 80034e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80034e4:	d10c      	bne.n	8003500 <HAL_RCC_OscConfig+0xc0>
 80034e6:	4b78      	ldr	r3, [pc, #480]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	4a77      	ldr	r2, [pc, #476]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 80034ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034f0:	6013      	str	r3, [r2, #0]
 80034f2:	4b75      	ldr	r3, [pc, #468]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	4a74      	ldr	r2, [pc, #464]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 80034f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80034fc:	6013      	str	r3, [r2, #0]
 80034fe:	e00b      	b.n	8003518 <HAL_RCC_OscConfig+0xd8>
 8003500:	4b71      	ldr	r3, [pc, #452]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a70      	ldr	r2, [pc, #448]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 8003506:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800350a:	6013      	str	r3, [r2, #0]
 800350c:	4b6e      	ldr	r3, [pc, #440]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a6d      	ldr	r2, [pc, #436]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 8003512:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003516:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	685b      	ldr	r3, [r3, #4]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d013      	beq.n	8003548 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003520:	f7fd fde4 	bl	80010ec <HAL_GetTick>
 8003524:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003526:	e008      	b.n	800353a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003528:	f7fd fde0 	bl	80010ec <HAL_GetTick>
 800352c:	4602      	mov	r2, r0
 800352e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	2b64      	cmp	r3, #100	@ 0x64
 8003534:	d901      	bls.n	800353a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003536:	2303      	movs	r3, #3
 8003538:	e3d4      	b.n	8003ce4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800353a:	4b63      	ldr	r3, [pc, #396]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003542:	2b00      	cmp	r3, #0
 8003544:	d0f0      	beq.n	8003528 <HAL_RCC_OscConfig+0xe8>
 8003546:	e014      	b.n	8003572 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003548:	f7fd fdd0 	bl	80010ec <HAL_GetTick>
 800354c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800354e:	e008      	b.n	8003562 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003550:	f7fd fdcc 	bl	80010ec <HAL_GetTick>
 8003554:	4602      	mov	r2, r0
 8003556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003558:	1ad3      	subs	r3, r2, r3
 800355a:	2b64      	cmp	r3, #100	@ 0x64
 800355c:	d901      	bls.n	8003562 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800355e:	2303      	movs	r3, #3
 8003560:	e3c0      	b.n	8003ce4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8003562:	4b59      	ldr	r3, [pc, #356]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 8003564:	681b      	ldr	r3, [r3, #0]
 8003566:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d1f0      	bne.n	8003550 <HAL_RCC_OscConfig+0x110>
 800356e:	e000      	b.n	8003572 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003570:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 0302 	and.w	r3, r3, #2
 800357a:	2b00      	cmp	r3, #0
 800357c:	f000 80ca 	beq.w	8003714 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003580:	4b51      	ldr	r3, [pc, #324]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 8003582:	691b      	ldr	r3, [r3, #16]
 8003584:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003588:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800358a:	4b4f      	ldr	r3, [pc, #316]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 800358c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800358e:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8003590:	6a3b      	ldr	r3, [r7, #32]
 8003592:	2b00      	cmp	r3, #0
 8003594:	d007      	beq.n	80035a6 <HAL_RCC_OscConfig+0x166>
 8003596:	6a3b      	ldr	r3, [r7, #32]
 8003598:	2b18      	cmp	r3, #24
 800359a:	d156      	bne.n	800364a <HAL_RCC_OscConfig+0x20a>
 800359c:	69fb      	ldr	r3, [r7, #28]
 800359e:	f003 0303 	and.w	r3, r3, #3
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d151      	bne.n	800364a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80035a6:	4b48      	ldr	r3, [pc, #288]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	f003 0304 	and.w	r3, r3, #4
 80035ae:	2b00      	cmp	r3, #0
 80035b0:	d005      	beq.n	80035be <HAL_RCC_OscConfig+0x17e>
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	68db      	ldr	r3, [r3, #12]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d101      	bne.n	80035be <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 80035ba:	2301      	movs	r3, #1
 80035bc:	e392      	b.n	8003ce4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 80035be:	4b42      	ldr	r3, [pc, #264]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	f023 0219 	bic.w	r2, r3, #25
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	68db      	ldr	r3, [r3, #12]
 80035ca:	493f      	ldr	r1, [pc, #252]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 80035cc:	4313      	orrs	r3, r2
 80035ce:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035d0:	f7fd fd8c 	bl	80010ec <HAL_GetTick>
 80035d4:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80035d6:	e008      	b.n	80035ea <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035d8:	f7fd fd88 	bl	80010ec <HAL_GetTick>
 80035dc:	4602      	mov	r2, r0
 80035de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	2b02      	cmp	r3, #2
 80035e4:	d901      	bls.n	80035ea <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80035e6:	2303      	movs	r3, #3
 80035e8:	e37c      	b.n	8003ce4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80035ea:	4b37      	ldr	r3, [pc, #220]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0304 	and.w	r3, r3, #4
 80035f2:	2b00      	cmp	r3, #0
 80035f4:	d0f0      	beq.n	80035d8 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80035f6:	f7fd fd85 	bl	8001104 <HAL_GetREVID>
 80035fa:	4603      	mov	r3, r0
 80035fc:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003600:	4293      	cmp	r3, r2
 8003602:	d817      	bhi.n	8003634 <HAL_RCC_OscConfig+0x1f4>
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	691b      	ldr	r3, [r3, #16]
 8003608:	2b40      	cmp	r3, #64	@ 0x40
 800360a:	d108      	bne.n	800361e <HAL_RCC_OscConfig+0x1de>
 800360c:	4b2e      	ldr	r3, [pc, #184]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 8003614:	4a2c      	ldr	r2, [pc, #176]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 8003616:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800361a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800361c:	e07a      	b.n	8003714 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800361e:	4b2a      	ldr	r3, [pc, #168]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 8003620:	685b      	ldr	r3, [r3, #4]
 8003622:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	691b      	ldr	r3, [r3, #16]
 800362a:	031b      	lsls	r3, r3, #12
 800362c:	4926      	ldr	r1, [pc, #152]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 800362e:	4313      	orrs	r3, r2
 8003630:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003632:	e06f      	b.n	8003714 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003634:	4b24      	ldr	r3, [pc, #144]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 8003636:	685b      	ldr	r3, [r3, #4]
 8003638:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	691b      	ldr	r3, [r3, #16]
 8003640:	061b      	lsls	r3, r3, #24
 8003642:	4921      	ldr	r1, [pc, #132]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 8003644:	4313      	orrs	r3, r2
 8003646:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8003648:	e064      	b.n	8003714 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	68db      	ldr	r3, [r3, #12]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d047      	beq.n	80036e2 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8003652:	4b1d      	ldr	r3, [pc, #116]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f023 0219 	bic.w	r2, r3, #25
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	68db      	ldr	r3, [r3, #12]
 800365e:	491a      	ldr	r1, [pc, #104]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 8003660:	4313      	orrs	r3, r2
 8003662:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003664:	f7fd fd42 	bl	80010ec <HAL_GetTick>
 8003668:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800366a:	e008      	b.n	800367e <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800366c:	f7fd fd3e 	bl	80010ec <HAL_GetTick>
 8003670:	4602      	mov	r2, r0
 8003672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003674:	1ad3      	subs	r3, r2, r3
 8003676:	2b02      	cmp	r3, #2
 8003678:	d901      	bls.n	800367e <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800367a:	2303      	movs	r3, #3
 800367c:	e332      	b.n	8003ce4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800367e:	4b12      	ldr	r3, [pc, #72]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f003 0304 	and.w	r3, r3, #4
 8003686:	2b00      	cmp	r3, #0
 8003688:	d0f0      	beq.n	800366c <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800368a:	f7fd fd3b 	bl	8001104 <HAL_GetREVID>
 800368e:	4603      	mov	r3, r0
 8003690:	f241 0203 	movw	r2, #4099	@ 0x1003
 8003694:	4293      	cmp	r3, r2
 8003696:	d819      	bhi.n	80036cc <HAL_RCC_OscConfig+0x28c>
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	691b      	ldr	r3, [r3, #16]
 800369c:	2b40      	cmp	r3, #64	@ 0x40
 800369e:	d108      	bne.n	80036b2 <HAL_RCC_OscConfig+0x272>
 80036a0:	4b09      	ldr	r3, [pc, #36]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 80036a2:	685b      	ldr	r3, [r3, #4]
 80036a4:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80036a8:	4a07      	ldr	r2, [pc, #28]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 80036aa:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80036ae:	6053      	str	r3, [r2, #4]
 80036b0:	e030      	b.n	8003714 <HAL_RCC_OscConfig+0x2d4>
 80036b2:	4b05      	ldr	r3, [pc, #20]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 80036b4:	685b      	ldr	r3, [r3, #4]
 80036b6:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	691b      	ldr	r3, [r3, #16]
 80036be:	031b      	lsls	r3, r3, #12
 80036c0:	4901      	ldr	r1, [pc, #4]	@ (80036c8 <HAL_RCC_OscConfig+0x288>)
 80036c2:	4313      	orrs	r3, r2
 80036c4:	604b      	str	r3, [r1, #4]
 80036c6:	e025      	b.n	8003714 <HAL_RCC_OscConfig+0x2d4>
 80036c8:	58024400 	.word	0x58024400
 80036cc:	4b9a      	ldr	r3, [pc, #616]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 80036ce:	685b      	ldr	r3, [r3, #4]
 80036d0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	691b      	ldr	r3, [r3, #16]
 80036d8:	061b      	lsls	r3, r3, #24
 80036da:	4997      	ldr	r1, [pc, #604]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 80036dc:	4313      	orrs	r3, r2
 80036de:	604b      	str	r3, [r1, #4]
 80036e0:	e018      	b.n	8003714 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80036e2:	4b95      	ldr	r3, [pc, #596]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	4a94      	ldr	r2, [pc, #592]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 80036e8:	f023 0301 	bic.w	r3, r3, #1
 80036ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036ee:	f7fd fcfd 	bl	80010ec <HAL_GetTick>
 80036f2:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80036f4:	e008      	b.n	8003708 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80036f6:	f7fd fcf9 	bl	80010ec <HAL_GetTick>
 80036fa:	4602      	mov	r2, r0
 80036fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80036fe:	1ad3      	subs	r3, r2, r3
 8003700:	2b02      	cmp	r3, #2
 8003702:	d901      	bls.n	8003708 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8003704:	2303      	movs	r3, #3
 8003706:	e2ed      	b.n	8003ce4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8003708:	4b8b      	ldr	r3, [pc, #556]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	f003 0304 	and.w	r3, r3, #4
 8003710:	2b00      	cmp	r3, #0
 8003712:	d1f0      	bne.n	80036f6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	f003 0310 	and.w	r3, r3, #16
 800371c:	2b00      	cmp	r3, #0
 800371e:	f000 80a9 	beq.w	8003874 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003722:	4b85      	ldr	r3, [pc, #532]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 8003724:	691b      	ldr	r3, [r3, #16]
 8003726:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800372a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 800372c:	4b82      	ldr	r3, [pc, #520]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 800372e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003730:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8003732:	69bb      	ldr	r3, [r7, #24]
 8003734:	2b08      	cmp	r3, #8
 8003736:	d007      	beq.n	8003748 <HAL_RCC_OscConfig+0x308>
 8003738:	69bb      	ldr	r3, [r7, #24]
 800373a:	2b18      	cmp	r3, #24
 800373c:	d13a      	bne.n	80037b4 <HAL_RCC_OscConfig+0x374>
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	f003 0303 	and.w	r3, r3, #3
 8003744:	2b01      	cmp	r3, #1
 8003746:	d135      	bne.n	80037b4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003748:	4b7b      	ldr	r3, [pc, #492]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003750:	2b00      	cmp	r3, #0
 8003752:	d005      	beq.n	8003760 <HAL_RCC_OscConfig+0x320>
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	69db      	ldr	r3, [r3, #28]
 8003758:	2b80      	cmp	r3, #128	@ 0x80
 800375a:	d001      	beq.n	8003760 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	e2c1      	b.n	8003ce4 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003760:	f7fd fcd0 	bl	8001104 <HAL_GetREVID>
 8003764:	4603      	mov	r3, r0
 8003766:	f241 0203 	movw	r2, #4099	@ 0x1003
 800376a:	4293      	cmp	r3, r2
 800376c:	d817      	bhi.n	800379e <HAL_RCC_OscConfig+0x35e>
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6a1b      	ldr	r3, [r3, #32]
 8003772:	2b20      	cmp	r3, #32
 8003774:	d108      	bne.n	8003788 <HAL_RCC_OscConfig+0x348>
 8003776:	4b70      	ldr	r3, [pc, #448]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 8003778:	685b      	ldr	r3, [r3, #4]
 800377a:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800377e:	4a6e      	ldr	r2, [pc, #440]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 8003780:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003784:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8003786:	e075      	b.n	8003874 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8003788:	4b6b      	ldr	r3, [pc, #428]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6a1b      	ldr	r3, [r3, #32]
 8003794:	069b      	lsls	r3, r3, #26
 8003796:	4968      	ldr	r1, [pc, #416]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 8003798:	4313      	orrs	r3, r2
 800379a:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 800379c:	e06a      	b.n	8003874 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 800379e:	4b66      	ldr	r3, [pc, #408]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 80037a0:	68db      	ldr	r3, [r3, #12]
 80037a2:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6a1b      	ldr	r3, [r3, #32]
 80037aa:	061b      	lsls	r3, r3, #24
 80037ac:	4962      	ldr	r1, [pc, #392]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 80037ae:	4313      	orrs	r3, r2
 80037b0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80037b2:	e05f      	b.n	8003874 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	69db      	ldr	r3, [r3, #28]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d042      	beq.n	8003842 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 80037bc:	4b5e      	ldr	r3, [pc, #376]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	4a5d      	ldr	r2, [pc, #372]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 80037c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80037c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80037c8:	f7fd fc90 	bl	80010ec <HAL_GetTick>
 80037cc:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80037ce:	e008      	b.n	80037e2 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 80037d0:	f7fd fc8c 	bl	80010ec <HAL_GetTick>
 80037d4:	4602      	mov	r2, r0
 80037d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d8:	1ad3      	subs	r3, r2, r3
 80037da:	2b02      	cmp	r3, #2
 80037dc:	d901      	bls.n	80037e2 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 80037de:	2303      	movs	r3, #3
 80037e0:	e280      	b.n	8003ce4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80037e2:	4b55      	ldr	r3, [pc, #340]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d0f0      	beq.n	80037d0 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80037ee:	f7fd fc89 	bl	8001104 <HAL_GetREVID>
 80037f2:	4603      	mov	r3, r0
 80037f4:	f241 0203 	movw	r2, #4099	@ 0x1003
 80037f8:	4293      	cmp	r3, r2
 80037fa:	d817      	bhi.n	800382c <HAL_RCC_OscConfig+0x3ec>
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	6a1b      	ldr	r3, [r3, #32]
 8003800:	2b20      	cmp	r3, #32
 8003802:	d108      	bne.n	8003816 <HAL_RCC_OscConfig+0x3d6>
 8003804:	4b4c      	ldr	r3, [pc, #304]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 800380c:	4a4a      	ldr	r2, [pc, #296]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 800380e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8003812:	6053      	str	r3, [r2, #4]
 8003814:	e02e      	b.n	8003874 <HAL_RCC_OscConfig+0x434>
 8003816:	4b48      	ldr	r3, [pc, #288]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 8003818:	685b      	ldr	r3, [r3, #4]
 800381a:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6a1b      	ldr	r3, [r3, #32]
 8003822:	069b      	lsls	r3, r3, #26
 8003824:	4944      	ldr	r1, [pc, #272]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 8003826:	4313      	orrs	r3, r2
 8003828:	604b      	str	r3, [r1, #4]
 800382a:	e023      	b.n	8003874 <HAL_RCC_OscConfig+0x434>
 800382c:	4b42      	ldr	r3, [pc, #264]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 800382e:	68db      	ldr	r3, [r3, #12]
 8003830:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	6a1b      	ldr	r3, [r3, #32]
 8003838:	061b      	lsls	r3, r3, #24
 800383a:	493f      	ldr	r1, [pc, #252]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 800383c:	4313      	orrs	r3, r2
 800383e:	60cb      	str	r3, [r1, #12]
 8003840:	e018      	b.n	8003874 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8003842:	4b3d      	ldr	r3, [pc, #244]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4a3c      	ldr	r2, [pc, #240]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 8003848:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800384c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800384e:	f7fd fc4d 	bl	80010ec <HAL_GetTick>
 8003852:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003854:	e008      	b.n	8003868 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8003856:	f7fd fc49 	bl	80010ec <HAL_GetTick>
 800385a:	4602      	mov	r2, r0
 800385c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800385e:	1ad3      	subs	r3, r2, r3
 8003860:	2b02      	cmp	r3, #2
 8003862:	d901      	bls.n	8003868 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003864:	2303      	movs	r3, #3
 8003866:	e23d      	b.n	8003ce4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8003868:	4b33      	ldr	r3, [pc, #204]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003870:	2b00      	cmp	r3, #0
 8003872:	d1f0      	bne.n	8003856 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	f003 0308 	and.w	r3, r3, #8
 800387c:	2b00      	cmp	r3, #0
 800387e:	d036      	beq.n	80038ee <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	695b      	ldr	r3, [r3, #20]
 8003884:	2b00      	cmp	r3, #0
 8003886:	d019      	beq.n	80038bc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003888:	4b2b      	ldr	r3, [pc, #172]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 800388a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800388c:	4a2a      	ldr	r2, [pc, #168]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 800388e:	f043 0301 	orr.w	r3, r3, #1
 8003892:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003894:	f7fd fc2a 	bl	80010ec <HAL_GetTick>
 8003898:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800389a:	e008      	b.n	80038ae <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800389c:	f7fd fc26 	bl	80010ec <HAL_GetTick>
 80038a0:	4602      	mov	r2, r0
 80038a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038a4:	1ad3      	subs	r3, r2, r3
 80038a6:	2b02      	cmp	r3, #2
 80038a8:	d901      	bls.n	80038ae <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80038aa:	2303      	movs	r3, #3
 80038ac:	e21a      	b.n	8003ce4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80038ae:	4b22      	ldr	r3, [pc, #136]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 80038b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038b2:	f003 0302 	and.w	r3, r3, #2
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d0f0      	beq.n	800389c <HAL_RCC_OscConfig+0x45c>
 80038ba:	e018      	b.n	80038ee <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038bc:	4b1e      	ldr	r3, [pc, #120]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 80038be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038c0:	4a1d      	ldr	r2, [pc, #116]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 80038c2:	f023 0301 	bic.w	r3, r3, #1
 80038c6:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80038c8:	f7fd fc10 	bl	80010ec <HAL_GetTick>
 80038cc:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80038ce:	e008      	b.n	80038e2 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80038d0:	f7fd fc0c 	bl	80010ec <HAL_GetTick>
 80038d4:	4602      	mov	r2, r0
 80038d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d8:	1ad3      	subs	r3, r2, r3
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d901      	bls.n	80038e2 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 80038de:	2303      	movs	r3, #3
 80038e0:	e200      	b.n	8003ce4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80038e2:	4b15      	ldr	r3, [pc, #84]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 80038e4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80038e6:	f003 0302 	and.w	r3, r3, #2
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d1f0      	bne.n	80038d0 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	f003 0320 	and.w	r3, r3, #32
 80038f6:	2b00      	cmp	r3, #0
 80038f8:	d039      	beq.n	800396e <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	699b      	ldr	r3, [r3, #24]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d01c      	beq.n	800393c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003902:	4b0d      	ldr	r3, [pc, #52]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	4a0c      	ldr	r2, [pc, #48]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 8003908:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 800390c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800390e:	f7fd fbed 	bl	80010ec <HAL_GetTick>
 8003912:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003914:	e008      	b.n	8003928 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003916:	f7fd fbe9 	bl	80010ec <HAL_GetTick>
 800391a:	4602      	mov	r2, r0
 800391c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800391e:	1ad3      	subs	r3, r2, r3
 8003920:	2b02      	cmp	r3, #2
 8003922:	d901      	bls.n	8003928 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003924:	2303      	movs	r3, #3
 8003926:	e1dd      	b.n	8003ce4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003928:	4b03      	ldr	r3, [pc, #12]	@ (8003938 <HAL_RCC_OscConfig+0x4f8>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003930:	2b00      	cmp	r3, #0
 8003932:	d0f0      	beq.n	8003916 <HAL_RCC_OscConfig+0x4d6>
 8003934:	e01b      	b.n	800396e <HAL_RCC_OscConfig+0x52e>
 8003936:	bf00      	nop
 8003938:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800393c:	4b9b      	ldr	r3, [pc, #620]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	4a9a      	ldr	r2, [pc, #616]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003942:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003946:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003948:	f7fd fbd0 	bl	80010ec <HAL_GetTick>
 800394c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800394e:	e008      	b.n	8003962 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003950:	f7fd fbcc 	bl	80010ec <HAL_GetTick>
 8003954:	4602      	mov	r2, r0
 8003956:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003958:	1ad3      	subs	r3, r2, r3
 800395a:	2b02      	cmp	r3, #2
 800395c:	d901      	bls.n	8003962 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800395e:	2303      	movs	r3, #3
 8003960:	e1c0      	b.n	8003ce4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8003962:	4b92      	ldr	r3, [pc, #584]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003964:	681b      	ldr	r3, [r3, #0]
 8003966:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800396a:	2b00      	cmp	r3, #0
 800396c:	d1f0      	bne.n	8003950 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f003 0304 	and.w	r3, r3, #4
 8003976:	2b00      	cmp	r3, #0
 8003978:	f000 8081 	beq.w	8003a7e <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800397c:	4b8c      	ldr	r3, [pc, #560]	@ (8003bb0 <HAL_RCC_OscConfig+0x770>)
 800397e:	681b      	ldr	r3, [r3, #0]
 8003980:	4a8b      	ldr	r2, [pc, #556]	@ (8003bb0 <HAL_RCC_OscConfig+0x770>)
 8003982:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003986:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003988:	f7fd fbb0 	bl	80010ec <HAL_GetTick>
 800398c:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800398e:	e008      	b.n	80039a2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003990:	f7fd fbac 	bl	80010ec <HAL_GetTick>
 8003994:	4602      	mov	r2, r0
 8003996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003998:	1ad3      	subs	r3, r2, r3
 800399a:	2b64      	cmp	r3, #100	@ 0x64
 800399c:	d901      	bls.n	80039a2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 800399e:	2303      	movs	r3, #3
 80039a0:	e1a0      	b.n	8003ce4 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80039a2:	4b83      	ldr	r3, [pc, #524]	@ (8003bb0 <HAL_RCC_OscConfig+0x770>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d0f0      	beq.n	8003990 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	689b      	ldr	r3, [r3, #8]
 80039b2:	2b01      	cmp	r3, #1
 80039b4:	d106      	bne.n	80039c4 <HAL_RCC_OscConfig+0x584>
 80039b6:	4b7d      	ldr	r3, [pc, #500]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 80039b8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039ba:	4a7c      	ldr	r2, [pc, #496]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 80039bc:	f043 0301 	orr.w	r3, r3, #1
 80039c0:	6713      	str	r3, [r2, #112]	@ 0x70
 80039c2:	e02d      	b.n	8003a20 <HAL_RCC_OscConfig+0x5e0>
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	689b      	ldr	r3, [r3, #8]
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d10c      	bne.n	80039e6 <HAL_RCC_OscConfig+0x5a6>
 80039cc:	4b77      	ldr	r3, [pc, #476]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 80039ce:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039d0:	4a76      	ldr	r2, [pc, #472]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 80039d2:	f023 0301 	bic.w	r3, r3, #1
 80039d6:	6713      	str	r3, [r2, #112]	@ 0x70
 80039d8:	4b74      	ldr	r3, [pc, #464]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 80039da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039dc:	4a73      	ldr	r2, [pc, #460]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 80039de:	f023 0304 	bic.w	r3, r3, #4
 80039e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80039e4:	e01c      	b.n	8003a20 <HAL_RCC_OscConfig+0x5e0>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	689b      	ldr	r3, [r3, #8]
 80039ea:	2b05      	cmp	r3, #5
 80039ec:	d10c      	bne.n	8003a08 <HAL_RCC_OscConfig+0x5c8>
 80039ee:	4b6f      	ldr	r3, [pc, #444]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 80039f0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039f2:	4a6e      	ldr	r2, [pc, #440]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 80039f4:	f043 0304 	orr.w	r3, r3, #4
 80039f8:	6713      	str	r3, [r2, #112]	@ 0x70
 80039fa:	4b6c      	ldr	r3, [pc, #432]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 80039fc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039fe:	4a6b      	ldr	r2, [pc, #428]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003a00:	f043 0301 	orr.w	r3, r3, #1
 8003a04:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a06:	e00b      	b.n	8003a20 <HAL_RCC_OscConfig+0x5e0>
 8003a08:	4b68      	ldr	r3, [pc, #416]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003a0a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a0c:	4a67      	ldr	r2, [pc, #412]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003a0e:	f023 0301 	bic.w	r3, r3, #1
 8003a12:	6713      	str	r3, [r2, #112]	@ 0x70
 8003a14:	4b65      	ldr	r3, [pc, #404]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003a16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a18:	4a64      	ldr	r2, [pc, #400]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003a1a:	f023 0304 	bic.w	r3, r3, #4
 8003a1e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d015      	beq.n	8003a54 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a28:	f7fd fb60 	bl	80010ec <HAL_GetTick>
 8003a2c:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a2e:	e00a      	b.n	8003a46 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a30:	f7fd fb5c 	bl	80010ec <HAL_GetTick>
 8003a34:	4602      	mov	r2, r0
 8003a36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a38:	1ad3      	subs	r3, r2, r3
 8003a3a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d901      	bls.n	8003a46 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003a42:	2303      	movs	r3, #3
 8003a44:	e14e      	b.n	8003ce4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003a46:	4b59      	ldr	r3, [pc, #356]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003a48:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a4a:	f003 0302 	and.w	r3, r3, #2
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d0ee      	beq.n	8003a30 <HAL_RCC_OscConfig+0x5f0>
 8003a52:	e014      	b.n	8003a7e <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003a54:	f7fd fb4a 	bl	80010ec <HAL_GetTick>
 8003a58:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003a5a:	e00a      	b.n	8003a72 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003a5c:	f7fd fb46 	bl	80010ec <HAL_GetTick>
 8003a60:	4602      	mov	r2, r0
 8003a62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a64:	1ad3      	subs	r3, r2, r3
 8003a66:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003a6a:	4293      	cmp	r3, r2
 8003a6c:	d901      	bls.n	8003a72 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 8003a6e:	2303      	movs	r3, #3
 8003a70:	e138      	b.n	8003ce4 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8003a72:	4b4e      	ldr	r3, [pc, #312]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003a74:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003a76:	f003 0302 	and.w	r3, r3, #2
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d1ee      	bne.n	8003a5c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	f000 812d 	beq.w	8003ce2 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 8003a88:	4b48      	ldr	r3, [pc, #288]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003a8a:	691b      	ldr	r3, [r3, #16]
 8003a8c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003a90:	2b18      	cmp	r3, #24
 8003a92:	f000 80bd 	beq.w	8003c10 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a9a:	2b02      	cmp	r3, #2
 8003a9c:	f040 809e 	bne.w	8003bdc <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003aa0:	4b42      	ldr	r3, [pc, #264]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a41      	ldr	r2, [pc, #260]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003aa6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003aaa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aac:	f7fd fb1e 	bl	80010ec <HAL_GetTick>
 8003ab0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003ab2:	e008      	b.n	8003ac6 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003ab4:	f7fd fb1a 	bl	80010ec <HAL_GetTick>
 8003ab8:	4602      	mov	r2, r0
 8003aba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003abc:	1ad3      	subs	r3, r2, r3
 8003abe:	2b02      	cmp	r3, #2
 8003ac0:	d901      	bls.n	8003ac6 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003ac2:	2303      	movs	r3, #3
 8003ac4:	e10e      	b.n	8003ce4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003ac6:	4b39      	ldr	r3, [pc, #228]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	d1f0      	bne.n	8003ab4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003ad2:	4b36      	ldr	r3, [pc, #216]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003ad4:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003ad6:	4b37      	ldr	r3, [pc, #220]	@ (8003bb4 <HAL_RCC_OscConfig+0x774>)
 8003ad8:	4013      	ands	r3, r2
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8003ade:	687a      	ldr	r2, [r7, #4]
 8003ae0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8003ae2:	0112      	lsls	r2, r2, #4
 8003ae4:	430a      	orrs	r2, r1
 8003ae6:	4931      	ldr	r1, [pc, #196]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003ae8:	4313      	orrs	r3, r2
 8003aea:	628b      	str	r3, [r1, #40]	@ 0x28
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003af0:	3b01      	subs	r3, #1
 8003af2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003afa:	3b01      	subs	r3, #1
 8003afc:	025b      	lsls	r3, r3, #9
 8003afe:	b29b      	uxth	r3, r3
 8003b00:	431a      	orrs	r2, r3
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b06:	3b01      	subs	r3, #1
 8003b08:	041b      	lsls	r3, r3, #16
 8003b0a:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8003b0e:	431a      	orrs	r2, r3
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b14:	3b01      	subs	r3, #1
 8003b16:	061b      	lsls	r3, r3, #24
 8003b18:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8003b1c:	4923      	ldr	r1, [pc, #140]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003b1e:	4313      	orrs	r3, r2
 8003b20:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003b22:	4b22      	ldr	r3, [pc, #136]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003b24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b26:	4a21      	ldr	r2, [pc, #132]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003b28:	f023 0301 	bic.w	r3, r3, #1
 8003b2c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003b2e:	4b1f      	ldr	r3, [pc, #124]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003b30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b32:	4b21      	ldr	r3, [pc, #132]	@ (8003bb8 <HAL_RCC_OscConfig+0x778>)
 8003b34:	4013      	ands	r3, r2
 8003b36:	687a      	ldr	r2, [r7, #4]
 8003b38:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003b3a:	00d2      	lsls	r2, r2, #3
 8003b3c:	491b      	ldr	r1, [pc, #108]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003b3e:	4313      	orrs	r3, r2
 8003b40:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003b42:	4b1a      	ldr	r3, [pc, #104]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003b44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b46:	f023 020c 	bic.w	r2, r3, #12
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b4e:	4917      	ldr	r1, [pc, #92]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003b50:	4313      	orrs	r3, r2
 8003b52:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003b54:	4b15      	ldr	r3, [pc, #84]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003b56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b58:	f023 0202 	bic.w	r2, r3, #2
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b60:	4912      	ldr	r1, [pc, #72]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003b62:	4313      	orrs	r3, r2
 8003b64:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8003b66:	4b11      	ldr	r3, [pc, #68]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b6a:	4a10      	ldr	r2, [pc, #64]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003b6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003b70:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003b72:	4b0e      	ldr	r3, [pc, #56]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003b74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b76:	4a0d      	ldr	r2, [pc, #52]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003b78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003b7c:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003b7e:	4b0b      	ldr	r3, [pc, #44]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003b80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b82:	4a0a      	ldr	r2, [pc, #40]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003b84:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003b88:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 8003b8a:	4b08      	ldr	r3, [pc, #32]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003b8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003b8e:	4a07      	ldr	r2, [pc, #28]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003b90:	f043 0301 	orr.w	r3, r3, #1
 8003b94:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b96:	4b05      	ldr	r3, [pc, #20]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	4a04      	ldr	r2, [pc, #16]	@ (8003bac <HAL_RCC_OscConfig+0x76c>)
 8003b9c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003ba0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ba2:	f7fd faa3 	bl	80010ec <HAL_GetTick>
 8003ba6:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003ba8:	e011      	b.n	8003bce <HAL_RCC_OscConfig+0x78e>
 8003baa:	bf00      	nop
 8003bac:	58024400 	.word	0x58024400
 8003bb0:	58024800 	.word	0x58024800
 8003bb4:	fffffc0c 	.word	0xfffffc0c
 8003bb8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bbc:	f7fd fa96 	bl	80010ec <HAL_GetTick>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bc4:	1ad3      	subs	r3, r2, r3
 8003bc6:	2b02      	cmp	r3, #2
 8003bc8:	d901      	bls.n	8003bce <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8003bca:	2303      	movs	r3, #3
 8003bcc:	e08a      	b.n	8003ce4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003bce:	4b47      	ldr	r3, [pc, #284]	@ (8003cec <HAL_RCC_OscConfig+0x8ac>)
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d0f0      	beq.n	8003bbc <HAL_RCC_OscConfig+0x77c>
 8003bda:	e082      	b.n	8003ce2 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bdc:	4b43      	ldr	r3, [pc, #268]	@ (8003cec <HAL_RCC_OscConfig+0x8ac>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a42      	ldr	r2, [pc, #264]	@ (8003cec <HAL_RCC_OscConfig+0x8ac>)
 8003be2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003be6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003be8:	f7fd fa80 	bl	80010ec <HAL_GetTick>
 8003bec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003bee:	e008      	b.n	8003c02 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003bf0:	f7fd fa7c 	bl	80010ec <HAL_GetTick>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bf8:	1ad3      	subs	r3, r2, r3
 8003bfa:	2b02      	cmp	r3, #2
 8003bfc:	d901      	bls.n	8003c02 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8003bfe:	2303      	movs	r3, #3
 8003c00:	e070      	b.n	8003ce4 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003c02:	4b3a      	ldr	r3, [pc, #232]	@ (8003cec <HAL_RCC_OscConfig+0x8ac>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d1f0      	bne.n	8003bf0 <HAL_RCC_OscConfig+0x7b0>
 8003c0e:	e068      	b.n	8003ce2 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003c10:	4b36      	ldr	r3, [pc, #216]	@ (8003cec <HAL_RCC_OscConfig+0x8ac>)
 8003c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c14:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003c16:	4b35      	ldr	r3, [pc, #212]	@ (8003cec <HAL_RCC_OscConfig+0x8ac>)
 8003c18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c1a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	d031      	beq.n	8003c88 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c24:	693b      	ldr	r3, [r7, #16]
 8003c26:	f003 0203 	and.w	r2, r3, #3
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c2e:	429a      	cmp	r2, r3
 8003c30:	d12a      	bne.n	8003c88 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c32:	693b      	ldr	r3, [r7, #16]
 8003c34:	091b      	lsrs	r3, r3, #4
 8003c36:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d122      	bne.n	8003c88 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c4c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d11a      	bne.n	8003c88 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	0a5b      	lsrs	r3, r3, #9
 8003c56:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c5e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003c60:	429a      	cmp	r2, r3
 8003c62:	d111      	bne.n	8003c88 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	0c1b      	lsrs	r3, r3, #16
 8003c68:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003c70:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003c72:	429a      	cmp	r2, r3
 8003c74:	d108      	bne.n	8003c88 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	0e1b      	lsrs	r3, r3, #24
 8003c7a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c82:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003c84:	429a      	cmp	r2, r3
 8003c86:	d001      	beq.n	8003c8c <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e02b      	b.n	8003ce4 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 8003c8c:	4b17      	ldr	r3, [pc, #92]	@ (8003cec <HAL_RCC_OscConfig+0x8ac>)
 8003c8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c90:	08db      	lsrs	r3, r3, #3
 8003c92:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003c96:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003c9c:	693a      	ldr	r2, [r7, #16]
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d01f      	beq.n	8003ce2 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 8003ca2:	4b12      	ldr	r3, [pc, #72]	@ (8003cec <HAL_RCC_OscConfig+0x8ac>)
 8003ca4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ca6:	4a11      	ldr	r2, [pc, #68]	@ (8003cec <HAL_RCC_OscConfig+0x8ac>)
 8003ca8:	f023 0301 	bic.w	r3, r3, #1
 8003cac:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8003cae:	f7fd fa1d 	bl	80010ec <HAL_GetTick>
 8003cb2:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 8003cb4:	bf00      	nop
 8003cb6:	f7fd fa19 	bl	80010ec <HAL_GetTick>
 8003cba:	4602      	mov	r2, r0
 8003cbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cbe:	4293      	cmp	r3, r2
 8003cc0:	d0f9      	beq.n	8003cb6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003cc2:	4b0a      	ldr	r3, [pc, #40]	@ (8003cec <HAL_RCC_OscConfig+0x8ac>)
 8003cc4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003cc6:	4b0a      	ldr	r3, [pc, #40]	@ (8003cf0 <HAL_RCC_OscConfig+0x8b0>)
 8003cc8:	4013      	ands	r3, r2
 8003cca:	687a      	ldr	r2, [r7, #4]
 8003ccc:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003cce:	00d2      	lsls	r2, r2, #3
 8003cd0:	4906      	ldr	r1, [pc, #24]	@ (8003cec <HAL_RCC_OscConfig+0x8ac>)
 8003cd2:	4313      	orrs	r3, r2
 8003cd4:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003cd6:	4b05      	ldr	r3, [pc, #20]	@ (8003cec <HAL_RCC_OscConfig+0x8ac>)
 8003cd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cda:	4a04      	ldr	r2, [pc, #16]	@ (8003cec <HAL_RCC_OscConfig+0x8ac>)
 8003cdc:	f043 0301 	orr.w	r3, r3, #1
 8003ce0:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003ce2:	2300      	movs	r3, #0
}
 8003ce4:	4618      	mov	r0, r3
 8003ce6:	3730      	adds	r7, #48	@ 0x30
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	bd80      	pop	{r7, pc}
 8003cec:	58024400 	.word	0x58024400
 8003cf0:	ffff0007 	.word	0xffff0007

08003cf4 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003cf4:	b580      	push	{r7, lr}
 8003cf6:	b086      	sub	sp, #24
 8003cf8:	af00      	add	r7, sp, #0
 8003cfa:	6078      	str	r0, [r7, #4]
 8003cfc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d101      	bne.n	8003d08 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003d04:	2301      	movs	r3, #1
 8003d06:	e19c      	b.n	8004042 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003d08:	4b8a      	ldr	r3, [pc, #552]	@ (8003f34 <HAL_RCC_ClockConfig+0x240>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 030f 	and.w	r3, r3, #15
 8003d10:	683a      	ldr	r2, [r7, #0]
 8003d12:	429a      	cmp	r2, r3
 8003d14:	d910      	bls.n	8003d38 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d16:	4b87      	ldr	r3, [pc, #540]	@ (8003f34 <HAL_RCC_ClockConfig+0x240>)
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f023 020f 	bic.w	r2, r3, #15
 8003d1e:	4985      	ldr	r1, [pc, #532]	@ (8003f34 <HAL_RCC_ClockConfig+0x240>)
 8003d20:	683b      	ldr	r3, [r7, #0]
 8003d22:	4313      	orrs	r3, r2
 8003d24:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003d26:	4b83      	ldr	r3, [pc, #524]	@ (8003f34 <HAL_RCC_ClockConfig+0x240>)
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	f003 030f 	and.w	r3, r3, #15
 8003d2e:	683a      	ldr	r2, [r7, #0]
 8003d30:	429a      	cmp	r2, r3
 8003d32:	d001      	beq.n	8003d38 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003d34:	2301      	movs	r3, #1
 8003d36:	e184      	b.n	8004042 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 0304 	and.w	r3, r3, #4
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d010      	beq.n	8003d66 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	691a      	ldr	r2, [r3, #16]
 8003d48:	4b7b      	ldr	r3, [pc, #492]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003d4a:	699b      	ldr	r3, [r3, #24]
 8003d4c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d50:	429a      	cmp	r2, r3
 8003d52:	d908      	bls.n	8003d66 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003d54:	4b78      	ldr	r3, [pc, #480]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003d56:	699b      	ldr	r3, [r3, #24]
 8003d58:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	691b      	ldr	r3, [r3, #16]
 8003d60:	4975      	ldr	r1, [pc, #468]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003d62:	4313      	orrs	r3, r2
 8003d64:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	f003 0308 	and.w	r3, r3, #8
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d010      	beq.n	8003d94 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	695a      	ldr	r2, [r3, #20]
 8003d76:	4b70      	ldr	r3, [pc, #448]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003d78:	69db      	ldr	r3, [r3, #28]
 8003d7a:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003d7e:	429a      	cmp	r2, r3
 8003d80:	d908      	bls.n	8003d94 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003d82:	4b6d      	ldr	r3, [pc, #436]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003d84:	69db      	ldr	r3, [r3, #28]
 8003d86:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	695b      	ldr	r3, [r3, #20]
 8003d8e:	496a      	ldr	r1, [pc, #424]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003d90:	4313      	orrs	r3, r2
 8003d92:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 0310 	and.w	r3, r3, #16
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d010      	beq.n	8003dc2 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	699a      	ldr	r2, [r3, #24]
 8003da4:	4b64      	ldr	r3, [pc, #400]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003da6:	69db      	ldr	r3, [r3, #28]
 8003da8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d908      	bls.n	8003dc2 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003db0:	4b61      	ldr	r3, [pc, #388]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003db2:	69db      	ldr	r3, [r3, #28]
 8003db4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	699b      	ldr	r3, [r3, #24]
 8003dbc:	495e      	ldr	r1, [pc, #376]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003dbe:	4313      	orrs	r3, r2
 8003dc0:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f003 0320 	and.w	r3, r3, #32
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d010      	beq.n	8003df0 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	69da      	ldr	r2, [r3, #28]
 8003dd2:	4b59      	ldr	r3, [pc, #356]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003dd4:	6a1b      	ldr	r3, [r3, #32]
 8003dd6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003dda:	429a      	cmp	r2, r3
 8003ddc:	d908      	bls.n	8003df0 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003dde:	4b56      	ldr	r3, [pc, #344]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003de0:	6a1b      	ldr	r3, [r3, #32]
 8003de2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	69db      	ldr	r3, [r3, #28]
 8003dea:	4953      	ldr	r1, [pc, #332]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003dec:	4313      	orrs	r3, r2
 8003dee:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f003 0302 	and.w	r3, r3, #2
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d010      	beq.n	8003e1e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	68da      	ldr	r2, [r3, #12]
 8003e00:	4b4d      	ldr	r3, [pc, #308]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003e02:	699b      	ldr	r3, [r3, #24]
 8003e04:	f003 030f 	and.w	r3, r3, #15
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d908      	bls.n	8003e1e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003e0c:	4b4a      	ldr	r3, [pc, #296]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003e0e:	699b      	ldr	r3, [r3, #24]
 8003e10:	f023 020f 	bic.w	r2, r3, #15
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	68db      	ldr	r3, [r3, #12]
 8003e18:	4947      	ldr	r1, [pc, #284]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	f003 0301 	and.w	r3, r3, #1
 8003e26:	2b00      	cmp	r3, #0
 8003e28:	d055      	beq.n	8003ed6 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8003e2a:	4b43      	ldr	r3, [pc, #268]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003e2c:	699b      	ldr	r3, [r3, #24]
 8003e2e:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	689b      	ldr	r3, [r3, #8]
 8003e36:	4940      	ldr	r1, [pc, #256]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003e38:	4313      	orrs	r3, r2
 8003e3a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	685b      	ldr	r3, [r3, #4]
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	d107      	bne.n	8003e54 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003e44:	4b3c      	ldr	r3, [pc, #240]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d121      	bne.n	8003e94 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003e50:	2301      	movs	r3, #1
 8003e52:	e0f6      	b.n	8004042 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	2b03      	cmp	r3, #3
 8003e5a:	d107      	bne.n	8003e6c <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8003e5c:	4b36      	ldr	r3, [pc, #216]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d115      	bne.n	8003e94 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003e68:	2301      	movs	r3, #1
 8003e6a:	e0ea      	b.n	8004042 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	685b      	ldr	r3, [r3, #4]
 8003e70:	2b01      	cmp	r3, #1
 8003e72:	d107      	bne.n	8003e84 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8003e74:	4b30      	ldr	r3, [pc, #192]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d109      	bne.n	8003e94 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003e80:	2301      	movs	r3, #1
 8003e82:	e0de      	b.n	8004042 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8003e84:	4b2c      	ldr	r3, [pc, #176]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003e86:	681b      	ldr	r3, [r3, #0]
 8003e88:	f003 0304 	and.w	r3, r3, #4
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d101      	bne.n	8003e94 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003e90:	2301      	movs	r3, #1
 8003e92:	e0d6      	b.n	8004042 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003e94:	4b28      	ldr	r3, [pc, #160]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003e96:	691b      	ldr	r3, [r3, #16]
 8003e98:	f023 0207 	bic.w	r2, r3, #7
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	685b      	ldr	r3, [r3, #4]
 8003ea0:	4925      	ldr	r1, [pc, #148]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003ea2:	4313      	orrs	r3, r2
 8003ea4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003ea6:	f7fd f921 	bl	80010ec <HAL_GetTick>
 8003eaa:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003eac:	e00a      	b.n	8003ec4 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003eae:	f7fd f91d 	bl	80010ec <HAL_GetTick>
 8003eb2:	4602      	mov	r2, r0
 8003eb4:	697b      	ldr	r3, [r7, #20]
 8003eb6:	1ad3      	subs	r3, r2, r3
 8003eb8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003ebc:	4293      	cmp	r3, r2
 8003ebe:	d901      	bls.n	8003ec4 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003ec0:	2303      	movs	r3, #3
 8003ec2:	e0be      	b.n	8004042 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ec4:	4b1c      	ldr	r3, [pc, #112]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003ec6:	691b      	ldr	r3, [r3, #16]
 8003ec8:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	00db      	lsls	r3, r3, #3
 8003ed2:	429a      	cmp	r2, r3
 8003ed4:	d1eb      	bne.n	8003eae <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f003 0302 	and.w	r3, r3, #2
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d010      	beq.n	8003f04 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	68da      	ldr	r2, [r3, #12]
 8003ee6:	4b14      	ldr	r3, [pc, #80]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003ee8:	699b      	ldr	r3, [r3, #24]
 8003eea:	f003 030f 	and.w	r3, r3, #15
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d208      	bcs.n	8003f04 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ef2:	4b11      	ldr	r3, [pc, #68]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003ef4:	699b      	ldr	r3, [r3, #24]
 8003ef6:	f023 020f 	bic.w	r2, r3, #15
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	68db      	ldr	r3, [r3, #12]
 8003efe:	490e      	ldr	r1, [pc, #56]	@ (8003f38 <HAL_RCC_ClockConfig+0x244>)
 8003f00:	4313      	orrs	r3, r2
 8003f02:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f04:	4b0b      	ldr	r3, [pc, #44]	@ (8003f34 <HAL_RCC_ClockConfig+0x240>)
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f003 030f 	and.w	r3, r3, #15
 8003f0c:	683a      	ldr	r2, [r7, #0]
 8003f0e:	429a      	cmp	r2, r3
 8003f10:	d214      	bcs.n	8003f3c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f12:	4b08      	ldr	r3, [pc, #32]	@ (8003f34 <HAL_RCC_ClockConfig+0x240>)
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	f023 020f 	bic.w	r2, r3, #15
 8003f1a:	4906      	ldr	r1, [pc, #24]	@ (8003f34 <HAL_RCC_ClockConfig+0x240>)
 8003f1c:	683b      	ldr	r3, [r7, #0]
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f22:	4b04      	ldr	r3, [pc, #16]	@ (8003f34 <HAL_RCC_ClockConfig+0x240>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f003 030f 	and.w	r3, r3, #15
 8003f2a:	683a      	ldr	r2, [r7, #0]
 8003f2c:	429a      	cmp	r2, r3
 8003f2e:	d005      	beq.n	8003f3c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003f30:	2301      	movs	r3, #1
 8003f32:	e086      	b.n	8004042 <HAL_RCC_ClockConfig+0x34e>
 8003f34:	52002000 	.word	0x52002000
 8003f38:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 0304 	and.w	r3, r3, #4
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d010      	beq.n	8003f6a <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	691a      	ldr	r2, [r3, #16]
 8003f4c:	4b3f      	ldr	r3, [pc, #252]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003f4e:	699b      	ldr	r3, [r3, #24]
 8003f50:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d208      	bcs.n	8003f6a <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003f58:	4b3c      	ldr	r3, [pc, #240]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003f5a:	699b      	ldr	r3, [r3, #24]
 8003f5c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	691b      	ldr	r3, [r3, #16]
 8003f64:	4939      	ldr	r1, [pc, #228]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003f66:	4313      	orrs	r3, r2
 8003f68:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f003 0308 	and.w	r3, r3, #8
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d010      	beq.n	8003f98 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	695a      	ldr	r2, [r3, #20]
 8003f7a:	4b34      	ldr	r3, [pc, #208]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003f7c:	69db      	ldr	r3, [r3, #28]
 8003f7e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d208      	bcs.n	8003f98 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8003f86:	4b31      	ldr	r3, [pc, #196]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003f88:	69db      	ldr	r3, [r3, #28]
 8003f8a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	695b      	ldr	r3, [r3, #20]
 8003f92:	492e      	ldr	r1, [pc, #184]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003f94:	4313      	orrs	r3, r2
 8003f96:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	f003 0310 	and.w	r3, r3, #16
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d010      	beq.n	8003fc6 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	699a      	ldr	r2, [r3, #24]
 8003fa8:	4b28      	ldr	r3, [pc, #160]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003faa:	69db      	ldr	r3, [r3, #28]
 8003fac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8003fb0:	429a      	cmp	r2, r3
 8003fb2:	d208      	bcs.n	8003fc6 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8003fb4:	4b25      	ldr	r3, [pc, #148]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003fb6:	69db      	ldr	r3, [r3, #28]
 8003fb8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	699b      	ldr	r3, [r3, #24]
 8003fc0:	4922      	ldr	r1, [pc, #136]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003fc2:	4313      	orrs	r3, r2
 8003fc4:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	f003 0320 	and.w	r3, r3, #32
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d010      	beq.n	8003ff4 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	69da      	ldr	r2, [r3, #28]
 8003fd6:	4b1d      	ldr	r3, [pc, #116]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003fd8:	6a1b      	ldr	r3, [r3, #32]
 8003fda:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003fde:	429a      	cmp	r2, r3
 8003fe0:	d208      	bcs.n	8003ff4 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003fe2:	4b1a      	ldr	r3, [pc, #104]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003fe4:	6a1b      	ldr	r3, [r3, #32]
 8003fe6:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	69db      	ldr	r3, [r3, #28]
 8003fee:	4917      	ldr	r1, [pc, #92]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003ff4:	f000 f834 	bl	8004060 <HAL_RCC_GetSysClockFreq>
 8003ff8:	4602      	mov	r2, r0
 8003ffa:	4b14      	ldr	r3, [pc, #80]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8003ffc:	699b      	ldr	r3, [r3, #24]
 8003ffe:	0a1b      	lsrs	r3, r3, #8
 8004000:	f003 030f 	and.w	r3, r3, #15
 8004004:	4912      	ldr	r1, [pc, #72]	@ (8004050 <HAL_RCC_ClockConfig+0x35c>)
 8004006:	5ccb      	ldrb	r3, [r1, r3]
 8004008:	f003 031f 	and.w	r3, r3, #31
 800400c:	fa22 f303 	lsr.w	r3, r2, r3
 8004010:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004012:	4b0e      	ldr	r3, [pc, #56]	@ (800404c <HAL_RCC_ClockConfig+0x358>)
 8004014:	699b      	ldr	r3, [r3, #24]
 8004016:	f003 030f 	and.w	r3, r3, #15
 800401a:	4a0d      	ldr	r2, [pc, #52]	@ (8004050 <HAL_RCC_ClockConfig+0x35c>)
 800401c:	5cd3      	ldrb	r3, [r2, r3]
 800401e:	f003 031f 	and.w	r3, r3, #31
 8004022:	693a      	ldr	r2, [r7, #16]
 8004024:	fa22 f303 	lsr.w	r3, r2, r3
 8004028:	4a0a      	ldr	r2, [pc, #40]	@ (8004054 <HAL_RCC_ClockConfig+0x360>)
 800402a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800402c:	4a0a      	ldr	r2, [pc, #40]	@ (8004058 <HAL_RCC_ClockConfig+0x364>)
 800402e:	693b      	ldr	r3, [r7, #16]
 8004030:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8004032:	4b0a      	ldr	r3, [pc, #40]	@ (800405c <HAL_RCC_ClockConfig+0x368>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	4618      	mov	r0, r3
 8004038:	f7fc fcb8 	bl	80009ac <HAL_InitTick>
 800403c:	4603      	mov	r3, r0
 800403e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8004040:	7bfb      	ldrb	r3, [r7, #15]
}
 8004042:	4618      	mov	r0, r3
 8004044:	3718      	adds	r7, #24
 8004046:	46bd      	mov	sp, r7
 8004048:	bd80      	pop	{r7, pc}
 800404a:	bf00      	nop
 800404c:	58024400 	.word	0x58024400
 8004050:	080187ac 	.word	0x080187ac
 8004054:	24000004 	.word	0x24000004
 8004058:	24000000 	.word	0x24000000
 800405c:	24000008 	.word	0x24000008

08004060 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004060:	b480      	push	{r7}
 8004062:	b089      	sub	sp, #36	@ 0x24
 8004064:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004066:	4bb3      	ldr	r3, [pc, #716]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004068:	691b      	ldr	r3, [r3, #16]
 800406a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800406e:	2b18      	cmp	r3, #24
 8004070:	f200 8155 	bhi.w	800431e <HAL_RCC_GetSysClockFreq+0x2be>
 8004074:	a201      	add	r2, pc, #4	@ (adr r2, 800407c <HAL_RCC_GetSysClockFreq+0x1c>)
 8004076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800407a:	bf00      	nop
 800407c:	080040e1 	.word	0x080040e1
 8004080:	0800431f 	.word	0x0800431f
 8004084:	0800431f 	.word	0x0800431f
 8004088:	0800431f 	.word	0x0800431f
 800408c:	0800431f 	.word	0x0800431f
 8004090:	0800431f 	.word	0x0800431f
 8004094:	0800431f 	.word	0x0800431f
 8004098:	0800431f 	.word	0x0800431f
 800409c:	08004107 	.word	0x08004107
 80040a0:	0800431f 	.word	0x0800431f
 80040a4:	0800431f 	.word	0x0800431f
 80040a8:	0800431f 	.word	0x0800431f
 80040ac:	0800431f 	.word	0x0800431f
 80040b0:	0800431f 	.word	0x0800431f
 80040b4:	0800431f 	.word	0x0800431f
 80040b8:	0800431f 	.word	0x0800431f
 80040bc:	0800410d 	.word	0x0800410d
 80040c0:	0800431f 	.word	0x0800431f
 80040c4:	0800431f 	.word	0x0800431f
 80040c8:	0800431f 	.word	0x0800431f
 80040cc:	0800431f 	.word	0x0800431f
 80040d0:	0800431f 	.word	0x0800431f
 80040d4:	0800431f 	.word	0x0800431f
 80040d8:	0800431f 	.word	0x0800431f
 80040dc:	08004113 	.word	0x08004113
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80040e0:	4b94      	ldr	r3, [pc, #592]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f003 0320 	and.w	r3, r3, #32
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d009      	beq.n	8004100 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80040ec:	4b91      	ldr	r3, [pc, #580]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	08db      	lsrs	r3, r3, #3
 80040f2:	f003 0303 	and.w	r3, r3, #3
 80040f6:	4a90      	ldr	r2, [pc, #576]	@ (8004338 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80040f8:	fa22 f303 	lsr.w	r3, r2, r3
 80040fc:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 80040fe:	e111      	b.n	8004324 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8004100:	4b8d      	ldr	r3, [pc, #564]	@ (8004338 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8004102:	61bb      	str	r3, [r7, #24]
      break;
 8004104:	e10e      	b.n	8004324 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8004106:	4b8d      	ldr	r3, [pc, #564]	@ (800433c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004108:	61bb      	str	r3, [r7, #24]
      break;
 800410a:	e10b      	b.n	8004324 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800410c:	4b8c      	ldr	r3, [pc, #560]	@ (8004340 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800410e:	61bb      	str	r3, [r7, #24]
      break;
 8004110:	e108      	b.n	8004324 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8004112:	4b88      	ldr	r3, [pc, #544]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004114:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004116:	f003 0303 	and.w	r3, r3, #3
 800411a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800411c:	4b85      	ldr	r3, [pc, #532]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800411e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004120:	091b      	lsrs	r3, r3, #4
 8004122:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004126:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8004128:	4b82      	ldr	r3, [pc, #520]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800412a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800412c:	f003 0301 	and.w	r3, r3, #1
 8004130:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8004132:	4b80      	ldr	r3, [pc, #512]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004134:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004136:	08db      	lsrs	r3, r3, #3
 8004138:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800413c:	68fa      	ldr	r2, [r7, #12]
 800413e:	fb02 f303 	mul.w	r3, r2, r3
 8004142:	ee07 3a90 	vmov	s15, r3
 8004146:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800414a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	2b00      	cmp	r3, #0
 8004152:	f000 80e1 	beq.w	8004318 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8004156:	697b      	ldr	r3, [r7, #20]
 8004158:	2b02      	cmp	r3, #2
 800415a:	f000 8083 	beq.w	8004264 <HAL_RCC_GetSysClockFreq+0x204>
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	2b02      	cmp	r3, #2
 8004162:	f200 80a1 	bhi.w	80042a8 <HAL_RCC_GetSysClockFreq+0x248>
 8004166:	697b      	ldr	r3, [r7, #20]
 8004168:	2b00      	cmp	r3, #0
 800416a:	d003      	beq.n	8004174 <HAL_RCC_GetSysClockFreq+0x114>
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	2b01      	cmp	r3, #1
 8004170:	d056      	beq.n	8004220 <HAL_RCC_GetSysClockFreq+0x1c0>
 8004172:	e099      	b.n	80042a8 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8004174:	4b6f      	ldr	r3, [pc, #444]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f003 0320 	and.w	r3, r3, #32
 800417c:	2b00      	cmp	r3, #0
 800417e:	d02d      	beq.n	80041dc <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8004180:	4b6c      	ldr	r3, [pc, #432]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	08db      	lsrs	r3, r3, #3
 8004186:	f003 0303 	and.w	r3, r3, #3
 800418a:	4a6b      	ldr	r2, [pc, #428]	@ (8004338 <HAL_RCC_GetSysClockFreq+0x2d8>)
 800418c:	fa22 f303 	lsr.w	r3, r2, r3
 8004190:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	ee07 3a90 	vmov	s15, r3
 8004198:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800419c:	693b      	ldr	r3, [r7, #16]
 800419e:	ee07 3a90 	vmov	s15, r3
 80041a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041aa:	4b62      	ldr	r3, [pc, #392]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041b2:	ee07 3a90 	vmov	s15, r3
 80041b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041ba:	ed97 6a02 	vldr	s12, [r7, #8]
 80041be:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8004344 <HAL_RCC_GetSysClockFreq+0x2e4>
 80041c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80041c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80041ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80041d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041d6:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 80041da:	e087      	b.n	80042ec <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80041dc:	693b      	ldr	r3, [r7, #16]
 80041de:	ee07 3a90 	vmov	s15, r3
 80041e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041e6:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8004348 <HAL_RCC_GetSysClockFreq+0x2e8>
 80041ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041ee:	4b51      	ldr	r3, [pc, #324]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80041f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041f6:	ee07 3a90 	vmov	s15, r3
 80041fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80041fe:	ed97 6a02 	vldr	s12, [r7, #8]
 8004202:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8004344 <HAL_RCC_GetSysClockFreq+0x2e4>
 8004206:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800420a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800420e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004212:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8004216:	ee67 7a27 	vmul.f32	s15, s14, s15
 800421a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800421e:	e065      	b.n	80042ec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	ee07 3a90 	vmov	s15, r3
 8004226:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800422a:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800434c <HAL_RCC_GetSysClockFreq+0x2ec>
 800422e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004232:	4b40      	ldr	r3, [pc, #256]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004236:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800423a:	ee07 3a90 	vmov	s15, r3
 800423e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004242:	ed97 6a02 	vldr	s12, [r7, #8]
 8004246:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8004344 <HAL_RCC_GetSysClockFreq+0x2e4>
 800424a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800424e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004252:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004256:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800425a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800425e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8004262:	e043      	b.n	80042ec <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004264:	693b      	ldr	r3, [r7, #16]
 8004266:	ee07 3a90 	vmov	s15, r3
 800426a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800426e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8004350 <HAL_RCC_GetSysClockFreq+0x2f0>
 8004272:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004276:	4b2f      	ldr	r3, [pc, #188]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8004278:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800427a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800427e:	ee07 3a90 	vmov	s15, r3
 8004282:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004286:	ed97 6a02 	vldr	s12, [r7, #8]
 800428a:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8004344 <HAL_RCC_GetSysClockFreq+0x2e4>
 800428e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004292:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004296:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800429a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800429e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042a2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80042a6:	e021      	b.n	80042ec <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	ee07 3a90 	vmov	s15, r3
 80042ae:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80042b2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800434c <HAL_RCC_GetSysClockFreq+0x2ec>
 80042b6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80042ba:	4b1e      	ldr	r3, [pc, #120]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042be:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80042c2:	ee07 3a90 	vmov	s15, r3
 80042c6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80042ca:	ed97 6a02 	vldr	s12, [r7, #8]
 80042ce:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8004344 <HAL_RCC_GetSysClockFreq+0x2e4>
 80042d2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80042d6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80042da:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80042de:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80042e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80042e6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80042ea:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 80042ec:	4b11      	ldr	r3, [pc, #68]	@ (8004334 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80042ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042f0:	0a5b      	lsrs	r3, r3, #9
 80042f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042f6:	3301      	adds	r3, #1
 80042f8:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 80042fa:	683b      	ldr	r3, [r7, #0]
 80042fc:	ee07 3a90 	vmov	s15, r3
 8004300:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8004304:	edd7 6a07 	vldr	s13, [r7, #28]
 8004308:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800430c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004310:	ee17 3a90 	vmov	r3, s15
 8004314:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8004316:	e005      	b.n	8004324 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8004318:	2300      	movs	r3, #0
 800431a:	61bb      	str	r3, [r7, #24]
      break;
 800431c:	e002      	b.n	8004324 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 800431e:	4b07      	ldr	r3, [pc, #28]	@ (800433c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8004320:	61bb      	str	r3, [r7, #24]
      break;
 8004322:	bf00      	nop
  }

  return sysclockfreq;
 8004324:	69bb      	ldr	r3, [r7, #24]
}
 8004326:	4618      	mov	r0, r3
 8004328:	3724      	adds	r7, #36	@ 0x24
 800432a:	46bd      	mov	sp, r7
 800432c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004330:	4770      	bx	lr
 8004332:	bf00      	nop
 8004334:	58024400 	.word	0x58024400
 8004338:	03d09000 	.word	0x03d09000
 800433c:	003d0900 	.word	0x003d0900
 8004340:	017d7840 	.word	0x017d7840
 8004344:	46000000 	.word	0x46000000
 8004348:	4c742400 	.word	0x4c742400
 800434c:	4a742400 	.word	0x4a742400
 8004350:	4bbebc20 	.word	0x4bbebc20

08004354 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004354:	b580      	push	{r7, lr}
 8004356:	b082      	sub	sp, #8
 8004358:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 800435a:	f7ff fe81 	bl	8004060 <HAL_RCC_GetSysClockFreq>
 800435e:	4602      	mov	r2, r0
 8004360:	4b10      	ldr	r3, [pc, #64]	@ (80043a4 <HAL_RCC_GetHCLKFreq+0x50>)
 8004362:	699b      	ldr	r3, [r3, #24]
 8004364:	0a1b      	lsrs	r3, r3, #8
 8004366:	f003 030f 	and.w	r3, r3, #15
 800436a:	490f      	ldr	r1, [pc, #60]	@ (80043a8 <HAL_RCC_GetHCLKFreq+0x54>)
 800436c:	5ccb      	ldrb	r3, [r1, r3]
 800436e:	f003 031f 	and.w	r3, r3, #31
 8004372:	fa22 f303 	lsr.w	r3, r2, r3
 8004376:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8004378:	4b0a      	ldr	r3, [pc, #40]	@ (80043a4 <HAL_RCC_GetHCLKFreq+0x50>)
 800437a:	699b      	ldr	r3, [r3, #24]
 800437c:	f003 030f 	and.w	r3, r3, #15
 8004380:	4a09      	ldr	r2, [pc, #36]	@ (80043a8 <HAL_RCC_GetHCLKFreq+0x54>)
 8004382:	5cd3      	ldrb	r3, [r2, r3]
 8004384:	f003 031f 	and.w	r3, r3, #31
 8004388:	687a      	ldr	r2, [r7, #4]
 800438a:	fa22 f303 	lsr.w	r3, r2, r3
 800438e:	4a07      	ldr	r2, [pc, #28]	@ (80043ac <HAL_RCC_GetHCLKFreq+0x58>)
 8004390:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8004392:	4a07      	ldr	r2, [pc, #28]	@ (80043b0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8004398:	4b04      	ldr	r3, [pc, #16]	@ (80043ac <HAL_RCC_GetHCLKFreq+0x58>)
 800439a:	681b      	ldr	r3, [r3, #0]
}
 800439c:	4618      	mov	r0, r3
 800439e:	3708      	adds	r7, #8
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}
 80043a4:	58024400 	.word	0x58024400
 80043a8:	080187ac 	.word	0x080187ac
 80043ac:	24000004 	.word	0x24000004
 80043b0:	24000000 	.word	0x24000000

080043b4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80043b4:	b580      	push	{r7, lr}
 80043b6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 80043b8:	f7ff ffcc 	bl	8004354 <HAL_RCC_GetHCLKFreq>
 80043bc:	4602      	mov	r2, r0
 80043be:	4b06      	ldr	r3, [pc, #24]	@ (80043d8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80043c0:	69db      	ldr	r3, [r3, #28]
 80043c2:	091b      	lsrs	r3, r3, #4
 80043c4:	f003 0307 	and.w	r3, r3, #7
 80043c8:	4904      	ldr	r1, [pc, #16]	@ (80043dc <HAL_RCC_GetPCLK1Freq+0x28>)
 80043ca:	5ccb      	ldrb	r3, [r1, r3]
 80043cc:	f003 031f 	and.w	r3, r3, #31
 80043d0:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	bd80      	pop	{r7, pc}
 80043d8:	58024400 	.word	0x58024400
 80043dc:	080187ac 	.word	0x080187ac

080043e0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b083      	sub	sp, #12
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
 80043e8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	223f      	movs	r2, #63	@ 0x3f
 80043ee:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80043f0:	4b1a      	ldr	r3, [pc, #104]	@ (800445c <HAL_RCC_GetClockConfig+0x7c>)
 80043f2:	691b      	ldr	r3, [r3, #16]
 80043f4:	f003 0207 	and.w	r2, r3, #7
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 80043fc:	4b17      	ldr	r3, [pc, #92]	@ (800445c <HAL_RCC_GetClockConfig+0x7c>)
 80043fe:	699b      	ldr	r3, [r3, #24]
 8004400:	f403 6270 	and.w	r2, r3, #3840	@ 0xf00
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8004408:	4b14      	ldr	r3, [pc, #80]	@ (800445c <HAL_RCC_GetClockConfig+0x7c>)
 800440a:	699b      	ldr	r3, [r3, #24]
 800440c:	f003 020f 	and.w	r2, r3, #15
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8004414:	4b11      	ldr	r3, [pc, #68]	@ (800445c <HAL_RCC_GetClockConfig+0x7c>)
 8004416:	699b      	ldr	r3, [r3, #24]
 8004418:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8004420:	4b0e      	ldr	r3, [pc, #56]	@ (800445c <HAL_RCC_GetClockConfig+0x7c>)
 8004422:	69db      	ldr	r3, [r3, #28]
 8004424:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 800442c:	4b0b      	ldr	r3, [pc, #44]	@ (800445c <HAL_RCC_GetClockConfig+0x7c>)
 800442e:	69db      	ldr	r3, [r3, #28]
 8004430:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8004438:	4b08      	ldr	r3, [pc, #32]	@ (800445c <HAL_RCC_GetClockConfig+0x7c>)
 800443a:	6a1b      	ldr	r3, [r3, #32]
 800443c:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004444:	4b06      	ldr	r3, [pc, #24]	@ (8004460 <HAL_RCC_GetClockConfig+0x80>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f003 020f 	and.w	r2, r3, #15
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	601a      	str	r2, [r3, #0]
}
 8004450:	bf00      	nop
 8004452:	370c      	adds	r7, #12
 8004454:	46bd      	mov	sp, r7
 8004456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445a:	4770      	bx	lr
 800445c:	58024400 	.word	0x58024400
 8004460:	52002000 	.word	0x52002000

08004464 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004464:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004468:	b0ca      	sub	sp, #296	@ 0x128
 800446a:	af00      	add	r7, sp, #0
 800446c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004470:	2300      	movs	r3, #0
 8004472:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004476:	2300      	movs	r3, #0
 8004478:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800447c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004484:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8004488:	2500      	movs	r5, #0
 800448a:	ea54 0305 	orrs.w	r3, r4, r5
 800448e:	d049      	beq.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8004490:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004494:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004496:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800449a:	d02f      	beq.n	80044fc <HAL_RCCEx_PeriphCLKConfig+0x98>
 800449c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80044a0:	d828      	bhi.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80044a2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80044a6:	d01a      	beq.n	80044de <HAL_RCCEx_PeriphCLKConfig+0x7a>
 80044a8:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80044ac:	d822      	bhi.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d003      	beq.n	80044ba <HAL_RCCEx_PeriphCLKConfig+0x56>
 80044b2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80044b6:	d007      	beq.n	80044c8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80044b8:	e01c      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80044ba:	4bb8      	ldr	r3, [pc, #736]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044be:	4ab7      	ldr	r2, [pc, #732]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80044c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80044c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80044c6:	e01a      	b.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80044c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044cc:	3308      	adds	r3, #8
 80044ce:	2102      	movs	r1, #2
 80044d0:	4618      	mov	r0, r3
 80044d2:	f001 f9d1 	bl	8005878 <RCCEx_PLL2_Config>
 80044d6:	4603      	mov	r3, r0
 80044d8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80044dc:	e00f      	b.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80044de:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80044e2:	3328      	adds	r3, #40	@ 0x28
 80044e4:	2102      	movs	r1, #2
 80044e6:	4618      	mov	r0, r3
 80044e8:	f001 fa78 	bl	80059dc <RCCEx_PLL3_Config>
 80044ec:	4603      	mov	r3, r0
 80044ee:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80044f2:	e004      	b.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80044f4:	2301      	movs	r3, #1
 80044f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80044fa:	e000      	b.n	80044fe <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80044fc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80044fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004502:	2b00      	cmp	r3, #0
 8004504:	d10a      	bne.n	800451c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8004506:	4ba5      	ldr	r3, [pc, #660]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004508:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800450a:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800450e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004512:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8004514:	4aa1      	ldr	r2, [pc, #644]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004516:	430b      	orrs	r3, r1
 8004518:	6513      	str	r3, [r2, #80]	@ 0x50
 800451a:	e003      	b.n	8004524 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800451c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004520:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8004524:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800452c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8004530:	f04f 0900 	mov.w	r9, #0
 8004534:	ea58 0309 	orrs.w	r3, r8, r9
 8004538:	d047      	beq.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800453a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800453e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004540:	2b04      	cmp	r3, #4
 8004542:	d82a      	bhi.n	800459a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004544:	a201      	add	r2, pc, #4	@ (adr r2, 800454c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8004546:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800454a:	bf00      	nop
 800454c:	08004561 	.word	0x08004561
 8004550:	0800456f 	.word	0x0800456f
 8004554:	08004585 	.word	0x08004585
 8004558:	080045a3 	.word	0x080045a3
 800455c:	080045a3 	.word	0x080045a3
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004560:	4b8e      	ldr	r3, [pc, #568]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004562:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004564:	4a8d      	ldr	r2, [pc, #564]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004566:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800456a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800456c:	e01a      	b.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800456e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004572:	3308      	adds	r3, #8
 8004574:	2100      	movs	r1, #0
 8004576:	4618      	mov	r0, r3
 8004578:	f001 f97e 	bl	8005878 <RCCEx_PLL2_Config>
 800457c:	4603      	mov	r3, r0
 800457e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004582:	e00f      	b.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004584:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004588:	3328      	adds	r3, #40	@ 0x28
 800458a:	2100      	movs	r1, #0
 800458c:	4618      	mov	r0, r3
 800458e:	f001 fa25 	bl	80059dc <RCCEx_PLL3_Config>
 8004592:	4603      	mov	r3, r0
 8004594:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8004598:	e004      	b.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800459a:	2301      	movs	r3, #1
 800459c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80045a0:	e000      	b.n	80045a4 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 80045a2:	bf00      	nop
    }

    if (ret == HAL_OK)
 80045a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d10a      	bne.n	80045c2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80045ac:	4b7b      	ldr	r3, [pc, #492]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80045ae:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045b0:	f023 0107 	bic.w	r1, r3, #7
 80045b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045ba:	4a78      	ldr	r2, [pc, #480]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80045bc:	430b      	orrs	r3, r1
 80045be:	6513      	str	r3, [r2, #80]	@ 0x50
 80045c0:	e003      	b.n	80045ca <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80045c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80045c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80045ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80045d2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80045d6:	f04f 0b00 	mov.w	fp, #0
 80045da:	ea5a 030b 	orrs.w	r3, sl, fp
 80045de:	d04c      	beq.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80045e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80045e4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045ea:	d030      	beq.n	800464e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80045ec:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80045f0:	d829      	bhi.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80045f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80045f4:	d02d      	beq.n	8004652 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80045f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80045f8:	d825      	bhi.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80045fa:	2b80      	cmp	r3, #128	@ 0x80
 80045fc:	d018      	beq.n	8004630 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80045fe:	2b80      	cmp	r3, #128	@ 0x80
 8004600:	d821      	bhi.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8004602:	2b00      	cmp	r3, #0
 8004604:	d002      	beq.n	800460c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8004606:	2b40      	cmp	r3, #64	@ 0x40
 8004608:	d007      	beq.n	800461a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 800460a:	e01c      	b.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800460c:	4b63      	ldr	r3, [pc, #396]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800460e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004610:	4a62      	ldr	r2, [pc, #392]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004612:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004616:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004618:	e01c      	b.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800461a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800461e:	3308      	adds	r3, #8
 8004620:	2100      	movs	r1, #0
 8004622:	4618      	mov	r0, r3
 8004624:	f001 f928 	bl	8005878 <RCCEx_PLL2_Config>
 8004628:	4603      	mov	r3, r0
 800462a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800462e:	e011      	b.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004630:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004634:	3328      	adds	r3, #40	@ 0x28
 8004636:	2100      	movs	r1, #0
 8004638:	4618      	mov	r0, r3
 800463a:	f001 f9cf 	bl	80059dc <RCCEx_PLL3_Config>
 800463e:	4603      	mov	r3, r0
 8004640:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8004644:	e006      	b.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004646:	2301      	movs	r3, #1
 8004648:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800464c:	e002      	b.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800464e:	bf00      	nop
 8004650:	e000      	b.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8004652:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004654:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004658:	2b00      	cmp	r3, #0
 800465a:	d10a      	bne.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800465c:	4b4f      	ldr	r3, [pc, #316]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800465e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004660:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8004664:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004668:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800466a:	4a4c      	ldr	r2, [pc, #304]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800466c:	430b      	orrs	r3, r1
 800466e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004670:	e003      	b.n	800467a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004672:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004676:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800467a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800467e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004682:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004686:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800468a:	2300      	movs	r3, #0
 800468c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8004690:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8004694:	460b      	mov	r3, r1
 8004696:	4313      	orrs	r3, r2
 8004698:	d053      	beq.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800469a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800469e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80046a2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80046a6:	d035      	beq.n	8004714 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 80046a8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 80046ac:	d82e      	bhi.n	800470c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80046ae:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80046b2:	d031      	beq.n	8004718 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80046b4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80046b8:	d828      	bhi.n	800470c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80046ba:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80046be:	d01a      	beq.n	80046f6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80046c0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80046c4:	d822      	bhi.n	800470c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d003      	beq.n	80046d2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80046ca:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80046ce:	d007      	beq.n	80046e0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80046d0:	e01c      	b.n	800470c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80046d2:	4b32      	ldr	r3, [pc, #200]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80046d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046d6:	4a31      	ldr	r2, [pc, #196]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80046d8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80046dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80046de:	e01c      	b.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80046e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046e4:	3308      	adds	r3, #8
 80046e6:	2100      	movs	r1, #0
 80046e8:	4618      	mov	r0, r3
 80046ea:	f001 f8c5 	bl	8005878 <RCCEx_PLL2_Config>
 80046ee:	4603      	mov	r3, r0
 80046f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80046f4:	e011      	b.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80046f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80046fa:	3328      	adds	r3, #40	@ 0x28
 80046fc:	2100      	movs	r1, #0
 80046fe:	4618      	mov	r0, r3
 8004700:	f001 f96c 	bl	80059dc <RCCEx_PLL3_Config>
 8004704:	4603      	mov	r3, r0
 8004706:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800470a:	e006      	b.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 800470c:	2301      	movs	r3, #1
 800470e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004712:	e002      	b.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004714:	bf00      	nop
 8004716:	e000      	b.n	800471a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8004718:	bf00      	nop
    }

    if (ret == HAL_OK)
 800471a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800471e:	2b00      	cmp	r3, #0
 8004720:	d10b      	bne.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8004722:	4b1e      	ldr	r3, [pc, #120]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004724:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004726:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800472a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800472e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8004732:	4a1a      	ldr	r2, [pc, #104]	@ (800479c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8004734:	430b      	orrs	r3, r1
 8004736:	6593      	str	r3, [r2, #88]	@ 0x58
 8004738:	e003      	b.n	8004742 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800473a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800473e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8004742:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004746:	e9d3 2300 	ldrd	r2, r3, [r3]
 800474a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800474e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8004752:	2300      	movs	r3, #0
 8004754:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8004758:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800475c:	460b      	mov	r3, r1
 800475e:	4313      	orrs	r3, r2
 8004760:	d056      	beq.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8004762:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004766:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800476a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800476e:	d038      	beq.n	80047e2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8004770:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004774:	d831      	bhi.n	80047da <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004776:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800477a:	d034      	beq.n	80047e6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800477c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8004780:	d82b      	bhi.n	80047da <HAL_RCCEx_PeriphCLKConfig+0x376>
 8004782:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004786:	d01d      	beq.n	80047c4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8004788:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800478c:	d825      	bhi.n	80047da <HAL_RCCEx_PeriphCLKConfig+0x376>
 800478e:	2b00      	cmp	r3, #0
 8004790:	d006      	beq.n	80047a0 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8004792:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004796:	d00a      	beq.n	80047ae <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8004798:	e01f      	b.n	80047da <HAL_RCCEx_PeriphCLKConfig+0x376>
 800479a:	bf00      	nop
 800479c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80047a0:	4ba2      	ldr	r3, [pc, #648]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047a4:	4aa1      	ldr	r2, [pc, #644]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047a6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80047aa:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80047ac:	e01c      	b.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80047ae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047b2:	3308      	adds	r3, #8
 80047b4:	2100      	movs	r1, #0
 80047b6:	4618      	mov	r0, r3
 80047b8:	f001 f85e 	bl	8005878 <RCCEx_PLL2_Config>
 80047bc:	4603      	mov	r3, r0
 80047be:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80047c2:	e011      	b.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80047c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047c8:	3328      	adds	r3, #40	@ 0x28
 80047ca:	2100      	movs	r1, #0
 80047cc:	4618      	mov	r0, r3
 80047ce:	f001 f905 	bl	80059dc <RCCEx_PLL3_Config>
 80047d2:	4603      	mov	r3, r0
 80047d4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80047d8:	e006      	b.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80047da:	2301      	movs	r3, #1
 80047dc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80047e0:	e002      	b.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80047e2:	bf00      	nop
 80047e4:	e000      	b.n	80047e8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80047e6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80047e8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80047ec:	2b00      	cmp	r3, #0
 80047ee:	d10b      	bne.n	8004808 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80047f0:	4b8e      	ldr	r3, [pc, #568]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80047f2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047f4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80047f8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80047fc:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8004800:	4a8a      	ldr	r2, [pc, #552]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004802:	430b      	orrs	r3, r1
 8004804:	6593      	str	r3, [r2, #88]	@ 0x58
 8004806:	e003      	b.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004808:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800480c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8004810:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004814:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004818:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800481c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8004820:	2300      	movs	r3, #0
 8004822:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8004826:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800482a:	460b      	mov	r3, r1
 800482c:	4313      	orrs	r3, r2
 800482e:	d03a      	beq.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8004830:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004834:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004836:	2b30      	cmp	r3, #48	@ 0x30
 8004838:	d01f      	beq.n	800487a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800483a:	2b30      	cmp	r3, #48	@ 0x30
 800483c:	d819      	bhi.n	8004872 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800483e:	2b20      	cmp	r3, #32
 8004840:	d00c      	beq.n	800485c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8004842:	2b20      	cmp	r3, #32
 8004844:	d815      	bhi.n	8004872 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8004846:	2b00      	cmp	r3, #0
 8004848:	d019      	beq.n	800487e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800484a:	2b10      	cmp	r3, #16
 800484c:	d111      	bne.n	8004872 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800484e:	4b77      	ldr	r3, [pc, #476]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004850:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004852:	4a76      	ldr	r2, [pc, #472]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004854:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004858:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800485a:	e011      	b.n	8004880 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800485c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004860:	3308      	adds	r3, #8
 8004862:	2102      	movs	r1, #2
 8004864:	4618      	mov	r0, r3
 8004866:	f001 f807 	bl	8005878 <RCCEx_PLL2_Config>
 800486a:	4603      	mov	r3, r0
 800486c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8004870:	e006      	b.n	8004880 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004872:	2301      	movs	r3, #1
 8004874:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004878:	e002      	b.n	8004880 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800487a:	bf00      	nop
 800487c:	e000      	b.n	8004880 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800487e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004880:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004884:	2b00      	cmp	r3, #0
 8004886:	d10a      	bne.n	800489e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8004888:	4b68      	ldr	r3, [pc, #416]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800488a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800488c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8004890:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004894:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004896:	4a65      	ldr	r2, [pc, #404]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004898:	430b      	orrs	r3, r1
 800489a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800489c:	e003      	b.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800489e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80048a2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 80048a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048ae:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80048b2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80048b6:	2300      	movs	r3, #0
 80048b8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80048bc:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80048c0:	460b      	mov	r3, r1
 80048c2:	4313      	orrs	r3, r2
 80048c4:	d051      	beq.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80048c6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80048ca:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80048cc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80048d0:	d035      	beq.n	800493e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80048d2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80048d6:	d82e      	bhi.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80048d8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80048dc:	d031      	beq.n	8004942 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80048de:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80048e2:	d828      	bhi.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80048e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048e8:	d01a      	beq.n	8004920 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80048ea:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048ee:	d822      	bhi.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d003      	beq.n	80048fc <HAL_RCCEx_PeriphCLKConfig+0x498>
 80048f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80048f8:	d007      	beq.n	800490a <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80048fa:	e01c      	b.n	8004936 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80048fc:	4b4b      	ldr	r3, [pc, #300]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80048fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004900:	4a4a      	ldr	r2, [pc, #296]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004902:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004906:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004908:	e01c      	b.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800490a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800490e:	3308      	adds	r3, #8
 8004910:	2100      	movs	r1, #0
 8004912:	4618      	mov	r0, r3
 8004914:	f000 ffb0 	bl	8005878 <RCCEx_PLL2_Config>
 8004918:	4603      	mov	r3, r0
 800491a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800491e:	e011      	b.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004920:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004924:	3328      	adds	r3, #40	@ 0x28
 8004926:	2100      	movs	r1, #0
 8004928:	4618      	mov	r0, r3
 800492a:	f001 f857 	bl	80059dc <RCCEx_PLL3_Config>
 800492e:	4603      	mov	r3, r0
 8004930:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004934:	e006      	b.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004936:	2301      	movs	r3, #1
 8004938:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800493c:	e002      	b.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800493e:	bf00      	nop
 8004940:	e000      	b.n	8004944 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8004942:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004944:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004948:	2b00      	cmp	r3, #0
 800494a:	d10a      	bne.n	8004962 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800494c:	4b37      	ldr	r3, [pc, #220]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800494e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004950:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8004954:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004958:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800495a:	4a34      	ldr	r2, [pc, #208]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800495c:	430b      	orrs	r3, r1
 800495e:	6513      	str	r3, [r2, #80]	@ 0x50
 8004960:	e003      	b.n	800496a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004962:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004966:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800496a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800496e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004972:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004976:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800497a:	2300      	movs	r3, #0
 800497c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8004980:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8004984:	460b      	mov	r3, r1
 8004986:	4313      	orrs	r3, r2
 8004988:	d056      	beq.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800498a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800498e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004990:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004994:	d033      	beq.n	80049fe <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004996:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800499a:	d82c      	bhi.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800499c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80049a0:	d02f      	beq.n	8004a02 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 80049a2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80049a6:	d826      	bhi.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80049a8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80049ac:	d02b      	beq.n	8004a06 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 80049ae:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80049b2:	d820      	bhi.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80049b4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80049b8:	d012      	beq.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80049ba:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80049be:	d81a      	bhi.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d022      	beq.n	8004a0a <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80049c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80049c8:	d115      	bne.n	80049f6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80049ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049ce:	3308      	adds	r3, #8
 80049d0:	2101      	movs	r1, #1
 80049d2:	4618      	mov	r0, r3
 80049d4:	f000 ff50 	bl	8005878 <RCCEx_PLL2_Config>
 80049d8:	4603      	mov	r3, r0
 80049da:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80049de:	e015      	b.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80049e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80049e4:	3328      	adds	r3, #40	@ 0x28
 80049e6:	2101      	movs	r1, #1
 80049e8:	4618      	mov	r0, r3
 80049ea:	f000 fff7 	bl	80059dc <RCCEx_PLL3_Config>
 80049ee:	4603      	mov	r3, r0
 80049f0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80049f4:	e00a      	b.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049f6:	2301      	movs	r3, #1
 80049f8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80049fc:	e006      	b.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80049fe:	bf00      	nop
 8004a00:	e004      	b.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004a02:	bf00      	nop
 8004a04:	e002      	b.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004a06:	bf00      	nop
 8004a08:	e000      	b.n	8004a0c <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004a0a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004a0c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d10d      	bne.n	8004a30 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004a14:	4b05      	ldr	r3, [pc, #20]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004a16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004a18:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8004a1c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a20:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004a22:	4a02      	ldr	r2, [pc, #8]	@ (8004a2c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004a24:	430b      	orrs	r3, r1
 8004a26:	6513      	str	r3, [r2, #80]	@ 0x50
 8004a28:	e006      	b.n	8004a38 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004a2a:	bf00      	nop
 8004a2c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004a30:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004a34:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8004a38:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a40:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004a44:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004a48:	2300      	movs	r3, #0
 8004a4a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8004a4e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8004a52:	460b      	mov	r3, r1
 8004a54:	4313      	orrs	r3, r2
 8004a56:	d055      	beq.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8004a58:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a5c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004a60:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a64:	d033      	beq.n	8004ace <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8004a66:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004a6a:	d82c      	bhi.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004a6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a70:	d02f      	beq.n	8004ad2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8004a72:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a76:	d826      	bhi.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004a78:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004a7c:	d02b      	beq.n	8004ad6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 8004a7e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8004a82:	d820      	bhi.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004a84:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a88:	d012      	beq.n	8004ab0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 8004a8a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004a8e:	d81a      	bhi.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8004a90:	2b00      	cmp	r3, #0
 8004a92:	d022      	beq.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004a94:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004a98:	d115      	bne.n	8004ac6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004a9a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004a9e:	3308      	adds	r3, #8
 8004aa0:	2101      	movs	r1, #1
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f000 fee8 	bl	8005878 <RCCEx_PLL2_Config>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004aae:	e015      	b.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004ab0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ab4:	3328      	adds	r3, #40	@ 0x28
 8004ab6:	2101      	movs	r1, #1
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f000 ff8f 	bl	80059dc <RCCEx_PLL3_Config>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004ac4:	e00a      	b.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004ac6:	2301      	movs	r3, #1
 8004ac8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004acc:	e006      	b.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004ace:	bf00      	nop
 8004ad0:	e004      	b.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004ad2:	bf00      	nop
 8004ad4:	e002      	b.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004ad6:	bf00      	nop
 8004ad8:	e000      	b.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004ada:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004adc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d10b      	bne.n	8004afc <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004ae4:	4ba3      	ldr	r3, [pc, #652]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ae6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004ae8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8004aec:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004af0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004af4:	4a9f      	ldr	r2, [pc, #636]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004af6:	430b      	orrs	r3, r1
 8004af8:	6593      	str	r3, [r2, #88]	@ 0x58
 8004afa:	e003      	b.n	8004b04 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004afc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b00:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004b04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b0c:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004b10:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004b14:	2300      	movs	r3, #0
 8004b16:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8004b1a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8004b1e:	460b      	mov	r3, r1
 8004b20:	4313      	orrs	r3, r2
 8004b22:	d037      	beq.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004b24:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b28:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b2a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b2e:	d00e      	beq.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8004b30:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004b34:	d816      	bhi.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d018      	beq.n	8004b6c <HAL_RCCEx_PeriphCLKConfig+0x708>
 8004b3a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004b3e:	d111      	bne.n	8004b64 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b40:	4b8c      	ldr	r3, [pc, #560]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b44:	4a8b      	ldr	r2, [pc, #556]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004b4a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004b4c:	e00f      	b.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004b4e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b52:	3308      	adds	r3, #8
 8004b54:	2101      	movs	r1, #1
 8004b56:	4618      	mov	r0, r3
 8004b58:	f000 fe8e 	bl	8005878 <RCCEx_PLL2_Config>
 8004b5c:	4603      	mov	r3, r0
 8004b5e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8004b62:	e004      	b.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b64:	2301      	movs	r3, #1
 8004b66:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004b6a:	e000      	b.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 8004b6c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b6e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d10a      	bne.n	8004b8c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8004b76:	4b7f      	ldr	r3, [pc, #508]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b78:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004b7a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 8004b7e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b82:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004b84:	4a7b      	ldr	r2, [pc, #492]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004b86:	430b      	orrs	r3, r1
 8004b88:	6513      	str	r3, [r2, #80]	@ 0x50
 8004b8a:	e003      	b.n	8004b94 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b8c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004b90:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004b94:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004b98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b9c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8004ba0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8004ba4:	2300      	movs	r3, #0
 8004ba6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8004baa:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 8004bae:	460b      	mov	r3, r1
 8004bb0:	4313      	orrs	r3, r2
 8004bb2:	d039      	beq.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004bb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004bb8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004bba:	2b03      	cmp	r3, #3
 8004bbc:	d81c      	bhi.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 8004bbe:	a201      	add	r2, pc, #4	@ (adr r2, 8004bc4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 8004bc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bc4:	08004c01 	.word	0x08004c01
 8004bc8:	08004bd5 	.word	0x08004bd5
 8004bcc:	08004be3 	.word	0x08004be3
 8004bd0:	08004c01 	.word	0x08004c01
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004bd4:	4b67      	ldr	r3, [pc, #412]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004bd6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bd8:	4a66      	ldr	r2, [pc, #408]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004bda:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004bde:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004be0:	e00f      	b.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004be2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004be6:	3308      	adds	r3, #8
 8004be8:	2102      	movs	r1, #2
 8004bea:	4618      	mov	r0, r3
 8004bec:	f000 fe44 	bl	8005878 <RCCEx_PLL2_Config>
 8004bf0:	4603      	mov	r3, r0
 8004bf2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004bf6:	e004      	b.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004bf8:	2301      	movs	r3, #1
 8004bfa:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004bfe:	e000      	b.n	8004c02 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 8004c00:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c02:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c06:	2b00      	cmp	r3, #0
 8004c08:	d10a      	bne.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004c0a:	4b5a      	ldr	r3, [pc, #360]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004c0e:	f023 0103 	bic.w	r1, r3, #3
 8004c12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c16:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004c18:	4a56      	ldr	r2, [pc, #344]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c1a:	430b      	orrs	r3, r1
 8004c1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004c1e:	e003      	b.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c20:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c24:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004c28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c30:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8004c34:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004c38:	2300      	movs	r3, #0
 8004c3a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004c3e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8004c42:	460b      	mov	r3, r1
 8004c44:	4313      	orrs	r3, r2
 8004c46:	f000 809f 	beq.w	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c4a:	4b4b      	ldr	r3, [pc, #300]	@ (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4a4a      	ldr	r2, [pc, #296]	@ (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004c50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004c54:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004c56:	f7fc fa49 	bl	80010ec <HAL_GetTick>
 8004c5a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c5e:	e00b      	b.n	8004c78 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c60:	f7fc fa44 	bl	80010ec <HAL_GetTick>
 8004c64:	4602      	mov	r2, r0
 8004c66:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004c6a:	1ad3      	subs	r3, r2, r3
 8004c6c:	2b64      	cmp	r3, #100	@ 0x64
 8004c6e:	d903      	bls.n	8004c78 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8004c70:	2303      	movs	r3, #3
 8004c72:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004c76:	e005      	b.n	8004c84 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8004c78:	4b3f      	ldr	r3, [pc, #252]	@ (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d0ed      	beq.n	8004c60 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8004c84:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d179      	bne.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 8004c8c:	4b39      	ldr	r3, [pc, #228]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004c8e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004c90:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004c94:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004c98:	4053      	eors	r3, r2
 8004c9a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004c9e:	2b00      	cmp	r3, #0
 8004ca0:	d015      	beq.n	8004cce <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004ca2:	4b34      	ldr	r3, [pc, #208]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004ca4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004ca6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004caa:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004cae:	4b31      	ldr	r3, [pc, #196]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004cb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cb2:	4a30      	ldr	r2, [pc, #192]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004cb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004cb8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004cba:	4b2e      	ldr	r3, [pc, #184]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004cbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004cbe:	4a2d      	ldr	r2, [pc, #180]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004cc0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004cc4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004cc6:	4a2b      	ldr	r2, [pc, #172]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004cc8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8004ccc:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 8004cce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004cd2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004cd6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cda:	d118      	bne.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004cdc:	f7fc fa06 	bl	80010ec <HAL_GetTick>
 8004ce0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004ce4:	e00d      	b.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ce6:	f7fc fa01 	bl	80010ec <HAL_GetTick>
 8004cea:	4602      	mov	r2, r0
 8004cec:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 8004cf0:	1ad2      	subs	r2, r2, r3
 8004cf2:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004cf6:	429a      	cmp	r2, r3
 8004cf8:	d903      	bls.n	8004d02 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004cfa:	2303      	movs	r3, #3
 8004cfc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 8004d00:	e005      	b.n	8004d0e <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004d02:	4b1c      	ldr	r3, [pc, #112]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004d06:	f003 0302 	and.w	r3, r3, #2
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d0eb      	beq.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 8004d0e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d129      	bne.n	8004d6a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d16:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d1a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004d1e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004d22:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004d26:	d10e      	bne.n	8004d46 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004d28:	4b12      	ldr	r3, [pc, #72]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d2a:	691b      	ldr	r3, [r3, #16]
 8004d2c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8004d30:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d34:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004d38:	091a      	lsrs	r2, r3, #4
 8004d3a:	4b10      	ldr	r3, [pc, #64]	@ (8004d7c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 8004d3c:	4013      	ands	r3, r2
 8004d3e:	4a0d      	ldr	r2, [pc, #52]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d40:	430b      	orrs	r3, r1
 8004d42:	6113      	str	r3, [r2, #16]
 8004d44:	e005      	b.n	8004d52 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8004d46:	4b0b      	ldr	r3, [pc, #44]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d48:	691b      	ldr	r3, [r3, #16]
 8004d4a:	4a0a      	ldr	r2, [pc, #40]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d4c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8004d50:	6113      	str	r3, [r2, #16]
 8004d52:	4b08      	ldr	r3, [pc, #32]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d54:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8004d56:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d5a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004d5e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d62:	4a04      	ldr	r2, [pc, #16]	@ (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004d64:	430b      	orrs	r3, r1
 8004d66:	6713      	str	r3, [r2, #112]	@ 0x70
 8004d68:	e00e      	b.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004d6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d6e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8004d72:	e009      	b.n	8004d88 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8004d74:	58024400 	.word	0x58024400
 8004d78:	58024800 	.word	0x58024800
 8004d7c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d80:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004d84:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8004d88:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d90:	f002 0301 	and.w	r3, r2, #1
 8004d94:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8004d98:	2300      	movs	r3, #0
 8004d9a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8004d9e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004da2:	460b      	mov	r3, r1
 8004da4:	4313      	orrs	r3, r2
 8004da6:	f000 8089 	beq.w	8004ebc <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004daa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004dae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004db0:	2b28      	cmp	r3, #40	@ 0x28
 8004db2:	d86b      	bhi.n	8004e8c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004db4:	a201      	add	r2, pc, #4	@ (adr r2, 8004dbc <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004db6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004dba:	bf00      	nop
 8004dbc:	08004e95 	.word	0x08004e95
 8004dc0:	08004e8d 	.word	0x08004e8d
 8004dc4:	08004e8d 	.word	0x08004e8d
 8004dc8:	08004e8d 	.word	0x08004e8d
 8004dcc:	08004e8d 	.word	0x08004e8d
 8004dd0:	08004e8d 	.word	0x08004e8d
 8004dd4:	08004e8d 	.word	0x08004e8d
 8004dd8:	08004e8d 	.word	0x08004e8d
 8004ddc:	08004e61 	.word	0x08004e61
 8004de0:	08004e8d 	.word	0x08004e8d
 8004de4:	08004e8d 	.word	0x08004e8d
 8004de8:	08004e8d 	.word	0x08004e8d
 8004dec:	08004e8d 	.word	0x08004e8d
 8004df0:	08004e8d 	.word	0x08004e8d
 8004df4:	08004e8d 	.word	0x08004e8d
 8004df8:	08004e8d 	.word	0x08004e8d
 8004dfc:	08004e77 	.word	0x08004e77
 8004e00:	08004e8d 	.word	0x08004e8d
 8004e04:	08004e8d 	.word	0x08004e8d
 8004e08:	08004e8d 	.word	0x08004e8d
 8004e0c:	08004e8d 	.word	0x08004e8d
 8004e10:	08004e8d 	.word	0x08004e8d
 8004e14:	08004e8d 	.word	0x08004e8d
 8004e18:	08004e8d 	.word	0x08004e8d
 8004e1c:	08004e95 	.word	0x08004e95
 8004e20:	08004e8d 	.word	0x08004e8d
 8004e24:	08004e8d 	.word	0x08004e8d
 8004e28:	08004e8d 	.word	0x08004e8d
 8004e2c:	08004e8d 	.word	0x08004e8d
 8004e30:	08004e8d 	.word	0x08004e8d
 8004e34:	08004e8d 	.word	0x08004e8d
 8004e38:	08004e8d 	.word	0x08004e8d
 8004e3c:	08004e95 	.word	0x08004e95
 8004e40:	08004e8d 	.word	0x08004e8d
 8004e44:	08004e8d 	.word	0x08004e8d
 8004e48:	08004e8d 	.word	0x08004e8d
 8004e4c:	08004e8d 	.word	0x08004e8d
 8004e50:	08004e8d 	.word	0x08004e8d
 8004e54:	08004e8d 	.word	0x08004e8d
 8004e58:	08004e8d 	.word	0x08004e8d
 8004e5c:	08004e95 	.word	0x08004e95
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004e60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e64:	3308      	adds	r3, #8
 8004e66:	2101      	movs	r1, #1
 8004e68:	4618      	mov	r0, r3
 8004e6a:	f000 fd05 	bl	8005878 <RCCEx_PLL2_Config>
 8004e6e:	4603      	mov	r3, r0
 8004e70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004e74:	e00f      	b.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004e76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004e7a:	3328      	adds	r3, #40	@ 0x28
 8004e7c:	2101      	movs	r1, #1
 8004e7e:	4618      	mov	r0, r3
 8004e80:	f000 fdac 	bl	80059dc <RCCEx_PLL3_Config>
 8004e84:	4603      	mov	r3, r0
 8004e86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8004e8a:	e004      	b.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004e92:	e000      	b.n	8004e96 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004e94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004e96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d10a      	bne.n	8004eb4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8004e9e:	4bbf      	ldr	r3, [pc, #764]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004ea0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004ea2:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8004ea6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004eaa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004eac:	4abb      	ldr	r2, [pc, #748]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004eae:	430b      	orrs	r3, r1
 8004eb0:	6553      	str	r3, [r2, #84]	@ 0x54
 8004eb2:	e003      	b.n	8004ebc <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004eb4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004eb8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004ebc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ec0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ec4:	f002 0302 	and.w	r3, r2, #2
 8004ec8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004ecc:	2300      	movs	r3, #0
 8004ece:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8004ed2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8004ed6:	460b      	mov	r3, r1
 8004ed8:	4313      	orrs	r3, r2
 8004eda:	d041      	beq.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004edc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ee0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004ee2:	2b05      	cmp	r3, #5
 8004ee4:	d824      	bhi.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004ee6:	a201      	add	r2, pc, #4	@ (adr r2, 8004eec <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004ee8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eec:	08004f39 	.word	0x08004f39
 8004ef0:	08004f05 	.word	0x08004f05
 8004ef4:	08004f1b 	.word	0x08004f1b
 8004ef8:	08004f39 	.word	0x08004f39
 8004efc:	08004f39 	.word	0x08004f39
 8004f00:	08004f39 	.word	0x08004f39
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004f04:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f08:	3308      	adds	r3, #8
 8004f0a:	2101      	movs	r1, #1
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f000 fcb3 	bl	8005878 <RCCEx_PLL2_Config>
 8004f12:	4603      	mov	r3, r0
 8004f14:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004f18:	e00f      	b.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004f1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f1e:	3328      	adds	r3, #40	@ 0x28
 8004f20:	2101      	movs	r1, #1
 8004f22:	4618      	mov	r0, r3
 8004f24:	f000 fd5a 	bl	80059dc <RCCEx_PLL3_Config>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004f2e:	e004      	b.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004f30:	2301      	movs	r3, #1
 8004f32:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004f36:	e000      	b.n	8004f3a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8004f38:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004f3a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d10a      	bne.n	8004f58 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8004f42:	4b96      	ldr	r3, [pc, #600]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004f44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f46:	f023 0107 	bic.w	r1, r3, #7
 8004f4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f4e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004f50:	4a92      	ldr	r2, [pc, #584]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004f52:	430b      	orrs	r3, r1
 8004f54:	6553      	str	r3, [r2, #84]	@ 0x54
 8004f56:	e003      	b.n	8004f60 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f58:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004f5c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004f60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f68:	f002 0304 	and.w	r3, r2, #4
 8004f6c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8004f70:	2300      	movs	r3, #0
 8004f72:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8004f76:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8004f7a:	460b      	mov	r3, r1
 8004f7c:	4313      	orrs	r3, r2
 8004f7e:	d044      	beq.n	800500a <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8004f80:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004f84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004f88:	2b05      	cmp	r3, #5
 8004f8a:	d825      	bhi.n	8004fd8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8004f8c:	a201      	add	r2, pc, #4	@ (adr r2, 8004f94 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8004f8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f92:	bf00      	nop
 8004f94:	08004fe1 	.word	0x08004fe1
 8004f98:	08004fad 	.word	0x08004fad
 8004f9c:	08004fc3 	.word	0x08004fc3
 8004fa0:	08004fe1 	.word	0x08004fe1
 8004fa4:	08004fe1 	.word	0x08004fe1
 8004fa8:	08004fe1 	.word	0x08004fe1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004fac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fb0:	3308      	adds	r3, #8
 8004fb2:	2101      	movs	r1, #1
 8004fb4:	4618      	mov	r0, r3
 8004fb6:	f000 fc5f 	bl	8005878 <RCCEx_PLL2_Config>
 8004fba:	4603      	mov	r3, r0
 8004fbc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004fc0:	e00f      	b.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004fc2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004fc6:	3328      	adds	r3, #40	@ 0x28
 8004fc8:	2101      	movs	r1, #1
 8004fca:	4618      	mov	r0, r3
 8004fcc:	f000 fd06 	bl	80059dc <RCCEx_PLL3_Config>
 8004fd0:	4603      	mov	r3, r0
 8004fd2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004fd6:	e004      	b.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004fd8:	2301      	movs	r3, #1
 8004fda:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8004fde:	e000      	b.n	8004fe2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8004fe0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004fe2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8004fe6:	2b00      	cmp	r3, #0
 8004fe8:	d10b      	bne.n	8005002 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004fea:	4b6c      	ldr	r3, [pc, #432]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004fec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004fee:	f023 0107 	bic.w	r1, r3, #7
 8004ff2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8004ff6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004ffa:	4a68      	ldr	r2, [pc, #416]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004ffc:	430b      	orrs	r3, r1
 8004ffe:	6593      	str	r3, [r2, #88]	@ 0x58
 8005000:	e003      	b.n	800500a <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005002:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005006:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 800500a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800500e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005012:	f002 0320 	and.w	r3, r2, #32
 8005016:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800501a:	2300      	movs	r3, #0
 800501c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005020:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8005024:	460b      	mov	r3, r1
 8005026:	4313      	orrs	r3, r2
 8005028:	d055      	beq.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 800502a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800502e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005032:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005036:	d033      	beq.n	80050a0 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8005038:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800503c:	d82c      	bhi.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800503e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005042:	d02f      	beq.n	80050a4 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8005044:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005048:	d826      	bhi.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 800504a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800504e:	d02b      	beq.n	80050a8 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8005050:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8005054:	d820      	bhi.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005056:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800505a:	d012      	beq.n	8005082 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 800505c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8005060:	d81a      	bhi.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8005062:	2b00      	cmp	r3, #0
 8005064:	d022      	beq.n	80050ac <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8005066:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800506a:	d115      	bne.n	8005098 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800506c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005070:	3308      	adds	r3, #8
 8005072:	2100      	movs	r1, #0
 8005074:	4618      	mov	r0, r3
 8005076:	f000 fbff 	bl	8005878 <RCCEx_PLL2_Config>
 800507a:	4603      	mov	r3, r0
 800507c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005080:	e015      	b.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005082:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005086:	3328      	adds	r3, #40	@ 0x28
 8005088:	2102      	movs	r1, #2
 800508a:	4618      	mov	r0, r3
 800508c:	f000 fca6 	bl	80059dc <RCCEx_PLL3_Config>
 8005090:	4603      	mov	r3, r0
 8005092:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8005096:	e00a      	b.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005098:	2301      	movs	r3, #1
 800509a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800509e:	e006      	b.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80050a0:	bf00      	nop
 80050a2:	e004      	b.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80050a4:	bf00      	nop
 80050a6:	e002      	b.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80050a8:	bf00      	nop
 80050aa:	e000      	b.n	80050ae <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 80050ac:	bf00      	nop
    }

    if (ret == HAL_OK)
 80050ae:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050b2:	2b00      	cmp	r3, #0
 80050b4:	d10b      	bne.n	80050ce <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80050b6:	4b39      	ldr	r3, [pc, #228]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80050b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80050ba:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80050be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80050c6:	4a35      	ldr	r2, [pc, #212]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80050c8:	430b      	orrs	r3, r1
 80050ca:	6553      	str	r3, [r2, #84]	@ 0x54
 80050cc:	e003      	b.n	80050d6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80050ce:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80050d2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 80050d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80050de:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80050e2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80050e6:	2300      	movs	r3, #0
 80050e8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 80050ec:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 80050f0:	460b      	mov	r3, r1
 80050f2:	4313      	orrs	r3, r2
 80050f4:	d058      	beq.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 80050f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80050fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80050fe:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005102:	d033      	beq.n	800516c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8005104:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8005108:	d82c      	bhi.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800510a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800510e:	d02f      	beq.n	8005170 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8005110:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005114:	d826      	bhi.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005116:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800511a:	d02b      	beq.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 800511c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005120:	d820      	bhi.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8005122:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005126:	d012      	beq.n	800514e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8005128:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800512c:	d81a      	bhi.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800512e:	2b00      	cmp	r3, #0
 8005130:	d022      	beq.n	8005178 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8005132:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005136:	d115      	bne.n	8005164 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005138:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800513c:	3308      	adds	r3, #8
 800513e:	2100      	movs	r1, #0
 8005140:	4618      	mov	r0, r3
 8005142:	f000 fb99 	bl	8005878 <RCCEx_PLL2_Config>
 8005146:	4603      	mov	r3, r0
 8005148:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 800514c:	e015      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800514e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005152:	3328      	adds	r3, #40	@ 0x28
 8005154:	2102      	movs	r1, #2
 8005156:	4618      	mov	r0, r3
 8005158:	f000 fc40 	bl	80059dc <RCCEx_PLL3_Config>
 800515c:	4603      	mov	r3, r0
 800515e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8005162:	e00a      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005164:	2301      	movs	r3, #1
 8005166:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800516a:	e006      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 800516c:	bf00      	nop
 800516e:	e004      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005170:	bf00      	nop
 8005172:	e002      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005174:	bf00      	nop
 8005176:	e000      	b.n	800517a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8005178:	bf00      	nop
    }

    if (ret == HAL_OK)
 800517a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800517e:	2b00      	cmp	r3, #0
 8005180:	d10e      	bne.n	80051a0 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005182:	4b06      	ldr	r3, [pc, #24]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005184:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005186:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 800518a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800518e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005192:	4a02      	ldr	r2, [pc, #8]	@ (800519c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8005194:	430b      	orrs	r3, r1
 8005196:	6593      	str	r3, [r2, #88]	@ 0x58
 8005198:	e006      	b.n	80051a8 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 800519a:	bf00      	nop
 800519c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80051a0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80051a4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 80051a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80051b0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 80051b4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80051b8:	2300      	movs	r3, #0
 80051ba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80051be:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 80051c2:	460b      	mov	r3, r1
 80051c4:	4313      	orrs	r3, r2
 80051c6:	d055      	beq.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 80051c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80051cc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80051d0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80051d4:	d033      	beq.n	800523e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 80051d6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 80051da:	d82c      	bhi.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80051dc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051e0:	d02f      	beq.n	8005242 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 80051e2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80051e6:	d826      	bhi.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80051e8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80051ec:	d02b      	beq.n	8005246 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 80051ee:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 80051f2:	d820      	bhi.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 80051f4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80051f8:	d012      	beq.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 80051fa:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80051fe:	d81a      	bhi.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8005200:	2b00      	cmp	r3, #0
 8005202:	d022      	beq.n	800524a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8005204:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005208:	d115      	bne.n	8005236 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800520a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800520e:	3308      	adds	r3, #8
 8005210:	2100      	movs	r1, #0
 8005212:	4618      	mov	r0, r3
 8005214:	f000 fb30 	bl	8005878 <RCCEx_PLL2_Config>
 8005218:	4603      	mov	r3, r0
 800521a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800521e:	e015      	b.n	800524c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005220:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005224:	3328      	adds	r3, #40	@ 0x28
 8005226:	2102      	movs	r1, #2
 8005228:	4618      	mov	r0, r3
 800522a:	f000 fbd7 	bl	80059dc <RCCEx_PLL3_Config>
 800522e:	4603      	mov	r3, r0
 8005230:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8005234:	e00a      	b.n	800524c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800523c:	e006      	b.n	800524c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800523e:	bf00      	nop
 8005240:	e004      	b.n	800524c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005242:	bf00      	nop
 8005244:	e002      	b.n	800524c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8005246:	bf00      	nop
 8005248:	e000      	b.n	800524c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 800524a:	bf00      	nop
    }

    if (ret == HAL_OK)
 800524c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005250:	2b00      	cmp	r3, #0
 8005252:	d10b      	bne.n	800526c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8005254:	4ba1      	ldr	r3, [pc, #644]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005256:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005258:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 800525c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005260:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8005264:	4a9d      	ldr	r2, [pc, #628]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005266:	430b      	orrs	r3, r1
 8005268:	6593      	str	r3, [r2, #88]	@ 0x58
 800526a:	e003      	b.n	8005274 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800526c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005270:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8005274:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005278:	e9d3 2300 	ldrd	r2, r3, [r3]
 800527c:	f002 0308 	and.w	r3, r2, #8
 8005280:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005284:	2300      	movs	r3, #0
 8005286:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800528a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 800528e:	460b      	mov	r3, r1
 8005290:	4313      	orrs	r3, r2
 8005292:	d01e      	beq.n	80052d2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8005294:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005298:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800529c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80052a0:	d10c      	bne.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80052a2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052a6:	3328      	adds	r3, #40	@ 0x28
 80052a8:	2102      	movs	r1, #2
 80052aa:	4618      	mov	r0, r3
 80052ac:	f000 fb96 	bl	80059dc <RCCEx_PLL3_Config>
 80052b0:	4603      	mov	r3, r0
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d002      	beq.n	80052bc <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 80052b6:	2301      	movs	r3, #1
 80052b8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 80052bc:	4b87      	ldr	r3, [pc, #540]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80052c0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80052c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052c8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80052cc:	4a83      	ldr	r2, [pc, #524]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80052ce:	430b      	orrs	r3, r1
 80052d0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80052d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052da:	f002 0310 	and.w	r3, r2, #16
 80052de:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80052e2:	2300      	movs	r3, #0
 80052e4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80052e8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80052ec:	460b      	mov	r3, r1
 80052ee:	4313      	orrs	r3, r2
 80052f0:	d01e      	beq.n	8005330 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 80052f2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80052f6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80052fa:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052fe:	d10c      	bne.n	800531a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005300:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005304:	3328      	adds	r3, #40	@ 0x28
 8005306:	2102      	movs	r1, #2
 8005308:	4618      	mov	r0, r3
 800530a:	f000 fb67 	bl	80059dc <RCCEx_PLL3_Config>
 800530e:	4603      	mov	r3, r0
 8005310:	2b00      	cmp	r3, #0
 8005312:	d002      	beq.n	800531a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8005314:	2301      	movs	r3, #1
 8005316:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 800531a:	4b70      	ldr	r3, [pc, #448]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800531c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800531e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005322:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005326:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800532a:	4a6c      	ldr	r2, [pc, #432]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800532c:	430b      	orrs	r3, r1
 800532e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005330:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005334:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005338:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800533c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8005340:	2300      	movs	r3, #0
 8005342:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8005346:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800534a:	460b      	mov	r3, r1
 800534c:	4313      	orrs	r3, r2
 800534e:	d03e      	beq.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8005350:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005354:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8005358:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800535c:	d022      	beq.n	80053a4 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 800535e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005362:	d81b      	bhi.n	800539c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8005364:	2b00      	cmp	r3, #0
 8005366:	d003      	beq.n	8005370 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8005368:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800536c:	d00b      	beq.n	8005386 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 800536e:	e015      	b.n	800539c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8005370:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005374:	3308      	adds	r3, #8
 8005376:	2100      	movs	r1, #0
 8005378:	4618      	mov	r0, r3
 800537a:	f000 fa7d 	bl	8005878 <RCCEx_PLL2_Config>
 800537e:	4603      	mov	r3, r0
 8005380:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8005384:	e00f      	b.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005386:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800538a:	3328      	adds	r3, #40	@ 0x28
 800538c:	2102      	movs	r1, #2
 800538e:	4618      	mov	r0, r3
 8005390:	f000 fb24 	bl	80059dc <RCCEx_PLL3_Config>
 8005394:	4603      	mov	r3, r0
 8005396:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 800539a:	e004      	b.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800539c:	2301      	movs	r3, #1
 800539e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80053a2:	e000      	b.n	80053a6 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 80053a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80053a6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d10b      	bne.n	80053c6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80053ae:	4b4b      	ldr	r3, [pc, #300]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80053b0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053b2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80053b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053ba:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80053be:	4a47      	ldr	r2, [pc, #284]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80053c0:	430b      	orrs	r3, r1
 80053c2:	6593      	str	r3, [r2, #88]	@ 0x58
 80053c4:	e003      	b.n	80053ce <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80053c6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80053ca:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80053ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053d6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 80053da:	67bb      	str	r3, [r7, #120]	@ 0x78
 80053dc:	2300      	movs	r3, #0
 80053de:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80053e0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80053e4:	460b      	mov	r3, r1
 80053e6:	4313      	orrs	r3, r2
 80053e8:	d03b      	beq.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 80053ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80053ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80053f2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80053f6:	d01f      	beq.n	8005438 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 80053f8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80053fc:	d818      	bhi.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 80053fe:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005402:	d003      	beq.n	800540c <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8005404:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005408:	d007      	beq.n	800541a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 800540a:	e011      	b.n	8005430 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800540c:	4b33      	ldr	r3, [pc, #204]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 800540e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005410:	4a32      	ldr	r2, [pc, #200]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005412:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005416:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8005418:	e00f      	b.n	800543a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800541a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800541e:	3328      	adds	r3, #40	@ 0x28
 8005420:	2101      	movs	r1, #1
 8005422:	4618      	mov	r0, r3
 8005424:	f000 fada 	bl	80059dc <RCCEx_PLL3_Config>
 8005428:	4603      	mov	r3, r0
 800542a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800542e:	e004      	b.n	800543a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005430:	2301      	movs	r3, #1
 8005432:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005436:	e000      	b.n	800543a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8005438:	bf00      	nop
    }

    if (ret == HAL_OK)
 800543a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800543e:	2b00      	cmp	r3, #0
 8005440:	d10b      	bne.n	800545a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005442:	4b26      	ldr	r3, [pc, #152]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005444:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005446:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800544a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800544e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005452:	4a22      	ldr	r2, [pc, #136]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005454:	430b      	orrs	r3, r1
 8005456:	6553      	str	r3, [r2, #84]	@ 0x54
 8005458:	e003      	b.n	8005462 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800545a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800545e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8005462:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005466:	e9d3 2300 	ldrd	r2, r3, [r3]
 800546a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800546e:	673b      	str	r3, [r7, #112]	@ 0x70
 8005470:	2300      	movs	r3, #0
 8005472:	677b      	str	r3, [r7, #116]	@ 0x74
 8005474:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8005478:	460b      	mov	r3, r1
 800547a:	4313      	orrs	r3, r2
 800547c:	d034      	beq.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800547e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005482:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005484:	2b00      	cmp	r3, #0
 8005486:	d003      	beq.n	8005490 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8005488:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800548c:	d007      	beq.n	800549e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800548e:	e011      	b.n	80054b4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005490:	4b12      	ldr	r3, [pc, #72]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005492:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005494:	4a11      	ldr	r2, [pc, #68]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8005496:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800549a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800549c:	e00e      	b.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800549e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054a2:	3308      	adds	r3, #8
 80054a4:	2102      	movs	r1, #2
 80054a6:	4618      	mov	r0, r3
 80054a8:	f000 f9e6 	bl	8005878 <RCCEx_PLL2_Config>
 80054ac:	4603      	mov	r3, r0
 80054ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80054b2:	e003      	b.n	80054bc <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80054b4:	2301      	movs	r3, #1
 80054b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80054ba:	bf00      	nop
    }

    if (ret == HAL_OK)
 80054bc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054c0:	2b00      	cmp	r3, #0
 80054c2:	d10d      	bne.n	80054e0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80054c4:	4b05      	ldr	r3, [pc, #20]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80054c6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80054c8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80054cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80054d2:	4a02      	ldr	r2, [pc, #8]	@ (80054dc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80054d4:	430b      	orrs	r3, r1
 80054d6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80054d8:	e006      	b.n	80054e8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80054da:	bf00      	nop
 80054dc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80054e0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80054e4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80054e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80054ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80054f4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80054f6:	2300      	movs	r3, #0
 80054f8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80054fa:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80054fe:	460b      	mov	r3, r1
 8005500:	4313      	orrs	r3, r2
 8005502:	d00c      	beq.n	800551e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8005504:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005508:	3328      	adds	r3, #40	@ 0x28
 800550a:	2102      	movs	r1, #2
 800550c:	4618      	mov	r0, r3
 800550e:	f000 fa65 	bl	80059dc <RCCEx_PLL3_Config>
 8005512:	4603      	mov	r3, r0
 8005514:	2b00      	cmp	r3, #0
 8005516:	d002      	beq.n	800551e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8005518:	2301      	movs	r3, #1
 800551a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800551e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005522:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005526:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800552a:	663b      	str	r3, [r7, #96]	@ 0x60
 800552c:	2300      	movs	r3, #0
 800552e:	667b      	str	r3, [r7, #100]	@ 0x64
 8005530:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8005534:	460b      	mov	r3, r1
 8005536:	4313      	orrs	r3, r2
 8005538:	d038      	beq.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800553a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800553e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005542:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005546:	d018      	beq.n	800557a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8005548:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800554c:	d811      	bhi.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800554e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005552:	d014      	beq.n	800557e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8005554:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005558:	d80b      	bhi.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800555a:	2b00      	cmp	r3, #0
 800555c:	d011      	beq.n	8005582 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800555e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005562:	d106      	bne.n	8005572 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8005564:	4bc3      	ldr	r3, [pc, #780]	@ (8005874 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005566:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005568:	4ac2      	ldr	r2, [pc, #776]	@ (8005874 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800556a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800556e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8005570:	e008      	b.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8005572:	2301      	movs	r3, #1
 8005574:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8005578:	e004      	b.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800557a:	bf00      	nop
 800557c:	e002      	b.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800557e:	bf00      	nop
 8005580:	e000      	b.n	8005584 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8005582:	bf00      	nop
    }

    if (ret == HAL_OK)
 8005584:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005588:	2b00      	cmp	r3, #0
 800558a:	d10b      	bne.n	80055a4 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800558c:	4bb9      	ldr	r3, [pc, #740]	@ (8005874 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800558e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005590:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8005594:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005598:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800559c:	4ab5      	ldr	r2, [pc, #724]	@ (8005874 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800559e:	430b      	orrs	r3, r1
 80055a0:	6553      	str	r3, [r2, #84]	@ 0x54
 80055a2:	e003      	b.n	80055ac <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80055a4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80055a8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80055ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055b4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80055b8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80055ba:	2300      	movs	r3, #0
 80055bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80055be:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80055c2:	460b      	mov	r3, r1
 80055c4:	4313      	orrs	r3, r2
 80055c6:	d009      	beq.n	80055dc <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80055c8:	4baa      	ldr	r3, [pc, #680]	@ (8005874 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80055ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055cc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80055d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80055d6:	4aa7      	ldr	r2, [pc, #668]	@ (8005874 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80055d8:	430b      	orrs	r3, r1
 80055da:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80055dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80055e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80055e4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80055e8:	653b      	str	r3, [r7, #80]	@ 0x50
 80055ea:	2300      	movs	r3, #0
 80055ec:	657b      	str	r3, [r7, #84]	@ 0x54
 80055ee:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80055f2:	460b      	mov	r3, r1
 80055f4:	4313      	orrs	r3, r2
 80055f6:	d00a      	beq.n	800560e <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80055f8:	4b9e      	ldr	r3, [pc, #632]	@ (8005874 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80055fa:	691b      	ldr	r3, [r3, #16]
 80055fc:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8005600:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005604:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8005608:	4a9a      	ldr	r2, [pc, #616]	@ (8005874 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800560a:	430b      	orrs	r3, r1
 800560c:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800560e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005612:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005616:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800561a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800561c:	2300      	movs	r3, #0
 800561e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005620:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8005624:	460b      	mov	r3, r1
 8005626:	4313      	orrs	r3, r2
 8005628:	d009      	beq.n	800563e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800562a:	4b92      	ldr	r3, [pc, #584]	@ (8005874 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800562c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800562e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8005632:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005636:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005638:	4a8e      	ldr	r2, [pc, #568]	@ (8005874 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800563a:	430b      	orrs	r3, r1
 800563c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800563e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8005642:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005646:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800564a:	643b      	str	r3, [r7, #64]	@ 0x40
 800564c:	2300      	movs	r3, #0
 800564e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005650:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8005654:	460b      	mov	r3, r1
 8005656:	4313      	orrs	r3, r2
 8005658:	d00e      	beq.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800565a:	4b86      	ldr	r3, [pc, #536]	@ (8005874 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800565c:	691b      	ldr	r3, [r3, #16]
 800565e:	4a85      	ldr	r2, [pc, #532]	@ (8005874 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005660:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8005664:	6113      	str	r3, [r2, #16]
 8005666:	4b83      	ldr	r3, [pc, #524]	@ (8005874 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005668:	6919      	ldr	r1, [r3, #16]
 800566a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800566e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8005672:	4a80      	ldr	r2, [pc, #512]	@ (8005874 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005674:	430b      	orrs	r3, r1
 8005676:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8005678:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800567c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005680:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8005684:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005686:	2300      	movs	r3, #0
 8005688:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800568a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800568e:	460b      	mov	r3, r1
 8005690:	4313      	orrs	r3, r2
 8005692:	d009      	beq.n	80056a8 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8005694:	4b77      	ldr	r3, [pc, #476]	@ (8005874 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8005696:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005698:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800569c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056a0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056a2:	4a74      	ldr	r2, [pc, #464]	@ (8005874 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80056a4:	430b      	orrs	r3, r1
 80056a6:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 80056a8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056b0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80056b4:	633b      	str	r3, [r7, #48]	@ 0x30
 80056b6:	2300      	movs	r3, #0
 80056b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80056ba:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80056be:	460b      	mov	r3, r1
 80056c0:	4313      	orrs	r3, r2
 80056c2:	d00a      	beq.n	80056da <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80056c4:	4b6b      	ldr	r3, [pc, #428]	@ (8005874 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80056c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056c8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80056cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80056d4:	4a67      	ldr	r2, [pc, #412]	@ (8005874 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80056d6:	430b      	orrs	r3, r1
 80056d8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80056da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056e2:	2100      	movs	r1, #0
 80056e4:	62b9      	str	r1, [r7, #40]	@ 0x28
 80056e6:	f003 0301 	and.w	r3, r3, #1
 80056ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056ec:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80056f0:	460b      	mov	r3, r1
 80056f2:	4313      	orrs	r3, r2
 80056f4:	d011      	beq.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80056f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80056fa:	3308      	adds	r3, #8
 80056fc:	2100      	movs	r1, #0
 80056fe:	4618      	mov	r0, r3
 8005700:	f000 f8ba 	bl	8005878 <RCCEx_PLL2_Config>
 8005704:	4603      	mov	r3, r0
 8005706:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800570a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800570e:	2b00      	cmp	r3, #0
 8005710:	d003      	beq.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005712:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005716:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800571a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800571e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005722:	2100      	movs	r1, #0
 8005724:	6239      	str	r1, [r7, #32]
 8005726:	f003 0302 	and.w	r3, r3, #2
 800572a:	627b      	str	r3, [r7, #36]	@ 0x24
 800572c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8005730:	460b      	mov	r3, r1
 8005732:	4313      	orrs	r3, r2
 8005734:	d011      	beq.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8005736:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800573a:	3308      	adds	r3, #8
 800573c:	2101      	movs	r1, #1
 800573e:	4618      	mov	r0, r3
 8005740:	f000 f89a 	bl	8005878 <RCCEx_PLL2_Config>
 8005744:	4603      	mov	r3, r0
 8005746:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800574a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800574e:	2b00      	cmp	r3, #0
 8005750:	d003      	beq.n	800575a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005752:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005756:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800575a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800575e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005762:	2100      	movs	r1, #0
 8005764:	61b9      	str	r1, [r7, #24]
 8005766:	f003 0304 	and.w	r3, r3, #4
 800576a:	61fb      	str	r3, [r7, #28]
 800576c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8005770:	460b      	mov	r3, r1
 8005772:	4313      	orrs	r3, r2
 8005774:	d011      	beq.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8005776:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800577a:	3308      	adds	r3, #8
 800577c:	2102      	movs	r1, #2
 800577e:	4618      	mov	r0, r3
 8005780:	f000 f87a 	bl	8005878 <RCCEx_PLL2_Config>
 8005784:	4603      	mov	r3, r0
 8005786:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800578a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800578e:	2b00      	cmp	r3, #0
 8005790:	d003      	beq.n	800579a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005792:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005796:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800579a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800579e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057a2:	2100      	movs	r1, #0
 80057a4:	6139      	str	r1, [r7, #16]
 80057a6:	f003 0308 	and.w	r3, r3, #8
 80057aa:	617b      	str	r3, [r7, #20]
 80057ac:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80057b0:	460b      	mov	r3, r1
 80057b2:	4313      	orrs	r3, r2
 80057b4:	d011      	beq.n	80057da <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80057b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057ba:	3328      	adds	r3, #40	@ 0x28
 80057bc:	2100      	movs	r1, #0
 80057be:	4618      	mov	r0, r3
 80057c0:	f000 f90c 	bl	80059dc <RCCEx_PLL3_Config>
 80057c4:	4603      	mov	r3, r0
 80057c6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80057ca:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d003      	beq.n	80057da <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80057d2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80057d6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80057da:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057e2:	2100      	movs	r1, #0
 80057e4:	60b9      	str	r1, [r7, #8]
 80057e6:	f003 0310 	and.w	r3, r3, #16
 80057ea:	60fb      	str	r3, [r7, #12]
 80057ec:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80057f0:	460b      	mov	r3, r1
 80057f2:	4313      	orrs	r3, r2
 80057f4:	d011      	beq.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80057f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80057fa:	3328      	adds	r3, #40	@ 0x28
 80057fc:	2101      	movs	r1, #1
 80057fe:	4618      	mov	r0, r3
 8005800:	f000 f8ec 	bl	80059dc <RCCEx_PLL3_Config>
 8005804:	4603      	mov	r3, r0
 8005806:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800580a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800580e:	2b00      	cmp	r3, #0
 8005810:	d003      	beq.n	800581a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005812:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005816:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800581a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800581e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005822:	2100      	movs	r1, #0
 8005824:	6039      	str	r1, [r7, #0]
 8005826:	f003 0320 	and.w	r3, r3, #32
 800582a:	607b      	str	r3, [r7, #4]
 800582c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8005830:	460b      	mov	r3, r1
 8005832:	4313      	orrs	r3, r2
 8005834:	d011      	beq.n	800585a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8005836:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800583a:	3328      	adds	r3, #40	@ 0x28
 800583c:	2102      	movs	r1, #2
 800583e:	4618      	mov	r0, r3
 8005840:	f000 f8cc 	bl	80059dc <RCCEx_PLL3_Config>
 8005844:	4603      	mov	r3, r0
 8005846:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800584a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800584e:	2b00      	cmp	r3, #0
 8005850:	d003      	beq.n	800585a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005852:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8005856:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800585a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800585e:	2b00      	cmp	r3, #0
 8005860:	d101      	bne.n	8005866 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8005862:	2300      	movs	r3, #0
 8005864:	e000      	b.n	8005868 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8005866:	2301      	movs	r3, #1
}
 8005868:	4618      	mov	r0, r3
 800586a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800586e:	46bd      	mov	sp, r7
 8005870:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005874:	58024400 	.word	0x58024400

08005878 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b084      	sub	sp, #16
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
 8005880:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005882:	2300      	movs	r3, #0
 8005884:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8005886:	4b53      	ldr	r3, [pc, #332]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 8005888:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800588a:	f003 0303 	and.w	r3, r3, #3
 800588e:	2b03      	cmp	r3, #3
 8005890:	d101      	bne.n	8005896 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 8005892:	2301      	movs	r3, #1
 8005894:	e099      	b.n	80059ca <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8005896:	4b4f      	ldr	r3, [pc, #316]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	4a4e      	ldr	r2, [pc, #312]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 800589c:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80058a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80058a2:	f7fb fc23 	bl	80010ec <HAL_GetTick>
 80058a6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80058a8:	e008      	b.n	80058bc <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80058aa:	f7fb fc1f 	bl	80010ec <HAL_GetTick>
 80058ae:	4602      	mov	r2, r0
 80058b0:	68bb      	ldr	r3, [r7, #8]
 80058b2:	1ad3      	subs	r3, r2, r3
 80058b4:	2b02      	cmp	r3, #2
 80058b6:	d901      	bls.n	80058bc <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80058b8:	2303      	movs	r3, #3
 80058ba:	e086      	b.n	80059ca <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80058bc:	4b45      	ldr	r3, [pc, #276]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80058c4:	2b00      	cmp	r3, #0
 80058c6:	d1f0      	bne.n	80058aa <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80058c8:	4b42      	ldr	r3, [pc, #264]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 80058ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80058cc:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	031b      	lsls	r3, r3, #12
 80058d6:	493f      	ldr	r1, [pc, #252]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 80058d8:	4313      	orrs	r3, r2
 80058da:	628b      	str	r3, [r1, #40]	@ 0x28
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	685b      	ldr	r3, [r3, #4]
 80058e0:	3b01      	subs	r3, #1
 80058e2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	689b      	ldr	r3, [r3, #8]
 80058ea:	3b01      	subs	r3, #1
 80058ec:	025b      	lsls	r3, r3, #9
 80058ee:	b29b      	uxth	r3, r3
 80058f0:	431a      	orrs	r2, r3
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	68db      	ldr	r3, [r3, #12]
 80058f6:	3b01      	subs	r3, #1
 80058f8:	041b      	lsls	r3, r3, #16
 80058fa:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 80058fe:	431a      	orrs	r2, r3
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	691b      	ldr	r3, [r3, #16]
 8005904:	3b01      	subs	r3, #1
 8005906:	061b      	lsls	r3, r3, #24
 8005908:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 800590c:	4931      	ldr	r1, [pc, #196]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 800590e:	4313      	orrs	r3, r2
 8005910:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8005912:	4b30      	ldr	r3, [pc, #192]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 8005914:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005916:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	695b      	ldr	r3, [r3, #20]
 800591e:	492d      	ldr	r1, [pc, #180]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 8005920:	4313      	orrs	r3, r2
 8005922:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8005924:	4b2b      	ldr	r3, [pc, #172]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 8005926:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005928:	f023 0220 	bic.w	r2, r3, #32
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	699b      	ldr	r3, [r3, #24]
 8005930:	4928      	ldr	r1, [pc, #160]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 8005932:	4313      	orrs	r3, r2
 8005934:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8005936:	4b27      	ldr	r3, [pc, #156]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 8005938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800593a:	4a26      	ldr	r2, [pc, #152]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 800593c:	f023 0310 	bic.w	r3, r3, #16
 8005940:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8005942:	4b24      	ldr	r3, [pc, #144]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 8005944:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005946:	4b24      	ldr	r3, [pc, #144]	@ (80059d8 <RCCEx_PLL2_Config+0x160>)
 8005948:	4013      	ands	r3, r2
 800594a:	687a      	ldr	r2, [r7, #4]
 800594c:	69d2      	ldr	r2, [r2, #28]
 800594e:	00d2      	lsls	r2, r2, #3
 8005950:	4920      	ldr	r1, [pc, #128]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 8005952:	4313      	orrs	r3, r2
 8005954:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8005956:	4b1f      	ldr	r3, [pc, #124]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 8005958:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800595a:	4a1e      	ldr	r2, [pc, #120]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 800595c:	f043 0310 	orr.w	r3, r3, #16
 8005960:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005962:	683b      	ldr	r3, [r7, #0]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d106      	bne.n	8005976 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005968:	4b1a      	ldr	r3, [pc, #104]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 800596a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800596c:	4a19      	ldr	r2, [pc, #100]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 800596e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005972:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005974:	e00f      	b.n	8005996 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005976:	683b      	ldr	r3, [r7, #0]
 8005978:	2b01      	cmp	r3, #1
 800597a:	d106      	bne.n	800598a <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 800597c:	4b15      	ldr	r3, [pc, #84]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 800597e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005980:	4a14      	ldr	r2, [pc, #80]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 8005982:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005986:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005988:	e005      	b.n	8005996 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 800598a:	4b12      	ldr	r3, [pc, #72]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 800598c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800598e:	4a11      	ldr	r2, [pc, #68]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 8005990:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8005994:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8005996:	4b0f      	ldr	r3, [pc, #60]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4a0e      	ldr	r2, [pc, #56]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 800599c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80059a0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80059a2:	f7fb fba3 	bl	80010ec <HAL_GetTick>
 80059a6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80059a8:	e008      	b.n	80059bc <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80059aa:	f7fb fb9f 	bl	80010ec <HAL_GetTick>
 80059ae:	4602      	mov	r2, r0
 80059b0:	68bb      	ldr	r3, [r7, #8]
 80059b2:	1ad3      	subs	r3, r2, r3
 80059b4:	2b02      	cmp	r3, #2
 80059b6:	d901      	bls.n	80059bc <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80059b8:	2303      	movs	r3, #3
 80059ba:	e006      	b.n	80059ca <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80059bc:	4b05      	ldr	r3, [pc, #20]	@ (80059d4 <RCCEx_PLL2_Config+0x15c>)
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d0f0      	beq.n	80059aa <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80059c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80059ca:	4618      	mov	r0, r3
 80059cc:	3710      	adds	r7, #16
 80059ce:	46bd      	mov	sp, r7
 80059d0:	bd80      	pop	{r7, pc}
 80059d2:	bf00      	nop
 80059d4:	58024400 	.word	0x58024400
 80059d8:	ffff0007 	.word	0xffff0007

080059dc <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b084      	sub	sp, #16
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
 80059e4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80059e6:	2300      	movs	r3, #0
 80059e8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80059ea:	4b53      	ldr	r3, [pc, #332]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 80059ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059ee:	f003 0303 	and.w	r3, r3, #3
 80059f2:	2b03      	cmp	r3, #3
 80059f4:	d101      	bne.n	80059fa <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80059f6:	2301      	movs	r3, #1
 80059f8:	e099      	b.n	8005b2e <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80059fa:	4b4f      	ldr	r3, [pc, #316]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	4a4e      	ldr	r2, [pc, #312]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 8005a00:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005a04:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005a06:	f7fb fb71 	bl	80010ec <HAL_GetTick>
 8005a0a:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005a0c:	e008      	b.n	8005a20 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005a0e:	f7fb fb6d 	bl	80010ec <HAL_GetTick>
 8005a12:	4602      	mov	r2, r0
 8005a14:	68bb      	ldr	r3, [r7, #8]
 8005a16:	1ad3      	subs	r3, r2, r3
 8005a18:	2b02      	cmp	r3, #2
 8005a1a:	d901      	bls.n	8005a20 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005a1c:	2303      	movs	r3, #3
 8005a1e:	e086      	b.n	8005b2e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005a20:	4b45      	ldr	r3, [pc, #276]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005a28:	2b00      	cmp	r3, #0
 8005a2a:	d1f0      	bne.n	8005a0e <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005a2c:	4b42      	ldr	r3, [pc, #264]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 8005a2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a30:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	051b      	lsls	r3, r3, #20
 8005a3a:	493f      	ldr	r1, [pc, #252]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	628b      	str	r3, [r1, #40]	@ 0x28
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	685b      	ldr	r3, [r3, #4]
 8005a44:	3b01      	subs	r3, #1
 8005a46:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	689b      	ldr	r3, [r3, #8]
 8005a4e:	3b01      	subs	r3, #1
 8005a50:	025b      	lsls	r3, r3, #9
 8005a52:	b29b      	uxth	r3, r3
 8005a54:	431a      	orrs	r2, r3
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	68db      	ldr	r3, [r3, #12]
 8005a5a:	3b01      	subs	r3, #1
 8005a5c:	041b      	lsls	r3, r3, #16
 8005a5e:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005a62:	431a      	orrs	r2, r3
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	691b      	ldr	r3, [r3, #16]
 8005a68:	3b01      	subs	r3, #1
 8005a6a:	061b      	lsls	r3, r3, #24
 8005a6c:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005a70:	4931      	ldr	r1, [pc, #196]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 8005a72:	4313      	orrs	r3, r2
 8005a74:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8005a76:	4b30      	ldr	r3, [pc, #192]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 8005a78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a7a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	695b      	ldr	r3, [r3, #20]
 8005a82:	492d      	ldr	r1, [pc, #180]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 8005a84:	4313      	orrs	r3, r2
 8005a86:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005a88:	4b2b      	ldr	r3, [pc, #172]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 8005a8a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a8c:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	699b      	ldr	r3, [r3, #24]
 8005a94:	4928      	ldr	r1, [pc, #160]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 8005a96:	4313      	orrs	r3, r2
 8005a98:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005a9a:	4b27      	ldr	r3, [pc, #156]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 8005a9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005a9e:	4a26      	ldr	r2, [pc, #152]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 8005aa0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005aa4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8005aa6:	4b24      	ldr	r3, [pc, #144]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 8005aa8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005aaa:	4b24      	ldr	r3, [pc, #144]	@ (8005b3c <RCCEx_PLL3_Config+0x160>)
 8005aac:	4013      	ands	r3, r2
 8005aae:	687a      	ldr	r2, [r7, #4]
 8005ab0:	69d2      	ldr	r2, [r2, #28]
 8005ab2:	00d2      	lsls	r2, r2, #3
 8005ab4:	4920      	ldr	r1, [pc, #128]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8005aba:	4b1f      	ldr	r3, [pc, #124]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 8005abc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005abe:	4a1e      	ldr	r2, [pc, #120]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 8005ac0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005ac4:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8005ac6:	683b      	ldr	r3, [r7, #0]
 8005ac8:	2b00      	cmp	r3, #0
 8005aca:	d106      	bne.n	8005ada <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8005acc:	4b1a      	ldr	r3, [pc, #104]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 8005ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ad0:	4a19      	ldr	r2, [pc, #100]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 8005ad2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005ad6:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005ad8:	e00f      	b.n	8005afa <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8005ada:	683b      	ldr	r3, [r7, #0]
 8005adc:	2b01      	cmp	r3, #1
 8005ade:	d106      	bne.n	8005aee <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8005ae0:	4b15      	ldr	r3, [pc, #84]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 8005ae2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005ae4:	4a14      	ldr	r2, [pc, #80]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 8005ae6:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8005aea:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8005aec:	e005      	b.n	8005afa <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8005aee:	4b12      	ldr	r3, [pc, #72]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 8005af0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005af2:	4a11      	ldr	r2, [pc, #68]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 8005af4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005af8:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8005afa:	4b0f      	ldr	r3, [pc, #60]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	4a0e      	ldr	r2, [pc, #56]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 8005b00:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b04:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005b06:	f7fb faf1 	bl	80010ec <HAL_GetTick>
 8005b0a:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005b0c:	e008      	b.n	8005b20 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8005b0e:	f7fb faed 	bl	80010ec <HAL_GetTick>
 8005b12:	4602      	mov	r2, r0
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	1ad3      	subs	r3, r2, r3
 8005b18:	2b02      	cmp	r3, #2
 8005b1a:	d901      	bls.n	8005b20 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005b1c:	2303      	movs	r3, #3
 8005b1e:	e006      	b.n	8005b2e <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005b20:	4b05      	ldr	r3, [pc, #20]	@ (8005b38 <RCCEx_PLL3_Config+0x15c>)
 8005b22:	681b      	ldr	r3, [r3, #0]
 8005b24:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	d0f0      	beq.n	8005b0e <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005b2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b2e:	4618      	mov	r0, r3
 8005b30:	3710      	adds	r7, #16
 8005b32:	46bd      	mov	sp, r7
 8005b34:	bd80      	pop	{r7, pc}
 8005b36:	bf00      	nop
 8005b38:	58024400 	.word	0x58024400
 8005b3c:	ffff0007 	.word	0xffff0007

08005b40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005b40:	b580      	push	{r7, lr}
 8005b42:	b082      	sub	sp, #8
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d101      	bne.n	8005b52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005b4e:	2301      	movs	r3, #1
 8005b50:	e049      	b.n	8005be6 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b58:	b2db      	uxtb	r3, r3
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d106      	bne.n	8005b6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2200      	movs	r2, #0
 8005b62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005b66:	6878      	ldr	r0, [r7, #4]
 8005b68:	f000 f841 	bl	8005bee <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	2202      	movs	r2, #2
 8005b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	3304      	adds	r3, #4
 8005b7c:	4619      	mov	r1, r3
 8005b7e:	4610      	mov	r0, r2
 8005b80:	f000 f9e8 	bl	8005f54 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2201      	movs	r2, #1
 8005b88:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	2201      	movs	r2, #1
 8005b90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2201      	movs	r2, #1
 8005b98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2201      	movs	r2, #1
 8005ba0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2201      	movs	r2, #1
 8005bb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	2201      	movs	r2, #1
 8005bb8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2201      	movs	r2, #1
 8005bc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2201      	movs	r2, #1
 8005bc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	2201      	movs	r2, #1
 8005bd0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	2201      	movs	r2, #1
 8005bd8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2201      	movs	r2, #1
 8005be0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005be4:	2300      	movs	r3, #0
}
 8005be6:	4618      	mov	r0, r3
 8005be8:	3708      	adds	r7, #8
 8005bea:	46bd      	mov	sp, r7
 8005bec:	bd80      	pop	{r7, pc}

08005bee <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005bee:	b480      	push	{r7}
 8005bf0:	b083      	sub	sp, #12
 8005bf2:	af00      	add	r7, sp, #0
 8005bf4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8005bf6:	bf00      	nop
 8005bf8:	370c      	adds	r7, #12
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c00:	4770      	bx	lr
	...

08005c04 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005c04:	b480      	push	{r7}
 8005c06:	b085      	sub	sp, #20
 8005c08:	af00      	add	r7, sp, #0
 8005c0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c12:	b2db      	uxtb	r3, r3
 8005c14:	2b01      	cmp	r3, #1
 8005c16:	d001      	beq.n	8005c1c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005c18:	2301      	movs	r3, #1
 8005c1a:	e054      	b.n	8005cc6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	2202      	movs	r2, #2
 8005c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	68da      	ldr	r2, [r3, #12]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f042 0201 	orr.w	r2, r2, #1
 8005c32:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	681b      	ldr	r3, [r3, #0]
 8005c38:	4a26      	ldr	r2, [pc, #152]	@ (8005cd4 <HAL_TIM_Base_Start_IT+0xd0>)
 8005c3a:	4293      	cmp	r3, r2
 8005c3c:	d022      	beq.n	8005c84 <HAL_TIM_Base_Start_IT+0x80>
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	681b      	ldr	r3, [r3, #0]
 8005c42:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c46:	d01d      	beq.n	8005c84 <HAL_TIM_Base_Start_IT+0x80>
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	4a22      	ldr	r2, [pc, #136]	@ (8005cd8 <HAL_TIM_Base_Start_IT+0xd4>)
 8005c4e:	4293      	cmp	r3, r2
 8005c50:	d018      	beq.n	8005c84 <HAL_TIM_Base_Start_IT+0x80>
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	4a21      	ldr	r2, [pc, #132]	@ (8005cdc <HAL_TIM_Base_Start_IT+0xd8>)
 8005c58:	4293      	cmp	r3, r2
 8005c5a:	d013      	beq.n	8005c84 <HAL_TIM_Base_Start_IT+0x80>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	4a1f      	ldr	r2, [pc, #124]	@ (8005ce0 <HAL_TIM_Base_Start_IT+0xdc>)
 8005c62:	4293      	cmp	r3, r2
 8005c64:	d00e      	beq.n	8005c84 <HAL_TIM_Base_Start_IT+0x80>
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	4a1e      	ldr	r2, [pc, #120]	@ (8005ce4 <HAL_TIM_Base_Start_IT+0xe0>)
 8005c6c:	4293      	cmp	r3, r2
 8005c6e:	d009      	beq.n	8005c84 <HAL_TIM_Base_Start_IT+0x80>
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a1c      	ldr	r2, [pc, #112]	@ (8005ce8 <HAL_TIM_Base_Start_IT+0xe4>)
 8005c76:	4293      	cmp	r3, r2
 8005c78:	d004      	beq.n	8005c84 <HAL_TIM_Base_Start_IT+0x80>
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4a1b      	ldr	r2, [pc, #108]	@ (8005cec <HAL_TIM_Base_Start_IT+0xe8>)
 8005c80:	4293      	cmp	r3, r2
 8005c82:	d115      	bne.n	8005cb0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	689a      	ldr	r2, [r3, #8]
 8005c8a:	4b19      	ldr	r3, [pc, #100]	@ (8005cf0 <HAL_TIM_Base_Start_IT+0xec>)
 8005c8c:	4013      	ands	r3, r2
 8005c8e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	2b06      	cmp	r3, #6
 8005c94:	d015      	beq.n	8005cc2 <HAL_TIM_Base_Start_IT+0xbe>
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005c9c:	d011      	beq.n	8005cc2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	681b      	ldr	r3, [r3, #0]
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	f042 0201 	orr.w	r2, r2, #1
 8005cac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cae:	e008      	b.n	8005cc2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	681a      	ldr	r2, [r3, #0]
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f042 0201 	orr.w	r2, r2, #1
 8005cbe:	601a      	str	r2, [r3, #0]
 8005cc0:	e000      	b.n	8005cc4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005cc2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8005cc4:	2300      	movs	r3, #0
}
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	3714      	adds	r7, #20
 8005cca:	46bd      	mov	sp, r7
 8005ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd0:	4770      	bx	lr
 8005cd2:	bf00      	nop
 8005cd4:	40010000 	.word	0x40010000
 8005cd8:	40000400 	.word	0x40000400
 8005cdc:	40000800 	.word	0x40000800
 8005ce0:	40000c00 	.word	0x40000c00
 8005ce4:	40010400 	.word	0x40010400
 8005ce8:	40001800 	.word	0x40001800
 8005cec:	40014000 	.word	0x40014000
 8005cf0:	00010007 	.word	0x00010007

08005cf4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005cf4:	b580      	push	{r7, lr}
 8005cf6:	b084      	sub	sp, #16
 8005cf8:	af00      	add	r7, sp, #0
 8005cfa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	681b      	ldr	r3, [r3, #0]
 8005d00:	68db      	ldr	r3, [r3, #12]
 8005d02:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	691b      	ldr	r3, [r3, #16]
 8005d0a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005d0c:	68bb      	ldr	r3, [r7, #8]
 8005d0e:	f003 0302 	and.w	r3, r3, #2
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d020      	beq.n	8005d58 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005d16:	68fb      	ldr	r3, [r7, #12]
 8005d18:	f003 0302 	and.w	r3, r3, #2
 8005d1c:	2b00      	cmp	r3, #0
 8005d1e:	d01b      	beq.n	8005d58 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f06f 0202 	mvn.w	r2, #2
 8005d28:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	699b      	ldr	r3, [r3, #24]
 8005d36:	f003 0303 	and.w	r3, r3, #3
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d003      	beq.n	8005d46 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005d3e:	6878      	ldr	r0, [r7, #4]
 8005d40:	f000 f8e9 	bl	8005f16 <HAL_TIM_IC_CaptureCallback>
 8005d44:	e005      	b.n	8005d52 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	f000 f8db 	bl	8005f02 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d4c:	6878      	ldr	r0, [r7, #4]
 8005d4e:	f000 f8ec 	bl	8005f2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	2200      	movs	r2, #0
 8005d56:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	f003 0304 	and.w	r3, r3, #4
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d020      	beq.n	8005da4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	f003 0304 	and.w	r3, r3, #4
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d01b      	beq.n	8005da4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	f06f 0204 	mvn.w	r2, #4
 8005d74:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	2202      	movs	r2, #2
 8005d7a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	699b      	ldr	r3, [r3, #24]
 8005d82:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d003      	beq.n	8005d92 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005d8a:	6878      	ldr	r0, [r7, #4]
 8005d8c:	f000 f8c3 	bl	8005f16 <HAL_TIM_IC_CaptureCallback>
 8005d90:	e005      	b.n	8005d9e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f000 f8b5 	bl	8005f02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	f000 f8c6 	bl	8005f2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2200      	movs	r2, #0
 8005da2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	f003 0308 	and.w	r3, r3, #8
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d020      	beq.n	8005df0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005dae:	68fb      	ldr	r3, [r7, #12]
 8005db0:	f003 0308 	and.w	r3, r3, #8
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d01b      	beq.n	8005df0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f06f 0208 	mvn.w	r2, #8
 8005dc0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	2204      	movs	r2, #4
 8005dc6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	69db      	ldr	r3, [r3, #28]
 8005dce:	f003 0303 	and.w	r3, r3, #3
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d003      	beq.n	8005dde <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005dd6:	6878      	ldr	r0, [r7, #4]
 8005dd8:	f000 f89d 	bl	8005f16 <HAL_TIM_IC_CaptureCallback>
 8005ddc:	e005      	b.n	8005dea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005dde:	6878      	ldr	r0, [r7, #4]
 8005de0:	f000 f88f 	bl	8005f02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005de4:	6878      	ldr	r0, [r7, #4]
 8005de6:	f000 f8a0 	bl	8005f2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	2200      	movs	r2, #0
 8005dee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005df0:	68bb      	ldr	r3, [r7, #8]
 8005df2:	f003 0310 	and.w	r3, r3, #16
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d020      	beq.n	8005e3c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	f003 0310 	and.w	r3, r3, #16
 8005e00:	2b00      	cmp	r3, #0
 8005e02:	d01b      	beq.n	8005e3c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	681b      	ldr	r3, [r3, #0]
 8005e08:	f06f 0210 	mvn.w	r2, #16
 8005e0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2208      	movs	r2, #8
 8005e12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	69db      	ldr	r3, [r3, #28]
 8005e1a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	d003      	beq.n	8005e2a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005e22:	6878      	ldr	r0, [r7, #4]
 8005e24:	f000 f877 	bl	8005f16 <HAL_TIM_IC_CaptureCallback>
 8005e28:	e005      	b.n	8005e36 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f000 f869 	bl	8005f02 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005e30:	6878      	ldr	r0, [r7, #4]
 8005e32:	f000 f87a 	bl	8005f2a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005e3c:	68bb      	ldr	r3, [r7, #8]
 8005e3e:	f003 0301 	and.w	r3, r3, #1
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d00c      	beq.n	8005e60 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	f003 0301 	and.w	r3, r3, #1
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d007      	beq.n	8005e60 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	f06f 0201 	mvn.w	r2, #1
 8005e58:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005e5a:	6878      	ldr	r0, [r7, #4]
 8005e5c:	f7fa fcba 	bl	80007d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005e60:	68bb      	ldr	r3, [r7, #8]
 8005e62:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	d104      	bne.n	8005e74 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d00c      	beq.n	8005e8e <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d007      	beq.n	8005e8e <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005e86:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005e88:	6878      	ldr	r0, [r7, #4]
 8005e8a:	f000 f90d 	bl	80060a8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005e8e:	68bb      	ldr	r3, [r7, #8]
 8005e90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d00c      	beq.n	8005eb2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005e98:	68fb      	ldr	r3, [r7, #12]
 8005e9a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d007      	beq.n	8005eb2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005eaa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005eac:	6878      	ldr	r0, [r7, #4]
 8005eae:	f000 f905 	bl	80060bc <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005eb2:	68bb      	ldr	r3, [r7, #8]
 8005eb4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005eb8:	2b00      	cmp	r3, #0
 8005eba:	d00c      	beq.n	8005ed6 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d007      	beq.n	8005ed6 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005ece:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005ed0:	6878      	ldr	r0, [r7, #4]
 8005ed2:	f000 f834 	bl	8005f3e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	f003 0320 	and.w	r3, r3, #32
 8005edc:	2b00      	cmp	r3, #0
 8005ede:	d00c      	beq.n	8005efa <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	f003 0320 	and.w	r3, r3, #32
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d007      	beq.n	8005efa <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f06f 0220 	mvn.w	r2, #32
 8005ef2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005ef4:	6878      	ldr	r0, [r7, #4]
 8005ef6:	f000 f8cd 	bl	8006094 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005efa:	bf00      	nop
 8005efc:	3710      	adds	r7, #16
 8005efe:	46bd      	mov	sp, r7
 8005f00:	bd80      	pop	{r7, pc}

08005f02 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f02:	b480      	push	{r7}
 8005f04:	b083      	sub	sp, #12
 8005f06:	af00      	add	r7, sp, #0
 8005f08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005f0a:	bf00      	nop
 8005f0c:	370c      	adds	r7, #12
 8005f0e:	46bd      	mov	sp, r7
 8005f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f14:	4770      	bx	lr

08005f16 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f16:	b480      	push	{r7}
 8005f18:	b083      	sub	sp, #12
 8005f1a:	af00      	add	r7, sp, #0
 8005f1c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f1e:	bf00      	nop
 8005f20:	370c      	adds	r7, #12
 8005f22:	46bd      	mov	sp, r7
 8005f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f28:	4770      	bx	lr

08005f2a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f2a:	b480      	push	{r7}
 8005f2c:	b083      	sub	sp, #12
 8005f2e:	af00      	add	r7, sp, #0
 8005f30:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005f32:	bf00      	nop
 8005f34:	370c      	adds	r7, #12
 8005f36:	46bd      	mov	sp, r7
 8005f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f3c:	4770      	bx	lr

08005f3e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005f3e:	b480      	push	{r7}
 8005f40:	b083      	sub	sp, #12
 8005f42:	af00      	add	r7, sp, #0
 8005f44:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005f46:	bf00      	nop
 8005f48:	370c      	adds	r7, #12
 8005f4a:	46bd      	mov	sp, r7
 8005f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f50:	4770      	bx	lr
	...

08005f54 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005f54:	b480      	push	{r7}
 8005f56:	b085      	sub	sp, #20
 8005f58:	af00      	add	r7, sp, #0
 8005f5a:	6078      	str	r0, [r7, #4]
 8005f5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	4a43      	ldr	r2, [pc, #268]	@ (8006074 <TIM_Base_SetConfig+0x120>)
 8005f68:	4293      	cmp	r3, r2
 8005f6a:	d013      	beq.n	8005f94 <TIM_Base_SetConfig+0x40>
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f72:	d00f      	beq.n	8005f94 <TIM_Base_SetConfig+0x40>
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	4a40      	ldr	r2, [pc, #256]	@ (8006078 <TIM_Base_SetConfig+0x124>)
 8005f78:	4293      	cmp	r3, r2
 8005f7a:	d00b      	beq.n	8005f94 <TIM_Base_SetConfig+0x40>
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	4a3f      	ldr	r2, [pc, #252]	@ (800607c <TIM_Base_SetConfig+0x128>)
 8005f80:	4293      	cmp	r3, r2
 8005f82:	d007      	beq.n	8005f94 <TIM_Base_SetConfig+0x40>
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	4a3e      	ldr	r2, [pc, #248]	@ (8006080 <TIM_Base_SetConfig+0x12c>)
 8005f88:	4293      	cmp	r3, r2
 8005f8a:	d003      	beq.n	8005f94 <TIM_Base_SetConfig+0x40>
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	4a3d      	ldr	r2, [pc, #244]	@ (8006084 <TIM_Base_SetConfig+0x130>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	d108      	bne.n	8005fa6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005f94:	68fb      	ldr	r3, [r7, #12]
 8005f96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005f9a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005f9c:	683b      	ldr	r3, [r7, #0]
 8005f9e:	685b      	ldr	r3, [r3, #4]
 8005fa0:	68fa      	ldr	r2, [r7, #12]
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	4a32      	ldr	r2, [pc, #200]	@ (8006074 <TIM_Base_SetConfig+0x120>)
 8005faa:	4293      	cmp	r3, r2
 8005fac:	d01f      	beq.n	8005fee <TIM_Base_SetConfig+0x9a>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fb4:	d01b      	beq.n	8005fee <TIM_Base_SetConfig+0x9a>
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	4a2f      	ldr	r2, [pc, #188]	@ (8006078 <TIM_Base_SetConfig+0x124>)
 8005fba:	4293      	cmp	r3, r2
 8005fbc:	d017      	beq.n	8005fee <TIM_Base_SetConfig+0x9a>
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	4a2e      	ldr	r2, [pc, #184]	@ (800607c <TIM_Base_SetConfig+0x128>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	d013      	beq.n	8005fee <TIM_Base_SetConfig+0x9a>
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	4a2d      	ldr	r2, [pc, #180]	@ (8006080 <TIM_Base_SetConfig+0x12c>)
 8005fca:	4293      	cmp	r3, r2
 8005fcc:	d00f      	beq.n	8005fee <TIM_Base_SetConfig+0x9a>
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	4a2c      	ldr	r2, [pc, #176]	@ (8006084 <TIM_Base_SetConfig+0x130>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	d00b      	beq.n	8005fee <TIM_Base_SetConfig+0x9a>
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	4a2b      	ldr	r2, [pc, #172]	@ (8006088 <TIM_Base_SetConfig+0x134>)
 8005fda:	4293      	cmp	r3, r2
 8005fdc:	d007      	beq.n	8005fee <TIM_Base_SetConfig+0x9a>
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	4a2a      	ldr	r2, [pc, #168]	@ (800608c <TIM_Base_SetConfig+0x138>)
 8005fe2:	4293      	cmp	r3, r2
 8005fe4:	d003      	beq.n	8005fee <TIM_Base_SetConfig+0x9a>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	4a29      	ldr	r2, [pc, #164]	@ (8006090 <TIM_Base_SetConfig+0x13c>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d108      	bne.n	8006000 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005ff4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005ff6:	683b      	ldr	r3, [r7, #0]
 8005ff8:	68db      	ldr	r3, [r3, #12]
 8005ffa:	68fa      	ldr	r2, [r7, #12]
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	695b      	ldr	r3, [r3, #20]
 800600a:	4313      	orrs	r3, r2
 800600c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800600e:	683b      	ldr	r3, [r7, #0]
 8006010:	689a      	ldr	r2, [r3, #8]
 8006012:	687b      	ldr	r3, [r7, #4]
 8006014:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006016:	683b      	ldr	r3, [r7, #0]
 8006018:	681a      	ldr	r2, [r3, #0]
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	4a14      	ldr	r2, [pc, #80]	@ (8006074 <TIM_Base_SetConfig+0x120>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d00f      	beq.n	8006046 <TIM_Base_SetConfig+0xf2>
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	4a16      	ldr	r2, [pc, #88]	@ (8006084 <TIM_Base_SetConfig+0x130>)
 800602a:	4293      	cmp	r3, r2
 800602c:	d00b      	beq.n	8006046 <TIM_Base_SetConfig+0xf2>
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	4a15      	ldr	r2, [pc, #84]	@ (8006088 <TIM_Base_SetConfig+0x134>)
 8006032:	4293      	cmp	r3, r2
 8006034:	d007      	beq.n	8006046 <TIM_Base_SetConfig+0xf2>
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	4a14      	ldr	r2, [pc, #80]	@ (800608c <TIM_Base_SetConfig+0x138>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d003      	beq.n	8006046 <TIM_Base_SetConfig+0xf2>
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	4a13      	ldr	r2, [pc, #76]	@ (8006090 <TIM_Base_SetConfig+0x13c>)
 8006042:	4293      	cmp	r3, r2
 8006044:	d103      	bne.n	800604e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	691a      	ldr	r2, [r3, #16]
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	f043 0204 	orr.w	r2, r3, #4
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2201      	movs	r2, #1
 800605e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	68fa      	ldr	r2, [r7, #12]
 8006064:	601a      	str	r2, [r3, #0]
}
 8006066:	bf00      	nop
 8006068:	3714      	adds	r7, #20
 800606a:	46bd      	mov	sp, r7
 800606c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006070:	4770      	bx	lr
 8006072:	bf00      	nop
 8006074:	40010000 	.word	0x40010000
 8006078:	40000400 	.word	0x40000400
 800607c:	40000800 	.word	0x40000800
 8006080:	40000c00 	.word	0x40000c00
 8006084:	40010400 	.word	0x40010400
 8006088:	40014000 	.word	0x40014000
 800608c:	40014400 	.word	0x40014400
 8006090:	40014800 	.word	0x40014800

08006094 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006094:	b480      	push	{r7}
 8006096:	b083      	sub	sp, #12
 8006098:	af00      	add	r7, sp, #0
 800609a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800609c:	bf00      	nop
 800609e:	370c      	adds	r7, #12
 80060a0:	46bd      	mov	sp, r7
 80060a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a6:	4770      	bx	lr

080060a8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80060a8:	b480      	push	{r7}
 80060aa:	b083      	sub	sp, #12
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80060b0:	bf00      	nop
 80060b2:	370c      	adds	r7, #12
 80060b4:	46bd      	mov	sp, r7
 80060b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ba:	4770      	bx	lr

080060bc <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80060bc:	b480      	push	{r7}
 80060be:	b083      	sub	sp, #12
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80060c4:	bf00      	nop
 80060c6:	370c      	adds	r7, #12
 80060c8:	46bd      	mov	sp, r7
 80060ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ce:	4770      	bx	lr

080060d0 <MX_LWIP_Init>:

/**
  * LwIP initialization function
  */
void MX_LWIP_Init(void)
{
 80060d0:	b580      	push	{r7, lr}
 80060d2:	b084      	sub	sp, #16
 80060d4:	af04      	add	r7, sp, #16
  /* IP addresses initialization */
  IP_ADDRESS[0] = 192;
 80060d6:	4b92      	ldr	r3, [pc, #584]	@ (8006320 <MX_LWIP_Init+0x250>)
 80060d8:	22c0      	movs	r2, #192	@ 0xc0
 80060da:	701a      	strb	r2, [r3, #0]
  IP_ADDRESS[1] = 168;
 80060dc:	4b90      	ldr	r3, [pc, #576]	@ (8006320 <MX_LWIP_Init+0x250>)
 80060de:	22a8      	movs	r2, #168	@ 0xa8
 80060e0:	705a      	strb	r2, [r3, #1]
  IP_ADDRESS[2] = 1;
 80060e2:	4b8f      	ldr	r3, [pc, #572]	@ (8006320 <MX_LWIP_Init+0x250>)
 80060e4:	2201      	movs	r2, #1
 80060e6:	709a      	strb	r2, [r3, #2]
  IP_ADDRESS[3] = 10;
 80060e8:	4b8d      	ldr	r3, [pc, #564]	@ (8006320 <MX_LWIP_Init+0x250>)
 80060ea:	220a      	movs	r2, #10
 80060ec:	70da      	strb	r2, [r3, #3]
  NETMASK_ADDRESS[0] = 255;
 80060ee:	4b8d      	ldr	r3, [pc, #564]	@ (8006324 <MX_LWIP_Init+0x254>)
 80060f0:	22ff      	movs	r2, #255	@ 0xff
 80060f2:	701a      	strb	r2, [r3, #0]
  NETMASK_ADDRESS[1] = 255;
 80060f4:	4b8b      	ldr	r3, [pc, #556]	@ (8006324 <MX_LWIP_Init+0x254>)
 80060f6:	22ff      	movs	r2, #255	@ 0xff
 80060f8:	705a      	strb	r2, [r3, #1]
  NETMASK_ADDRESS[2] = 255;
 80060fa:	4b8a      	ldr	r3, [pc, #552]	@ (8006324 <MX_LWIP_Init+0x254>)
 80060fc:	22ff      	movs	r2, #255	@ 0xff
 80060fe:	709a      	strb	r2, [r3, #2]
  NETMASK_ADDRESS[3] = 0;
 8006100:	4b88      	ldr	r3, [pc, #544]	@ (8006324 <MX_LWIP_Init+0x254>)
 8006102:	2200      	movs	r2, #0
 8006104:	70da      	strb	r2, [r3, #3]
  GATEWAY_ADDRESS[0] = 192;
 8006106:	4b88      	ldr	r3, [pc, #544]	@ (8006328 <MX_LWIP_Init+0x258>)
 8006108:	22c0      	movs	r2, #192	@ 0xc0
 800610a:	701a      	strb	r2, [r3, #0]
  GATEWAY_ADDRESS[1] = 168;
 800610c:	4b86      	ldr	r3, [pc, #536]	@ (8006328 <MX_LWIP_Init+0x258>)
 800610e:	22a8      	movs	r2, #168	@ 0xa8
 8006110:	705a      	strb	r2, [r3, #1]
  GATEWAY_ADDRESS[2] = 1;
 8006112:	4b85      	ldr	r3, [pc, #532]	@ (8006328 <MX_LWIP_Init+0x258>)
 8006114:	2201      	movs	r2, #1
 8006116:	709a      	strb	r2, [r3, #2]
  GATEWAY_ADDRESS[3] = 1;
 8006118:	4b83      	ldr	r3, [pc, #524]	@ (8006328 <MX_LWIP_Init+0x258>)
 800611a:	2201      	movs	r2, #1
 800611c:	70da      	strb	r2, [r3, #3]

/* USER CODE BEGIN IP_ADDRESSES */
/* USER CODE END IP_ADDRESSES */

  /* Initialize the LwIP stack with RTOS */
  tcpip_init( NULL, NULL );
 800611e:	2100      	movs	r1, #0
 8006120:	2000      	movs	r0, #0
 8006122:	f004 fdb1 	bl	800ac88 <tcpip_init>

  /* IP addresses initialization without DHCP (IPv4) */
  IP4_ADDR(&ipaddr, IP_ADDRESS[0], IP_ADDRESS[1], IP_ADDRESS[2], IP_ADDRESS[3]);
 8006126:	4b7e      	ldr	r3, [pc, #504]	@ (8006320 <MX_LWIP_Init+0x250>)
 8006128:	781b      	ldrb	r3, [r3, #0]
 800612a:	061a      	lsls	r2, r3, #24
 800612c:	4b7c      	ldr	r3, [pc, #496]	@ (8006320 <MX_LWIP_Init+0x250>)
 800612e:	785b      	ldrb	r3, [r3, #1]
 8006130:	041b      	lsls	r3, r3, #16
 8006132:	431a      	orrs	r2, r3
 8006134:	4b7a      	ldr	r3, [pc, #488]	@ (8006320 <MX_LWIP_Init+0x250>)
 8006136:	789b      	ldrb	r3, [r3, #2]
 8006138:	021b      	lsls	r3, r3, #8
 800613a:	4313      	orrs	r3, r2
 800613c:	4a78      	ldr	r2, [pc, #480]	@ (8006320 <MX_LWIP_Init+0x250>)
 800613e:	78d2      	ldrb	r2, [r2, #3]
 8006140:	4313      	orrs	r3, r2
 8006142:	061a      	lsls	r2, r3, #24
 8006144:	4b76      	ldr	r3, [pc, #472]	@ (8006320 <MX_LWIP_Init+0x250>)
 8006146:	781b      	ldrb	r3, [r3, #0]
 8006148:	0619      	lsls	r1, r3, #24
 800614a:	4b75      	ldr	r3, [pc, #468]	@ (8006320 <MX_LWIP_Init+0x250>)
 800614c:	785b      	ldrb	r3, [r3, #1]
 800614e:	041b      	lsls	r3, r3, #16
 8006150:	4319      	orrs	r1, r3
 8006152:	4b73      	ldr	r3, [pc, #460]	@ (8006320 <MX_LWIP_Init+0x250>)
 8006154:	789b      	ldrb	r3, [r3, #2]
 8006156:	021b      	lsls	r3, r3, #8
 8006158:	430b      	orrs	r3, r1
 800615a:	4971      	ldr	r1, [pc, #452]	@ (8006320 <MX_LWIP_Init+0x250>)
 800615c:	78c9      	ldrb	r1, [r1, #3]
 800615e:	430b      	orrs	r3, r1
 8006160:	021b      	lsls	r3, r3, #8
 8006162:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006166:	431a      	orrs	r2, r3
 8006168:	4b6d      	ldr	r3, [pc, #436]	@ (8006320 <MX_LWIP_Init+0x250>)
 800616a:	781b      	ldrb	r3, [r3, #0]
 800616c:	0619      	lsls	r1, r3, #24
 800616e:	4b6c      	ldr	r3, [pc, #432]	@ (8006320 <MX_LWIP_Init+0x250>)
 8006170:	785b      	ldrb	r3, [r3, #1]
 8006172:	041b      	lsls	r3, r3, #16
 8006174:	4319      	orrs	r1, r3
 8006176:	4b6a      	ldr	r3, [pc, #424]	@ (8006320 <MX_LWIP_Init+0x250>)
 8006178:	789b      	ldrb	r3, [r3, #2]
 800617a:	021b      	lsls	r3, r3, #8
 800617c:	430b      	orrs	r3, r1
 800617e:	4968      	ldr	r1, [pc, #416]	@ (8006320 <MX_LWIP_Init+0x250>)
 8006180:	78c9      	ldrb	r1, [r1, #3]
 8006182:	430b      	orrs	r3, r1
 8006184:	0a1b      	lsrs	r3, r3, #8
 8006186:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800618a:	431a      	orrs	r2, r3
 800618c:	4b64      	ldr	r3, [pc, #400]	@ (8006320 <MX_LWIP_Init+0x250>)
 800618e:	781b      	ldrb	r3, [r3, #0]
 8006190:	0619      	lsls	r1, r3, #24
 8006192:	4b63      	ldr	r3, [pc, #396]	@ (8006320 <MX_LWIP_Init+0x250>)
 8006194:	785b      	ldrb	r3, [r3, #1]
 8006196:	041b      	lsls	r3, r3, #16
 8006198:	4319      	orrs	r1, r3
 800619a:	4b61      	ldr	r3, [pc, #388]	@ (8006320 <MX_LWIP_Init+0x250>)
 800619c:	789b      	ldrb	r3, [r3, #2]
 800619e:	021b      	lsls	r3, r3, #8
 80061a0:	430b      	orrs	r3, r1
 80061a2:	495f      	ldr	r1, [pc, #380]	@ (8006320 <MX_LWIP_Init+0x250>)
 80061a4:	78c9      	ldrb	r1, [r1, #3]
 80061a6:	430b      	orrs	r3, r1
 80061a8:	0e1b      	lsrs	r3, r3, #24
 80061aa:	4313      	orrs	r3, r2
 80061ac:	4a5f      	ldr	r2, [pc, #380]	@ (800632c <MX_LWIP_Init+0x25c>)
 80061ae:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&netmask, NETMASK_ADDRESS[0], NETMASK_ADDRESS[1] , NETMASK_ADDRESS[2], NETMASK_ADDRESS[3]);
 80061b0:	4b5c      	ldr	r3, [pc, #368]	@ (8006324 <MX_LWIP_Init+0x254>)
 80061b2:	781b      	ldrb	r3, [r3, #0]
 80061b4:	061a      	lsls	r2, r3, #24
 80061b6:	4b5b      	ldr	r3, [pc, #364]	@ (8006324 <MX_LWIP_Init+0x254>)
 80061b8:	785b      	ldrb	r3, [r3, #1]
 80061ba:	041b      	lsls	r3, r3, #16
 80061bc:	431a      	orrs	r2, r3
 80061be:	4b59      	ldr	r3, [pc, #356]	@ (8006324 <MX_LWIP_Init+0x254>)
 80061c0:	789b      	ldrb	r3, [r3, #2]
 80061c2:	021b      	lsls	r3, r3, #8
 80061c4:	4313      	orrs	r3, r2
 80061c6:	4a57      	ldr	r2, [pc, #348]	@ (8006324 <MX_LWIP_Init+0x254>)
 80061c8:	78d2      	ldrb	r2, [r2, #3]
 80061ca:	4313      	orrs	r3, r2
 80061cc:	061a      	lsls	r2, r3, #24
 80061ce:	4b55      	ldr	r3, [pc, #340]	@ (8006324 <MX_LWIP_Init+0x254>)
 80061d0:	781b      	ldrb	r3, [r3, #0]
 80061d2:	0619      	lsls	r1, r3, #24
 80061d4:	4b53      	ldr	r3, [pc, #332]	@ (8006324 <MX_LWIP_Init+0x254>)
 80061d6:	785b      	ldrb	r3, [r3, #1]
 80061d8:	041b      	lsls	r3, r3, #16
 80061da:	4319      	orrs	r1, r3
 80061dc:	4b51      	ldr	r3, [pc, #324]	@ (8006324 <MX_LWIP_Init+0x254>)
 80061de:	789b      	ldrb	r3, [r3, #2]
 80061e0:	021b      	lsls	r3, r3, #8
 80061e2:	430b      	orrs	r3, r1
 80061e4:	494f      	ldr	r1, [pc, #316]	@ (8006324 <MX_LWIP_Init+0x254>)
 80061e6:	78c9      	ldrb	r1, [r1, #3]
 80061e8:	430b      	orrs	r3, r1
 80061ea:	021b      	lsls	r3, r3, #8
 80061ec:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 80061f0:	431a      	orrs	r2, r3
 80061f2:	4b4c      	ldr	r3, [pc, #304]	@ (8006324 <MX_LWIP_Init+0x254>)
 80061f4:	781b      	ldrb	r3, [r3, #0]
 80061f6:	0619      	lsls	r1, r3, #24
 80061f8:	4b4a      	ldr	r3, [pc, #296]	@ (8006324 <MX_LWIP_Init+0x254>)
 80061fa:	785b      	ldrb	r3, [r3, #1]
 80061fc:	041b      	lsls	r3, r3, #16
 80061fe:	4319      	orrs	r1, r3
 8006200:	4b48      	ldr	r3, [pc, #288]	@ (8006324 <MX_LWIP_Init+0x254>)
 8006202:	789b      	ldrb	r3, [r3, #2]
 8006204:	021b      	lsls	r3, r3, #8
 8006206:	430b      	orrs	r3, r1
 8006208:	4946      	ldr	r1, [pc, #280]	@ (8006324 <MX_LWIP_Init+0x254>)
 800620a:	78c9      	ldrb	r1, [r1, #3]
 800620c:	430b      	orrs	r3, r1
 800620e:	0a1b      	lsrs	r3, r3, #8
 8006210:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8006214:	431a      	orrs	r2, r3
 8006216:	4b43      	ldr	r3, [pc, #268]	@ (8006324 <MX_LWIP_Init+0x254>)
 8006218:	781b      	ldrb	r3, [r3, #0]
 800621a:	0619      	lsls	r1, r3, #24
 800621c:	4b41      	ldr	r3, [pc, #260]	@ (8006324 <MX_LWIP_Init+0x254>)
 800621e:	785b      	ldrb	r3, [r3, #1]
 8006220:	041b      	lsls	r3, r3, #16
 8006222:	4319      	orrs	r1, r3
 8006224:	4b3f      	ldr	r3, [pc, #252]	@ (8006324 <MX_LWIP_Init+0x254>)
 8006226:	789b      	ldrb	r3, [r3, #2]
 8006228:	021b      	lsls	r3, r3, #8
 800622a:	430b      	orrs	r3, r1
 800622c:	493d      	ldr	r1, [pc, #244]	@ (8006324 <MX_LWIP_Init+0x254>)
 800622e:	78c9      	ldrb	r1, [r1, #3]
 8006230:	430b      	orrs	r3, r1
 8006232:	0e1b      	lsrs	r3, r3, #24
 8006234:	4313      	orrs	r3, r2
 8006236:	4a3e      	ldr	r2, [pc, #248]	@ (8006330 <MX_LWIP_Init+0x260>)
 8006238:	6013      	str	r3, [r2, #0]
  IP4_ADDR(&gw, GATEWAY_ADDRESS[0], GATEWAY_ADDRESS[1], GATEWAY_ADDRESS[2], GATEWAY_ADDRESS[3]);
 800623a:	4b3b      	ldr	r3, [pc, #236]	@ (8006328 <MX_LWIP_Init+0x258>)
 800623c:	781b      	ldrb	r3, [r3, #0]
 800623e:	061a      	lsls	r2, r3, #24
 8006240:	4b39      	ldr	r3, [pc, #228]	@ (8006328 <MX_LWIP_Init+0x258>)
 8006242:	785b      	ldrb	r3, [r3, #1]
 8006244:	041b      	lsls	r3, r3, #16
 8006246:	431a      	orrs	r2, r3
 8006248:	4b37      	ldr	r3, [pc, #220]	@ (8006328 <MX_LWIP_Init+0x258>)
 800624a:	789b      	ldrb	r3, [r3, #2]
 800624c:	021b      	lsls	r3, r3, #8
 800624e:	4313      	orrs	r3, r2
 8006250:	4a35      	ldr	r2, [pc, #212]	@ (8006328 <MX_LWIP_Init+0x258>)
 8006252:	78d2      	ldrb	r2, [r2, #3]
 8006254:	4313      	orrs	r3, r2
 8006256:	061a      	lsls	r2, r3, #24
 8006258:	4b33      	ldr	r3, [pc, #204]	@ (8006328 <MX_LWIP_Init+0x258>)
 800625a:	781b      	ldrb	r3, [r3, #0]
 800625c:	0619      	lsls	r1, r3, #24
 800625e:	4b32      	ldr	r3, [pc, #200]	@ (8006328 <MX_LWIP_Init+0x258>)
 8006260:	785b      	ldrb	r3, [r3, #1]
 8006262:	041b      	lsls	r3, r3, #16
 8006264:	4319      	orrs	r1, r3
 8006266:	4b30      	ldr	r3, [pc, #192]	@ (8006328 <MX_LWIP_Init+0x258>)
 8006268:	789b      	ldrb	r3, [r3, #2]
 800626a:	021b      	lsls	r3, r3, #8
 800626c:	430b      	orrs	r3, r1
 800626e:	492e      	ldr	r1, [pc, #184]	@ (8006328 <MX_LWIP_Init+0x258>)
 8006270:	78c9      	ldrb	r1, [r1, #3]
 8006272:	430b      	orrs	r3, r1
 8006274:	021b      	lsls	r3, r3, #8
 8006276:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800627a:	431a      	orrs	r2, r3
 800627c:	4b2a      	ldr	r3, [pc, #168]	@ (8006328 <MX_LWIP_Init+0x258>)
 800627e:	781b      	ldrb	r3, [r3, #0]
 8006280:	0619      	lsls	r1, r3, #24
 8006282:	4b29      	ldr	r3, [pc, #164]	@ (8006328 <MX_LWIP_Init+0x258>)
 8006284:	785b      	ldrb	r3, [r3, #1]
 8006286:	041b      	lsls	r3, r3, #16
 8006288:	4319      	orrs	r1, r3
 800628a:	4b27      	ldr	r3, [pc, #156]	@ (8006328 <MX_LWIP_Init+0x258>)
 800628c:	789b      	ldrb	r3, [r3, #2]
 800628e:	021b      	lsls	r3, r3, #8
 8006290:	430b      	orrs	r3, r1
 8006292:	4925      	ldr	r1, [pc, #148]	@ (8006328 <MX_LWIP_Init+0x258>)
 8006294:	78c9      	ldrb	r1, [r1, #3]
 8006296:	430b      	orrs	r3, r1
 8006298:	0a1b      	lsrs	r3, r3, #8
 800629a:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800629e:	431a      	orrs	r2, r3
 80062a0:	4b21      	ldr	r3, [pc, #132]	@ (8006328 <MX_LWIP_Init+0x258>)
 80062a2:	781b      	ldrb	r3, [r3, #0]
 80062a4:	0619      	lsls	r1, r3, #24
 80062a6:	4b20      	ldr	r3, [pc, #128]	@ (8006328 <MX_LWIP_Init+0x258>)
 80062a8:	785b      	ldrb	r3, [r3, #1]
 80062aa:	041b      	lsls	r3, r3, #16
 80062ac:	4319      	orrs	r1, r3
 80062ae:	4b1e      	ldr	r3, [pc, #120]	@ (8006328 <MX_LWIP_Init+0x258>)
 80062b0:	789b      	ldrb	r3, [r3, #2]
 80062b2:	021b      	lsls	r3, r3, #8
 80062b4:	430b      	orrs	r3, r1
 80062b6:	491c      	ldr	r1, [pc, #112]	@ (8006328 <MX_LWIP_Init+0x258>)
 80062b8:	78c9      	ldrb	r1, [r1, #3]
 80062ba:	430b      	orrs	r3, r1
 80062bc:	0e1b      	lsrs	r3, r3, #24
 80062be:	4313      	orrs	r3, r2
 80062c0:	4a1c      	ldr	r2, [pc, #112]	@ (8006334 <MX_LWIP_Init+0x264>)
 80062c2:	6013      	str	r3, [r2, #0]

  /* add the network interface (IPv4/IPv6) with RTOS */
  netif_add(&gnetif, &ipaddr, &netmask, &gw, NULL, &ethernetif_init, &tcpip_input);
 80062c4:	4b1c      	ldr	r3, [pc, #112]	@ (8006338 <MX_LWIP_Init+0x268>)
 80062c6:	9302      	str	r3, [sp, #8]
 80062c8:	4b1c      	ldr	r3, [pc, #112]	@ (800633c <MX_LWIP_Init+0x26c>)
 80062ca:	9301      	str	r3, [sp, #4]
 80062cc:	2300      	movs	r3, #0
 80062ce:	9300      	str	r3, [sp, #0]
 80062d0:	4b18      	ldr	r3, [pc, #96]	@ (8006334 <MX_LWIP_Init+0x264>)
 80062d2:	4a17      	ldr	r2, [pc, #92]	@ (8006330 <MX_LWIP_Init+0x260>)
 80062d4:	4915      	ldr	r1, [pc, #84]	@ (800632c <MX_LWIP_Init+0x25c>)
 80062d6:	481a      	ldr	r0, [pc, #104]	@ (8006340 <MX_LWIP_Init+0x270>)
 80062d8:	f005 fb46 	bl	800b968 <netif_add>

  /* Registers the default network interface */
  netif_set_default(&gnetif);
 80062dc:	4818      	ldr	r0, [pc, #96]	@ (8006340 <MX_LWIP_Init+0x270>)
 80062de:	f005 fcf5 	bl	800bccc <netif_set_default>

  /* We must always bring the network interface up connection or not... */
  netif_set_up(&gnetif);
 80062e2:	4817      	ldr	r0, [pc, #92]	@ (8006340 <MX_LWIP_Init+0x270>)
 80062e4:	f005 fd02 	bl	800bcec <netif_set_up>

  /* Set the link callback function, this function is called on change of link status*/
  netif_set_link_callback(&gnetif, ethernet_link_status_updated);
 80062e8:	4916      	ldr	r1, [pc, #88]	@ (8006344 <MX_LWIP_Init+0x274>)
 80062ea:	4815      	ldr	r0, [pc, #84]	@ (8006340 <MX_LWIP_Init+0x270>)
 80062ec:	f005 fe00 	bl	800bef0 <netif_set_link_callback>

  /* Create the Ethernet link handler thread */
/* USER CODE BEGIN H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 80062f0:	2224      	movs	r2, #36	@ 0x24
 80062f2:	2100      	movs	r1, #0
 80062f4:	4814      	ldr	r0, [pc, #80]	@ (8006348 <MX_LWIP_Init+0x278>)
 80062f6:	f00e fe10 	bl	8014f1a <memset>
  attributes.name = "EthLink";
 80062fa:	4b13      	ldr	r3, [pc, #76]	@ (8006348 <MX_LWIP_Init+0x278>)
 80062fc:	4a13      	ldr	r2, [pc, #76]	@ (800634c <MX_LWIP_Init+0x27c>)
 80062fe:	601a      	str	r2, [r3, #0]
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 8006300:	4b11      	ldr	r3, [pc, #68]	@ (8006348 <MX_LWIP_Init+0x278>)
 8006302:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8006306:	615a      	str	r2, [r3, #20]
  attributes.priority = osPriorityBelowNormal;
 8006308:	4b0f      	ldr	r3, [pc, #60]	@ (8006348 <MX_LWIP_Init+0x278>)
 800630a:	2210      	movs	r2, #16
 800630c:	619a      	str	r2, [r3, #24]
  osThreadNew(ethernet_link_thread, &gnetif, &attributes);
 800630e:	4a0e      	ldr	r2, [pc, #56]	@ (8006348 <MX_LWIP_Init+0x278>)
 8006310:	490b      	ldr	r1, [pc, #44]	@ (8006340 <MX_LWIP_Init+0x270>)
 8006312:	480f      	ldr	r0, [pc, #60]	@ (8006350 <MX_LWIP_Init+0x280>)
 8006314:	f000 fdbf 	bl	8006e96 <osThreadNew>
/* USER CODE END H7_OS_THREAD_NEW_CMSIS_RTOS_V2 */

/* USER CODE BEGIN 3 */

/* USER CODE END 3 */
}
 8006318:	bf00      	nop
 800631a:	46bd      	mov	sp, r7
 800631c:	bd80      	pop	{r7, pc}
 800631e:	bf00      	nop
 8006320:	24000190 	.word	0x24000190
 8006324:	24000194 	.word	0x24000194
 8006328:	24000198 	.word	0x24000198
 800632c:	24000184 	.word	0x24000184
 8006330:	24000188 	.word	0x24000188
 8006334:	2400018c 	.word	0x2400018c
 8006338:	0800abc5 	.word	0x0800abc5
 800633c:	0800683d 	.word	0x0800683d
 8006340:	24000150 	.word	0x24000150
 8006344:	08006355 	.word	0x08006355
 8006348:	2400019c 	.word	0x2400019c
 800634c:	08015c84 	.word	0x08015c84
 8006350:	08006aed 	.word	0x08006aed

08006354 <ethernet_link_status_updated>:
  * @brief  Notify the User about the network interface config status
  * @param  netif: the network interface
  * @retval None
  */
static void ethernet_link_status_updated(struct netif *netif)
{
 8006354:	b480      	push	{r7}
 8006356:	b083      	sub	sp, #12
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  else /* netif is down */
  {
/* USER CODE BEGIN 6 */
/* USER CODE END 6 */
  }
}
 800635c:	bf00      	nop
 800635e:	370c      	adds	r7, #12
 8006360:	46bd      	mov	sp, r7
 8006362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006366:	4770      	bx	lr

08006368 <HAL_ETH_RxCpltCallback>:
  * @brief  Ethernet Rx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8006368:	b580      	push	{r7, lr}
 800636a:	b082      	sub	sp, #8
 800636c:	af00      	add	r7, sp, #0
 800636e:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(RxPktSemaphore);
 8006370:	4b04      	ldr	r3, [pc, #16]	@ (8006384 <HAL_ETH_RxCpltCallback+0x1c>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	4618      	mov	r0, r3
 8006376:	f001 f825 	bl	80073c4 <osSemaphoreRelease>
}
 800637a:	bf00      	nop
 800637c:	3708      	adds	r7, #8
 800637e:	46bd      	mov	sp, r7
 8006380:	bd80      	pop	{r7, pc}
 8006382:	bf00      	nop
 8006384:	240001c8 	.word	0x240001c8

08006388 <HAL_ETH_TxCpltCallback>:
  * @brief  Ethernet Tx Transfer completed callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *handlerEth)
{
 8006388:	b580      	push	{r7, lr}
 800638a:	b082      	sub	sp, #8
 800638c:	af00      	add	r7, sp, #0
 800638e:	6078      	str	r0, [r7, #4]
  osSemaphoreRelease(TxPktSemaphore);
 8006390:	4b04      	ldr	r3, [pc, #16]	@ (80063a4 <HAL_ETH_TxCpltCallback+0x1c>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	4618      	mov	r0, r3
 8006396:	f001 f815 	bl	80073c4 <osSemaphoreRelease>
}
 800639a:	bf00      	nop
 800639c:	3708      	adds	r7, #8
 800639e:	46bd      	mov	sp, r7
 80063a0:	bd80      	pop	{r7, pc}
 80063a2:	bf00      	nop
 80063a4:	240001cc 	.word	0x240001cc

080063a8 <HAL_ETH_ErrorCallback>:
  * @brief  Ethernet DMA transfer error callback
  * @param  handlerEth: ETH handler
  * @retval None
  */
void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *handlerEth)
{
 80063a8:	b580      	push	{r7, lr}
 80063aa:	b082      	sub	sp, #8
 80063ac:	af00      	add	r7, sp, #0
 80063ae:	6078      	str	r0, [r7, #4]
  if((HAL_ETH_GetDMAError(handlerEth) & ETH_DMACSR_RBU) == ETH_DMACSR_RBU)
 80063b0:	6878      	ldr	r0, [r7, #4]
 80063b2:	f7fb fff8 	bl	80023a6 <HAL_ETH_GetDMAError>
 80063b6:	4603      	mov	r3, r0
 80063b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80063bc:	2b80      	cmp	r3, #128	@ 0x80
 80063be:	d104      	bne.n	80063ca <HAL_ETH_ErrorCallback+0x22>
  {
     osSemaphoreRelease(RxPktSemaphore);
 80063c0:	4b04      	ldr	r3, [pc, #16]	@ (80063d4 <HAL_ETH_ErrorCallback+0x2c>)
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	4618      	mov	r0, r3
 80063c6:	f000 fffd 	bl	80073c4 <osSemaphoreRelease>
  }
}
 80063ca:	bf00      	nop
 80063cc:	3708      	adds	r7, #8
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}
 80063d2:	bf00      	nop
 80063d4:	240001c8 	.word	0x240001c8

080063d8 <low_level_init>:
 *
 * @param netif the already initialized lwip network interface structure
 *        for this ethernetif
 */
static void low_level_init(struct netif *netif)
{
 80063d8:	b580      	push	{r7, lr}
 80063da:	b0aa      	sub	sp, #168	@ 0xa8
 80063dc:	af00      	add	r7, sp, #0
 80063de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_eth_init_status = HAL_OK;
 80063e0:	2300      	movs	r3, #0
 80063e2:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f
/* USER CODE BEGIN OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  osThreadAttr_t attributes;
/* USER CODE END OS_THREAD_ATTR_CMSIS_RTOS_V2 */
  uint32_t duplex, speed = 0;
 80063e6:	2300      	movs	r3, #0
 80063e8:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  int32_t PHYLinkState = 0;
 80063ec:	2300      	movs	r3, #0
 80063ee:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  ETH_MACConfigTypeDef MACConf = {0};
 80063f2:	f107 0310 	add.w	r3, r7, #16
 80063f6:	2264      	movs	r2, #100	@ 0x64
 80063f8:	2100      	movs	r1, #0
 80063fa:	4618      	mov	r0, r3
 80063fc:	f00e fd8d 	bl	8014f1a <memset>
  /* Start ETH HAL Init */

   uint8_t MACAddr[6] ;
  heth.Instance = ETH;
 8006400:	4b89      	ldr	r3, [pc, #548]	@ (8006628 <low_level_init+0x250>)
 8006402:	4a8a      	ldr	r2, [pc, #552]	@ (800662c <low_level_init+0x254>)
 8006404:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8006406:	2300      	movs	r3, #0
 8006408:	723b      	strb	r3, [r7, #8]
  MACAddr[1] = 0x80;
 800640a:	2380      	movs	r3, #128	@ 0x80
 800640c:	727b      	strb	r3, [r7, #9]
  MACAddr[2] = 0xE1;
 800640e:	23e1      	movs	r3, #225	@ 0xe1
 8006410:	72bb      	strb	r3, [r7, #10]
  MACAddr[3] = 0x00;
 8006412:	2300      	movs	r3, #0
 8006414:	72fb      	strb	r3, [r7, #11]
  MACAddr[4] = 0x00;
 8006416:	2300      	movs	r3, #0
 8006418:	733b      	strb	r3, [r7, #12]
  MACAddr[5] = 0x00;
 800641a:	2300      	movs	r3, #0
 800641c:	737b      	strb	r3, [r7, #13]
  heth.Init.MACAddr = &MACAddr[0];
 800641e:	4a82      	ldr	r2, [pc, #520]	@ (8006628 <low_level_init+0x250>)
 8006420:	f107 0308 	add.w	r3, r7, #8
 8006424:	6053      	str	r3, [r2, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8006426:	4b80      	ldr	r3, [pc, #512]	@ (8006628 <low_level_init+0x250>)
 8006428:	2201      	movs	r2, #1
 800642a:	721a      	strb	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 800642c:	4b7e      	ldr	r3, [pc, #504]	@ (8006628 <low_level_init+0x250>)
 800642e:	4a80      	ldr	r2, [pc, #512]	@ (8006630 <low_level_init+0x258>)
 8006430:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8006432:	4b7d      	ldr	r3, [pc, #500]	@ (8006628 <low_level_init+0x250>)
 8006434:	4a7f      	ldr	r2, [pc, #508]	@ (8006634 <low_level_init+0x25c>)
 8006436:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1536;
 8006438:	4b7b      	ldr	r3, [pc, #492]	@ (8006628 <low_level_init+0x250>)
 800643a:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 800643e:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  hal_eth_init_status = HAL_ETH_Init(&heth);
 8006440:	4879      	ldr	r0, [pc, #484]	@ (8006628 <low_level_init+0x250>)
 8006442:	f7fa ffd7 	bl	80013f4 <HAL_ETH_Init>
 8006446:	4603      	mov	r3, r0
 8006448:	f887 309f 	strb.w	r3, [r7, #159]	@ 0x9f

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 800644c:	2238      	movs	r2, #56	@ 0x38
 800644e:	2100      	movs	r1, #0
 8006450:	4879      	ldr	r0, [pc, #484]	@ (8006638 <low_level_init+0x260>)
 8006452:	f00e fd62 	bl	8014f1a <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8006456:	4b78      	ldr	r3, [pc, #480]	@ (8006638 <low_level_init+0x260>)
 8006458:	2221      	movs	r2, #33	@ 0x21
 800645a:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 800645c:	4b76      	ldr	r3, [pc, #472]	@ (8006638 <low_level_init+0x260>)
 800645e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8006462:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8006464:	4b74      	ldr	r3, [pc, #464]	@ (8006638 <low_level_init+0x260>)
 8006466:	2200      	movs	r2, #0
 8006468:	611a      	str	r2, [r3, #16]

  /* End ETH HAL Init */

  /* Initialize the RX POOL */
  LWIP_MEMPOOL_INIT(RX_POOL);
 800646a:	4874      	ldr	r0, [pc, #464]	@ (800663c <low_level_init+0x264>)
 800646c:	f005 f936 	bl	800b6dc <memp_init_pool>

#if LWIP_ARP || LWIP_ETHERNET
  /* set MAC hardware address length */
  netif->hwaddr_len = ETH_HWADDR_LEN;
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2206      	movs	r2, #6
 8006474:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* set MAC hardware address */
  netif->hwaddr[0] =  heth.Init.MACAddr[0];
 8006478:	4b6b      	ldr	r3, [pc, #428]	@ (8006628 <low_level_init+0x250>)
 800647a:	685b      	ldr	r3, [r3, #4]
 800647c:	781a      	ldrb	r2, [r3, #0]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
  netif->hwaddr[1] =  heth.Init.MACAddr[1];
 8006484:	4b68      	ldr	r3, [pc, #416]	@ (8006628 <low_level_init+0x250>)
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	785a      	ldrb	r2, [r3, #1]
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27
  netif->hwaddr[2] =  heth.Init.MACAddr[2];
 8006490:	4b65      	ldr	r3, [pc, #404]	@ (8006628 <low_level_init+0x250>)
 8006492:	685b      	ldr	r3, [r3, #4]
 8006494:	789a      	ldrb	r2, [r3, #2]
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
  netif->hwaddr[3] =  heth.Init.MACAddr[3];
 800649c:	4b62      	ldr	r3, [pc, #392]	@ (8006628 <low_level_init+0x250>)
 800649e:	685b      	ldr	r3, [r3, #4]
 80064a0:	78da      	ldrb	r2, [r3, #3]
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29
  netif->hwaddr[4] =  heth.Init.MACAddr[4];
 80064a8:	4b5f      	ldr	r3, [pc, #380]	@ (8006628 <low_level_init+0x250>)
 80064aa:	685b      	ldr	r3, [r3, #4]
 80064ac:	791a      	ldrb	r2, [r3, #4]
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
  netif->hwaddr[5] =  heth.Init.MACAddr[5];
 80064b4:	4b5c      	ldr	r3, [pc, #368]	@ (8006628 <low_level_init+0x250>)
 80064b6:	685b      	ldr	r3, [r3, #4]
 80064b8:	795a      	ldrb	r2, [r3, #5]
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b

  /* maximum transfer unit */
  netif->mtu = ETH_MAX_PAYLOAD;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	f240 52dc 	movw	r2, #1500	@ 0x5dc
 80064c6:	849a      	strh	r2, [r3, #36]	@ 0x24

  /* Accept broadcast address and ARP traffic */
  /* don't set NETIF_FLAG_ETHARP if this device is not an ethernet one */
  #if LWIP_ARP
    netif->flags |= NETIF_FLAG_BROADCAST | NETIF_FLAG_ETHARP;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80064ce:	f043 030a 	orr.w	r3, r3, #10
 80064d2:	b2da      	uxtb	r2, r3
 80064d4:	687b      	ldr	r3, [r7, #4]
 80064d6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
  #else
    netif->flags |= NETIF_FLAG_BROADCAST;
  #endif /* LWIP_ARP */

  /* create a binary semaphore used for informing ethernetif of frame reception */
  RxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 80064da:	2200      	movs	r2, #0
 80064dc:	2100      	movs	r1, #0
 80064de:	2001      	movs	r0, #1
 80064e0:	f000 fe94 	bl	800720c <osSemaphoreNew>
 80064e4:	4603      	mov	r3, r0
 80064e6:	4a56      	ldr	r2, [pc, #344]	@ (8006640 <low_level_init+0x268>)
 80064e8:	6013      	str	r3, [r2, #0]

  /* create a binary semaphore used for informing ethernetif of frame transmission */
  TxPktSemaphore = osSemaphoreNew(1, 0, NULL);
 80064ea:	2200      	movs	r2, #0
 80064ec:	2100      	movs	r1, #0
 80064ee:	2001      	movs	r0, #1
 80064f0:	f000 fe8c 	bl	800720c <osSemaphoreNew>
 80064f4:	4603      	mov	r3, r0
 80064f6:	4a53      	ldr	r2, [pc, #332]	@ (8006644 <low_level_init+0x26c>)
 80064f8:	6013      	str	r3, [r2, #0]

  /* create the task that handles the ETH_MAC */
/* USER CODE BEGIN OS_THREAD_NEW_CMSIS_RTOS_V2 */
  memset(&attributes, 0x0, sizeof(osThreadAttr_t));
 80064fa:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 80064fe:	2224      	movs	r2, #36	@ 0x24
 8006500:	2100      	movs	r1, #0
 8006502:	4618      	mov	r0, r3
 8006504:	f00e fd09 	bl	8014f1a <memset>
  attributes.name = "EthIf";
 8006508:	4b4f      	ldr	r3, [pc, #316]	@ (8006648 <low_level_init+0x270>)
 800650a:	677b      	str	r3, [r7, #116]	@ 0x74
  attributes.stack_size = INTERFACE_THREAD_STACK_SIZE;
 800650c:	f44f 73af 	mov.w	r3, #350	@ 0x15e
 8006510:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  attributes.priority = osPriorityRealtime;
 8006514:	2330      	movs	r3, #48	@ 0x30
 8006516:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  osThreadNew(ethernetif_input, netif, &attributes);
 800651a:	f107 0374 	add.w	r3, r7, #116	@ 0x74
 800651e:	461a      	mov	r2, r3
 8006520:	6879      	ldr	r1, [r7, #4]
 8006522:	484a      	ldr	r0, [pc, #296]	@ (800664c <low_level_init+0x274>)
 8006524:	f000 fcb7 	bl	8006e96 <osThreadNew>

/* USER CODE BEGIN PHY_PRE_CONFIG */

/* USER CODE END PHY_PRE_CONFIG */
  /* Set PHY IO functions */
  LAN8742_RegisterBusIO(&LAN8742, &LAN8742_IOCtx);
 8006528:	4949      	ldr	r1, [pc, #292]	@ (8006650 <low_level_init+0x278>)
 800652a:	484a      	ldr	r0, [pc, #296]	@ (8006654 <low_level_init+0x27c>)
 800652c:	f7fa fc87 	bl	8000e3e <LAN8742_RegisterBusIO>

  /* Initialize the LAN8742 ETH PHY */
  if(LAN8742_Init(&LAN8742) != LAN8742_STATUS_OK)
 8006530:	4848      	ldr	r0, [pc, #288]	@ (8006654 <low_level_init+0x27c>)
 8006532:	f7fa fcb6 	bl	8000ea2 <LAN8742_Init>
 8006536:	4603      	mov	r3, r0
 8006538:	2b00      	cmp	r3, #0
 800653a:	d006      	beq.n	800654a <low_level_init+0x172>
  {
    netif_set_link_down(netif);
 800653c:	6878      	ldr	r0, [r7, #4]
 800653e:	f005 fca7 	bl	800be90 <netif_set_link_down>
    netif_set_down(netif);
 8006542:	6878      	ldr	r0, [r7, #4]
 8006544:	f005 fc3e 	bl	800bdc4 <netif_set_down>
 8006548:	e06b      	b.n	8006622 <low_level_init+0x24a>
    return;
  }

  if (hal_eth_init_status == HAL_OK)
 800654a:	f897 309f 	ldrb.w	r3, [r7, #159]	@ 0x9f
 800654e:	2b00      	cmp	r3, #0
 8006550:	d165      	bne.n	800661e <low_level_init+0x246>
  {
    PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8006552:	4840      	ldr	r0, [pc, #256]	@ (8006654 <low_level_init+0x27c>)
 8006554:	f7fa fcf2 	bl	8000f3c <LAN8742_GetLinkState>
 8006558:	f8c7 0098 	str.w	r0, [r7, #152]	@ 0x98

    /* Get link state */
    if(PHYLinkState <= LAN8742_STATUS_LINK_DOWN)
 800655c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006560:	2b01      	cmp	r3, #1
 8006562:	dc06      	bgt.n	8006572 <low_level_init+0x19a>
    {
      netif_set_link_down(netif);
 8006564:	6878      	ldr	r0, [r7, #4]
 8006566:	f005 fc93 	bl	800be90 <netif_set_link_down>
      netif_set_down(netif);
 800656a:	6878      	ldr	r0, [r7, #4]
 800656c:	f005 fc2a 	bl	800bdc4 <netif_set_down>
 8006570:	e057      	b.n	8006622 <low_level_init+0x24a>
    }
    else
    {
      switch (PHYLinkState)
 8006572:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006576:	3b02      	subs	r3, #2
 8006578:	2b03      	cmp	r3, #3
 800657a:	d82b      	bhi.n	80065d4 <low_level_init+0x1fc>
 800657c:	a201      	add	r2, pc, #4	@ (adr r2, 8006584 <low_level_init+0x1ac>)
 800657e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006582:	bf00      	nop
 8006584:	08006595 	.word	0x08006595
 8006588:	080065a7 	.word	0x080065a7
 800658c:	080065b7 	.word	0x080065b7
 8006590:	080065c7 	.word	0x080065c7
      {
      case LAN8742_STATUS_100MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 8006594:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006598:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 800659c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80065a0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 80065a4:	e01f      	b.n	80065e6 <low_level_init+0x20e>
      case LAN8742_STATUS_100MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 80065a6:	2300      	movs	r3, #0
 80065a8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 80065ac:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80065b0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 80065b4:	e017      	b.n	80065e6 <low_level_init+0x20e>
      case LAN8742_STATUS_10MBITS_FULLDUPLEX:
        duplex = ETH_FULLDUPLEX_MODE;
 80065b6:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80065ba:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 80065be:	2300      	movs	r3, #0
 80065c0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 80065c4:	e00f      	b.n	80065e6 <low_level_init+0x20e>
      case LAN8742_STATUS_10MBITS_HALFDUPLEX:
        duplex = ETH_HALFDUPLEX_MODE;
 80065c6:	2300      	movs	r3, #0
 80065c8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_10M;
 80065cc:	2300      	movs	r3, #0
 80065ce:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 80065d2:	e008      	b.n	80065e6 <low_level_init+0x20e>
      default:
        duplex = ETH_FULLDUPLEX_MODE;
 80065d4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80065d8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
        speed = ETH_SPEED_100M;
 80065dc:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80065e0:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
        break;
 80065e4:	bf00      	nop
      }

    /* Get MAC Config MAC */
    HAL_ETH_GetMACConfig(&heth, &MACConf);
 80065e6:	f107 0310 	add.w	r3, r7, #16
 80065ea:	4619      	mov	r1, r3
 80065ec:	480e      	ldr	r0, [pc, #56]	@ (8006628 <low_level_init+0x250>)
 80065ee:	f7fb fc8f 	bl	8001f10 <HAL_ETH_GetMACConfig>
    MACConf.DuplexMode = duplex;
 80065f2:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80065f6:	62bb      	str	r3, [r7, #40]	@ 0x28
    MACConf.Speed = speed;
 80065f8:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80065fc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_ETH_SetMACConfig(&heth, &MACConf);
 80065fe:	f107 0310 	add.w	r3, r7, #16
 8006602:	4619      	mov	r1, r3
 8006604:	4808      	ldr	r0, [pc, #32]	@ (8006628 <low_level_init+0x250>)
 8006606:	f7fb fe57 	bl	80022b8 <HAL_ETH_SetMACConfig>

    HAL_ETH_Start_IT(&heth);
 800660a:	4807      	ldr	r0, [pc, #28]	@ (8006628 <low_level_init+0x250>)
 800660c:	f7fa fff0 	bl	80015f0 <HAL_ETH_Start_IT>
    netif_set_up(netif);
 8006610:	6878      	ldr	r0, [r7, #4]
 8006612:	f005 fb6b 	bl	800bcec <netif_set_up>
    netif_set_link_up(netif);
 8006616:	6878      	ldr	r0, [r7, #4]
 8006618:	f005 fc06 	bl	800be28 <netif_set_link_up>
 800661c:	e001      	b.n	8006622 <low_level_init+0x24a>
    }

  }
  else
  {
    Error_Handler();
 800661e:	f7fa f8eb 	bl	80007f8 <Error_Handler>
#endif /* LWIP_ARP || LWIP_ETHERNET */

/* USER CODE BEGIN LOW_LEVEL_INIT */

/* USER CODE END LOW_LEVEL_INIT */
}
 8006622:	37a8      	adds	r7, #168	@ 0xa8
 8006624:	46bd      	mov	sp, r7
 8006626:	bd80      	pop	{r7, pc}
 8006628:	240001d0 	.word	0x240001d0
 800662c:	40028000 	.word	0x40028000
 8006630:	30040060 	.word	0x30040060
 8006634:	30040000 	.word	0x30040000
 8006638:	24000280 	.word	0x24000280
 800663c:	080187bc 	.word	0x080187bc
 8006640:	240001c8 	.word	0x240001c8
 8006644:	240001cc 	.word	0x240001cc
 8006648:	08015c8c 	.word	0x08015c8c
 800664c:	080067e9 	.word	0x080067e9
 8006650:	24000010 	.word	0x24000010
 8006654:	240002b8 	.word	0x240002b8

08006658 <low_level_output>:
 *       to become available since the stack doesn't retry to send a packet
 *       dropped because of memory failure (except for the TCP timers).
 */

static err_t low_level_output(struct netif *netif, struct pbuf *p)
{
 8006658:	b580      	push	{r7, lr}
 800665a:	b092      	sub	sp, #72	@ 0x48
 800665c:	af00      	add	r7, sp, #0
 800665e:	6078      	str	r0, [r7, #4]
 8006660:	6039      	str	r1, [r7, #0]
  uint32_t i = 0U;
 8006662:	2300      	movs	r3, #0
 8006664:	647b      	str	r3, [r7, #68]	@ 0x44
  struct pbuf *q = NULL;
 8006666:	2300      	movs	r3, #0
 8006668:	643b      	str	r3, [r7, #64]	@ 0x40
  err_t errval = ERR_OK;
 800666a:	2300      	movs	r3, #0
 800666c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  ETH_BufferTypeDef Txbuffer[ETH_TX_DESC_CNT] = {0};
 8006670:	f107 030c 	add.w	r3, r7, #12
 8006674:	2230      	movs	r2, #48	@ 0x30
 8006676:	2100      	movs	r1, #0
 8006678:	4618      	mov	r0, r3
 800667a:	f00e fc4e 	bl	8014f1a <memset>

  memset(Txbuffer, 0 , ETH_TX_DESC_CNT*sizeof(ETH_BufferTypeDef));
 800667e:	f107 030c 	add.w	r3, r7, #12
 8006682:	2230      	movs	r2, #48	@ 0x30
 8006684:	2100      	movs	r1, #0
 8006686:	4618      	mov	r0, r3
 8006688:	f00e fc47 	bl	8014f1a <memset>

  for(q = p; q != NULL; q = q->next)
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	643b      	str	r3, [r7, #64]	@ 0x40
 8006690:	e045      	b.n	800671e <low_level_output+0xc6>
  {
    if(i >= ETH_TX_DESC_CNT)
 8006692:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006694:	2b03      	cmp	r3, #3
 8006696:	d902      	bls.n	800669e <low_level_output+0x46>
      return ERR_IF;
 8006698:	f06f 030b 	mvn.w	r3, #11
 800669c:	e07f      	b.n	800679e <low_level_output+0x146>

    Txbuffer[i].buffer = q->payload;
 800669e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066a0:	6859      	ldr	r1, [r3, #4]
 80066a2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80066a4:	4613      	mov	r3, r2
 80066a6:	005b      	lsls	r3, r3, #1
 80066a8:	4413      	add	r3, r2
 80066aa:	009b      	lsls	r3, r3, #2
 80066ac:	3348      	adds	r3, #72	@ 0x48
 80066ae:	443b      	add	r3, r7
 80066b0:	3b3c      	subs	r3, #60	@ 0x3c
 80066b2:	6019      	str	r1, [r3, #0]
    Txbuffer[i].len = q->len;
 80066b4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066b6:	895b      	ldrh	r3, [r3, #10]
 80066b8:	4619      	mov	r1, r3
 80066ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80066bc:	4613      	mov	r3, r2
 80066be:	005b      	lsls	r3, r3, #1
 80066c0:	4413      	add	r3, r2
 80066c2:	009b      	lsls	r3, r3, #2
 80066c4:	3348      	adds	r3, #72	@ 0x48
 80066c6:	443b      	add	r3, r7
 80066c8:	3b38      	subs	r3, #56	@ 0x38
 80066ca:	6019      	str	r1, [r3, #0]

    if(i>0)
 80066cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d011      	beq.n	80066f6 <low_level_output+0x9e>
    {
      Txbuffer[i-1].next = &Txbuffer[i];
 80066d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80066d4:	1e5a      	subs	r2, r3, #1
 80066d6:	f107 000c 	add.w	r0, r7, #12
 80066da:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80066dc:	460b      	mov	r3, r1
 80066de:	005b      	lsls	r3, r3, #1
 80066e0:	440b      	add	r3, r1
 80066e2:	009b      	lsls	r3, r3, #2
 80066e4:	18c1      	adds	r1, r0, r3
 80066e6:	4613      	mov	r3, r2
 80066e8:	005b      	lsls	r3, r3, #1
 80066ea:	4413      	add	r3, r2
 80066ec:	009b      	lsls	r3, r3, #2
 80066ee:	3348      	adds	r3, #72	@ 0x48
 80066f0:	443b      	add	r3, r7
 80066f2:	3b34      	subs	r3, #52	@ 0x34
 80066f4:	6019      	str	r1, [r3, #0]
    }

    if(q->next == NULL)
 80066f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d109      	bne.n	8006712 <low_level_output+0xba>
    {
      Txbuffer[i].next = NULL;
 80066fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006700:	4613      	mov	r3, r2
 8006702:	005b      	lsls	r3, r3, #1
 8006704:	4413      	add	r3, r2
 8006706:	009b      	lsls	r3, r3, #2
 8006708:	3348      	adds	r3, #72	@ 0x48
 800670a:	443b      	add	r3, r7
 800670c:	3b34      	subs	r3, #52	@ 0x34
 800670e:	2200      	movs	r2, #0
 8006710:	601a      	str	r2, [r3, #0]
    }

    i++;
 8006712:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006714:	3301      	adds	r3, #1
 8006716:	647b      	str	r3, [r7, #68]	@ 0x44
  for(q = p; q != NULL; q = q->next)
 8006718:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	643b      	str	r3, [r7, #64]	@ 0x40
 800671e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006720:	2b00      	cmp	r3, #0
 8006722:	d1b6      	bne.n	8006692 <low_level_output+0x3a>
  }

  TxConfig.Length = p->tot_len;
 8006724:	683b      	ldr	r3, [r7, #0]
 8006726:	891b      	ldrh	r3, [r3, #8]
 8006728:	461a      	mov	r2, r3
 800672a:	4b1f      	ldr	r3, [pc, #124]	@ (80067a8 <low_level_output+0x150>)
 800672c:	605a      	str	r2, [r3, #4]
  TxConfig.TxBuffer = Txbuffer;
 800672e:	4a1e      	ldr	r2, [pc, #120]	@ (80067a8 <low_level_output+0x150>)
 8006730:	f107 030c 	add.w	r3, r7, #12
 8006734:	6093      	str	r3, [r2, #8]
  TxConfig.pData = p;
 8006736:	4a1c      	ldr	r2, [pc, #112]	@ (80067a8 <low_level_output+0x150>)
 8006738:	683b      	ldr	r3, [r7, #0]
 800673a:	6353      	str	r3, [r2, #52]	@ 0x34

  pbuf_ref(p);
 800673c:	6838      	ldr	r0, [r7, #0]
 800673e:	f006 f829 	bl	800c794 <pbuf_ref>

  do
  {
    if(HAL_ETH_Transmit_IT(&heth, &TxConfig) == HAL_OK)
 8006742:	4919      	ldr	r1, [pc, #100]	@ (80067a8 <low_level_output+0x150>)
 8006744:	4819      	ldr	r0, [pc, #100]	@ (80067ac <low_level_output+0x154>)
 8006746:	f7fb f83f 	bl	80017c8 <HAL_ETH_Transmit_IT>
 800674a:	4603      	mov	r3, r0
 800674c:	2b00      	cmp	r3, #0
 800674e:	d103      	bne.n	8006758 <low_level_output+0x100>
    {
      errval = ERR_OK;
 8006750:	2300      	movs	r3, #0
 8006752:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8006756:	e01b      	b.n	8006790 <low_level_output+0x138>
    }
    else
    {

      if(HAL_ETH_GetError(&heth) & HAL_ETH_ERROR_BUSY)
 8006758:	4814      	ldr	r0, [pc, #80]	@ (80067ac <low_level_output+0x154>)
 800675a:	f7fb fe17 	bl	800238c <HAL_ETH_GetError>
 800675e:	4603      	mov	r3, r0
 8006760:	f003 0302 	and.w	r3, r3, #2
 8006764:	2b00      	cmp	r3, #0
 8006766:	d00d      	beq.n	8006784 <low_level_output+0x12c>
      {
        /* Wait for descriptors to become available */
        osSemaphoreAcquire(TxPktSemaphore, ETHIF_TX_TIMEOUT);
 8006768:	4b11      	ldr	r3, [pc, #68]	@ (80067b0 <low_level_output+0x158>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 8006770:	4618      	mov	r0, r3
 8006772:	f000 fdd5 	bl	8007320 <osSemaphoreAcquire>
        HAL_ETH_ReleaseTxPacket(&heth);
 8006776:	480d      	ldr	r0, [pc, #52]	@ (80067ac <low_level_output+0x154>)
 8006778:	f7fb f9ad 	bl	8001ad6 <HAL_ETH_ReleaseTxPacket>
        errval = ERR_BUF;
 800677c:	23fe      	movs	r3, #254	@ 0xfe
 800677e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8006782:	e005      	b.n	8006790 <low_level_output+0x138>
      }
      else
      {
        /* Other error */
        pbuf_free(p);
 8006784:	6838      	ldr	r0, [r7, #0]
 8006786:	f005 ff5f 	bl	800c648 <pbuf_free>
        errval =  ERR_IF;
 800678a:	23f4      	movs	r3, #244	@ 0xf4
 800678c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      }
    }
  }while(errval == ERR_BUF);
 8006790:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8006794:	f113 0f02 	cmn.w	r3, #2
 8006798:	d0d3      	beq.n	8006742 <low_level_output+0xea>

  return errval;
 800679a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 800679e:	4618      	mov	r0, r3
 80067a0:	3748      	adds	r7, #72	@ 0x48
 80067a2:	46bd      	mov	sp, r7
 80067a4:	bd80      	pop	{r7, pc}
 80067a6:	bf00      	nop
 80067a8:	24000280 	.word	0x24000280
 80067ac:	240001d0 	.word	0x240001d0
 80067b0:	240001cc 	.word	0x240001cc

080067b4 <low_level_input>:
 * @param netif the lwip network interface structure for this ethernetif
 * @return a pbuf filled with the received packet (including MAC header)
 *         NULL on memory error
   */
static struct pbuf * low_level_input(struct netif *netif)
{
 80067b4:	b580      	push	{r7, lr}
 80067b6:	b084      	sub	sp, #16
 80067b8:	af00      	add	r7, sp, #0
 80067ba:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 80067bc:	2300      	movs	r3, #0
 80067be:	60fb      	str	r3, [r7, #12]

  if(RxAllocStatus == RX_ALLOC_OK)
 80067c0:	4b07      	ldr	r3, [pc, #28]	@ (80067e0 <low_level_input+0x2c>)
 80067c2:	781b      	ldrb	r3, [r3, #0]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d105      	bne.n	80067d4 <low_level_input+0x20>
  {
    HAL_ETH_ReadData(&heth, (void **)&p);
 80067c8:	f107 030c 	add.w	r3, r7, #12
 80067cc:	4619      	mov	r1, r3
 80067ce:	4805      	ldr	r0, [pc, #20]	@ (80067e4 <low_level_input+0x30>)
 80067d0:	f7fb f84b 	bl	800186a <HAL_ETH_ReadData>
  }

  return p;
 80067d4:	68fb      	ldr	r3, [r7, #12]
}
 80067d6:	4618      	mov	r0, r3
 80067d8:	3710      	adds	r7, #16
 80067da:	46bd      	mov	sp, r7
 80067dc:	bd80      	pop	{r7, pc}
 80067de:	bf00      	nop
 80067e0:	240001c4 	.word	0x240001c4
 80067e4:	240001d0 	.word	0x240001d0

080067e8 <ethernetif_input>:
 * the appropriate input function is called.
 *
 * @param netif the lwip network interface structure for this ethernetif
 */
void ethernetif_input(void* argument)
{
 80067e8:	b580      	push	{r7, lr}
 80067ea:	b084      	sub	sp, #16
 80067ec:	af00      	add	r7, sp, #0
 80067ee:	6078      	str	r0, [r7, #4]
  struct pbuf *p = NULL;
 80067f0:	2300      	movs	r3, #0
 80067f2:	60fb      	str	r3, [r7, #12]
  struct netif *netif = (struct netif *) argument;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	60bb      	str	r3, [r7, #8]

  for( ;; )
  {
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 80067f8:	4b0f      	ldr	r3, [pc, #60]	@ (8006838 <ethernetif_input+0x50>)
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f04f 31ff 	mov.w	r1, #4294967295
 8006800:	4618      	mov	r0, r3
 8006802:	f000 fd8d 	bl	8007320 <osSemaphoreAcquire>
 8006806:	4603      	mov	r3, r0
 8006808:	2b00      	cmp	r3, #0
 800680a:	d1f5      	bne.n	80067f8 <ethernetif_input+0x10>
    {
      do
      {
        p = low_level_input( netif );
 800680c:	68b8      	ldr	r0, [r7, #8]
 800680e:	f7ff ffd1 	bl	80067b4 <low_level_input>
 8006812:	60f8      	str	r0, [r7, #12]
        if (p != NULL)
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	2b00      	cmp	r3, #0
 8006818:	d00a      	beq.n	8006830 <ethernetif_input+0x48>
        {
          if (netif->input( p, netif) != ERR_OK )
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	691b      	ldr	r3, [r3, #16]
 800681e:	68b9      	ldr	r1, [r7, #8]
 8006820:	68f8      	ldr	r0, [r7, #12]
 8006822:	4798      	blx	r3
 8006824:	4603      	mov	r3, r0
 8006826:	2b00      	cmp	r3, #0
 8006828:	d002      	beq.n	8006830 <ethernetif_input+0x48>
          {
            pbuf_free(p);
 800682a:	68f8      	ldr	r0, [r7, #12]
 800682c:	f005 ff0c 	bl	800c648 <pbuf_free>
          }
        }
      } while(p!=NULL);
 8006830:	68fb      	ldr	r3, [r7, #12]
 8006832:	2b00      	cmp	r3, #0
 8006834:	d1ea      	bne.n	800680c <ethernetif_input+0x24>
    if (osSemaphoreAcquire(RxPktSemaphore, TIME_WAITING_FOR_INPUT) == osOK)
 8006836:	e7df      	b.n	80067f8 <ethernetif_input+0x10>
 8006838:	240001c8 	.word	0x240001c8

0800683c <ethernetif_init>:
 * @return ERR_OK if the loopif is initialized
 *         ERR_MEM if private data couldn't be allocated
 *         any other err_t on error
 */
err_t ethernetif_init(struct netif *netif)
{
 800683c:	b580      	push	{r7, lr}
 800683e:	b082      	sub	sp, #8
 8006840:	af00      	add	r7, sp, #0
 8006842:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("netif != NULL", (netif != NULL));
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	2b00      	cmp	r3, #0
 8006848:	d106      	bne.n	8006858 <ethernetif_init+0x1c>
 800684a:	4b0e      	ldr	r3, [pc, #56]	@ (8006884 <ethernetif_init+0x48>)
 800684c:	f44f 7208 	mov.w	r2, #544	@ 0x220
 8006850:	490d      	ldr	r1, [pc, #52]	@ (8006888 <ethernetif_init+0x4c>)
 8006852:	480e      	ldr	r0, [pc, #56]	@ (800688c <ethernetif_init+0x50>)
 8006854:	f00e fafc 	bl	8014e50 <iprintf>
   * The last argument should be replaced with your link speed, in units
   * of bits per second.
   */
  // MIB2_INIT_NETIF(netif, snmp_ifType_ethernet_csmacd, LINK_SPEED_OF_YOUR_NETIF_IN_BPS);

  netif->name[0] = IFNAME0;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2273      	movs	r2, #115	@ 0x73
 800685c:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
  netif->name[1] = IFNAME1;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2274      	movs	r2, #116	@ 0x74
 8006864:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
   * is available...) */

#if LWIP_IPV4
#if LWIP_ARP || LWIP_ETHERNET
#if LWIP_ARP
  netif->output = etharp_output;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	4a09      	ldr	r2, [pc, #36]	@ (8006890 <ethernetif_init+0x54>)
 800686c:	615a      	str	r2, [r3, #20]

#if LWIP_IPV6
  netif->output_ip6 = ethip6_output;
#endif /* LWIP_IPV6 */

  netif->linkoutput = low_level_output;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	4a08      	ldr	r2, [pc, #32]	@ (8006894 <ethernetif_init+0x58>)
 8006872:	619a      	str	r2, [r3, #24]

  /* initialize the hardware */
  low_level_init(netif);
 8006874:	6878      	ldr	r0, [r7, #4]
 8006876:	f7ff fdaf 	bl	80063d8 <low_level_init>

  return ERR_OK;
 800687a:	2300      	movs	r3, #0
}
 800687c:	4618      	mov	r0, r3
 800687e:	3708      	adds	r7, #8
 8006880:	46bd      	mov	sp, r7
 8006882:	bd80      	pop	{r7, pc}
 8006884:	08015c94 	.word	0x08015c94
 8006888:	08015cb0 	.word	0x08015cb0
 800688c:	08015cc0 	.word	0x08015cc0
 8006890:	08012d2d 	.word	0x08012d2d
 8006894:	08006659 	.word	0x08006659

08006898 <pbuf_free_custom>:
  * @brief  Custom Rx pbuf free callback
  * @param  pbuf: pbuf to be freed
  * @retval None
  */
void pbuf_free_custom(struct pbuf *p)
{
 8006898:	b580      	push	{r7, lr}
 800689a:	b084      	sub	sp, #16
 800689c:	af00      	add	r7, sp, #0
 800689e:	6078      	str	r0, [r7, #4]
  struct pbuf_custom* custom_pbuf = (struct pbuf_custom*)p;
 80068a0:	687b      	ldr	r3, [r7, #4]
 80068a2:	60fb      	str	r3, [r7, #12]
  LWIP_MEMPOOL_FREE(RX_POOL, custom_pbuf);
 80068a4:	68f9      	ldr	r1, [r7, #12]
 80068a6:	4809      	ldr	r0, [pc, #36]	@ (80068cc <pbuf_free_custom+0x34>)
 80068a8:	f005 f808 	bl	800b8bc <memp_free_pool>

  /* If the Rx Buffer Pool was exhausted, signal the ethernetif_input task to
   * call HAL_ETH_GetRxDataBuffer to rebuild the Rx descriptors. */

  if (RxAllocStatus == RX_ALLOC_ERROR)
 80068ac:	4b08      	ldr	r3, [pc, #32]	@ (80068d0 <pbuf_free_custom+0x38>)
 80068ae:	781b      	ldrb	r3, [r3, #0]
 80068b0:	2b01      	cmp	r3, #1
 80068b2:	d107      	bne.n	80068c4 <pbuf_free_custom+0x2c>
  {
    RxAllocStatus = RX_ALLOC_OK;
 80068b4:	4b06      	ldr	r3, [pc, #24]	@ (80068d0 <pbuf_free_custom+0x38>)
 80068b6:	2200      	movs	r2, #0
 80068b8:	701a      	strb	r2, [r3, #0]
    osSemaphoreRelease(RxPktSemaphore);
 80068ba:	4b06      	ldr	r3, [pc, #24]	@ (80068d4 <pbuf_free_custom+0x3c>)
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	4618      	mov	r0, r3
 80068c0:	f000 fd80 	bl	80073c4 <osSemaphoreRelease>
  }
}
 80068c4:	bf00      	nop
 80068c6:	3710      	adds	r7, #16
 80068c8:	46bd      	mov	sp, r7
 80068ca:	bd80      	pop	{r7, pc}
 80068cc:	080187bc 	.word	0x080187bc
 80068d0:	240001c4 	.word	0x240001c4
 80068d4:	240001c8 	.word	0x240001c8

080068d8 <sys_now>:
*         when LWIP_TIMERS == 1 and NO_SYS == 1
* @param  None
* @retval Current Time value
*/
u32_t sys_now(void)
{
 80068d8:	b580      	push	{r7, lr}
 80068da:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 80068dc:	f7fa fc06 	bl	80010ec <HAL_GetTick>
 80068e0:	4603      	mov	r3, r0
}
 80068e2:	4618      	mov	r0, r3
 80068e4:	bd80      	pop	{r7, pc}
	...

080068e8 <HAL_ETH_MspInit>:
  * @param  ethHandle: ETH handle
  * @retval None
  */

void HAL_ETH_MspInit(ETH_HandleTypeDef* ethHandle)
{
 80068e8:	b580      	push	{r7, lr}
 80068ea:	b08e      	sub	sp, #56	@ 0x38
 80068ec:	af00      	add	r7, sp, #0
 80068ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80068f0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80068f4:	2200      	movs	r2, #0
 80068f6:	601a      	str	r2, [r3, #0]
 80068f8:	605a      	str	r2, [r3, #4]
 80068fa:	609a      	str	r2, [r3, #8]
 80068fc:	60da      	str	r2, [r3, #12]
 80068fe:	611a      	str	r2, [r3, #16]
  if(ethHandle->Instance==ETH)
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	681b      	ldr	r3, [r3, #0]
 8006904:	4a4d      	ldr	r2, [pc, #308]	@ (8006a3c <HAL_ETH_MspInit+0x154>)
 8006906:	4293      	cmp	r3, r2
 8006908:	f040 8093 	bne.w	8006a32 <HAL_ETH_MspInit+0x14a>
  {
  /* USER CODE BEGIN ETH_MspInit 0 */

  /* USER CODE END ETH_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_ETH1MAC_CLK_ENABLE();
 800690c:	4b4c      	ldr	r3, [pc, #304]	@ (8006a40 <HAL_ETH_MspInit+0x158>)
 800690e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006912:	4a4b      	ldr	r2, [pc, #300]	@ (8006a40 <HAL_ETH_MspInit+0x158>)
 8006914:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006918:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800691c:	4b48      	ldr	r3, [pc, #288]	@ (8006a40 <HAL_ETH_MspInit+0x158>)
 800691e:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006922:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006926:	623b      	str	r3, [r7, #32]
 8006928:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_ETH1TX_CLK_ENABLE();
 800692a:	4b45      	ldr	r3, [pc, #276]	@ (8006a40 <HAL_ETH_MspInit+0x158>)
 800692c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006930:	4a43      	ldr	r2, [pc, #268]	@ (8006a40 <HAL_ETH_MspInit+0x158>)
 8006932:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006936:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 800693a:	4b41      	ldr	r3, [pc, #260]	@ (8006a40 <HAL_ETH_MspInit+0x158>)
 800693c:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8006940:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006944:	61fb      	str	r3, [r7, #28]
 8006946:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_ETH1RX_CLK_ENABLE();
 8006948:	4b3d      	ldr	r3, [pc, #244]	@ (8006a40 <HAL_ETH_MspInit+0x158>)
 800694a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800694e:	4a3c      	ldr	r2, [pc, #240]	@ (8006a40 <HAL_ETH_MspInit+0x158>)
 8006950:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006954:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8006958:	4b39      	ldr	r3, [pc, #228]	@ (8006a40 <HAL_ETH_MspInit+0x158>)
 800695a:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 800695e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006962:	61bb      	str	r3, [r7, #24]
 8006964:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006966:	4b36      	ldr	r3, [pc, #216]	@ (8006a40 <HAL_ETH_MspInit+0x158>)
 8006968:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800696c:	4a34      	ldr	r2, [pc, #208]	@ (8006a40 <HAL_ETH_MspInit+0x158>)
 800696e:	f043 0304 	orr.w	r3, r3, #4
 8006972:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006976:	4b32      	ldr	r3, [pc, #200]	@ (8006a40 <HAL_ETH_MspInit+0x158>)
 8006978:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800697c:	f003 0304 	and.w	r3, r3, #4
 8006980:	617b      	str	r3, [r7, #20]
 8006982:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006984:	4b2e      	ldr	r3, [pc, #184]	@ (8006a40 <HAL_ETH_MspInit+0x158>)
 8006986:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800698a:	4a2d      	ldr	r2, [pc, #180]	@ (8006a40 <HAL_ETH_MspInit+0x158>)
 800698c:	f043 0301 	orr.w	r3, r3, #1
 8006990:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006994:	4b2a      	ldr	r3, [pc, #168]	@ (8006a40 <HAL_ETH_MspInit+0x158>)
 8006996:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800699a:	f003 0301 	and.w	r3, r3, #1
 800699e:	613b      	str	r3, [r7, #16]
 80069a0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80069a2:	4b27      	ldr	r3, [pc, #156]	@ (8006a40 <HAL_ETH_MspInit+0x158>)
 80069a4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80069a8:	4a25      	ldr	r2, [pc, #148]	@ (8006a40 <HAL_ETH_MspInit+0x158>)
 80069aa:	f043 0302 	orr.w	r3, r3, #2
 80069ae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80069b2:	4b23      	ldr	r3, [pc, #140]	@ (8006a40 <HAL_ETH_MspInit+0x158>)
 80069b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80069b8:	f003 0302 	and.w	r3, r3, #2
 80069bc:	60fb      	str	r3, [r7, #12]
 80069be:	68fb      	ldr	r3, [r7, #12]
    PC5     ------> ETH_RXD1
    PB11     ------> ETH_TX_EN
    PB12     ------> ETH_TXD0
    PB13     ------> ETH_TXD1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5;
 80069c0:	2332      	movs	r3, #50	@ 0x32
 80069c2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80069c4:	2302      	movs	r3, #2
 80069c6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069c8:	2300      	movs	r3, #0
 80069ca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80069cc:	2303      	movs	r3, #3
 80069ce:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80069d0:	230b      	movs	r3, #11
 80069d2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80069d4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80069d8:	4619      	mov	r1, r3
 80069da:	481a      	ldr	r0, [pc, #104]	@ (8006a44 <HAL_ETH_MspInit+0x15c>)
 80069dc:	f7fc fa72 	bl	8002ec4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_7;
 80069e0:	2386      	movs	r3, #134	@ 0x86
 80069e2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80069e4:	2302      	movs	r3, #2
 80069e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80069e8:	2300      	movs	r3, #0
 80069ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80069ec:	2303      	movs	r3, #3
 80069ee:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80069f0:	230b      	movs	r3, #11
 80069f2:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80069f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80069f8:	4619      	mov	r1, r3
 80069fa:	4813      	ldr	r0, [pc, #76]	@ (8006a48 <HAL_ETH_MspInit+0x160>)
 80069fc:	f7fc fa62 	bl	8002ec4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13;
 8006a00:	f44f 5360 	mov.w	r3, #14336	@ 0x3800
 8006a04:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006a06:	2302      	movs	r3, #2
 8006a08:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006a0a:	2300      	movs	r3, #0
 8006a0c:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006a0e:	2303      	movs	r3, #3
 8006a10:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8006a12:	230b      	movs	r3, #11
 8006a14:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006a16:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8006a1a:	4619      	mov	r1, r3
 8006a1c:	480b      	ldr	r0, [pc, #44]	@ (8006a4c <HAL_ETH_MspInit+0x164>)
 8006a1e:	f7fc fa51 	bl	8002ec4 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ETH_IRQn, 5, 0);
 8006a22:	2200      	movs	r2, #0
 8006a24:	2105      	movs	r1, #5
 8006a26:	203d      	movs	r0, #61	@ 0x3d
 8006a28:	f7fa fc44 	bl	80012b4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ETH_IRQn);
 8006a2c:	203d      	movs	r0, #61	@ 0x3d
 8006a2e:	f7fa fc5b 	bl	80012e8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ETH_MspInit 1 */

  /* USER CODE END ETH_MspInit 1 */
  }
}
 8006a32:	bf00      	nop
 8006a34:	3738      	adds	r7, #56	@ 0x38
 8006a36:	46bd      	mov	sp, r7
 8006a38:	bd80      	pop	{r7, pc}
 8006a3a:	bf00      	nop
 8006a3c:	40028000 	.word	0x40028000
 8006a40:	58024400 	.word	0x58024400
 8006a44:	58020800 	.word	0x58020800
 8006a48:	58020000 	.word	0x58020000
 8006a4c:	58020400 	.word	0x58020400

08006a50 <ETH_PHY_IO_Init>:
  * @brief  Initializes the MDIO interface GPIO and clocks.
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_Init(void)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	af00      	add	r7, sp, #0
  /* We assume that MDIO GPIO configuration is already done
     in the ETH_MspInit() else it should be done here
  */

  /* Configure the MDIO Clock */
  HAL_ETH_SetMDIOClockRange(&heth);
 8006a54:	4802      	ldr	r0, [pc, #8]	@ (8006a60 <ETH_PHY_IO_Init+0x10>)
 8006a56:	f7fb fc49 	bl	80022ec <HAL_ETH_SetMDIOClockRange>

  return 0;
 8006a5a:	2300      	movs	r3, #0
}
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	bd80      	pop	{r7, pc}
 8006a60:	240001d0 	.word	0x240001d0

08006a64 <ETH_PHY_IO_DeInit>:
  * @brief  De-Initializes the MDIO interface .
  * @param  None
  * @retval 0 if OK, -1 if ERROR
  */
int32_t ETH_PHY_IO_DeInit (void)
{
 8006a64:	b480      	push	{r7}
 8006a66:	af00      	add	r7, sp, #0
  return 0;
 8006a68:	2300      	movs	r3, #0
}
 8006a6a:	4618      	mov	r0, r3
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a72:	4770      	bx	lr

08006a74 <ETH_PHY_IO_ReadReg>:
  * @param  RegAddr: PHY register address
  * @param  pRegVal: pointer to hold the register value
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_ReadReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t *pRegVal)
{
 8006a74:	b580      	push	{r7, lr}
 8006a76:	b084      	sub	sp, #16
 8006a78:	af00      	add	r7, sp, #0
 8006a7a:	60f8      	str	r0, [r7, #12]
 8006a7c:	60b9      	str	r1, [r7, #8]
 8006a7e:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_ReadPHYRegister(&heth, DevAddr, RegAddr, pRegVal) != HAL_OK)
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	68ba      	ldr	r2, [r7, #8]
 8006a84:	68f9      	ldr	r1, [r7, #12]
 8006a86:	4807      	ldr	r0, [pc, #28]	@ (8006aa4 <ETH_PHY_IO_ReadReg+0x30>)
 8006a88:	f7fb f99a 	bl	8001dc0 <HAL_ETH_ReadPHYRegister>
 8006a8c:	4603      	mov	r3, r0
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d002      	beq.n	8006a98 <ETH_PHY_IO_ReadReg+0x24>
  {
    return -1;
 8006a92:	f04f 33ff 	mov.w	r3, #4294967295
 8006a96:	e000      	b.n	8006a9a <ETH_PHY_IO_ReadReg+0x26>
  }

  return 0;
 8006a98:	2300      	movs	r3, #0
}
 8006a9a:	4618      	mov	r0, r3
 8006a9c:	3710      	adds	r7, #16
 8006a9e:	46bd      	mov	sp, r7
 8006aa0:	bd80      	pop	{r7, pc}
 8006aa2:	bf00      	nop
 8006aa4:	240001d0 	.word	0x240001d0

08006aa8 <ETH_PHY_IO_WriteReg>:
  * @param  RegAddr: PHY register address
  * @param  RegVal: Value to be written
  * @retval 0 if OK -1 if Error
  */
int32_t ETH_PHY_IO_WriteReg(uint32_t DevAddr, uint32_t RegAddr, uint32_t RegVal)
{
 8006aa8:	b580      	push	{r7, lr}
 8006aaa:	b084      	sub	sp, #16
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	60f8      	str	r0, [r7, #12]
 8006ab0:	60b9      	str	r1, [r7, #8]
 8006ab2:	607a      	str	r2, [r7, #4]
  if(HAL_ETH_WritePHYRegister(&heth, DevAddr, RegAddr, RegVal) != HAL_OK)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	68ba      	ldr	r2, [r7, #8]
 8006ab8:	68f9      	ldr	r1, [r7, #12]
 8006aba:	4807      	ldr	r0, [pc, #28]	@ (8006ad8 <ETH_PHY_IO_WriteReg+0x30>)
 8006abc:	f7fb f9d4 	bl	8001e68 <HAL_ETH_WritePHYRegister>
 8006ac0:	4603      	mov	r3, r0
 8006ac2:	2b00      	cmp	r3, #0
 8006ac4:	d002      	beq.n	8006acc <ETH_PHY_IO_WriteReg+0x24>
  {
    return -1;
 8006ac6:	f04f 33ff 	mov.w	r3, #4294967295
 8006aca:	e000      	b.n	8006ace <ETH_PHY_IO_WriteReg+0x26>
  }

  return 0;
 8006acc:	2300      	movs	r3, #0
}
 8006ace:	4618      	mov	r0, r3
 8006ad0:	3710      	adds	r7, #16
 8006ad2:	46bd      	mov	sp, r7
 8006ad4:	bd80      	pop	{r7, pc}
 8006ad6:	bf00      	nop
 8006ad8:	240001d0 	.word	0x240001d0

08006adc <ETH_PHY_IO_GetTick>:
/**
  * @brief  Get the time in millisecons used for internal PHY driver process.
  * @retval Time value
  */
int32_t ETH_PHY_IO_GetTick(void)
{
 8006adc:	b580      	push	{r7, lr}
 8006ade:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8006ae0:	f7fa fb04 	bl	80010ec <HAL_GetTick>
 8006ae4:	4603      	mov	r3, r0
}
 8006ae6:	4618      	mov	r0, r3
 8006ae8:	bd80      	pop	{r7, pc}
	...

08006aec <ethernet_link_thread>:
/**
  * @brief  Check the ETH link state then update ETH driver and netif link accordingly.
  * @retval None
  */
void ethernet_link_thread(void* argument)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	b0a0      	sub	sp, #128	@ 0x80
 8006af0:	af00      	add	r7, sp, #0
 8006af2:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef MACConf = {0};
 8006af4:	f107 0308 	add.w	r3, r7, #8
 8006af8:	2264      	movs	r2, #100	@ 0x64
 8006afa:	2100      	movs	r1, #0
 8006afc:	4618      	mov	r0, r3
 8006afe:	f00e fa0c 	bl	8014f1a <memset>
  int32_t PHYLinkState = 0;
 8006b02:	2300      	movs	r3, #0
 8006b04:	673b      	str	r3, [r7, #112]	@ 0x70
  uint32_t linkchanged = 0U, speed = 0U, duplex = 0U;
 8006b06:	2300      	movs	r3, #0
 8006b08:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006b0e:	2300      	movs	r3, #0
 8006b10:	677b      	str	r3, [r7, #116]	@ 0x74

  struct netif *netif = (struct netif *) argument;
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	66fb      	str	r3, [r7, #108]	@ 0x6c

/* USER CODE END ETH link init */

  for(;;)
  {
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8006b16:	483a      	ldr	r0, [pc, #232]	@ (8006c00 <ethernet_link_thread+0x114>)
 8006b18:	f7fa fa10 	bl	8000f3c <LAN8742_GetLinkState>
 8006b1c:	6738      	str	r0, [r7, #112]	@ 0x70

  if(netif_is_link_up(netif) && (PHYLinkState <= LAN8742_STATUS_LINK_DOWN))
 8006b1e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b20:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006b24:	089b      	lsrs	r3, r3, #2
 8006b26:	f003 0301 	and.w	r3, r3, #1
 8006b2a:	b2db      	uxtb	r3, r3
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	d00c      	beq.n	8006b4a <ethernet_link_thread+0x5e>
 8006b30:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006b32:	2b01      	cmp	r3, #1
 8006b34:	dc09      	bgt.n	8006b4a <ethernet_link_thread+0x5e>
  {
    HAL_ETH_Stop_IT(&heth);
 8006b36:	4833      	ldr	r0, [pc, #204]	@ (8006c04 <ethernet_link_thread+0x118>)
 8006b38:	f7fa fdce 	bl	80016d8 <HAL_ETH_Stop_IT>
    netif_set_down(netif);
 8006b3c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006b3e:	f005 f941 	bl	800bdc4 <netif_set_down>
    netif_set_link_down(netif);
 8006b42:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006b44:	f005 f9a4 	bl	800be90 <netif_set_link_down>
 8006b48:	e055      	b.n	8006bf6 <ethernet_link_thread+0x10a>
  }
  else if(!netif_is_link_up(netif) && (PHYLinkState > LAN8742_STATUS_LINK_DOWN))
 8006b4a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006b4c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8006b50:	f003 0304 	and.w	r3, r3, #4
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d14e      	bne.n	8006bf6 <ethernet_link_thread+0x10a>
 8006b58:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006b5a:	2b01      	cmp	r3, #1
 8006b5c:	dd4b      	ble.n	8006bf6 <ethernet_link_thread+0x10a>
  {
    switch (PHYLinkState)
 8006b5e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006b60:	3b02      	subs	r3, #2
 8006b62:	2b03      	cmp	r3, #3
 8006b64:	d82a      	bhi.n	8006bbc <ethernet_link_thread+0xd0>
 8006b66:	a201      	add	r2, pc, #4	@ (adr r2, 8006b6c <ethernet_link_thread+0x80>)
 8006b68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b6c:	08006b7d 	.word	0x08006b7d
 8006b70:	08006b8f 	.word	0x08006b8f
 8006b74:	08006b9f 	.word	0x08006b9f
 8006b78:	08006baf 	.word	0x08006baf
    {
    case LAN8742_STATUS_100MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 8006b7c:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006b80:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 8006b82:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006b86:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8006b88:	2301      	movs	r3, #1
 8006b8a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8006b8c:	e017      	b.n	8006bbe <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_100MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 8006b8e:	2300      	movs	r3, #0
 8006b90:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_100M;
 8006b92:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8006b96:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8006b98:	2301      	movs	r3, #1
 8006b9a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8006b9c:	e00f      	b.n	8006bbe <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_FULLDUPLEX:
      duplex = ETH_FULLDUPLEX_MODE;
 8006b9e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006ba2:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8006ba8:	2301      	movs	r3, #1
 8006baa:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8006bac:	e007      	b.n	8006bbe <ethernet_link_thread+0xd2>
    case LAN8742_STATUS_10MBITS_HALFDUPLEX:
      duplex = ETH_HALFDUPLEX_MODE;
 8006bae:	2300      	movs	r3, #0
 8006bb0:	677b      	str	r3, [r7, #116]	@ 0x74
      speed = ETH_SPEED_10M;
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	67bb      	str	r3, [r7, #120]	@ 0x78
      linkchanged = 1;
 8006bb6:	2301      	movs	r3, #1
 8006bb8:	67fb      	str	r3, [r7, #124]	@ 0x7c
      break;
 8006bba:	e000      	b.n	8006bbe <ethernet_link_thread+0xd2>
    default:
      break;
 8006bbc:	bf00      	nop
    }

    if(linkchanged)
 8006bbe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d018      	beq.n	8006bf6 <ethernet_link_thread+0x10a>
    {
      /* Get MAC Config MAC */
      HAL_ETH_GetMACConfig(&heth, &MACConf);
 8006bc4:	f107 0308 	add.w	r3, r7, #8
 8006bc8:	4619      	mov	r1, r3
 8006bca:	480e      	ldr	r0, [pc, #56]	@ (8006c04 <ethernet_link_thread+0x118>)
 8006bcc:	f7fb f9a0 	bl	8001f10 <HAL_ETH_GetMACConfig>
      MACConf.DuplexMode = duplex;
 8006bd0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006bd2:	623b      	str	r3, [r7, #32]
      MACConf.Speed = speed;
 8006bd4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006bd6:	61fb      	str	r3, [r7, #28]
      HAL_ETH_SetMACConfig(&heth, &MACConf);
 8006bd8:	f107 0308 	add.w	r3, r7, #8
 8006bdc:	4619      	mov	r1, r3
 8006bde:	4809      	ldr	r0, [pc, #36]	@ (8006c04 <ethernet_link_thread+0x118>)
 8006be0:	f7fb fb6a 	bl	80022b8 <HAL_ETH_SetMACConfig>
      HAL_ETH_Start_IT(&heth);
 8006be4:	4807      	ldr	r0, [pc, #28]	@ (8006c04 <ethernet_link_thread+0x118>)
 8006be6:	f7fa fd03 	bl	80015f0 <HAL_ETH_Start_IT>
      netif_set_up(netif);
 8006bea:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006bec:	f005 f87e 	bl	800bcec <netif_set_up>
      netif_set_link_up(netif);
 8006bf0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8006bf2:	f005 f919 	bl	800be28 <netif_set_link_up>

/* USER CODE BEGIN ETH link Thread core code for User BSP */

/* USER CODE END ETH link Thread core code for User BSP */

    osDelay(100);
 8006bf6:	2064      	movs	r0, #100	@ 0x64
 8006bf8:	f000 f9df 	bl	8006fba <osDelay>
  PHYLinkState = LAN8742_GetLinkState(&LAN8742);
 8006bfc:	e78b      	b.n	8006b16 <ethernet_link_thread+0x2a>
 8006bfe:	bf00      	nop
 8006c00:	240002b8 	.word	0x240002b8
 8006c04:	240001d0 	.word	0x240001d0

08006c08 <HAL_ETH_RxAllocateCallback>:
  }
}

void HAL_ETH_RxAllocateCallback(uint8_t **buff)
{
 8006c08:	b580      	push	{r7, lr}
 8006c0a:	b086      	sub	sp, #24
 8006c0c:	af02      	add	r7, sp, #8
 8006c0e:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH RxAllocateCallback */
  struct pbuf_custom *p = LWIP_MEMPOOL_ALLOC(RX_POOL);
 8006c10:	4812      	ldr	r0, [pc, #72]	@ (8006c5c <HAL_ETH_RxAllocateCallback+0x54>)
 8006c12:	f004 fddf 	bl	800b7d4 <memp_malloc_pool>
 8006c16:	60f8      	str	r0, [r7, #12]
  if (p)
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d014      	beq.n	8006c48 <HAL_ETH_RxAllocateCallback+0x40>
  {
    /* Get the buff from the struct pbuf address. */
    *buff = (uint8_t *)p + offsetof(RxBuff_t, buff);
 8006c1e:	68fb      	ldr	r3, [r7, #12]
 8006c20:	f103 0220 	add.w	r2, r3, #32
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	601a      	str	r2, [r3, #0]
    p->custom_free_function = pbuf_free_custom;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	4a0d      	ldr	r2, [pc, #52]	@ (8006c60 <HAL_ETH_RxAllocateCallback+0x58>)
 8006c2c:	611a      	str	r2, [r3, #16]
    /* Initialize the struct pbuf.
    * This must be performed whenever a buffer's allocated because it may be
    * changed by lwIP or the app, e.g., pbuf_free decrements ref. */
    pbuf_alloced_custom(PBUF_RAW, 0, PBUF_REF, p, *buff, ETH_RX_BUFFER_SIZE);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	681b      	ldr	r3, [r3, #0]
 8006c32:	f44f 62c0 	mov.w	r2, #1536	@ 0x600
 8006c36:	9201      	str	r2, [sp, #4]
 8006c38:	9300      	str	r3, [sp, #0]
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	2241      	movs	r2, #65	@ 0x41
 8006c3e:	2100      	movs	r1, #0
 8006c40:	2000      	movs	r0, #0
 8006c42:	f005 fb49 	bl	800c2d8 <pbuf_alloced_custom>
  {
    RxAllocStatus = RX_ALLOC_ERROR;
    *buff = NULL;
  }
/* USER CODE END HAL ETH RxAllocateCallback */
}
 8006c46:	e005      	b.n	8006c54 <HAL_ETH_RxAllocateCallback+0x4c>
    RxAllocStatus = RX_ALLOC_ERROR;
 8006c48:	4b06      	ldr	r3, [pc, #24]	@ (8006c64 <HAL_ETH_RxAllocateCallback+0x5c>)
 8006c4a:	2201      	movs	r2, #1
 8006c4c:	701a      	strb	r2, [r3, #0]
    *buff = NULL;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	601a      	str	r2, [r3, #0]
}
 8006c54:	bf00      	nop
 8006c56:	3710      	adds	r7, #16
 8006c58:	46bd      	mov	sp, r7
 8006c5a:	bd80      	pop	{r7, pc}
 8006c5c:	080187bc 	.word	0x080187bc
 8006c60:	08006899 	.word	0x08006899
 8006c64:	240001c4 	.word	0x240001c4

08006c68 <HAL_ETH_RxLinkCallback>:

void HAL_ETH_RxLinkCallback(void **pStart, void **pEnd, uint8_t *buff, uint16_t Length)
{
 8006c68:	b480      	push	{r7}
 8006c6a:	b08d      	sub	sp, #52	@ 0x34
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	60f8      	str	r0, [r7, #12]
 8006c70:	60b9      	str	r1, [r7, #8]
 8006c72:	607a      	str	r2, [r7, #4]
 8006c74:	807b      	strh	r3, [r7, #2]
/* USER CODE BEGIN HAL ETH RxLinkCallback */

  struct pbuf **ppStart = (struct pbuf **)pStart;
 8006c76:	68fb      	ldr	r3, [r7, #12]
 8006c78:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf **ppEnd = (struct pbuf **)pEnd;
 8006c7a:	68bb      	ldr	r3, [r7, #8]
 8006c7c:	627b      	str	r3, [r7, #36]	@ 0x24
  struct pbuf *p = NULL;
 8006c7e:	2300      	movs	r3, #0
 8006c80:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get the struct pbuf from the buff address. */
  p = (struct pbuf *)(buff - offsetof(RxBuff_t, buff));
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	3b20      	subs	r3, #32
 8006c86:	62fb      	str	r3, [r7, #44]	@ 0x2c
  p->next = NULL;
 8006c88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c8a:	2200      	movs	r2, #0
 8006c8c:	601a      	str	r2, [r3, #0]
  p->tot_len = 0;
 8006c8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c90:	2200      	movs	r2, #0
 8006c92:	811a      	strh	r2, [r3, #8]
  p->len = Length;
 8006c94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c96:	887a      	ldrh	r2, [r7, #2]
 8006c98:	815a      	strh	r2, [r3, #10]

  /* Chain the buffer. */
  if (!*ppStart)
 8006c9a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d103      	bne.n	8006caa <HAL_ETH_RxLinkCallback+0x42>
  {
    /* The first buffer of the packet. */
    *ppStart = p;
 8006ca2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006ca4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006ca6:	601a      	str	r2, [r3, #0]
 8006ca8:	e003      	b.n	8006cb2 <HAL_ETH_RxLinkCallback+0x4a>
  }
  else
  {
    /* Chain the buffer to the end of the packet. */
    (*ppEnd)->next = p;
 8006caa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cac:	681b      	ldr	r3, [r3, #0]
 8006cae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006cb0:	601a      	str	r2, [r3, #0]
  }
  *ppEnd  = p;
 8006cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cb4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006cb6:	601a      	str	r2, [r3, #0]

  /* Update the total length of all the buffers of the chain. Each pbuf in the chain should have its tot_len
   * set to its own length, plus the length of all the following pbufs in the chain. */
  for (p = *ppStart; p != NULL; p = p->next)
 8006cb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006cbe:	e009      	b.n	8006cd4 <HAL_ETH_RxLinkCallback+0x6c>
  {
    p->tot_len += Length;
 8006cc0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cc2:	891a      	ldrh	r2, [r3, #8]
 8006cc4:	887b      	ldrh	r3, [r7, #2]
 8006cc6:	4413      	add	r3, r2
 8006cc8:	b29a      	uxth	r2, r3
 8006cca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ccc:	811a      	strh	r2, [r3, #8]
  for (p = *ppStart; p != NULL; p = p->next)
 8006cce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006cd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cd6:	2b00      	cmp	r3, #0
 8006cd8:	d1f2      	bne.n	8006cc0 <HAL_ETH_RxLinkCallback+0x58>
  }

  /* Invalidate data cache because Rx DMA's writing to physical memory makes it stale. */
  SCB_InvalidateDCache_by_Addr((uint32_t *)buff, Length);
 8006cda:	887b      	ldrh	r3, [r7, #2]
 8006cdc:	687a      	ldr	r2, [r7, #4]
 8006cde:	623a      	str	r2, [r7, #32]
 8006ce0:	61fb      	str	r3, [r7, #28]
  \param[in]   dsize   size of memory block (in number of bytes)
*/
__STATIC_FORCEINLINE void SCB_InvalidateDCache_by_Addr (void *addr, int32_t dsize)
{
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    if ( dsize > 0 ) { 
 8006ce2:	69fb      	ldr	r3, [r7, #28]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	dd1d      	ble.n	8006d24 <HAL_ETH_RxLinkCallback+0xbc>
       int32_t op_size = dsize + (((uint32_t)addr) & (__SCB_DCACHE_LINE_SIZE - 1U));
 8006ce8:	6a3b      	ldr	r3, [r7, #32]
 8006cea:	f003 021f 	and.w	r2, r3, #31
 8006cee:	69fb      	ldr	r3, [r7, #28]
 8006cf0:	4413      	add	r3, r2
 8006cf2:	61bb      	str	r3, [r7, #24]
      uint32_t op_addr = (uint32_t)addr /* & ~(__SCB_DCACHE_LINE_SIZE - 1U) */;
 8006cf4:	6a3b      	ldr	r3, [r7, #32]
 8006cf6:	617b      	str	r3, [r7, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8006cf8:	f3bf 8f4f 	dsb	sy
}
 8006cfc:	bf00      	nop
    
      __DSB();

      do {
        SCB->DCIMVAC = op_addr;             /* register accepts only 32byte aligned values, only bits 31..5 are valid */
 8006cfe:	4a0d      	ldr	r2, [pc, #52]	@ (8006d34 <HAL_ETH_RxLinkCallback+0xcc>)
 8006d00:	697b      	ldr	r3, [r7, #20]
 8006d02:	f8c2 325c 	str.w	r3, [r2, #604]	@ 0x25c
        op_addr += __SCB_DCACHE_LINE_SIZE;
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	3320      	adds	r3, #32
 8006d0a:	617b      	str	r3, [r7, #20]
        op_size -= __SCB_DCACHE_LINE_SIZE;
 8006d0c:	69bb      	ldr	r3, [r7, #24]
 8006d0e:	3b20      	subs	r3, #32
 8006d10:	61bb      	str	r3, [r7, #24]
      } while ( op_size > 0 );
 8006d12:	69bb      	ldr	r3, [r7, #24]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	dcf2      	bgt.n	8006cfe <HAL_ETH_RxLinkCallback+0x96>
  __ASM volatile ("dsb 0xF":::"memory");
 8006d18:	f3bf 8f4f 	dsb	sy
}
 8006d1c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8006d1e:	f3bf 8f6f 	isb	sy
}
 8006d22:	bf00      	nop

      __DSB();
      __ISB();
    }
  #endif
}
 8006d24:	bf00      	nop

/* USER CODE END HAL ETH RxLinkCallback */
}
 8006d26:	bf00      	nop
 8006d28:	3734      	adds	r7, #52	@ 0x34
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d30:	4770      	bx	lr
 8006d32:	bf00      	nop
 8006d34:	e000ed00 	.word	0xe000ed00

08006d38 <HAL_ETH_TxFreeCallback>:

void HAL_ETH_TxFreeCallback(uint32_t * buff)
{
 8006d38:	b580      	push	{r7, lr}
 8006d3a:	b082      	sub	sp, #8
 8006d3c:	af00      	add	r7, sp, #0
 8006d3e:	6078      	str	r0, [r7, #4]
/* USER CODE BEGIN HAL ETH TxFreeCallback */

  pbuf_free((struct pbuf *)buff);
 8006d40:	6878      	ldr	r0, [r7, #4]
 8006d42:	f005 fc81 	bl	800c648 <pbuf_free>

/* USER CODE END HAL ETH TxFreeCallback */
}
 8006d46:	bf00      	nop
 8006d48:	3708      	adds	r7, #8
 8006d4a:	46bd      	mov	sp, r7
 8006d4c:	bd80      	pop	{r7, pc}
	...

08006d50 <__NVIC_SetPriority>:
{
 8006d50:	b480      	push	{r7}
 8006d52:	b083      	sub	sp, #12
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	4603      	mov	r3, r0
 8006d58:	6039      	str	r1, [r7, #0]
 8006d5a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8006d5c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006d60:	2b00      	cmp	r3, #0
 8006d62:	db0a      	blt.n	8006d7a <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d64:	683b      	ldr	r3, [r7, #0]
 8006d66:	b2da      	uxtb	r2, r3
 8006d68:	490c      	ldr	r1, [pc, #48]	@ (8006d9c <__NVIC_SetPriority+0x4c>)
 8006d6a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006d6e:	0112      	lsls	r2, r2, #4
 8006d70:	b2d2      	uxtb	r2, r2
 8006d72:	440b      	add	r3, r1
 8006d74:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006d78:	e00a      	b.n	8006d90 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006d7a:	683b      	ldr	r3, [r7, #0]
 8006d7c:	b2da      	uxtb	r2, r3
 8006d7e:	4908      	ldr	r1, [pc, #32]	@ (8006da0 <__NVIC_SetPriority+0x50>)
 8006d80:	88fb      	ldrh	r3, [r7, #6]
 8006d82:	f003 030f 	and.w	r3, r3, #15
 8006d86:	3b04      	subs	r3, #4
 8006d88:	0112      	lsls	r2, r2, #4
 8006d8a:	b2d2      	uxtb	r2, r2
 8006d8c:	440b      	add	r3, r1
 8006d8e:	761a      	strb	r2, [r3, #24]
}
 8006d90:	bf00      	nop
 8006d92:	370c      	adds	r7, #12
 8006d94:	46bd      	mov	sp, r7
 8006d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9a:	4770      	bx	lr
 8006d9c:	e000e100 	.word	0xe000e100
 8006da0:	e000ed00 	.word	0xe000ed00

08006da4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006da4:	b580      	push	{r7, lr}
 8006da6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006da8:	4b05      	ldr	r3, [pc, #20]	@ (8006dc0 <SysTick_Handler+0x1c>)
 8006daa:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006dac:	f002 fc98 	bl	80096e0 <xTaskGetSchedulerState>
 8006db0:	4603      	mov	r3, r0
 8006db2:	2b01      	cmp	r3, #1
 8006db4:	d001      	beq.n	8006dba <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006db6:	f003 fb8f 	bl	800a4d8 <xPortSysTickHandler>
  }
}
 8006dba:	bf00      	nop
 8006dbc:	bd80      	pop	{r7, pc}
 8006dbe:	bf00      	nop
 8006dc0:	e000e010 	.word	0xe000e010

08006dc4 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006dc4:	b580      	push	{r7, lr}
 8006dc6:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006dc8:	2100      	movs	r1, #0
 8006dca:	f06f 0004 	mvn.w	r0, #4
 8006dce:	f7ff ffbf 	bl	8006d50 <__NVIC_SetPriority>
#endif
}
 8006dd2:	bf00      	nop
 8006dd4:	bd80      	pop	{r7, pc}
	...

08006dd8 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006dd8:	b480      	push	{r7}
 8006dda:	b083      	sub	sp, #12
 8006ddc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006dde:	f3ef 8305 	mrs	r3, IPSR
 8006de2:	603b      	str	r3, [r7, #0]
  return(result);
 8006de4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006de6:	2b00      	cmp	r3, #0
 8006de8:	d003      	beq.n	8006df2 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006dea:	f06f 0305 	mvn.w	r3, #5
 8006dee:	607b      	str	r3, [r7, #4]
 8006df0:	e00c      	b.n	8006e0c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006df2:	4b0a      	ldr	r3, [pc, #40]	@ (8006e1c <osKernelInitialize+0x44>)
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d105      	bne.n	8006e06 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006dfa:	4b08      	ldr	r3, [pc, #32]	@ (8006e1c <osKernelInitialize+0x44>)
 8006dfc:	2201      	movs	r2, #1
 8006dfe:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006e00:	2300      	movs	r3, #0
 8006e02:	607b      	str	r3, [r7, #4]
 8006e04:	e002      	b.n	8006e0c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006e06:	f04f 33ff 	mov.w	r3, #4294967295
 8006e0a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006e0c:	687b      	ldr	r3, [r7, #4]
}
 8006e0e:	4618      	mov	r0, r3
 8006e10:	370c      	adds	r7, #12
 8006e12:	46bd      	mov	sp, r7
 8006e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e18:	4770      	bx	lr
 8006e1a:	bf00      	nop
 8006e1c:	240002d8 	.word	0x240002d8

08006e20 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006e20:	b580      	push	{r7, lr}
 8006e22:	b082      	sub	sp, #8
 8006e24:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e26:	f3ef 8305 	mrs	r3, IPSR
 8006e2a:	603b      	str	r3, [r7, #0]
  return(result);
 8006e2c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d003      	beq.n	8006e3a <osKernelStart+0x1a>
    stat = osErrorISR;
 8006e32:	f06f 0305 	mvn.w	r3, #5
 8006e36:	607b      	str	r3, [r7, #4]
 8006e38:	e010      	b.n	8006e5c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006e3a:	4b0b      	ldr	r3, [pc, #44]	@ (8006e68 <osKernelStart+0x48>)
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	2b01      	cmp	r3, #1
 8006e40:	d109      	bne.n	8006e56 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006e42:	f7ff ffbf 	bl	8006dc4 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006e46:	4b08      	ldr	r3, [pc, #32]	@ (8006e68 <osKernelStart+0x48>)
 8006e48:	2202      	movs	r2, #2
 8006e4a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006e4c:	f001 ffd8 	bl	8008e00 <vTaskStartScheduler>
      stat = osOK;
 8006e50:	2300      	movs	r3, #0
 8006e52:	607b      	str	r3, [r7, #4]
 8006e54:	e002      	b.n	8006e5c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006e56:	f04f 33ff 	mov.w	r3, #4294967295
 8006e5a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006e5c:	687b      	ldr	r3, [r7, #4]
}
 8006e5e:	4618      	mov	r0, r3
 8006e60:	3708      	adds	r7, #8
 8006e62:	46bd      	mov	sp, r7
 8006e64:	bd80      	pop	{r7, pc}
 8006e66:	bf00      	nop
 8006e68:	240002d8 	.word	0x240002d8

08006e6c <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8006e6c:	b580      	push	{r7, lr}
 8006e6e:	b082      	sub	sp, #8
 8006e70:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e72:	f3ef 8305 	mrs	r3, IPSR
 8006e76:	603b      	str	r3, [r7, #0]
  return(result);
 8006e78:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8006e7a:	2b00      	cmp	r3, #0
 8006e7c:	d003      	beq.n	8006e86 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 8006e7e:	f002 f8e3 	bl	8009048 <xTaskGetTickCountFromISR>
 8006e82:	6078      	str	r0, [r7, #4]
 8006e84:	e002      	b.n	8006e8c <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 8006e86:	f002 f8cf 	bl	8009028 <xTaskGetTickCount>
 8006e8a:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 8006e8c:	687b      	ldr	r3, [r7, #4]
}
 8006e8e:	4618      	mov	r0, r3
 8006e90:	3708      	adds	r7, #8
 8006e92:	46bd      	mov	sp, r7
 8006e94:	bd80      	pop	{r7, pc}

08006e96 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006e96:	b580      	push	{r7, lr}
 8006e98:	b08e      	sub	sp, #56	@ 0x38
 8006e9a:	af04      	add	r7, sp, #16
 8006e9c:	60f8      	str	r0, [r7, #12]
 8006e9e:	60b9      	str	r1, [r7, #8]
 8006ea0:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006ea2:	2300      	movs	r3, #0
 8006ea4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ea6:	f3ef 8305 	mrs	r3, IPSR
 8006eaa:	617b      	str	r3, [r7, #20]
  return(result);
 8006eac:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006eae:	2b00      	cmp	r3, #0
 8006eb0:	d17e      	bne.n	8006fb0 <osThreadNew+0x11a>
 8006eb2:	68fb      	ldr	r3, [r7, #12]
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d07b      	beq.n	8006fb0 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006eb8:	2380      	movs	r3, #128	@ 0x80
 8006eba:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006ebc:	2318      	movs	r3, #24
 8006ebe:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006ec4:	f04f 33ff 	mov.w	r3, #4294967295
 8006ec8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d045      	beq.n	8006f5c <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	2b00      	cmp	r3, #0
 8006ed6:	d002      	beq.n	8006ede <osThreadNew+0x48>
        name = attr->name;
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	699b      	ldr	r3, [r3, #24]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d002      	beq.n	8006eec <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	699b      	ldr	r3, [r3, #24]
 8006eea:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006eec:	69fb      	ldr	r3, [r7, #28]
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d008      	beq.n	8006f04 <osThreadNew+0x6e>
 8006ef2:	69fb      	ldr	r3, [r7, #28]
 8006ef4:	2b38      	cmp	r3, #56	@ 0x38
 8006ef6:	d805      	bhi.n	8006f04 <osThreadNew+0x6e>
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	685b      	ldr	r3, [r3, #4]
 8006efc:	f003 0301 	and.w	r3, r3, #1
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d001      	beq.n	8006f08 <osThreadNew+0x72>
        return (NULL);
 8006f04:	2300      	movs	r3, #0
 8006f06:	e054      	b.n	8006fb2 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006f08:	687b      	ldr	r3, [r7, #4]
 8006f0a:	695b      	ldr	r3, [r3, #20]
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	d003      	beq.n	8006f18 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	695b      	ldr	r3, [r3, #20]
 8006f14:	089b      	lsrs	r3, r3, #2
 8006f16:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	689b      	ldr	r3, [r3, #8]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d00e      	beq.n	8006f3e <osThreadNew+0xa8>
 8006f20:	687b      	ldr	r3, [r7, #4]
 8006f22:	68db      	ldr	r3, [r3, #12]
 8006f24:	2b5b      	cmp	r3, #91	@ 0x5b
 8006f26:	d90a      	bls.n	8006f3e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d006      	beq.n	8006f3e <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	695b      	ldr	r3, [r3, #20]
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d002      	beq.n	8006f3e <osThreadNew+0xa8>
        mem = 1;
 8006f38:	2301      	movs	r3, #1
 8006f3a:	61bb      	str	r3, [r7, #24]
 8006f3c:	e010      	b.n	8006f60 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	689b      	ldr	r3, [r3, #8]
 8006f42:	2b00      	cmp	r3, #0
 8006f44:	d10c      	bne.n	8006f60 <osThreadNew+0xca>
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	68db      	ldr	r3, [r3, #12]
 8006f4a:	2b00      	cmp	r3, #0
 8006f4c:	d108      	bne.n	8006f60 <osThreadNew+0xca>
 8006f4e:	687b      	ldr	r3, [r7, #4]
 8006f50:	691b      	ldr	r3, [r3, #16]
 8006f52:	2b00      	cmp	r3, #0
 8006f54:	d104      	bne.n	8006f60 <osThreadNew+0xca>
          mem = 0;
 8006f56:	2300      	movs	r3, #0
 8006f58:	61bb      	str	r3, [r7, #24]
 8006f5a:	e001      	b.n	8006f60 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006f5c:	2300      	movs	r3, #0
 8006f5e:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006f60:	69bb      	ldr	r3, [r7, #24]
 8006f62:	2b01      	cmp	r3, #1
 8006f64:	d110      	bne.n	8006f88 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006f6a:	687a      	ldr	r2, [r7, #4]
 8006f6c:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006f6e:	9202      	str	r2, [sp, #8]
 8006f70:	9301      	str	r3, [sp, #4]
 8006f72:	69fb      	ldr	r3, [r7, #28]
 8006f74:	9300      	str	r3, [sp, #0]
 8006f76:	68bb      	ldr	r3, [r7, #8]
 8006f78:	6a3a      	ldr	r2, [r7, #32]
 8006f7a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006f7c:	68f8      	ldr	r0, [r7, #12]
 8006f7e:	f001 fd63 	bl	8008a48 <xTaskCreateStatic>
 8006f82:	4603      	mov	r3, r0
 8006f84:	613b      	str	r3, [r7, #16]
 8006f86:	e013      	b.n	8006fb0 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006f88:	69bb      	ldr	r3, [r7, #24]
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d110      	bne.n	8006fb0 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006f8e:	6a3b      	ldr	r3, [r7, #32]
 8006f90:	b29a      	uxth	r2, r3
 8006f92:	f107 0310 	add.w	r3, r7, #16
 8006f96:	9301      	str	r3, [sp, #4]
 8006f98:	69fb      	ldr	r3, [r7, #28]
 8006f9a:	9300      	str	r3, [sp, #0]
 8006f9c:	68bb      	ldr	r3, [r7, #8]
 8006f9e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006fa0:	68f8      	ldr	r0, [r7, #12]
 8006fa2:	f001 fdb1 	bl	8008b08 <xTaskCreate>
 8006fa6:	4603      	mov	r3, r0
 8006fa8:	2b01      	cmp	r3, #1
 8006faa:	d001      	beq.n	8006fb0 <osThreadNew+0x11a>
            hTask = NULL;
 8006fac:	2300      	movs	r3, #0
 8006fae:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006fb0:	693b      	ldr	r3, [r7, #16]
}
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	3728      	adds	r7, #40	@ 0x28
 8006fb6:	46bd      	mov	sp, r7
 8006fb8:	bd80      	pop	{r7, pc}

08006fba <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006fba:	b580      	push	{r7, lr}
 8006fbc:	b084      	sub	sp, #16
 8006fbe:	af00      	add	r7, sp, #0
 8006fc0:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006fc2:	f3ef 8305 	mrs	r3, IPSR
 8006fc6:	60bb      	str	r3, [r7, #8]
  return(result);
 8006fc8:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006fca:	2b00      	cmp	r3, #0
 8006fcc:	d003      	beq.n	8006fd6 <osDelay+0x1c>
    stat = osErrorISR;
 8006fce:	f06f 0305 	mvn.w	r3, #5
 8006fd2:	60fb      	str	r3, [r7, #12]
 8006fd4:	e007      	b.n	8006fe6 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006fd6:	2300      	movs	r3, #0
 8006fd8:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d002      	beq.n	8006fe6 <osDelay+0x2c>
      vTaskDelay(ticks);
 8006fe0:	6878      	ldr	r0, [r7, #4]
 8006fe2:	f001 fed7 	bl	8008d94 <vTaskDelay>
    }
  }

  return (stat);
 8006fe6:	68fb      	ldr	r3, [r7, #12]
}
 8006fe8:	4618      	mov	r0, r3
 8006fea:	3710      	adds	r7, #16
 8006fec:	46bd      	mov	sp, r7
 8006fee:	bd80      	pop	{r7, pc}

08006ff0 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8006ff0:	b580      	push	{r7, lr}
 8006ff2:	b088      	sub	sp, #32
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 8006ff8:	2300      	movs	r3, #0
 8006ffa:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ffc:	f3ef 8305 	mrs	r3, IPSR
 8007000:	60bb      	str	r3, [r7, #8]
  return(result);
 8007002:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8007004:	2b00      	cmp	r3, #0
 8007006:	d174      	bne.n	80070f2 <osMutexNew+0x102>
    if (attr != NULL) {
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	2b00      	cmp	r3, #0
 800700c:	d003      	beq.n	8007016 <osMutexNew+0x26>
      type = attr->attr_bits;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	685b      	ldr	r3, [r3, #4]
 8007012:	61bb      	str	r3, [r7, #24]
 8007014:	e001      	b.n	800701a <osMutexNew+0x2a>
    } else {
      type = 0U;
 8007016:	2300      	movs	r3, #0
 8007018:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800701a:	69bb      	ldr	r3, [r7, #24]
 800701c:	f003 0301 	and.w	r3, r3, #1
 8007020:	2b00      	cmp	r3, #0
 8007022:	d002      	beq.n	800702a <osMutexNew+0x3a>
      rmtx = 1U;
 8007024:	2301      	movs	r3, #1
 8007026:	617b      	str	r3, [r7, #20]
 8007028:	e001      	b.n	800702e <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800702a:	2300      	movs	r3, #0
 800702c:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 800702e:	69bb      	ldr	r3, [r7, #24]
 8007030:	f003 0308 	and.w	r3, r3, #8
 8007034:	2b00      	cmp	r3, #0
 8007036:	d15c      	bne.n	80070f2 <osMutexNew+0x102>
      mem = -1;
 8007038:	f04f 33ff 	mov.w	r3, #4294967295
 800703c:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2b00      	cmp	r3, #0
 8007042:	d015      	beq.n	8007070 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	689b      	ldr	r3, [r3, #8]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d006      	beq.n	800705a <osMutexNew+0x6a>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	68db      	ldr	r3, [r3, #12]
 8007050:	2b4f      	cmp	r3, #79	@ 0x4f
 8007052:	d902      	bls.n	800705a <osMutexNew+0x6a>
          mem = 1;
 8007054:	2301      	movs	r3, #1
 8007056:	613b      	str	r3, [r7, #16]
 8007058:	e00c      	b.n	8007074 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	689b      	ldr	r3, [r3, #8]
 800705e:	2b00      	cmp	r3, #0
 8007060:	d108      	bne.n	8007074 <osMutexNew+0x84>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	68db      	ldr	r3, [r3, #12]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d104      	bne.n	8007074 <osMutexNew+0x84>
            mem = 0;
 800706a:	2300      	movs	r3, #0
 800706c:	613b      	str	r3, [r7, #16]
 800706e:	e001      	b.n	8007074 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 8007070:	2300      	movs	r3, #0
 8007072:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 8007074:	693b      	ldr	r3, [r7, #16]
 8007076:	2b01      	cmp	r3, #1
 8007078:	d112      	bne.n	80070a0 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 800707a:	697b      	ldr	r3, [r7, #20]
 800707c:	2b00      	cmp	r3, #0
 800707e:	d007      	beq.n	8007090 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	689b      	ldr	r3, [r3, #8]
 8007084:	4619      	mov	r1, r3
 8007086:	2004      	movs	r0, #4
 8007088:	f000 fd71 	bl	8007b6e <xQueueCreateMutexStatic>
 800708c:	61f8      	str	r0, [r7, #28]
 800708e:	e016      	b.n	80070be <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	689b      	ldr	r3, [r3, #8]
 8007094:	4619      	mov	r1, r3
 8007096:	2001      	movs	r0, #1
 8007098:	f000 fd69 	bl	8007b6e <xQueueCreateMutexStatic>
 800709c:	61f8      	str	r0, [r7, #28]
 800709e:	e00e      	b.n	80070be <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 80070a0:	693b      	ldr	r3, [r7, #16]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	d10b      	bne.n	80070be <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 80070a6:	697b      	ldr	r3, [r7, #20]
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	d004      	beq.n	80070b6 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 80070ac:	2004      	movs	r0, #4
 80070ae:	f000 fd46 	bl	8007b3e <xQueueCreateMutex>
 80070b2:	61f8      	str	r0, [r7, #28]
 80070b4:	e003      	b.n	80070be <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 80070b6:	2001      	movs	r0, #1
 80070b8:	f000 fd41 	bl	8007b3e <xQueueCreateMutex>
 80070bc:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80070be:	69fb      	ldr	r3, [r7, #28]
 80070c0:	2b00      	cmp	r3, #0
 80070c2:	d00c      	beq.n	80070de <osMutexNew+0xee>
        if (attr != NULL) {
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d003      	beq.n	80070d2 <osMutexNew+0xe2>
          name = attr->name;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	60fb      	str	r3, [r7, #12]
 80070d0:	e001      	b.n	80070d6 <osMutexNew+0xe6>
        } else {
          name = NULL;
 80070d2:	2300      	movs	r3, #0
 80070d4:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 80070d6:	68f9      	ldr	r1, [r7, #12]
 80070d8:	69f8      	ldr	r0, [r7, #28]
 80070da:	f001 fc2d 	bl	8008938 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 80070de:	69fb      	ldr	r3, [r7, #28]
 80070e0:	2b00      	cmp	r3, #0
 80070e2:	d006      	beq.n	80070f2 <osMutexNew+0x102>
 80070e4:	697b      	ldr	r3, [r7, #20]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d003      	beq.n	80070f2 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 80070ea:	69fb      	ldr	r3, [r7, #28]
 80070ec:	f043 0301 	orr.w	r3, r3, #1
 80070f0:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 80070f2:	69fb      	ldr	r3, [r7, #28]
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	3720      	adds	r7, #32
 80070f8:	46bd      	mov	sp, r7
 80070fa:	bd80      	pop	{r7, pc}

080070fc <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 80070fc:	b580      	push	{r7, lr}
 80070fe:	b086      	sub	sp, #24
 8007100:	af00      	add	r7, sp, #0
 8007102:	6078      	str	r0, [r7, #4]
 8007104:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	f023 0301 	bic.w	r3, r3, #1
 800710c:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	f003 0301 	and.w	r3, r3, #1
 8007114:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8007116:	2300      	movs	r3, #0
 8007118:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800711a:	f3ef 8305 	mrs	r3, IPSR
 800711e:	60bb      	str	r3, [r7, #8]
  return(result);
 8007120:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8007122:	2b00      	cmp	r3, #0
 8007124:	d003      	beq.n	800712e <osMutexAcquire+0x32>
    stat = osErrorISR;
 8007126:	f06f 0305 	mvn.w	r3, #5
 800712a:	617b      	str	r3, [r7, #20]
 800712c:	e02c      	b.n	8007188 <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 800712e:	693b      	ldr	r3, [r7, #16]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d103      	bne.n	800713c <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8007134:	f06f 0303 	mvn.w	r3, #3
 8007138:	617b      	str	r3, [r7, #20]
 800713a:	e025      	b.n	8007188 <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	2b00      	cmp	r3, #0
 8007140:	d011      	beq.n	8007166 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8007142:	6839      	ldr	r1, [r7, #0]
 8007144:	6938      	ldr	r0, [r7, #16]
 8007146:	f000 fd62 	bl	8007c0e <xQueueTakeMutexRecursive>
 800714a:	4603      	mov	r3, r0
 800714c:	2b01      	cmp	r3, #1
 800714e:	d01b      	beq.n	8007188 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8007150:	683b      	ldr	r3, [r7, #0]
 8007152:	2b00      	cmp	r3, #0
 8007154:	d003      	beq.n	800715e <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8007156:	f06f 0301 	mvn.w	r3, #1
 800715a:	617b      	str	r3, [r7, #20]
 800715c:	e014      	b.n	8007188 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 800715e:	f06f 0302 	mvn.w	r3, #2
 8007162:	617b      	str	r3, [r7, #20]
 8007164:	e010      	b.n	8007188 <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8007166:	6839      	ldr	r1, [r7, #0]
 8007168:	6938      	ldr	r0, [r7, #16]
 800716a:	f001 f907 	bl	800837c <xQueueSemaphoreTake>
 800716e:	4603      	mov	r3, r0
 8007170:	2b01      	cmp	r3, #1
 8007172:	d009      	beq.n	8007188 <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8007174:	683b      	ldr	r3, [r7, #0]
 8007176:	2b00      	cmp	r3, #0
 8007178:	d003      	beq.n	8007182 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 800717a:	f06f 0301 	mvn.w	r3, #1
 800717e:	617b      	str	r3, [r7, #20]
 8007180:	e002      	b.n	8007188 <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8007182:	f06f 0302 	mvn.w	r3, #2
 8007186:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 8007188:	697b      	ldr	r3, [r7, #20]
}
 800718a:	4618      	mov	r0, r3
 800718c:	3718      	adds	r7, #24
 800718e:	46bd      	mov	sp, r7
 8007190:	bd80      	pop	{r7, pc}

08007192 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 8007192:	b580      	push	{r7, lr}
 8007194:	b086      	sub	sp, #24
 8007196:	af00      	add	r7, sp, #0
 8007198:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	f023 0301 	bic.w	r3, r3, #1
 80071a0:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	f003 0301 	and.w	r3, r3, #1
 80071a8:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80071aa:	2300      	movs	r3, #0
 80071ac:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80071ae:	f3ef 8305 	mrs	r3, IPSR
 80071b2:	60bb      	str	r3, [r7, #8]
  return(result);
 80071b4:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d003      	beq.n	80071c2 <osMutexRelease+0x30>
    stat = osErrorISR;
 80071ba:	f06f 0305 	mvn.w	r3, #5
 80071be:	617b      	str	r3, [r7, #20]
 80071c0:	e01f      	b.n	8007202 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 80071c2:	693b      	ldr	r3, [r7, #16]
 80071c4:	2b00      	cmp	r3, #0
 80071c6:	d103      	bne.n	80071d0 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 80071c8:	f06f 0303 	mvn.w	r3, #3
 80071cc:	617b      	str	r3, [r7, #20]
 80071ce:	e018      	b.n	8007202 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2b00      	cmp	r3, #0
 80071d4:	d009      	beq.n	80071ea <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 80071d6:	6938      	ldr	r0, [r7, #16]
 80071d8:	f000 fce4 	bl	8007ba4 <xQueueGiveMutexRecursive>
 80071dc:	4603      	mov	r3, r0
 80071de:	2b01      	cmp	r3, #1
 80071e0:	d00f      	beq.n	8007202 <osMutexRelease+0x70>
        stat = osErrorResource;
 80071e2:	f06f 0302 	mvn.w	r3, #2
 80071e6:	617b      	str	r3, [r7, #20]
 80071e8:	e00b      	b.n	8007202 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 80071ea:	2300      	movs	r3, #0
 80071ec:	2200      	movs	r2, #0
 80071ee:	2100      	movs	r1, #0
 80071f0:	6938      	ldr	r0, [r7, #16]
 80071f2:	f000 fdb1 	bl	8007d58 <xQueueGenericSend>
 80071f6:	4603      	mov	r3, r0
 80071f8:	2b01      	cmp	r3, #1
 80071fa:	d002      	beq.n	8007202 <osMutexRelease+0x70>
        stat = osErrorResource;
 80071fc:	f06f 0302 	mvn.w	r3, #2
 8007200:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8007202:	697b      	ldr	r3, [r7, #20]
}
 8007204:	4618      	mov	r0, r3
 8007206:	3718      	adds	r7, #24
 8007208:	46bd      	mov	sp, r7
 800720a:	bd80      	pop	{r7, pc}

0800720c <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800720c:	b580      	push	{r7, lr}
 800720e:	b08a      	sub	sp, #40	@ 0x28
 8007210:	af02      	add	r7, sp, #8
 8007212:	60f8      	str	r0, [r7, #12]
 8007214:	60b9      	str	r1, [r7, #8]
 8007216:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8007218:	2300      	movs	r3, #0
 800721a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800721c:	f3ef 8305 	mrs	r3, IPSR
 8007220:	613b      	str	r3, [r7, #16]
  return(result);
 8007222:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007224:	2b00      	cmp	r3, #0
 8007226:	d175      	bne.n	8007314 <osSemaphoreNew+0x108>
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d072      	beq.n	8007314 <osSemaphoreNew+0x108>
 800722e:	68ba      	ldr	r2, [r7, #8]
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	429a      	cmp	r2, r3
 8007234:	d86e      	bhi.n	8007314 <osSemaphoreNew+0x108>
    mem = -1;
 8007236:	f04f 33ff 	mov.w	r3, #4294967295
 800723a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	2b00      	cmp	r3, #0
 8007240:	d015      	beq.n	800726e <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	689b      	ldr	r3, [r3, #8]
 8007246:	2b00      	cmp	r3, #0
 8007248:	d006      	beq.n	8007258 <osSemaphoreNew+0x4c>
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	68db      	ldr	r3, [r3, #12]
 800724e:	2b4f      	cmp	r3, #79	@ 0x4f
 8007250:	d902      	bls.n	8007258 <osSemaphoreNew+0x4c>
        mem = 1;
 8007252:	2301      	movs	r3, #1
 8007254:	61bb      	str	r3, [r7, #24]
 8007256:	e00c      	b.n	8007272 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	689b      	ldr	r3, [r3, #8]
 800725c:	2b00      	cmp	r3, #0
 800725e:	d108      	bne.n	8007272 <osSemaphoreNew+0x66>
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	68db      	ldr	r3, [r3, #12]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d104      	bne.n	8007272 <osSemaphoreNew+0x66>
          mem = 0;
 8007268:	2300      	movs	r3, #0
 800726a:	61bb      	str	r3, [r7, #24]
 800726c:	e001      	b.n	8007272 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 800726e:	2300      	movs	r3, #0
 8007270:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8007272:	69bb      	ldr	r3, [r7, #24]
 8007274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007278:	d04c      	beq.n	8007314 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 800727a:	68fb      	ldr	r3, [r7, #12]
 800727c:	2b01      	cmp	r3, #1
 800727e:	d128      	bne.n	80072d2 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8007280:	69bb      	ldr	r3, [r7, #24]
 8007282:	2b01      	cmp	r3, #1
 8007284:	d10a      	bne.n	800729c <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	689b      	ldr	r3, [r3, #8]
 800728a:	2203      	movs	r2, #3
 800728c:	9200      	str	r2, [sp, #0]
 800728e:	2200      	movs	r2, #0
 8007290:	2100      	movs	r1, #0
 8007292:	2001      	movs	r0, #1
 8007294:	f000 fb5e 	bl	8007954 <xQueueGenericCreateStatic>
 8007298:	61f8      	str	r0, [r7, #28]
 800729a:	e005      	b.n	80072a8 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 800729c:	2203      	movs	r2, #3
 800729e:	2100      	movs	r1, #0
 80072a0:	2001      	movs	r0, #1
 80072a2:	f000 fbd4 	bl	8007a4e <xQueueGenericCreate>
 80072a6:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80072a8:	69fb      	ldr	r3, [r7, #28]
 80072aa:	2b00      	cmp	r3, #0
 80072ac:	d022      	beq.n	80072f4 <osSemaphoreNew+0xe8>
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d01f      	beq.n	80072f4 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80072b4:	2300      	movs	r3, #0
 80072b6:	2200      	movs	r2, #0
 80072b8:	2100      	movs	r1, #0
 80072ba:	69f8      	ldr	r0, [r7, #28]
 80072bc:	f000 fd4c 	bl	8007d58 <xQueueGenericSend>
 80072c0:	4603      	mov	r3, r0
 80072c2:	2b01      	cmp	r3, #1
 80072c4:	d016      	beq.n	80072f4 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80072c6:	69f8      	ldr	r0, [r7, #28]
 80072c8:	f001 f9ea 	bl	80086a0 <vQueueDelete>
            hSemaphore = NULL;
 80072cc:	2300      	movs	r3, #0
 80072ce:	61fb      	str	r3, [r7, #28]
 80072d0:	e010      	b.n	80072f4 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 80072d2:	69bb      	ldr	r3, [r7, #24]
 80072d4:	2b01      	cmp	r3, #1
 80072d6:	d108      	bne.n	80072ea <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	689b      	ldr	r3, [r3, #8]
 80072dc:	461a      	mov	r2, r3
 80072de:	68b9      	ldr	r1, [r7, #8]
 80072e0:	68f8      	ldr	r0, [r7, #12]
 80072e2:	f000 fccb 	bl	8007c7c <xQueueCreateCountingSemaphoreStatic>
 80072e6:	61f8      	str	r0, [r7, #28]
 80072e8:	e004      	b.n	80072f4 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 80072ea:	68b9      	ldr	r1, [r7, #8]
 80072ec:	68f8      	ldr	r0, [r7, #12]
 80072ee:	f000 fcfe 	bl	8007cee <xQueueCreateCountingSemaphore>
 80072f2:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 80072f4:	69fb      	ldr	r3, [r7, #28]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d00c      	beq.n	8007314 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d003      	beq.n	8007308 <osSemaphoreNew+0xfc>
          name = attr->name;
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	617b      	str	r3, [r7, #20]
 8007306:	e001      	b.n	800730c <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8007308:	2300      	movs	r3, #0
 800730a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800730c:	6979      	ldr	r1, [r7, #20]
 800730e:	69f8      	ldr	r0, [r7, #28]
 8007310:	f001 fb12 	bl	8008938 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8007314:	69fb      	ldr	r3, [r7, #28]
}
 8007316:	4618      	mov	r0, r3
 8007318:	3720      	adds	r7, #32
 800731a:	46bd      	mov	sp, r7
 800731c:	bd80      	pop	{r7, pc}
	...

08007320 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8007320:	b580      	push	{r7, lr}
 8007322:	b086      	sub	sp, #24
 8007324:	af00      	add	r7, sp, #0
 8007326:	6078      	str	r0, [r7, #4]
 8007328:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800732e:	2300      	movs	r3, #0
 8007330:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007332:	693b      	ldr	r3, [r7, #16]
 8007334:	2b00      	cmp	r3, #0
 8007336:	d103      	bne.n	8007340 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8007338:	f06f 0303 	mvn.w	r3, #3
 800733c:	617b      	str	r3, [r7, #20]
 800733e:	e039      	b.n	80073b4 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007340:	f3ef 8305 	mrs	r3, IPSR
 8007344:	60fb      	str	r3, [r7, #12]
  return(result);
 8007346:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007348:	2b00      	cmp	r3, #0
 800734a:	d022      	beq.n	8007392 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800734c:	683b      	ldr	r3, [r7, #0]
 800734e:	2b00      	cmp	r3, #0
 8007350:	d003      	beq.n	800735a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8007352:	f06f 0303 	mvn.w	r3, #3
 8007356:	617b      	str	r3, [r7, #20]
 8007358:	e02c      	b.n	80073b4 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800735a:	2300      	movs	r3, #0
 800735c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800735e:	f107 0308 	add.w	r3, r7, #8
 8007362:	461a      	mov	r2, r3
 8007364:	2100      	movs	r1, #0
 8007366:	6938      	ldr	r0, [r7, #16]
 8007368:	f001 f918 	bl	800859c <xQueueReceiveFromISR>
 800736c:	4603      	mov	r3, r0
 800736e:	2b01      	cmp	r3, #1
 8007370:	d003      	beq.n	800737a <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8007372:	f06f 0302 	mvn.w	r3, #2
 8007376:	617b      	str	r3, [r7, #20]
 8007378:	e01c      	b.n	80073b4 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 800737a:	68bb      	ldr	r3, [r7, #8]
 800737c:	2b00      	cmp	r3, #0
 800737e:	d019      	beq.n	80073b4 <osSemaphoreAcquire+0x94>
 8007380:	4b0f      	ldr	r3, [pc, #60]	@ (80073c0 <osSemaphoreAcquire+0xa0>)
 8007382:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007386:	601a      	str	r2, [r3, #0]
 8007388:	f3bf 8f4f 	dsb	sy
 800738c:	f3bf 8f6f 	isb	sy
 8007390:	e010      	b.n	80073b4 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8007392:	6839      	ldr	r1, [r7, #0]
 8007394:	6938      	ldr	r0, [r7, #16]
 8007396:	f000 fff1 	bl	800837c <xQueueSemaphoreTake>
 800739a:	4603      	mov	r3, r0
 800739c:	2b01      	cmp	r3, #1
 800739e:	d009      	beq.n	80073b4 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80073a0:	683b      	ldr	r3, [r7, #0]
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d003      	beq.n	80073ae <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80073a6:	f06f 0301 	mvn.w	r3, #1
 80073aa:	617b      	str	r3, [r7, #20]
 80073ac:	e002      	b.n	80073b4 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80073ae:	f06f 0302 	mvn.w	r3, #2
 80073b2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80073b4:	697b      	ldr	r3, [r7, #20]
}
 80073b6:	4618      	mov	r0, r3
 80073b8:	3718      	adds	r7, #24
 80073ba:	46bd      	mov	sp, r7
 80073bc:	bd80      	pop	{r7, pc}
 80073be:	bf00      	nop
 80073c0:	e000ed04 	.word	0xe000ed04

080073c4 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b086      	sub	sp, #24
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80073d0:	2300      	movs	r3, #0
 80073d2:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80073d4:	693b      	ldr	r3, [r7, #16]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d103      	bne.n	80073e2 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 80073da:	f06f 0303 	mvn.w	r3, #3
 80073de:	617b      	str	r3, [r7, #20]
 80073e0:	e02c      	b.n	800743c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80073e2:	f3ef 8305 	mrs	r3, IPSR
 80073e6:	60fb      	str	r3, [r7, #12]
  return(result);
 80073e8:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d01a      	beq.n	8007424 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 80073ee:	2300      	movs	r3, #0
 80073f0:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 80073f2:	f107 0308 	add.w	r3, r7, #8
 80073f6:	4619      	mov	r1, r3
 80073f8:	6938      	ldr	r0, [r7, #16]
 80073fa:	f000 fe4d 	bl	8008098 <xQueueGiveFromISR>
 80073fe:	4603      	mov	r3, r0
 8007400:	2b01      	cmp	r3, #1
 8007402:	d003      	beq.n	800740c <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8007404:	f06f 0302 	mvn.w	r3, #2
 8007408:	617b      	str	r3, [r7, #20]
 800740a:	e017      	b.n	800743c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800740c:	68bb      	ldr	r3, [r7, #8]
 800740e:	2b00      	cmp	r3, #0
 8007410:	d014      	beq.n	800743c <osSemaphoreRelease+0x78>
 8007412:	4b0d      	ldr	r3, [pc, #52]	@ (8007448 <osSemaphoreRelease+0x84>)
 8007414:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007418:	601a      	str	r2, [r3, #0]
 800741a:	f3bf 8f4f 	dsb	sy
 800741e:	f3bf 8f6f 	isb	sy
 8007422:	e00b      	b.n	800743c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007424:	2300      	movs	r3, #0
 8007426:	2200      	movs	r2, #0
 8007428:	2100      	movs	r1, #0
 800742a:	6938      	ldr	r0, [r7, #16]
 800742c:	f000 fc94 	bl	8007d58 <xQueueGenericSend>
 8007430:	4603      	mov	r3, r0
 8007432:	2b01      	cmp	r3, #1
 8007434:	d002      	beq.n	800743c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8007436:	f06f 0302 	mvn.w	r3, #2
 800743a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800743c:	697b      	ldr	r3, [r7, #20]
}
 800743e:	4618      	mov	r0, r3
 8007440:	3718      	adds	r7, #24
 8007442:	46bd      	mov	sp, r7
 8007444:	bd80      	pop	{r7, pc}
 8007446:	bf00      	nop
 8007448:	e000ed04 	.word	0xe000ed04

0800744c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800744c:	b580      	push	{r7, lr}
 800744e:	b08a      	sub	sp, #40	@ 0x28
 8007450:	af02      	add	r7, sp, #8
 8007452:	60f8      	str	r0, [r7, #12]
 8007454:	60b9      	str	r1, [r7, #8]
 8007456:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8007458:	2300      	movs	r3, #0
 800745a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800745c:	f3ef 8305 	mrs	r3, IPSR
 8007460:	613b      	str	r3, [r7, #16]
  return(result);
 8007462:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8007464:	2b00      	cmp	r3, #0
 8007466:	d15f      	bne.n	8007528 <osMessageQueueNew+0xdc>
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	2b00      	cmp	r3, #0
 800746c:	d05c      	beq.n	8007528 <osMessageQueueNew+0xdc>
 800746e:	68bb      	ldr	r3, [r7, #8]
 8007470:	2b00      	cmp	r3, #0
 8007472:	d059      	beq.n	8007528 <osMessageQueueNew+0xdc>
    mem = -1;
 8007474:	f04f 33ff 	mov.w	r3, #4294967295
 8007478:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2b00      	cmp	r3, #0
 800747e:	d029      	beq.n	80074d4 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	689b      	ldr	r3, [r3, #8]
 8007484:	2b00      	cmp	r3, #0
 8007486:	d012      	beq.n	80074ae <osMessageQueueNew+0x62>
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	68db      	ldr	r3, [r3, #12]
 800748c:	2b4f      	cmp	r3, #79	@ 0x4f
 800748e:	d90e      	bls.n	80074ae <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 8007494:	2b00      	cmp	r3, #0
 8007496:	d00a      	beq.n	80074ae <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	695a      	ldr	r2, [r3, #20]
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	68b9      	ldr	r1, [r7, #8]
 80074a0:	fb01 f303 	mul.w	r3, r1, r3
 80074a4:	429a      	cmp	r2, r3
 80074a6:	d302      	bcc.n	80074ae <osMessageQueueNew+0x62>
        mem = 1;
 80074a8:	2301      	movs	r3, #1
 80074aa:	61bb      	str	r3, [r7, #24]
 80074ac:	e014      	b.n	80074d8 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	689b      	ldr	r3, [r3, #8]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d110      	bne.n	80074d8 <osMessageQueueNew+0x8c>
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	68db      	ldr	r3, [r3, #12]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d10c      	bne.n	80074d8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d108      	bne.n	80074d8 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80074c6:	687b      	ldr	r3, [r7, #4]
 80074c8:	695b      	ldr	r3, [r3, #20]
 80074ca:	2b00      	cmp	r3, #0
 80074cc:	d104      	bne.n	80074d8 <osMessageQueueNew+0x8c>
          mem = 0;
 80074ce:	2300      	movs	r3, #0
 80074d0:	61bb      	str	r3, [r7, #24]
 80074d2:	e001      	b.n	80074d8 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 80074d4:	2300      	movs	r3, #0
 80074d6:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80074d8:	69bb      	ldr	r3, [r7, #24]
 80074da:	2b01      	cmp	r3, #1
 80074dc:	d10b      	bne.n	80074f6 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	691a      	ldr	r2, [r3, #16]
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	689b      	ldr	r3, [r3, #8]
 80074e6:	2100      	movs	r1, #0
 80074e8:	9100      	str	r1, [sp, #0]
 80074ea:	68b9      	ldr	r1, [r7, #8]
 80074ec:	68f8      	ldr	r0, [r7, #12]
 80074ee:	f000 fa31 	bl	8007954 <xQueueGenericCreateStatic>
 80074f2:	61f8      	str	r0, [r7, #28]
 80074f4:	e008      	b.n	8007508 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 80074f6:	69bb      	ldr	r3, [r7, #24]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d105      	bne.n	8007508 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 80074fc:	2200      	movs	r2, #0
 80074fe:	68b9      	ldr	r1, [r7, #8]
 8007500:	68f8      	ldr	r0, [r7, #12]
 8007502:	f000 faa4 	bl	8007a4e <xQueueGenericCreate>
 8007506:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8007508:	69fb      	ldr	r3, [r7, #28]
 800750a:	2b00      	cmp	r3, #0
 800750c:	d00c      	beq.n	8007528 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2b00      	cmp	r3, #0
 8007512:	d003      	beq.n	800751c <osMessageQueueNew+0xd0>
        name = attr->name;
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	681b      	ldr	r3, [r3, #0]
 8007518:	617b      	str	r3, [r7, #20]
 800751a:	e001      	b.n	8007520 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800751c:	2300      	movs	r3, #0
 800751e:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8007520:	6979      	ldr	r1, [r7, #20]
 8007522:	69f8      	ldr	r0, [r7, #28]
 8007524:	f001 fa08 	bl	8008938 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8007528:	69fb      	ldr	r3, [r7, #28]
}
 800752a:	4618      	mov	r0, r3
 800752c:	3720      	adds	r7, #32
 800752e:	46bd      	mov	sp, r7
 8007530:	bd80      	pop	{r7, pc}
	...

08007534 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8007534:	b580      	push	{r7, lr}
 8007536:	b088      	sub	sp, #32
 8007538:	af00      	add	r7, sp, #0
 800753a:	60f8      	str	r0, [r7, #12]
 800753c:	60b9      	str	r1, [r7, #8]
 800753e:	603b      	str	r3, [r7, #0]
 8007540:	4613      	mov	r3, r2
 8007542:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8007548:	2300      	movs	r3, #0
 800754a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800754c:	f3ef 8305 	mrs	r3, IPSR
 8007550:	617b      	str	r3, [r7, #20]
  return(result);
 8007552:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8007554:	2b00      	cmp	r3, #0
 8007556:	d028      	beq.n	80075aa <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007558:	69bb      	ldr	r3, [r7, #24]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d005      	beq.n	800756a <osMessageQueuePut+0x36>
 800755e:	68bb      	ldr	r3, [r7, #8]
 8007560:	2b00      	cmp	r3, #0
 8007562:	d002      	beq.n	800756a <osMessageQueuePut+0x36>
 8007564:	683b      	ldr	r3, [r7, #0]
 8007566:	2b00      	cmp	r3, #0
 8007568:	d003      	beq.n	8007572 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800756a:	f06f 0303 	mvn.w	r3, #3
 800756e:	61fb      	str	r3, [r7, #28]
 8007570:	e038      	b.n	80075e4 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 8007572:	2300      	movs	r3, #0
 8007574:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 8007576:	f107 0210 	add.w	r2, r7, #16
 800757a:	2300      	movs	r3, #0
 800757c:	68b9      	ldr	r1, [r7, #8]
 800757e:	69b8      	ldr	r0, [r7, #24]
 8007580:	f000 fcec 	bl	8007f5c <xQueueGenericSendFromISR>
 8007584:	4603      	mov	r3, r0
 8007586:	2b01      	cmp	r3, #1
 8007588:	d003      	beq.n	8007592 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 800758a:	f06f 0302 	mvn.w	r3, #2
 800758e:	61fb      	str	r3, [r7, #28]
 8007590:	e028      	b.n	80075e4 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 8007592:	693b      	ldr	r3, [r7, #16]
 8007594:	2b00      	cmp	r3, #0
 8007596:	d025      	beq.n	80075e4 <osMessageQueuePut+0xb0>
 8007598:	4b15      	ldr	r3, [pc, #84]	@ (80075f0 <osMessageQueuePut+0xbc>)
 800759a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800759e:	601a      	str	r2, [r3, #0]
 80075a0:	f3bf 8f4f 	dsb	sy
 80075a4:	f3bf 8f6f 	isb	sy
 80075a8:	e01c      	b.n	80075e4 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80075aa:	69bb      	ldr	r3, [r7, #24]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d002      	beq.n	80075b6 <osMessageQueuePut+0x82>
 80075b0:	68bb      	ldr	r3, [r7, #8]
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d103      	bne.n	80075be <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80075b6:	f06f 0303 	mvn.w	r3, #3
 80075ba:	61fb      	str	r3, [r7, #28]
 80075bc:	e012      	b.n	80075e4 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80075be:	2300      	movs	r3, #0
 80075c0:	683a      	ldr	r2, [r7, #0]
 80075c2:	68b9      	ldr	r1, [r7, #8]
 80075c4:	69b8      	ldr	r0, [r7, #24]
 80075c6:	f000 fbc7 	bl	8007d58 <xQueueGenericSend>
 80075ca:	4603      	mov	r3, r0
 80075cc:	2b01      	cmp	r3, #1
 80075ce:	d009      	beq.n	80075e4 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 80075d0:	683b      	ldr	r3, [r7, #0]
 80075d2:	2b00      	cmp	r3, #0
 80075d4:	d003      	beq.n	80075de <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 80075d6:	f06f 0301 	mvn.w	r3, #1
 80075da:	61fb      	str	r3, [r7, #28]
 80075dc:	e002      	b.n	80075e4 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 80075de:	f06f 0302 	mvn.w	r3, #2
 80075e2:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80075e4:	69fb      	ldr	r3, [r7, #28]
}
 80075e6:	4618      	mov	r0, r3
 80075e8:	3720      	adds	r7, #32
 80075ea:	46bd      	mov	sp, r7
 80075ec:	bd80      	pop	{r7, pc}
 80075ee:	bf00      	nop
 80075f0:	e000ed04 	.word	0xe000ed04

080075f4 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 80075f4:	b580      	push	{r7, lr}
 80075f6:	b088      	sub	sp, #32
 80075f8:	af00      	add	r7, sp, #0
 80075fa:	60f8      	str	r0, [r7, #12]
 80075fc:	60b9      	str	r1, [r7, #8]
 80075fe:	607a      	str	r2, [r7, #4]
 8007600:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007602:	68fb      	ldr	r3, [r7, #12]
 8007604:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8007606:	2300      	movs	r3, #0
 8007608:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800760a:	f3ef 8305 	mrs	r3, IPSR
 800760e:	617b      	str	r3, [r7, #20]
  return(result);
 8007610:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8007612:	2b00      	cmp	r3, #0
 8007614:	d028      	beq.n	8007668 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007616:	69bb      	ldr	r3, [r7, #24]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d005      	beq.n	8007628 <osMessageQueueGet+0x34>
 800761c:	68bb      	ldr	r3, [r7, #8]
 800761e:	2b00      	cmp	r3, #0
 8007620:	d002      	beq.n	8007628 <osMessageQueueGet+0x34>
 8007622:	683b      	ldr	r3, [r7, #0]
 8007624:	2b00      	cmp	r3, #0
 8007626:	d003      	beq.n	8007630 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8007628:	f06f 0303 	mvn.w	r3, #3
 800762c:	61fb      	str	r3, [r7, #28]
 800762e:	e037      	b.n	80076a0 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8007630:	2300      	movs	r3, #0
 8007632:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8007634:	f107 0310 	add.w	r3, r7, #16
 8007638:	461a      	mov	r2, r3
 800763a:	68b9      	ldr	r1, [r7, #8]
 800763c:	69b8      	ldr	r0, [r7, #24]
 800763e:	f000 ffad 	bl	800859c <xQueueReceiveFromISR>
 8007642:	4603      	mov	r3, r0
 8007644:	2b01      	cmp	r3, #1
 8007646:	d003      	beq.n	8007650 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8007648:	f06f 0302 	mvn.w	r3, #2
 800764c:	61fb      	str	r3, [r7, #28]
 800764e:	e027      	b.n	80076a0 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8007650:	693b      	ldr	r3, [r7, #16]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d024      	beq.n	80076a0 <osMessageQueueGet+0xac>
 8007656:	4b15      	ldr	r3, [pc, #84]	@ (80076ac <osMessageQueueGet+0xb8>)
 8007658:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800765c:	601a      	str	r2, [r3, #0]
 800765e:	f3bf 8f4f 	dsb	sy
 8007662:	f3bf 8f6f 	isb	sy
 8007666:	e01b      	b.n	80076a0 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8007668:	69bb      	ldr	r3, [r7, #24]
 800766a:	2b00      	cmp	r3, #0
 800766c:	d002      	beq.n	8007674 <osMessageQueueGet+0x80>
 800766e:	68bb      	ldr	r3, [r7, #8]
 8007670:	2b00      	cmp	r3, #0
 8007672:	d103      	bne.n	800767c <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 8007674:	f06f 0303 	mvn.w	r3, #3
 8007678:	61fb      	str	r3, [r7, #28]
 800767a:	e011      	b.n	80076a0 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 800767c:	683a      	ldr	r2, [r7, #0]
 800767e:	68b9      	ldr	r1, [r7, #8]
 8007680:	69b8      	ldr	r0, [r7, #24]
 8007682:	f000 fd99 	bl	80081b8 <xQueueReceive>
 8007686:	4603      	mov	r3, r0
 8007688:	2b01      	cmp	r3, #1
 800768a:	d009      	beq.n	80076a0 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 800768c:	683b      	ldr	r3, [r7, #0]
 800768e:	2b00      	cmp	r3, #0
 8007690:	d003      	beq.n	800769a <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 8007692:	f06f 0301 	mvn.w	r3, #1
 8007696:	61fb      	str	r3, [r7, #28]
 8007698:	e002      	b.n	80076a0 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 800769a:	f06f 0302 	mvn.w	r3, #2
 800769e:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80076a0:	69fb      	ldr	r3, [r7, #28]
}
 80076a2:	4618      	mov	r0, r3
 80076a4:	3720      	adds	r7, #32
 80076a6:	46bd      	mov	sp, r7
 80076a8:	bd80      	pop	{r7, pc}
 80076aa:	bf00      	nop
 80076ac:	e000ed04 	.word	0xe000ed04

080076b0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80076b0:	b480      	push	{r7}
 80076b2:	b085      	sub	sp, #20
 80076b4:	af00      	add	r7, sp, #0
 80076b6:	60f8      	str	r0, [r7, #12]
 80076b8:	60b9      	str	r1, [r7, #8]
 80076ba:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80076bc:	68fb      	ldr	r3, [r7, #12]
 80076be:	4a07      	ldr	r2, [pc, #28]	@ (80076dc <vApplicationGetIdleTaskMemory+0x2c>)
 80076c0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80076c2:	68bb      	ldr	r3, [r7, #8]
 80076c4:	4a06      	ldr	r2, [pc, #24]	@ (80076e0 <vApplicationGetIdleTaskMemory+0x30>)
 80076c6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2280      	movs	r2, #128	@ 0x80
 80076cc:	601a      	str	r2, [r3, #0]
}
 80076ce:	bf00      	nop
 80076d0:	3714      	adds	r7, #20
 80076d2:	46bd      	mov	sp, r7
 80076d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076d8:	4770      	bx	lr
 80076da:	bf00      	nop
 80076dc:	240002dc 	.word	0x240002dc
 80076e0:	24000338 	.word	0x24000338

080076e4 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80076e4:	b480      	push	{r7}
 80076e6:	b085      	sub	sp, #20
 80076e8:	af00      	add	r7, sp, #0
 80076ea:	60f8      	str	r0, [r7, #12]
 80076ec:	60b9      	str	r1, [r7, #8]
 80076ee:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80076f0:	68fb      	ldr	r3, [r7, #12]
 80076f2:	4a07      	ldr	r2, [pc, #28]	@ (8007710 <vApplicationGetTimerTaskMemory+0x2c>)
 80076f4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80076f6:	68bb      	ldr	r3, [r7, #8]
 80076f8:	4a06      	ldr	r2, [pc, #24]	@ (8007714 <vApplicationGetTimerTaskMemory+0x30>)
 80076fa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007702:	601a      	str	r2, [r3, #0]
}
 8007704:	bf00      	nop
 8007706:	3714      	adds	r7, #20
 8007708:	46bd      	mov	sp, r7
 800770a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800770e:	4770      	bx	lr
 8007710:	24000538 	.word	0x24000538
 8007714:	24000594 	.word	0x24000594

08007718 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007718:	b480      	push	{r7}
 800771a:	b083      	sub	sp, #12
 800771c:	af00      	add	r7, sp, #0
 800771e:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	f103 0208 	add.w	r2, r3, #8
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	f04f 32ff 	mov.w	r2, #4294967295
 8007730:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	f103 0208 	add.w	r2, r3, #8
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	f103 0208 	add.w	r2, r3, #8
 8007742:	687b      	ldr	r3, [r7, #4]
 8007744:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2200      	movs	r2, #0
 800774a:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800774c:	bf00      	nop
 800774e:	370c      	adds	r7, #12
 8007750:	46bd      	mov	sp, r7
 8007752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007756:	4770      	bx	lr

08007758 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007758:	b480      	push	{r7}
 800775a:	b083      	sub	sp, #12
 800775c:	af00      	add	r7, sp, #0
 800775e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	2200      	movs	r2, #0
 8007764:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007766:	bf00      	nop
 8007768:	370c      	adds	r7, #12
 800776a:	46bd      	mov	sp, r7
 800776c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007770:	4770      	bx	lr

08007772 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007772:	b480      	push	{r7}
 8007774:	b085      	sub	sp, #20
 8007776:	af00      	add	r7, sp, #0
 8007778:	6078      	str	r0, [r7, #4]
 800777a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800777c:	687b      	ldr	r3, [r7, #4]
 800777e:	685b      	ldr	r3, [r3, #4]
 8007780:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	68fa      	ldr	r2, [r7, #12]
 8007786:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007788:	68fb      	ldr	r3, [r7, #12]
 800778a:	689a      	ldr	r2, [r3, #8]
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007790:	68fb      	ldr	r3, [r7, #12]
 8007792:	689b      	ldr	r3, [r3, #8]
 8007794:	683a      	ldr	r2, [r7, #0]
 8007796:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	683a      	ldr	r2, [r7, #0]
 800779c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	687a      	ldr	r2, [r7, #4]
 80077a2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80077a4:	687b      	ldr	r3, [r7, #4]
 80077a6:	681b      	ldr	r3, [r3, #0]
 80077a8:	1c5a      	adds	r2, r3, #1
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	601a      	str	r2, [r3, #0]
}
 80077ae:	bf00      	nop
 80077b0:	3714      	adds	r7, #20
 80077b2:	46bd      	mov	sp, r7
 80077b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b8:	4770      	bx	lr

080077ba <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80077ba:	b480      	push	{r7}
 80077bc:	b085      	sub	sp, #20
 80077be:	af00      	add	r7, sp, #0
 80077c0:	6078      	str	r0, [r7, #4]
 80077c2:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80077c4:	683b      	ldr	r3, [r7, #0]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 80077ca:	68bb      	ldr	r3, [r7, #8]
 80077cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077d0:	d103      	bne.n	80077da <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	691b      	ldr	r3, [r3, #16]
 80077d6:	60fb      	str	r3, [r7, #12]
 80077d8:	e00c      	b.n	80077f4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	3308      	adds	r3, #8
 80077de:	60fb      	str	r3, [r7, #12]
 80077e0:	e002      	b.n	80077e8 <vListInsert+0x2e>
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	685b      	ldr	r3, [r3, #4]
 80077e6:	60fb      	str	r3, [r7, #12]
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	685b      	ldr	r3, [r3, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	68ba      	ldr	r2, [r7, #8]
 80077f0:	429a      	cmp	r2, r3
 80077f2:	d2f6      	bcs.n	80077e2 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80077f4:	68fb      	ldr	r3, [r7, #12]
 80077f6:	685a      	ldr	r2, [r3, #4]
 80077f8:	683b      	ldr	r3, [r7, #0]
 80077fa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80077fc:	683b      	ldr	r3, [r7, #0]
 80077fe:	685b      	ldr	r3, [r3, #4]
 8007800:	683a      	ldr	r2, [r7, #0]
 8007802:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007804:	683b      	ldr	r3, [r7, #0]
 8007806:	68fa      	ldr	r2, [r7, #12]
 8007808:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800780a:	68fb      	ldr	r3, [r7, #12]
 800780c:	683a      	ldr	r2, [r7, #0]
 800780e:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007810:	683b      	ldr	r3, [r7, #0]
 8007812:	687a      	ldr	r2, [r7, #4]
 8007814:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	1c5a      	adds	r2, r3, #1
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	601a      	str	r2, [r3, #0]
}
 8007820:	bf00      	nop
 8007822:	3714      	adds	r7, #20
 8007824:	46bd      	mov	sp, r7
 8007826:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782a:	4770      	bx	lr

0800782c <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800782c:	b480      	push	{r7}
 800782e:	b085      	sub	sp, #20
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	691b      	ldr	r3, [r3, #16]
 8007838:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	685b      	ldr	r3, [r3, #4]
 800783e:	687a      	ldr	r2, [r7, #4]
 8007840:	6892      	ldr	r2, [r2, #8]
 8007842:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	689b      	ldr	r3, [r3, #8]
 8007848:	687a      	ldr	r2, [r7, #4]
 800784a:	6852      	ldr	r2, [r2, #4]
 800784c:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800784e:	68fb      	ldr	r3, [r7, #12]
 8007850:	685b      	ldr	r3, [r3, #4]
 8007852:	687a      	ldr	r2, [r7, #4]
 8007854:	429a      	cmp	r2, r3
 8007856:	d103      	bne.n	8007860 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	689a      	ldr	r2, [r3, #8]
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2200      	movs	r2, #0
 8007864:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	1e5a      	subs	r2, r3, #1
 800786c:	68fb      	ldr	r3, [r7, #12]
 800786e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	681b      	ldr	r3, [r3, #0]
}
 8007874:	4618      	mov	r0, r3
 8007876:	3714      	adds	r7, #20
 8007878:	46bd      	mov	sp, r7
 800787a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800787e:	4770      	bx	lr

08007880 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007880:	b580      	push	{r7, lr}
 8007882:	b084      	sub	sp, #16
 8007884:	af00      	add	r7, sp, #0
 8007886:	6078      	str	r0, [r7, #4]
 8007888:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800788e:	68fb      	ldr	r3, [r7, #12]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d10b      	bne.n	80078ac <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007894:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007898:	f383 8811 	msr	BASEPRI, r3
 800789c:	f3bf 8f6f 	isb	sy
 80078a0:	f3bf 8f4f 	dsb	sy
 80078a4:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80078a6:	bf00      	nop
 80078a8:	bf00      	nop
 80078aa:	e7fd      	b.n	80078a8 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 80078ac:	f002 fd84 	bl	800a3b8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	681a      	ldr	r2, [r3, #0]
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078b8:	68f9      	ldr	r1, [r7, #12]
 80078ba:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80078bc:	fb01 f303 	mul.w	r3, r1, r3
 80078c0:	441a      	add	r2, r3
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	2200      	movs	r2, #0
 80078ca:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681a      	ldr	r2, [r3, #0]
 80078d0:	68fb      	ldr	r3, [r7, #12]
 80078d2:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681a      	ldr	r2, [r3, #0]
 80078d8:	68fb      	ldr	r3, [r7, #12]
 80078da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80078dc:	3b01      	subs	r3, #1
 80078de:	68f9      	ldr	r1, [r7, #12]
 80078e0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80078e2:	fb01 f303 	mul.w	r3, r1, r3
 80078e6:	441a      	add	r2, r3
 80078e8:	68fb      	ldr	r3, [r7, #12]
 80078ea:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80078ec:	68fb      	ldr	r3, [r7, #12]
 80078ee:	22ff      	movs	r2, #255	@ 0xff
 80078f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	22ff      	movs	r2, #255	@ 0xff
 80078f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d114      	bne.n	800792c <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007902:	68fb      	ldr	r3, [r7, #12]
 8007904:	691b      	ldr	r3, [r3, #16]
 8007906:	2b00      	cmp	r3, #0
 8007908:	d01a      	beq.n	8007940 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	3310      	adds	r3, #16
 800790e:	4618      	mov	r0, r3
 8007910:	f001 fd16 	bl	8009340 <xTaskRemoveFromEventList>
 8007914:	4603      	mov	r3, r0
 8007916:	2b00      	cmp	r3, #0
 8007918:	d012      	beq.n	8007940 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800791a:	4b0d      	ldr	r3, [pc, #52]	@ (8007950 <xQueueGenericReset+0xd0>)
 800791c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007920:	601a      	str	r2, [r3, #0]
 8007922:	f3bf 8f4f 	dsb	sy
 8007926:	f3bf 8f6f 	isb	sy
 800792a:	e009      	b.n	8007940 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	3310      	adds	r3, #16
 8007930:	4618      	mov	r0, r3
 8007932:	f7ff fef1 	bl	8007718 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007936:	68fb      	ldr	r3, [r7, #12]
 8007938:	3324      	adds	r3, #36	@ 0x24
 800793a:	4618      	mov	r0, r3
 800793c:	f7ff feec 	bl	8007718 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007940:	f002 fd6c 	bl	800a41c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007944:	2301      	movs	r3, #1
}
 8007946:	4618      	mov	r0, r3
 8007948:	3710      	adds	r7, #16
 800794a:	46bd      	mov	sp, r7
 800794c:	bd80      	pop	{r7, pc}
 800794e:	bf00      	nop
 8007950:	e000ed04 	.word	0xe000ed04

08007954 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007954:	b580      	push	{r7, lr}
 8007956:	b08e      	sub	sp, #56	@ 0x38
 8007958:	af02      	add	r7, sp, #8
 800795a:	60f8      	str	r0, [r7, #12]
 800795c:	60b9      	str	r1, [r7, #8]
 800795e:	607a      	str	r2, [r7, #4]
 8007960:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007962:	68fb      	ldr	r3, [r7, #12]
 8007964:	2b00      	cmp	r3, #0
 8007966:	d10b      	bne.n	8007980 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007968:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800796c:	f383 8811 	msr	BASEPRI, r3
 8007970:	f3bf 8f6f 	isb	sy
 8007974:	f3bf 8f4f 	dsb	sy
 8007978:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800797a:	bf00      	nop
 800797c:	bf00      	nop
 800797e:	e7fd      	b.n	800797c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007980:	683b      	ldr	r3, [r7, #0]
 8007982:	2b00      	cmp	r3, #0
 8007984:	d10b      	bne.n	800799e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800798a:	f383 8811 	msr	BASEPRI, r3
 800798e:	f3bf 8f6f 	isb	sy
 8007992:	f3bf 8f4f 	dsb	sy
 8007996:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007998:	bf00      	nop
 800799a:	bf00      	nop
 800799c:	e7fd      	b.n	800799a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800799e:	687b      	ldr	r3, [r7, #4]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d002      	beq.n	80079aa <xQueueGenericCreateStatic+0x56>
 80079a4:	68bb      	ldr	r3, [r7, #8]
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d001      	beq.n	80079ae <xQueueGenericCreateStatic+0x5a>
 80079aa:	2301      	movs	r3, #1
 80079ac:	e000      	b.n	80079b0 <xQueueGenericCreateStatic+0x5c>
 80079ae:	2300      	movs	r3, #0
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d10b      	bne.n	80079cc <xQueueGenericCreateStatic+0x78>
	__asm volatile
 80079b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079b8:	f383 8811 	msr	BASEPRI, r3
 80079bc:	f3bf 8f6f 	isb	sy
 80079c0:	f3bf 8f4f 	dsb	sy
 80079c4:	623b      	str	r3, [r7, #32]
}
 80079c6:	bf00      	nop
 80079c8:	bf00      	nop
 80079ca:	e7fd      	b.n	80079c8 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2b00      	cmp	r3, #0
 80079d0:	d102      	bne.n	80079d8 <xQueueGenericCreateStatic+0x84>
 80079d2:	68bb      	ldr	r3, [r7, #8]
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d101      	bne.n	80079dc <xQueueGenericCreateStatic+0x88>
 80079d8:	2301      	movs	r3, #1
 80079da:	e000      	b.n	80079de <xQueueGenericCreateStatic+0x8a>
 80079dc:	2300      	movs	r3, #0
 80079de:	2b00      	cmp	r3, #0
 80079e0:	d10b      	bne.n	80079fa <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80079e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80079e6:	f383 8811 	msr	BASEPRI, r3
 80079ea:	f3bf 8f6f 	isb	sy
 80079ee:	f3bf 8f4f 	dsb	sy
 80079f2:	61fb      	str	r3, [r7, #28]
}
 80079f4:	bf00      	nop
 80079f6:	bf00      	nop
 80079f8:	e7fd      	b.n	80079f6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80079fa:	2350      	movs	r3, #80	@ 0x50
 80079fc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80079fe:	697b      	ldr	r3, [r7, #20]
 8007a00:	2b50      	cmp	r3, #80	@ 0x50
 8007a02:	d00b      	beq.n	8007a1c <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8007a04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a08:	f383 8811 	msr	BASEPRI, r3
 8007a0c:	f3bf 8f6f 	isb	sy
 8007a10:	f3bf 8f4f 	dsb	sy
 8007a14:	61bb      	str	r3, [r7, #24]
}
 8007a16:	bf00      	nop
 8007a18:	bf00      	nop
 8007a1a:	e7fd      	b.n	8007a18 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8007a1c:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007a1e:	683b      	ldr	r3, [r7, #0]
 8007a20:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8007a22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a24:	2b00      	cmp	r3, #0
 8007a26:	d00d      	beq.n	8007a44 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8007a28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a2a:	2201      	movs	r2, #1
 8007a2c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007a30:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8007a34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a36:	9300      	str	r3, [sp, #0]
 8007a38:	4613      	mov	r3, r2
 8007a3a:	687a      	ldr	r2, [r7, #4]
 8007a3c:	68b9      	ldr	r1, [r7, #8]
 8007a3e:	68f8      	ldr	r0, [r7, #12]
 8007a40:	f000 f840 	bl	8007ac4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8007a46:	4618      	mov	r0, r3
 8007a48:	3730      	adds	r7, #48	@ 0x30
 8007a4a:	46bd      	mov	sp, r7
 8007a4c:	bd80      	pop	{r7, pc}

08007a4e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8007a4e:	b580      	push	{r7, lr}
 8007a50:	b08a      	sub	sp, #40	@ 0x28
 8007a52:	af02      	add	r7, sp, #8
 8007a54:	60f8      	str	r0, [r7, #12]
 8007a56:	60b9      	str	r1, [r7, #8]
 8007a58:	4613      	mov	r3, r2
 8007a5a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	d10b      	bne.n	8007a7a <xQueueGenericCreate+0x2c>
	__asm volatile
 8007a62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007a66:	f383 8811 	msr	BASEPRI, r3
 8007a6a:	f3bf 8f6f 	isb	sy
 8007a6e:	f3bf 8f4f 	dsb	sy
 8007a72:	613b      	str	r3, [r7, #16]
}
 8007a74:	bf00      	nop
 8007a76:	bf00      	nop
 8007a78:	e7fd      	b.n	8007a76 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	68ba      	ldr	r2, [r7, #8]
 8007a7e:	fb02 f303 	mul.w	r3, r2, r3
 8007a82:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8007a84:	69fb      	ldr	r3, [r7, #28]
 8007a86:	3350      	adds	r3, #80	@ 0x50
 8007a88:	4618      	mov	r0, r3
 8007a8a:	f002 fdb7 	bl	800a5fc <pvPortMalloc>
 8007a8e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8007a90:	69bb      	ldr	r3, [r7, #24]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d011      	beq.n	8007aba <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8007a96:	69bb      	ldr	r3, [r7, #24]
 8007a98:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007a9a:	697b      	ldr	r3, [r7, #20]
 8007a9c:	3350      	adds	r3, #80	@ 0x50
 8007a9e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8007aa0:	69bb      	ldr	r3, [r7, #24]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8007aa8:	79fa      	ldrb	r2, [r7, #7]
 8007aaa:	69bb      	ldr	r3, [r7, #24]
 8007aac:	9300      	str	r3, [sp, #0]
 8007aae:	4613      	mov	r3, r2
 8007ab0:	697a      	ldr	r2, [r7, #20]
 8007ab2:	68b9      	ldr	r1, [r7, #8]
 8007ab4:	68f8      	ldr	r0, [r7, #12]
 8007ab6:	f000 f805 	bl	8007ac4 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8007aba:	69bb      	ldr	r3, [r7, #24]
	}
 8007abc:	4618      	mov	r0, r3
 8007abe:	3720      	adds	r7, #32
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	bd80      	pop	{r7, pc}

08007ac4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8007ac4:	b580      	push	{r7, lr}
 8007ac6:	b084      	sub	sp, #16
 8007ac8:	af00      	add	r7, sp, #0
 8007aca:	60f8      	str	r0, [r7, #12]
 8007acc:	60b9      	str	r1, [r7, #8]
 8007ace:	607a      	str	r2, [r7, #4]
 8007ad0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8007ad2:	68bb      	ldr	r3, [r7, #8]
 8007ad4:	2b00      	cmp	r3, #0
 8007ad6:	d103      	bne.n	8007ae0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8007ad8:	69bb      	ldr	r3, [r7, #24]
 8007ada:	69ba      	ldr	r2, [r7, #24]
 8007adc:	601a      	str	r2, [r3, #0]
 8007ade:	e002      	b.n	8007ae6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8007ae0:	69bb      	ldr	r3, [r7, #24]
 8007ae2:	687a      	ldr	r2, [r7, #4]
 8007ae4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8007ae6:	69bb      	ldr	r3, [r7, #24]
 8007ae8:	68fa      	ldr	r2, [r7, #12]
 8007aea:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8007aec:	69bb      	ldr	r3, [r7, #24]
 8007aee:	68ba      	ldr	r2, [r7, #8]
 8007af0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8007af2:	2101      	movs	r1, #1
 8007af4:	69b8      	ldr	r0, [r7, #24]
 8007af6:	f7ff fec3 	bl	8007880 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8007afa:	69bb      	ldr	r3, [r7, #24]
 8007afc:	78fa      	ldrb	r2, [r7, #3]
 8007afe:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8007b02:	bf00      	nop
 8007b04:	3710      	adds	r7, #16
 8007b06:	46bd      	mov	sp, r7
 8007b08:	bd80      	pop	{r7, pc}

08007b0a <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8007b0a:	b580      	push	{r7, lr}
 8007b0c:	b082      	sub	sp, #8
 8007b0e:	af00      	add	r7, sp, #0
 8007b10:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d00e      	beq.n	8007b36 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2200      	movs	r2, #0
 8007b22:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	2200      	movs	r2, #0
 8007b28:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	2200      	movs	r2, #0
 8007b2e:	2100      	movs	r1, #0
 8007b30:	6878      	ldr	r0, [r7, #4]
 8007b32:	f000 f911 	bl	8007d58 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 8007b36:	bf00      	nop
 8007b38:	3708      	adds	r7, #8
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bd80      	pop	{r7, pc}

08007b3e <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8007b3e:	b580      	push	{r7, lr}
 8007b40:	b086      	sub	sp, #24
 8007b42:	af00      	add	r7, sp, #0
 8007b44:	4603      	mov	r3, r0
 8007b46:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007b48:	2301      	movs	r3, #1
 8007b4a:	617b      	str	r3, [r7, #20]
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8007b50:	79fb      	ldrb	r3, [r7, #7]
 8007b52:	461a      	mov	r2, r3
 8007b54:	6939      	ldr	r1, [r7, #16]
 8007b56:	6978      	ldr	r0, [r7, #20]
 8007b58:	f7ff ff79 	bl	8007a4e <xQueueGenericCreate>
 8007b5c:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007b5e:	68f8      	ldr	r0, [r7, #12]
 8007b60:	f7ff ffd3 	bl	8007b0a <prvInitialiseMutex>

		return xNewQueue;
 8007b64:	68fb      	ldr	r3, [r7, #12]
	}
 8007b66:	4618      	mov	r0, r3
 8007b68:	3718      	adds	r7, #24
 8007b6a:	46bd      	mov	sp, r7
 8007b6c:	bd80      	pop	{r7, pc}

08007b6e <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8007b6e:	b580      	push	{r7, lr}
 8007b70:	b088      	sub	sp, #32
 8007b72:	af02      	add	r7, sp, #8
 8007b74:	4603      	mov	r3, r0
 8007b76:	6039      	str	r1, [r7, #0]
 8007b78:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8007b7a:	2301      	movs	r3, #1
 8007b7c:	617b      	str	r3, [r7, #20]
 8007b7e:	2300      	movs	r3, #0
 8007b80:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 8007b82:	79fb      	ldrb	r3, [r7, #7]
 8007b84:	9300      	str	r3, [sp, #0]
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	2200      	movs	r2, #0
 8007b8a:	6939      	ldr	r1, [r7, #16]
 8007b8c:	6978      	ldr	r0, [r7, #20]
 8007b8e:	f7ff fee1 	bl	8007954 <xQueueGenericCreateStatic>
 8007b92:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8007b94:	68f8      	ldr	r0, [r7, #12]
 8007b96:	f7ff ffb8 	bl	8007b0a <prvInitialiseMutex>

		return xNewQueue;
 8007b9a:	68fb      	ldr	r3, [r7, #12]
	}
 8007b9c:	4618      	mov	r0, r3
 8007b9e:	3718      	adds	r7, #24
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	bd80      	pop	{r7, pc}

08007ba4 <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 8007ba4:	b590      	push	{r4, r7, lr}
 8007ba6:	b087      	sub	sp, #28
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8007bb0:	693b      	ldr	r3, [r7, #16]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d10b      	bne.n	8007bce <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 8007bb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bba:	f383 8811 	msr	BASEPRI, r3
 8007bbe:	f3bf 8f6f 	isb	sy
 8007bc2:	f3bf 8f4f 	dsb	sy
 8007bc6:	60fb      	str	r3, [r7, #12]
}
 8007bc8:	bf00      	nop
 8007bca:	bf00      	nop
 8007bcc:	e7fd      	b.n	8007bca <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8007bce:	693b      	ldr	r3, [r7, #16]
 8007bd0:	689c      	ldr	r4, [r3, #8]
 8007bd2:	f001 fd75 	bl	80096c0 <xTaskGetCurrentTaskHandle>
 8007bd6:	4603      	mov	r3, r0
 8007bd8:	429c      	cmp	r4, r3
 8007bda:	d111      	bne.n	8007c00 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 8007bdc:	693b      	ldr	r3, [r7, #16]
 8007bde:	68db      	ldr	r3, [r3, #12]
 8007be0:	1e5a      	subs	r2, r3, #1
 8007be2:	693b      	ldr	r3, [r7, #16]
 8007be4:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	68db      	ldr	r3, [r3, #12]
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d105      	bne.n	8007bfa <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8007bee:	2300      	movs	r3, #0
 8007bf0:	2200      	movs	r2, #0
 8007bf2:	2100      	movs	r1, #0
 8007bf4:	6938      	ldr	r0, [r7, #16]
 8007bf6:	f000 f8af 	bl	8007d58 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8007bfa:	2301      	movs	r3, #1
 8007bfc:	617b      	str	r3, [r7, #20]
 8007bfe:	e001      	b.n	8007c04 <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8007c00:	2300      	movs	r3, #0
 8007c02:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 8007c04:	697b      	ldr	r3, [r7, #20]
	}
 8007c06:	4618      	mov	r0, r3
 8007c08:	371c      	adds	r7, #28
 8007c0a:	46bd      	mov	sp, r7
 8007c0c:	bd90      	pop	{r4, r7, pc}

08007c0e <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8007c0e:	b590      	push	{r4, r7, lr}
 8007c10:	b087      	sub	sp, #28
 8007c12:	af00      	add	r7, sp, #0
 8007c14:	6078      	str	r0, [r7, #4]
 8007c16:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8007c18:	687b      	ldr	r3, [r7, #4]
 8007c1a:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8007c1c:	693b      	ldr	r3, [r7, #16]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d10b      	bne.n	8007c3a <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 8007c22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c26:	f383 8811 	msr	BASEPRI, r3
 8007c2a:	f3bf 8f6f 	isb	sy
 8007c2e:	f3bf 8f4f 	dsb	sy
 8007c32:	60fb      	str	r3, [r7, #12]
}
 8007c34:	bf00      	nop
 8007c36:	bf00      	nop
 8007c38:	e7fd      	b.n	8007c36 <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	689c      	ldr	r4, [r3, #8]
 8007c3e:	f001 fd3f 	bl	80096c0 <xTaskGetCurrentTaskHandle>
 8007c42:	4603      	mov	r3, r0
 8007c44:	429c      	cmp	r4, r3
 8007c46:	d107      	bne.n	8007c58 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8007c48:	693b      	ldr	r3, [r7, #16]
 8007c4a:	68db      	ldr	r3, [r3, #12]
 8007c4c:	1c5a      	adds	r2, r3, #1
 8007c4e:	693b      	ldr	r3, [r7, #16]
 8007c50:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 8007c52:	2301      	movs	r3, #1
 8007c54:	617b      	str	r3, [r7, #20]
 8007c56:	e00c      	b.n	8007c72 <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8007c58:	6839      	ldr	r1, [r7, #0]
 8007c5a:	6938      	ldr	r0, [r7, #16]
 8007c5c:	f000 fb8e 	bl	800837c <xQueueSemaphoreTake>
 8007c60:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d004      	beq.n	8007c72 <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8007c68:	693b      	ldr	r3, [r7, #16]
 8007c6a:	68db      	ldr	r3, [r3, #12]
 8007c6c:	1c5a      	adds	r2, r3, #1
 8007c6e:	693b      	ldr	r3, [r7, #16]
 8007c70:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 8007c72:	697b      	ldr	r3, [r7, #20]
	}
 8007c74:	4618      	mov	r0, r3
 8007c76:	371c      	adds	r7, #28
 8007c78:	46bd      	mov	sp, r7
 8007c7a:	bd90      	pop	{r4, r7, pc}

08007c7c <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8007c7c:	b580      	push	{r7, lr}
 8007c7e:	b08a      	sub	sp, #40	@ 0x28
 8007c80:	af02      	add	r7, sp, #8
 8007c82:	60f8      	str	r0, [r7, #12]
 8007c84:	60b9      	str	r1, [r7, #8]
 8007c86:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d10b      	bne.n	8007ca6 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8007c8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007c92:	f383 8811 	msr	BASEPRI, r3
 8007c96:	f3bf 8f6f 	isb	sy
 8007c9a:	f3bf 8f4f 	dsb	sy
 8007c9e:	61bb      	str	r3, [r7, #24]
}
 8007ca0:	bf00      	nop
 8007ca2:	bf00      	nop
 8007ca4:	e7fd      	b.n	8007ca2 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007ca6:	68ba      	ldr	r2, [r7, #8]
 8007ca8:	68fb      	ldr	r3, [r7, #12]
 8007caa:	429a      	cmp	r2, r3
 8007cac:	d90b      	bls.n	8007cc6 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8007cae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007cb2:	f383 8811 	msr	BASEPRI, r3
 8007cb6:	f3bf 8f6f 	isb	sy
 8007cba:	f3bf 8f4f 	dsb	sy
 8007cbe:	617b      	str	r3, [r7, #20]
}
 8007cc0:	bf00      	nop
 8007cc2:	bf00      	nop
 8007cc4:	e7fd      	b.n	8007cc2 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007cc6:	2302      	movs	r3, #2
 8007cc8:	9300      	str	r3, [sp, #0]
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	2200      	movs	r2, #0
 8007cce:	2100      	movs	r1, #0
 8007cd0:	68f8      	ldr	r0, [r7, #12]
 8007cd2:	f7ff fe3f 	bl	8007954 <xQueueGenericCreateStatic>
 8007cd6:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8007cd8:	69fb      	ldr	r3, [r7, #28]
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d002      	beq.n	8007ce4 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007cde:	69fb      	ldr	r3, [r7, #28]
 8007ce0:	68ba      	ldr	r2, [r7, #8]
 8007ce2:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007ce4:	69fb      	ldr	r3, [r7, #28]
	}
 8007ce6:	4618      	mov	r0, r3
 8007ce8:	3720      	adds	r7, #32
 8007cea:	46bd      	mov	sp, r7
 8007cec:	bd80      	pop	{r7, pc}

08007cee <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8007cee:	b580      	push	{r7, lr}
 8007cf0:	b086      	sub	sp, #24
 8007cf2:	af00      	add	r7, sp, #0
 8007cf4:	6078      	str	r0, [r7, #4]
 8007cf6:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	2b00      	cmp	r3, #0
 8007cfc:	d10b      	bne.n	8007d16 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8007cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d02:	f383 8811 	msr	BASEPRI, r3
 8007d06:	f3bf 8f6f 	isb	sy
 8007d0a:	f3bf 8f4f 	dsb	sy
 8007d0e:	613b      	str	r3, [r7, #16]
}
 8007d10:	bf00      	nop
 8007d12:	bf00      	nop
 8007d14:	e7fd      	b.n	8007d12 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8007d16:	683a      	ldr	r2, [r7, #0]
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	429a      	cmp	r2, r3
 8007d1c:	d90b      	bls.n	8007d36 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8007d1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d22:	f383 8811 	msr	BASEPRI, r3
 8007d26:	f3bf 8f6f 	isb	sy
 8007d2a:	f3bf 8f4f 	dsb	sy
 8007d2e:	60fb      	str	r3, [r7, #12]
}
 8007d30:	bf00      	nop
 8007d32:	bf00      	nop
 8007d34:	e7fd      	b.n	8007d32 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8007d36:	2202      	movs	r2, #2
 8007d38:	2100      	movs	r1, #0
 8007d3a:	6878      	ldr	r0, [r7, #4]
 8007d3c:	f7ff fe87 	bl	8007a4e <xQueueGenericCreate>
 8007d40:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8007d42:	697b      	ldr	r3, [r7, #20]
 8007d44:	2b00      	cmp	r3, #0
 8007d46:	d002      	beq.n	8007d4e <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8007d48:	697b      	ldr	r3, [r7, #20]
 8007d4a:	683a      	ldr	r2, [r7, #0]
 8007d4c:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8007d4e:	697b      	ldr	r3, [r7, #20]
	}
 8007d50:	4618      	mov	r0, r3
 8007d52:	3718      	adds	r7, #24
 8007d54:	46bd      	mov	sp, r7
 8007d56:	bd80      	pop	{r7, pc}

08007d58 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8007d58:	b580      	push	{r7, lr}
 8007d5a:	b08e      	sub	sp, #56	@ 0x38
 8007d5c:	af00      	add	r7, sp, #0
 8007d5e:	60f8      	str	r0, [r7, #12]
 8007d60:	60b9      	str	r1, [r7, #8]
 8007d62:	607a      	str	r2, [r7, #4]
 8007d64:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8007d66:	2300      	movs	r3, #0
 8007d68:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8007d6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	d10b      	bne.n	8007d8c <xQueueGenericSend+0x34>
	__asm volatile
 8007d74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007d78:	f383 8811 	msr	BASEPRI, r3
 8007d7c:	f3bf 8f6f 	isb	sy
 8007d80:	f3bf 8f4f 	dsb	sy
 8007d84:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007d86:	bf00      	nop
 8007d88:	bf00      	nop
 8007d8a:	e7fd      	b.n	8007d88 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007d8c:	68bb      	ldr	r3, [r7, #8]
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d103      	bne.n	8007d9a <xQueueGenericSend+0x42>
 8007d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007d94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d96:	2b00      	cmp	r3, #0
 8007d98:	d101      	bne.n	8007d9e <xQueueGenericSend+0x46>
 8007d9a:	2301      	movs	r3, #1
 8007d9c:	e000      	b.n	8007da0 <xQueueGenericSend+0x48>
 8007d9e:	2300      	movs	r3, #0
 8007da0:	2b00      	cmp	r3, #0
 8007da2:	d10b      	bne.n	8007dbc <xQueueGenericSend+0x64>
	__asm volatile
 8007da4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007da8:	f383 8811 	msr	BASEPRI, r3
 8007dac:	f3bf 8f6f 	isb	sy
 8007db0:	f3bf 8f4f 	dsb	sy
 8007db4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007db6:	bf00      	nop
 8007db8:	bf00      	nop
 8007dba:	e7fd      	b.n	8007db8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007dbc:	683b      	ldr	r3, [r7, #0]
 8007dbe:	2b02      	cmp	r3, #2
 8007dc0:	d103      	bne.n	8007dca <xQueueGenericSend+0x72>
 8007dc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007dc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007dc6:	2b01      	cmp	r3, #1
 8007dc8:	d101      	bne.n	8007dce <xQueueGenericSend+0x76>
 8007dca:	2301      	movs	r3, #1
 8007dcc:	e000      	b.n	8007dd0 <xQueueGenericSend+0x78>
 8007dce:	2300      	movs	r3, #0
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d10b      	bne.n	8007dec <xQueueGenericSend+0x94>
	__asm volatile
 8007dd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007dd8:	f383 8811 	msr	BASEPRI, r3
 8007ddc:	f3bf 8f6f 	isb	sy
 8007de0:	f3bf 8f4f 	dsb	sy
 8007de4:	623b      	str	r3, [r7, #32]
}
 8007de6:	bf00      	nop
 8007de8:	bf00      	nop
 8007dea:	e7fd      	b.n	8007de8 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007dec:	f001 fc78 	bl	80096e0 <xTaskGetSchedulerState>
 8007df0:	4603      	mov	r3, r0
 8007df2:	2b00      	cmp	r3, #0
 8007df4:	d102      	bne.n	8007dfc <xQueueGenericSend+0xa4>
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d101      	bne.n	8007e00 <xQueueGenericSend+0xa8>
 8007dfc:	2301      	movs	r3, #1
 8007dfe:	e000      	b.n	8007e02 <xQueueGenericSend+0xaa>
 8007e00:	2300      	movs	r3, #0
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d10b      	bne.n	8007e1e <xQueueGenericSend+0xc6>
	__asm volatile
 8007e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007e0a:	f383 8811 	msr	BASEPRI, r3
 8007e0e:	f3bf 8f6f 	isb	sy
 8007e12:	f3bf 8f4f 	dsb	sy
 8007e16:	61fb      	str	r3, [r7, #28]
}
 8007e18:	bf00      	nop
 8007e1a:	bf00      	nop
 8007e1c:	e7fd      	b.n	8007e1a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8007e1e:	f002 facb 	bl	800a3b8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8007e22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e24:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007e26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e28:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007e2a:	429a      	cmp	r2, r3
 8007e2c:	d302      	bcc.n	8007e34 <xQueueGenericSend+0xdc>
 8007e2e:	683b      	ldr	r3, [r7, #0]
 8007e30:	2b02      	cmp	r3, #2
 8007e32:	d129      	bne.n	8007e88 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8007e34:	683a      	ldr	r2, [r7, #0]
 8007e36:	68b9      	ldr	r1, [r7, #8]
 8007e38:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007e3a:	f000 fc6d 	bl	8008718 <prvCopyDataToQueue>
 8007e3e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8007e40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d010      	beq.n	8007e6a <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8007e48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007e4a:	3324      	adds	r3, #36	@ 0x24
 8007e4c:	4618      	mov	r0, r3
 8007e4e:	f001 fa77 	bl	8009340 <xTaskRemoveFromEventList>
 8007e52:	4603      	mov	r3, r0
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d013      	beq.n	8007e80 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8007e58:	4b3f      	ldr	r3, [pc, #252]	@ (8007f58 <xQueueGenericSend+0x200>)
 8007e5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e5e:	601a      	str	r2, [r3, #0]
 8007e60:	f3bf 8f4f 	dsb	sy
 8007e64:	f3bf 8f6f 	isb	sy
 8007e68:	e00a      	b.n	8007e80 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8007e6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d007      	beq.n	8007e80 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8007e70:	4b39      	ldr	r3, [pc, #228]	@ (8007f58 <xQueueGenericSend+0x200>)
 8007e72:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007e76:	601a      	str	r2, [r3, #0]
 8007e78:	f3bf 8f4f 	dsb	sy
 8007e7c:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8007e80:	f002 facc 	bl	800a41c <vPortExitCritical>
				return pdPASS;
 8007e84:	2301      	movs	r3, #1
 8007e86:	e063      	b.n	8007f50 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	2b00      	cmp	r3, #0
 8007e8c:	d103      	bne.n	8007e96 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8007e8e:	f002 fac5 	bl	800a41c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8007e92:	2300      	movs	r3, #0
 8007e94:	e05c      	b.n	8007f50 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8007e96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007e98:	2b00      	cmp	r3, #0
 8007e9a:	d106      	bne.n	8007eaa <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8007e9c:	f107 0314 	add.w	r3, r7, #20
 8007ea0:	4618      	mov	r0, r3
 8007ea2:	f001 fab1 	bl	8009408 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8007ea6:	2301      	movs	r3, #1
 8007ea8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8007eaa:	f002 fab7 	bl	800a41c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8007eae:	f001 f80f 	bl	8008ed0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8007eb2:	f002 fa81 	bl	800a3b8 <vPortEnterCritical>
 8007eb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007eb8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8007ebc:	b25b      	sxtb	r3, r3
 8007ebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ec2:	d103      	bne.n	8007ecc <xQueueGenericSend+0x174>
 8007ec4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ec6:	2200      	movs	r2, #0
 8007ec8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007ecc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007ece:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8007ed2:	b25b      	sxtb	r3, r3
 8007ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ed8:	d103      	bne.n	8007ee2 <xQueueGenericSend+0x18a>
 8007eda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007edc:	2200      	movs	r2, #0
 8007ede:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8007ee2:	f002 fa9b 	bl	800a41c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8007ee6:	1d3a      	adds	r2, r7, #4
 8007ee8:	f107 0314 	add.w	r3, r7, #20
 8007eec:	4611      	mov	r1, r2
 8007eee:	4618      	mov	r0, r3
 8007ef0:	f001 faa0 	bl	8009434 <xTaskCheckForTimeOut>
 8007ef4:	4603      	mov	r3, r0
 8007ef6:	2b00      	cmp	r3, #0
 8007ef8:	d124      	bne.n	8007f44 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8007efa:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007efc:	f000 fd04 	bl	8008908 <prvIsQueueFull>
 8007f00:	4603      	mov	r3, r0
 8007f02:	2b00      	cmp	r3, #0
 8007f04:	d018      	beq.n	8007f38 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8007f06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f08:	3310      	adds	r3, #16
 8007f0a:	687a      	ldr	r2, [r7, #4]
 8007f0c:	4611      	mov	r1, r2
 8007f0e:	4618      	mov	r0, r3
 8007f10:	f001 f9c4 	bl	800929c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8007f14:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007f16:	f000 fc8f 	bl	8008838 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8007f1a:	f000 ffe7 	bl	8008eec <xTaskResumeAll>
 8007f1e:	4603      	mov	r3, r0
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	f47f af7c 	bne.w	8007e1e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8007f26:	4b0c      	ldr	r3, [pc, #48]	@ (8007f58 <xQueueGenericSend+0x200>)
 8007f28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f2c:	601a      	str	r2, [r3, #0]
 8007f2e:	f3bf 8f4f 	dsb	sy
 8007f32:	f3bf 8f6f 	isb	sy
 8007f36:	e772      	b.n	8007e1e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8007f38:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007f3a:	f000 fc7d 	bl	8008838 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8007f3e:	f000 ffd5 	bl	8008eec <xTaskResumeAll>
 8007f42:	e76c      	b.n	8007e1e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8007f44:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8007f46:	f000 fc77 	bl	8008838 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8007f4a:	f000 ffcf 	bl	8008eec <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8007f4e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8007f50:	4618      	mov	r0, r3
 8007f52:	3738      	adds	r7, #56	@ 0x38
 8007f54:	46bd      	mov	sp, r7
 8007f56:	bd80      	pop	{r7, pc}
 8007f58:	e000ed04 	.word	0xe000ed04

08007f5c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8007f5c:	b580      	push	{r7, lr}
 8007f5e:	b090      	sub	sp, #64	@ 0x40
 8007f60:	af00      	add	r7, sp, #0
 8007f62:	60f8      	str	r0, [r7, #12]
 8007f64:	60b9      	str	r1, [r7, #8]
 8007f66:	607a      	str	r2, [r7, #4]
 8007f68:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8007f6e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f70:	2b00      	cmp	r3, #0
 8007f72:	d10b      	bne.n	8007f8c <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8007f74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f78:	f383 8811 	msr	BASEPRI, r3
 8007f7c:	f3bf 8f6f 	isb	sy
 8007f80:	f3bf 8f4f 	dsb	sy
 8007f84:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007f86:	bf00      	nop
 8007f88:	bf00      	nop
 8007f8a:	e7fd      	b.n	8007f88 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8007f8c:	68bb      	ldr	r3, [r7, #8]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d103      	bne.n	8007f9a <xQueueGenericSendFromISR+0x3e>
 8007f92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d101      	bne.n	8007f9e <xQueueGenericSendFromISR+0x42>
 8007f9a:	2301      	movs	r3, #1
 8007f9c:	e000      	b.n	8007fa0 <xQueueGenericSendFromISR+0x44>
 8007f9e:	2300      	movs	r3, #0
 8007fa0:	2b00      	cmp	r3, #0
 8007fa2:	d10b      	bne.n	8007fbc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8007fa4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fa8:	f383 8811 	msr	BASEPRI, r3
 8007fac:	f3bf 8f6f 	isb	sy
 8007fb0:	f3bf 8f4f 	dsb	sy
 8007fb4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007fb6:	bf00      	nop
 8007fb8:	bf00      	nop
 8007fba:	e7fd      	b.n	8007fb8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8007fbc:	683b      	ldr	r3, [r7, #0]
 8007fbe:	2b02      	cmp	r3, #2
 8007fc0:	d103      	bne.n	8007fca <xQueueGenericSendFromISR+0x6e>
 8007fc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007fc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007fc6:	2b01      	cmp	r3, #1
 8007fc8:	d101      	bne.n	8007fce <xQueueGenericSendFromISR+0x72>
 8007fca:	2301      	movs	r3, #1
 8007fcc:	e000      	b.n	8007fd0 <xQueueGenericSendFromISR+0x74>
 8007fce:	2300      	movs	r3, #0
 8007fd0:	2b00      	cmp	r3, #0
 8007fd2:	d10b      	bne.n	8007fec <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8007fd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fd8:	f383 8811 	msr	BASEPRI, r3
 8007fdc:	f3bf 8f6f 	isb	sy
 8007fe0:	f3bf 8f4f 	dsb	sy
 8007fe4:	623b      	str	r3, [r7, #32]
}
 8007fe6:	bf00      	nop
 8007fe8:	bf00      	nop
 8007fea:	e7fd      	b.n	8007fe8 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8007fec:	f002 fac4 	bl	800a578 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007ff0:	f3ef 8211 	mrs	r2, BASEPRI
 8007ff4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ff8:	f383 8811 	msr	BASEPRI, r3
 8007ffc:	f3bf 8f6f 	isb	sy
 8008000:	f3bf 8f4f 	dsb	sy
 8008004:	61fa      	str	r2, [r7, #28]
 8008006:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008008:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800800a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800800c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800800e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008010:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008012:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008014:	429a      	cmp	r2, r3
 8008016:	d302      	bcc.n	800801e <xQueueGenericSendFromISR+0xc2>
 8008018:	683b      	ldr	r3, [r7, #0]
 800801a:	2b02      	cmp	r3, #2
 800801c:	d12f      	bne.n	800807e <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800801e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008020:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008024:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008028:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800802a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800802c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800802e:	683a      	ldr	r2, [r7, #0]
 8008030:	68b9      	ldr	r1, [r7, #8]
 8008032:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8008034:	f000 fb70 	bl	8008718 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008038:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 800803c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008040:	d112      	bne.n	8008068 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008046:	2b00      	cmp	r3, #0
 8008048:	d016      	beq.n	8008078 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800804a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800804c:	3324      	adds	r3, #36	@ 0x24
 800804e:	4618      	mov	r0, r3
 8008050:	f001 f976 	bl	8009340 <xTaskRemoveFromEventList>
 8008054:	4603      	mov	r3, r0
 8008056:	2b00      	cmp	r3, #0
 8008058:	d00e      	beq.n	8008078 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	2b00      	cmp	r3, #0
 800805e:	d00b      	beq.n	8008078 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008060:	687b      	ldr	r3, [r7, #4]
 8008062:	2201      	movs	r2, #1
 8008064:	601a      	str	r2, [r3, #0]
 8008066:	e007      	b.n	8008078 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008068:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 800806c:	3301      	adds	r3, #1
 800806e:	b2db      	uxtb	r3, r3
 8008070:	b25a      	sxtb	r2, r3
 8008072:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008074:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008078:	2301      	movs	r3, #1
 800807a:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 800807c:	e001      	b.n	8008082 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800807e:	2300      	movs	r3, #0
 8008080:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008082:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008084:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8008086:	697b      	ldr	r3, [r7, #20]
 8008088:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800808c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800808e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8008090:	4618      	mov	r0, r3
 8008092:	3740      	adds	r7, #64	@ 0x40
 8008094:	46bd      	mov	sp, r7
 8008096:	bd80      	pop	{r7, pc}

08008098 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b08e      	sub	sp, #56	@ 0x38
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
 80080a0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80080a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080a8:	2b00      	cmp	r3, #0
 80080aa:	d10b      	bne.n	80080c4 <xQueueGiveFromISR+0x2c>
	__asm volatile
 80080ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080b0:	f383 8811 	msr	BASEPRI, r3
 80080b4:	f3bf 8f6f 	isb	sy
 80080b8:	f3bf 8f4f 	dsb	sy
 80080bc:	623b      	str	r3, [r7, #32]
}
 80080be:	bf00      	nop
 80080c0:	bf00      	nop
 80080c2:	e7fd      	b.n	80080c0 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80080c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	d00b      	beq.n	80080e4 <xQueueGiveFromISR+0x4c>
	__asm volatile
 80080cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80080d0:	f383 8811 	msr	BASEPRI, r3
 80080d4:	f3bf 8f6f 	isb	sy
 80080d8:	f3bf 8f4f 	dsb	sy
 80080dc:	61fb      	str	r3, [r7, #28]
}
 80080de:	bf00      	nop
 80080e0:	bf00      	nop
 80080e2:	e7fd      	b.n	80080e0 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80080e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080e6:	681b      	ldr	r3, [r3, #0]
 80080e8:	2b00      	cmp	r3, #0
 80080ea:	d103      	bne.n	80080f4 <xQueueGiveFromISR+0x5c>
 80080ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080ee:	689b      	ldr	r3, [r3, #8]
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d101      	bne.n	80080f8 <xQueueGiveFromISR+0x60>
 80080f4:	2301      	movs	r3, #1
 80080f6:	e000      	b.n	80080fa <xQueueGiveFromISR+0x62>
 80080f8:	2300      	movs	r3, #0
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d10b      	bne.n	8008116 <xQueueGiveFromISR+0x7e>
	__asm volatile
 80080fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008102:	f383 8811 	msr	BASEPRI, r3
 8008106:	f3bf 8f6f 	isb	sy
 800810a:	f3bf 8f4f 	dsb	sy
 800810e:	61bb      	str	r3, [r7, #24]
}
 8008110:	bf00      	nop
 8008112:	bf00      	nop
 8008114:	e7fd      	b.n	8008112 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008116:	f002 fa2f 	bl	800a578 <vPortValidateInterruptPriority>
	__asm volatile
 800811a:	f3ef 8211 	mrs	r2, BASEPRI
 800811e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008122:	f383 8811 	msr	BASEPRI, r3
 8008126:	f3bf 8f6f 	isb	sy
 800812a:	f3bf 8f4f 	dsb	sy
 800812e:	617a      	str	r2, [r7, #20]
 8008130:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8008132:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008134:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008136:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800813a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 800813c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800813e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008140:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008142:	429a      	cmp	r2, r3
 8008144:	d22b      	bcs.n	800819e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008146:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008148:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800814c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008150:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008152:	1c5a      	adds	r2, r3, #1
 8008154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008156:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008158:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 800815c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008160:	d112      	bne.n	8008188 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008162:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008164:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008166:	2b00      	cmp	r3, #0
 8008168:	d016      	beq.n	8008198 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800816a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800816c:	3324      	adds	r3, #36	@ 0x24
 800816e:	4618      	mov	r0, r3
 8008170:	f001 f8e6 	bl	8009340 <xTaskRemoveFromEventList>
 8008174:	4603      	mov	r3, r0
 8008176:	2b00      	cmp	r3, #0
 8008178:	d00e      	beq.n	8008198 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800817a:	683b      	ldr	r3, [r7, #0]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d00b      	beq.n	8008198 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008180:	683b      	ldr	r3, [r7, #0]
 8008182:	2201      	movs	r2, #1
 8008184:	601a      	str	r2, [r3, #0]
 8008186:	e007      	b.n	8008198 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008188:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800818c:	3301      	adds	r3, #1
 800818e:	b2db      	uxtb	r3, r3
 8008190:	b25a      	sxtb	r2, r3
 8008192:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008194:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008198:	2301      	movs	r3, #1
 800819a:	637b      	str	r3, [r7, #52]	@ 0x34
 800819c:	e001      	b.n	80081a2 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800819e:	2300      	movs	r3, #0
 80081a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80081a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80081a4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	f383 8811 	msr	BASEPRI, r3
}
 80081ac:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80081ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80081b0:	4618      	mov	r0, r3
 80081b2:	3738      	adds	r7, #56	@ 0x38
 80081b4:	46bd      	mov	sp, r7
 80081b6:	bd80      	pop	{r7, pc}

080081b8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b08c      	sub	sp, #48	@ 0x30
 80081bc:	af00      	add	r7, sp, #0
 80081be:	60f8      	str	r0, [r7, #12]
 80081c0:	60b9      	str	r1, [r7, #8]
 80081c2:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80081c4:	2300      	movs	r3, #0
 80081c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80081cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d10b      	bne.n	80081ea <xQueueReceive+0x32>
	__asm volatile
 80081d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081d6:	f383 8811 	msr	BASEPRI, r3
 80081da:	f3bf 8f6f 	isb	sy
 80081de:	f3bf 8f4f 	dsb	sy
 80081e2:	623b      	str	r3, [r7, #32]
}
 80081e4:	bf00      	nop
 80081e6:	bf00      	nop
 80081e8:	e7fd      	b.n	80081e6 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80081ea:	68bb      	ldr	r3, [r7, #8]
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d103      	bne.n	80081f8 <xQueueReceive+0x40>
 80081f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	d101      	bne.n	80081fc <xQueueReceive+0x44>
 80081f8:	2301      	movs	r3, #1
 80081fa:	e000      	b.n	80081fe <xQueueReceive+0x46>
 80081fc:	2300      	movs	r3, #0
 80081fe:	2b00      	cmp	r3, #0
 8008200:	d10b      	bne.n	800821a <xQueueReceive+0x62>
	__asm volatile
 8008202:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008206:	f383 8811 	msr	BASEPRI, r3
 800820a:	f3bf 8f6f 	isb	sy
 800820e:	f3bf 8f4f 	dsb	sy
 8008212:	61fb      	str	r3, [r7, #28]
}
 8008214:	bf00      	nop
 8008216:	bf00      	nop
 8008218:	e7fd      	b.n	8008216 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800821a:	f001 fa61 	bl	80096e0 <xTaskGetSchedulerState>
 800821e:	4603      	mov	r3, r0
 8008220:	2b00      	cmp	r3, #0
 8008222:	d102      	bne.n	800822a <xQueueReceive+0x72>
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	2b00      	cmp	r3, #0
 8008228:	d101      	bne.n	800822e <xQueueReceive+0x76>
 800822a:	2301      	movs	r3, #1
 800822c:	e000      	b.n	8008230 <xQueueReceive+0x78>
 800822e:	2300      	movs	r3, #0
 8008230:	2b00      	cmp	r3, #0
 8008232:	d10b      	bne.n	800824c <xQueueReceive+0x94>
	__asm volatile
 8008234:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008238:	f383 8811 	msr	BASEPRI, r3
 800823c:	f3bf 8f6f 	isb	sy
 8008240:	f3bf 8f4f 	dsb	sy
 8008244:	61bb      	str	r3, [r7, #24]
}
 8008246:	bf00      	nop
 8008248:	bf00      	nop
 800824a:	e7fd      	b.n	8008248 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800824c:	f002 f8b4 	bl	800a3b8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008250:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008252:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008254:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008258:	2b00      	cmp	r3, #0
 800825a:	d01f      	beq.n	800829c <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800825c:	68b9      	ldr	r1, [r7, #8]
 800825e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008260:	f000 fac4 	bl	80087ec <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008264:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008266:	1e5a      	subs	r2, r3, #1
 8008268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800826a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800826c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800826e:	691b      	ldr	r3, [r3, #16]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d00f      	beq.n	8008294 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008274:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008276:	3310      	adds	r3, #16
 8008278:	4618      	mov	r0, r3
 800827a:	f001 f861 	bl	8009340 <xTaskRemoveFromEventList>
 800827e:	4603      	mov	r3, r0
 8008280:	2b00      	cmp	r3, #0
 8008282:	d007      	beq.n	8008294 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008284:	4b3c      	ldr	r3, [pc, #240]	@ (8008378 <xQueueReceive+0x1c0>)
 8008286:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800828a:	601a      	str	r2, [r3, #0]
 800828c:	f3bf 8f4f 	dsb	sy
 8008290:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008294:	f002 f8c2 	bl	800a41c <vPortExitCritical>
				return pdPASS;
 8008298:	2301      	movs	r3, #1
 800829a:	e069      	b.n	8008370 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	2b00      	cmp	r3, #0
 80082a0:	d103      	bne.n	80082aa <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80082a2:	f002 f8bb 	bl	800a41c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80082a6:	2300      	movs	r3, #0
 80082a8:	e062      	b.n	8008370 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80082aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082ac:	2b00      	cmp	r3, #0
 80082ae:	d106      	bne.n	80082be <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80082b0:	f107 0310 	add.w	r3, r7, #16
 80082b4:	4618      	mov	r0, r3
 80082b6:	f001 f8a7 	bl	8009408 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80082ba:	2301      	movs	r3, #1
 80082bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80082be:	f002 f8ad 	bl	800a41c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80082c2:	f000 fe05 	bl	8008ed0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80082c6:	f002 f877 	bl	800a3b8 <vPortEnterCritical>
 80082ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80082d0:	b25b      	sxtb	r3, r3
 80082d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082d6:	d103      	bne.n	80082e0 <xQueueReceive+0x128>
 80082d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082da:	2200      	movs	r2, #0
 80082dc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80082e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082e2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80082e6:	b25b      	sxtb	r3, r3
 80082e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80082ec:	d103      	bne.n	80082f6 <xQueueReceive+0x13e>
 80082ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082f0:	2200      	movs	r2, #0
 80082f2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80082f6:	f002 f891 	bl	800a41c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80082fa:	1d3a      	adds	r2, r7, #4
 80082fc:	f107 0310 	add.w	r3, r7, #16
 8008300:	4611      	mov	r1, r2
 8008302:	4618      	mov	r0, r3
 8008304:	f001 f896 	bl	8009434 <xTaskCheckForTimeOut>
 8008308:	4603      	mov	r3, r0
 800830a:	2b00      	cmp	r3, #0
 800830c:	d123      	bne.n	8008356 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800830e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008310:	f000 fae4 	bl	80088dc <prvIsQueueEmpty>
 8008314:	4603      	mov	r3, r0
 8008316:	2b00      	cmp	r3, #0
 8008318:	d017      	beq.n	800834a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800831a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800831c:	3324      	adds	r3, #36	@ 0x24
 800831e:	687a      	ldr	r2, [r7, #4]
 8008320:	4611      	mov	r1, r2
 8008322:	4618      	mov	r0, r3
 8008324:	f000 ffba 	bl	800929c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008328:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800832a:	f000 fa85 	bl	8008838 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800832e:	f000 fddd 	bl	8008eec <xTaskResumeAll>
 8008332:	4603      	mov	r3, r0
 8008334:	2b00      	cmp	r3, #0
 8008336:	d189      	bne.n	800824c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008338:	4b0f      	ldr	r3, [pc, #60]	@ (8008378 <xQueueReceive+0x1c0>)
 800833a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800833e:	601a      	str	r2, [r3, #0]
 8008340:	f3bf 8f4f 	dsb	sy
 8008344:	f3bf 8f6f 	isb	sy
 8008348:	e780      	b.n	800824c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800834a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800834c:	f000 fa74 	bl	8008838 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008350:	f000 fdcc 	bl	8008eec <xTaskResumeAll>
 8008354:	e77a      	b.n	800824c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008356:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008358:	f000 fa6e 	bl	8008838 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800835c:	f000 fdc6 	bl	8008eec <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008360:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008362:	f000 fabb 	bl	80088dc <prvIsQueueEmpty>
 8008366:	4603      	mov	r3, r0
 8008368:	2b00      	cmp	r3, #0
 800836a:	f43f af6f 	beq.w	800824c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800836e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008370:	4618      	mov	r0, r3
 8008372:	3730      	adds	r7, #48	@ 0x30
 8008374:	46bd      	mov	sp, r7
 8008376:	bd80      	pop	{r7, pc}
 8008378:	e000ed04 	.word	0xe000ed04

0800837c <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 800837c:	b580      	push	{r7, lr}
 800837e:	b08e      	sub	sp, #56	@ 0x38
 8008380:	af00      	add	r7, sp, #0
 8008382:	6078      	str	r0, [r7, #4]
 8008384:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8008386:	2300      	movs	r3, #0
 8008388:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800838e:	2300      	movs	r3, #0
 8008390:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8008392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008394:	2b00      	cmp	r3, #0
 8008396:	d10b      	bne.n	80083b0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 8008398:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800839c:	f383 8811 	msr	BASEPRI, r3
 80083a0:	f3bf 8f6f 	isb	sy
 80083a4:	f3bf 8f4f 	dsb	sy
 80083a8:	623b      	str	r3, [r7, #32]
}
 80083aa:	bf00      	nop
 80083ac:	bf00      	nop
 80083ae:	e7fd      	b.n	80083ac <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80083b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80083b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	d00b      	beq.n	80083d0 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80083b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083bc:	f383 8811 	msr	BASEPRI, r3
 80083c0:	f3bf 8f6f 	isb	sy
 80083c4:	f3bf 8f4f 	dsb	sy
 80083c8:	61fb      	str	r3, [r7, #28]
}
 80083ca:	bf00      	nop
 80083cc:	bf00      	nop
 80083ce:	e7fd      	b.n	80083cc <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80083d0:	f001 f986 	bl	80096e0 <xTaskGetSchedulerState>
 80083d4:	4603      	mov	r3, r0
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d102      	bne.n	80083e0 <xQueueSemaphoreTake+0x64>
 80083da:	683b      	ldr	r3, [r7, #0]
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d101      	bne.n	80083e4 <xQueueSemaphoreTake+0x68>
 80083e0:	2301      	movs	r3, #1
 80083e2:	e000      	b.n	80083e6 <xQueueSemaphoreTake+0x6a>
 80083e4:	2300      	movs	r3, #0
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	d10b      	bne.n	8008402 <xQueueSemaphoreTake+0x86>
	__asm volatile
 80083ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083ee:	f383 8811 	msr	BASEPRI, r3
 80083f2:	f3bf 8f6f 	isb	sy
 80083f6:	f3bf 8f4f 	dsb	sy
 80083fa:	61bb      	str	r3, [r7, #24]
}
 80083fc:	bf00      	nop
 80083fe:	bf00      	nop
 8008400:	e7fd      	b.n	80083fe <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008402:	f001 ffd9 	bl	800a3b8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008406:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800840a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800840c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800840e:	2b00      	cmp	r3, #0
 8008410:	d024      	beq.n	800845c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008414:	1e5a      	subs	r2, r3, #1
 8008416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008418:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800841a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800841c:	681b      	ldr	r3, [r3, #0]
 800841e:	2b00      	cmp	r3, #0
 8008420:	d104      	bne.n	800842c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008422:	f001 fad7 	bl	80099d4 <pvTaskIncrementMutexHeldCount>
 8008426:	4602      	mov	r2, r0
 8008428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800842a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800842c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800842e:	691b      	ldr	r3, [r3, #16]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d00f      	beq.n	8008454 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008434:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008436:	3310      	adds	r3, #16
 8008438:	4618      	mov	r0, r3
 800843a:	f000 ff81 	bl	8009340 <xTaskRemoveFromEventList>
 800843e:	4603      	mov	r3, r0
 8008440:	2b00      	cmp	r3, #0
 8008442:	d007      	beq.n	8008454 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008444:	4b54      	ldr	r3, [pc, #336]	@ (8008598 <xQueueSemaphoreTake+0x21c>)
 8008446:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800844a:	601a      	str	r2, [r3, #0]
 800844c:	f3bf 8f4f 	dsb	sy
 8008450:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008454:	f001 ffe2 	bl	800a41c <vPortExitCritical>
				return pdPASS;
 8008458:	2301      	movs	r3, #1
 800845a:	e098      	b.n	800858e <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800845c:	683b      	ldr	r3, [r7, #0]
 800845e:	2b00      	cmp	r3, #0
 8008460:	d112      	bne.n	8008488 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008464:	2b00      	cmp	r3, #0
 8008466:	d00b      	beq.n	8008480 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008468:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800846c:	f383 8811 	msr	BASEPRI, r3
 8008470:	f3bf 8f6f 	isb	sy
 8008474:	f3bf 8f4f 	dsb	sy
 8008478:	617b      	str	r3, [r7, #20]
}
 800847a:	bf00      	nop
 800847c:	bf00      	nop
 800847e:	e7fd      	b.n	800847c <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008480:	f001 ffcc 	bl	800a41c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008484:	2300      	movs	r3, #0
 8008486:	e082      	b.n	800858e <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008488:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800848a:	2b00      	cmp	r3, #0
 800848c:	d106      	bne.n	800849c <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800848e:	f107 030c 	add.w	r3, r7, #12
 8008492:	4618      	mov	r0, r3
 8008494:	f000 ffb8 	bl	8009408 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008498:	2301      	movs	r3, #1
 800849a:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800849c:	f001 ffbe 	bl	800a41c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80084a0:	f000 fd16 	bl	8008ed0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80084a4:	f001 ff88 	bl	800a3b8 <vPortEnterCritical>
 80084a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084aa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80084ae:	b25b      	sxtb	r3, r3
 80084b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084b4:	d103      	bne.n	80084be <xQueueSemaphoreTake+0x142>
 80084b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084b8:	2200      	movs	r2, #0
 80084ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80084be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80084c4:	b25b      	sxtb	r3, r3
 80084c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084ca:	d103      	bne.n	80084d4 <xQueueSemaphoreTake+0x158>
 80084cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084ce:	2200      	movs	r2, #0
 80084d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80084d4:	f001 ffa2 	bl	800a41c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80084d8:	463a      	mov	r2, r7
 80084da:	f107 030c 	add.w	r3, r7, #12
 80084de:	4611      	mov	r1, r2
 80084e0:	4618      	mov	r0, r3
 80084e2:	f000 ffa7 	bl	8009434 <xTaskCheckForTimeOut>
 80084e6:	4603      	mov	r3, r0
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	d132      	bne.n	8008552 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80084ec:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80084ee:	f000 f9f5 	bl	80088dc <prvIsQueueEmpty>
 80084f2:	4603      	mov	r3, r0
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d026      	beq.n	8008546 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80084f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d109      	bne.n	8008514 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008500:	f001 ff5a 	bl	800a3b8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008506:	689b      	ldr	r3, [r3, #8]
 8008508:	4618      	mov	r0, r3
 800850a:	f001 f907 	bl	800971c <xTaskPriorityInherit>
 800850e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008510:	f001 ff84 	bl	800a41c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008514:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008516:	3324      	adds	r3, #36	@ 0x24
 8008518:	683a      	ldr	r2, [r7, #0]
 800851a:	4611      	mov	r1, r2
 800851c:	4618      	mov	r0, r3
 800851e:	f000 febd 	bl	800929c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008522:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008524:	f000 f988 	bl	8008838 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008528:	f000 fce0 	bl	8008eec <xTaskResumeAll>
 800852c:	4603      	mov	r3, r0
 800852e:	2b00      	cmp	r3, #0
 8008530:	f47f af67 	bne.w	8008402 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008534:	4b18      	ldr	r3, [pc, #96]	@ (8008598 <xQueueSemaphoreTake+0x21c>)
 8008536:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800853a:	601a      	str	r2, [r3, #0]
 800853c:	f3bf 8f4f 	dsb	sy
 8008540:	f3bf 8f6f 	isb	sy
 8008544:	e75d      	b.n	8008402 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008546:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008548:	f000 f976 	bl	8008838 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800854c:	f000 fcce 	bl	8008eec <xTaskResumeAll>
 8008550:	e757      	b.n	8008402 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008552:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008554:	f000 f970 	bl	8008838 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008558:	f000 fcc8 	bl	8008eec <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800855c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800855e:	f000 f9bd 	bl	80088dc <prvIsQueueEmpty>
 8008562:	4603      	mov	r3, r0
 8008564:	2b00      	cmp	r3, #0
 8008566:	f43f af4c 	beq.w	8008402 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 800856a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800856c:	2b00      	cmp	r3, #0
 800856e:	d00d      	beq.n	800858c <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008570:	f001 ff22 	bl	800a3b8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008574:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008576:	f000 f8b7 	bl	80086e8 <prvGetDisinheritPriorityAfterTimeout>
 800857a:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 800857c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800857e:	689b      	ldr	r3, [r3, #8]
 8008580:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008582:	4618      	mov	r0, r3
 8008584:	f001 f9a2 	bl	80098cc <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008588:	f001 ff48 	bl	800a41c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 800858c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800858e:	4618      	mov	r0, r3
 8008590:	3738      	adds	r7, #56	@ 0x38
 8008592:	46bd      	mov	sp, r7
 8008594:	bd80      	pop	{r7, pc}
 8008596:	bf00      	nop
 8008598:	e000ed04 	.word	0xe000ed04

0800859c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 800859c:	b580      	push	{r7, lr}
 800859e:	b08e      	sub	sp, #56	@ 0x38
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	60f8      	str	r0, [r7, #12]
 80085a4:	60b9      	str	r1, [r7, #8]
 80085a6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80085ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d10b      	bne.n	80085ca <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80085b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085b6:	f383 8811 	msr	BASEPRI, r3
 80085ba:	f3bf 8f6f 	isb	sy
 80085be:	f3bf 8f4f 	dsb	sy
 80085c2:	623b      	str	r3, [r7, #32]
}
 80085c4:	bf00      	nop
 80085c6:	bf00      	nop
 80085c8:	e7fd      	b.n	80085c6 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80085ca:	68bb      	ldr	r3, [r7, #8]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d103      	bne.n	80085d8 <xQueueReceiveFromISR+0x3c>
 80085d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d101      	bne.n	80085dc <xQueueReceiveFromISR+0x40>
 80085d8:	2301      	movs	r3, #1
 80085da:	e000      	b.n	80085de <xQueueReceiveFromISR+0x42>
 80085dc:	2300      	movs	r3, #0
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d10b      	bne.n	80085fa <xQueueReceiveFromISR+0x5e>
	__asm volatile
 80085e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085e6:	f383 8811 	msr	BASEPRI, r3
 80085ea:	f3bf 8f6f 	isb	sy
 80085ee:	f3bf 8f4f 	dsb	sy
 80085f2:	61fb      	str	r3, [r7, #28]
}
 80085f4:	bf00      	nop
 80085f6:	bf00      	nop
 80085f8:	e7fd      	b.n	80085f6 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80085fa:	f001 ffbd 	bl	800a578 <vPortValidateInterruptPriority>
	__asm volatile
 80085fe:	f3ef 8211 	mrs	r2, BASEPRI
 8008602:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008606:	f383 8811 	msr	BASEPRI, r3
 800860a:	f3bf 8f6f 	isb	sy
 800860e:	f3bf 8f4f 	dsb	sy
 8008612:	61ba      	str	r2, [r7, #24]
 8008614:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008616:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008618:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800861a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800861c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800861e:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008622:	2b00      	cmp	r3, #0
 8008624:	d02f      	beq.n	8008686 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008628:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800862c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008630:	68b9      	ldr	r1, [r7, #8]
 8008632:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008634:	f000 f8da 	bl	80087ec <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800863a:	1e5a      	subs	r2, r3, #1
 800863c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800863e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008640:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008644:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008648:	d112      	bne.n	8008670 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800864a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800864c:	691b      	ldr	r3, [r3, #16]
 800864e:	2b00      	cmp	r3, #0
 8008650:	d016      	beq.n	8008680 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008654:	3310      	adds	r3, #16
 8008656:	4618      	mov	r0, r3
 8008658:	f000 fe72 	bl	8009340 <xTaskRemoveFromEventList>
 800865c:	4603      	mov	r3, r0
 800865e:	2b00      	cmp	r3, #0
 8008660:	d00e      	beq.n	8008680 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2b00      	cmp	r3, #0
 8008666:	d00b      	beq.n	8008680 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2201      	movs	r2, #1
 800866c:	601a      	str	r2, [r3, #0]
 800866e:	e007      	b.n	8008680 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008670:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008674:	3301      	adds	r3, #1
 8008676:	b2db      	uxtb	r3, r3
 8008678:	b25a      	sxtb	r2, r3
 800867a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800867c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8008680:	2301      	movs	r3, #1
 8008682:	637b      	str	r3, [r7, #52]	@ 0x34
 8008684:	e001      	b.n	800868a <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8008686:	2300      	movs	r3, #0
 8008688:	637b      	str	r3, [r7, #52]	@ 0x34
 800868a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800868c:	613b      	str	r3, [r7, #16]
	__asm volatile
 800868e:	693b      	ldr	r3, [r7, #16]
 8008690:	f383 8811 	msr	BASEPRI, r3
}
 8008694:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008696:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008698:	4618      	mov	r0, r3
 800869a:	3738      	adds	r7, #56	@ 0x38
 800869c:	46bd      	mov	sp, r7
 800869e:	bd80      	pop	{r7, pc}

080086a0 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80086a0:	b580      	push	{r7, lr}
 80086a2:	b084      	sub	sp, #16
 80086a4:	af00      	add	r7, sp, #0
 80086a6:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80086ac:	68fb      	ldr	r3, [r7, #12]
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d10b      	bne.n	80086ca <vQueueDelete+0x2a>
	__asm volatile
 80086b2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086b6:	f383 8811 	msr	BASEPRI, r3
 80086ba:	f3bf 8f6f 	isb	sy
 80086be:	f3bf 8f4f 	dsb	sy
 80086c2:	60bb      	str	r3, [r7, #8]
}
 80086c4:	bf00      	nop
 80086c6:	bf00      	nop
 80086c8:	e7fd      	b.n	80086c6 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80086ca:	68f8      	ldr	r0, [r7, #12]
 80086cc:	f000 f95e 	bl	800898c <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80086d0:	68fb      	ldr	r3, [r7, #12]
 80086d2:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80086d6:	2b00      	cmp	r3, #0
 80086d8:	d102      	bne.n	80086e0 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 80086da:	68f8      	ldr	r0, [r7, #12]
 80086dc:	f002 f85c 	bl	800a798 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 80086e0:	bf00      	nop
 80086e2:	3710      	adds	r7, #16
 80086e4:	46bd      	mov	sp, r7
 80086e6:	bd80      	pop	{r7, pc}

080086e8 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 80086e8:	b480      	push	{r7}
 80086ea:	b085      	sub	sp, #20
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	d006      	beq.n	8008706 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8008702:	60fb      	str	r3, [r7, #12]
 8008704:	e001      	b.n	800870a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008706:	2300      	movs	r3, #0
 8008708:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800870a:	68fb      	ldr	r3, [r7, #12]
	}
 800870c:	4618      	mov	r0, r3
 800870e:	3714      	adds	r7, #20
 8008710:	46bd      	mov	sp, r7
 8008712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008716:	4770      	bx	lr

08008718 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008718:	b580      	push	{r7, lr}
 800871a:	b086      	sub	sp, #24
 800871c:	af00      	add	r7, sp, #0
 800871e:	60f8      	str	r0, [r7, #12]
 8008720:	60b9      	str	r1, [r7, #8]
 8008722:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008724:	2300      	movs	r3, #0
 8008726:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008728:	68fb      	ldr	r3, [r7, #12]
 800872a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800872c:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008732:	2b00      	cmp	r3, #0
 8008734:	d10d      	bne.n	8008752 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	2b00      	cmp	r3, #0
 800873c:	d14d      	bne.n	80087da <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800873e:	68fb      	ldr	r3, [r7, #12]
 8008740:	689b      	ldr	r3, [r3, #8]
 8008742:	4618      	mov	r0, r3
 8008744:	f001 f852 	bl	80097ec <xTaskPriorityDisinherit>
 8008748:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 800874a:	68fb      	ldr	r3, [r7, #12]
 800874c:	2200      	movs	r2, #0
 800874e:	609a      	str	r2, [r3, #8]
 8008750:	e043      	b.n	80087da <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d119      	bne.n	800878c <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	6858      	ldr	r0, [r3, #4]
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008760:	461a      	mov	r2, r3
 8008762:	68b9      	ldr	r1, [r7, #8]
 8008764:	f00c fc4f 	bl	8015006 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	685a      	ldr	r2, [r3, #4]
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008770:	441a      	add	r2, r3
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008776:	68fb      	ldr	r3, [r7, #12]
 8008778:	685a      	ldr	r2, [r3, #4]
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	689b      	ldr	r3, [r3, #8]
 800877e:	429a      	cmp	r2, r3
 8008780:	d32b      	bcc.n	80087da <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008782:	68fb      	ldr	r3, [r7, #12]
 8008784:	681a      	ldr	r2, [r3, #0]
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	605a      	str	r2, [r3, #4]
 800878a:	e026      	b.n	80087da <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	68d8      	ldr	r0, [r3, #12]
 8008790:	68fb      	ldr	r3, [r7, #12]
 8008792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008794:	461a      	mov	r2, r3
 8008796:	68b9      	ldr	r1, [r7, #8]
 8008798:	f00c fc35 	bl	8015006 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 800879c:	68fb      	ldr	r3, [r7, #12]
 800879e:	68da      	ldr	r2, [r3, #12]
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087a4:	425b      	negs	r3, r3
 80087a6:	441a      	add	r2, r3
 80087a8:	68fb      	ldr	r3, [r7, #12]
 80087aa:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80087ac:	68fb      	ldr	r3, [r7, #12]
 80087ae:	68da      	ldr	r2, [r3, #12]
 80087b0:	68fb      	ldr	r3, [r7, #12]
 80087b2:	681b      	ldr	r3, [r3, #0]
 80087b4:	429a      	cmp	r2, r3
 80087b6:	d207      	bcs.n	80087c8 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80087b8:	68fb      	ldr	r3, [r7, #12]
 80087ba:	689a      	ldr	r2, [r3, #8]
 80087bc:	68fb      	ldr	r3, [r7, #12]
 80087be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087c0:	425b      	negs	r3, r3
 80087c2:	441a      	add	r2, r3
 80087c4:	68fb      	ldr	r3, [r7, #12]
 80087c6:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	2b02      	cmp	r3, #2
 80087cc:	d105      	bne.n	80087da <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80087ce:	693b      	ldr	r3, [r7, #16]
 80087d0:	2b00      	cmp	r3, #0
 80087d2:	d002      	beq.n	80087da <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80087d4:	693b      	ldr	r3, [r7, #16]
 80087d6:	3b01      	subs	r3, #1
 80087d8:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80087da:	693b      	ldr	r3, [r7, #16]
 80087dc:	1c5a      	adds	r2, r3, #1
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80087e2:	697b      	ldr	r3, [r7, #20]
}
 80087e4:	4618      	mov	r0, r3
 80087e6:	3718      	adds	r7, #24
 80087e8:	46bd      	mov	sp, r7
 80087ea:	bd80      	pop	{r7, pc}

080087ec <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b082      	sub	sp, #8
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	6078      	str	r0, [r7, #4]
 80087f4:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80087f6:	687b      	ldr	r3, [r7, #4]
 80087f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d018      	beq.n	8008830 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	68da      	ldr	r2, [r3, #12]
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008806:	441a      	add	r2, r3
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	68da      	ldr	r2, [r3, #12]
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	689b      	ldr	r3, [r3, #8]
 8008814:	429a      	cmp	r2, r3
 8008816:	d303      	bcc.n	8008820 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681a      	ldr	r2, [r3, #0]
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	68d9      	ldr	r1, [r3, #12]
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008828:	461a      	mov	r2, r3
 800882a:	6838      	ldr	r0, [r7, #0]
 800882c:	f00c fbeb 	bl	8015006 <memcpy>
	}
}
 8008830:	bf00      	nop
 8008832:	3708      	adds	r7, #8
 8008834:	46bd      	mov	sp, r7
 8008836:	bd80      	pop	{r7, pc}

08008838 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008838:	b580      	push	{r7, lr}
 800883a:	b084      	sub	sp, #16
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008840:	f001 fdba 	bl	800a3b8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008844:	687b      	ldr	r3, [r7, #4]
 8008846:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800884a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800884c:	e011      	b.n	8008872 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008852:	2b00      	cmp	r3, #0
 8008854:	d012      	beq.n	800887c <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	3324      	adds	r3, #36	@ 0x24
 800885a:	4618      	mov	r0, r3
 800885c:	f000 fd70 	bl	8009340 <xTaskRemoveFromEventList>
 8008860:	4603      	mov	r3, r0
 8008862:	2b00      	cmp	r3, #0
 8008864:	d001      	beq.n	800886a <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008866:	f000 fe49 	bl	80094fc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800886a:	7bfb      	ldrb	r3, [r7, #15]
 800886c:	3b01      	subs	r3, #1
 800886e:	b2db      	uxtb	r3, r3
 8008870:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008872:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008876:	2b00      	cmp	r3, #0
 8008878:	dce9      	bgt.n	800884e <prvUnlockQueue+0x16>
 800887a:	e000      	b.n	800887e <prvUnlockQueue+0x46>
					break;
 800887c:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	22ff      	movs	r2, #255	@ 0xff
 8008882:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008886:	f001 fdc9 	bl	800a41c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 800888a:	f001 fd95 	bl	800a3b8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008894:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008896:	e011      	b.n	80088bc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008898:	687b      	ldr	r3, [r7, #4]
 800889a:	691b      	ldr	r3, [r3, #16]
 800889c:	2b00      	cmp	r3, #0
 800889e:	d012      	beq.n	80088c6 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80088a0:	687b      	ldr	r3, [r7, #4]
 80088a2:	3310      	adds	r3, #16
 80088a4:	4618      	mov	r0, r3
 80088a6:	f000 fd4b 	bl	8009340 <xTaskRemoveFromEventList>
 80088aa:	4603      	mov	r3, r0
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d001      	beq.n	80088b4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80088b0:	f000 fe24 	bl	80094fc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80088b4:	7bbb      	ldrb	r3, [r7, #14]
 80088b6:	3b01      	subs	r3, #1
 80088b8:	b2db      	uxtb	r3, r3
 80088ba:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80088bc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80088c0:	2b00      	cmp	r3, #0
 80088c2:	dce9      	bgt.n	8008898 <prvUnlockQueue+0x60>
 80088c4:	e000      	b.n	80088c8 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80088c6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	22ff      	movs	r2, #255	@ 0xff
 80088cc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80088d0:	f001 fda4 	bl	800a41c <vPortExitCritical>
}
 80088d4:	bf00      	nop
 80088d6:	3710      	adds	r7, #16
 80088d8:	46bd      	mov	sp, r7
 80088da:	bd80      	pop	{r7, pc}

080088dc <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80088dc:	b580      	push	{r7, lr}
 80088de:	b084      	sub	sp, #16
 80088e0:	af00      	add	r7, sp, #0
 80088e2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80088e4:	f001 fd68 	bl	800a3b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d102      	bne.n	80088f6 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80088f0:	2301      	movs	r3, #1
 80088f2:	60fb      	str	r3, [r7, #12]
 80088f4:	e001      	b.n	80088fa <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80088f6:	2300      	movs	r3, #0
 80088f8:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80088fa:	f001 fd8f 	bl	800a41c <vPortExitCritical>

	return xReturn;
 80088fe:	68fb      	ldr	r3, [r7, #12]
}
 8008900:	4618      	mov	r0, r3
 8008902:	3710      	adds	r7, #16
 8008904:	46bd      	mov	sp, r7
 8008906:	bd80      	pop	{r7, pc}

08008908 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008908:	b580      	push	{r7, lr}
 800890a:	b084      	sub	sp, #16
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008910:	f001 fd52 	bl	800a3b8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800891c:	429a      	cmp	r2, r3
 800891e:	d102      	bne.n	8008926 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008920:	2301      	movs	r3, #1
 8008922:	60fb      	str	r3, [r7, #12]
 8008924:	e001      	b.n	800892a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008926:	2300      	movs	r3, #0
 8008928:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800892a:	f001 fd77 	bl	800a41c <vPortExitCritical>

	return xReturn;
 800892e:	68fb      	ldr	r3, [r7, #12]
}
 8008930:	4618      	mov	r0, r3
 8008932:	3710      	adds	r7, #16
 8008934:	46bd      	mov	sp, r7
 8008936:	bd80      	pop	{r7, pc}

08008938 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008938:	b480      	push	{r7}
 800893a:	b085      	sub	sp, #20
 800893c:	af00      	add	r7, sp, #0
 800893e:	6078      	str	r0, [r7, #4]
 8008940:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008942:	2300      	movs	r3, #0
 8008944:	60fb      	str	r3, [r7, #12]
 8008946:	e014      	b.n	8008972 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008948:	4a0f      	ldr	r2, [pc, #60]	@ (8008988 <vQueueAddToRegistry+0x50>)
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d10b      	bne.n	800896c <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008954:	490c      	ldr	r1, [pc, #48]	@ (8008988 <vQueueAddToRegistry+0x50>)
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	683a      	ldr	r2, [r7, #0]
 800895a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800895e:	4a0a      	ldr	r2, [pc, #40]	@ (8008988 <vQueueAddToRegistry+0x50>)
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	00db      	lsls	r3, r3, #3
 8008964:	4413      	add	r3, r2
 8008966:	687a      	ldr	r2, [r7, #4]
 8008968:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 800896a:	e006      	b.n	800897a <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	3301      	adds	r3, #1
 8008970:	60fb      	str	r3, [r7, #12]
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	2b07      	cmp	r3, #7
 8008976:	d9e7      	bls.n	8008948 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008978:	bf00      	nop
 800897a:	bf00      	nop
 800897c:	3714      	adds	r7, #20
 800897e:	46bd      	mov	sp, r7
 8008980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008984:	4770      	bx	lr
 8008986:	bf00      	nop
 8008988:	24000994 	.word	0x24000994

0800898c <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 800898c:	b480      	push	{r7}
 800898e:	b085      	sub	sp, #20
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008994:	2300      	movs	r3, #0
 8008996:	60fb      	str	r3, [r7, #12]
 8008998:	e016      	b.n	80089c8 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 800899a:	4a10      	ldr	r2, [pc, #64]	@ (80089dc <vQueueUnregisterQueue+0x50>)
 800899c:	68fb      	ldr	r3, [r7, #12]
 800899e:	00db      	lsls	r3, r3, #3
 80089a0:	4413      	add	r3, r2
 80089a2:	685b      	ldr	r3, [r3, #4]
 80089a4:	687a      	ldr	r2, [r7, #4]
 80089a6:	429a      	cmp	r2, r3
 80089a8:	d10b      	bne.n	80089c2 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 80089aa:	4a0c      	ldr	r2, [pc, #48]	@ (80089dc <vQueueUnregisterQueue+0x50>)
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	2100      	movs	r1, #0
 80089b0:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 80089b4:	4a09      	ldr	r2, [pc, #36]	@ (80089dc <vQueueUnregisterQueue+0x50>)
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	00db      	lsls	r3, r3, #3
 80089ba:	4413      	add	r3, r2
 80089bc:	2200      	movs	r2, #0
 80089be:	605a      	str	r2, [r3, #4]
				break;
 80089c0:	e006      	b.n	80089d0 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	3301      	adds	r3, #1
 80089c6:	60fb      	str	r3, [r7, #12]
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	2b07      	cmp	r3, #7
 80089cc:	d9e5      	bls.n	800899a <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 80089ce:	bf00      	nop
 80089d0:	bf00      	nop
 80089d2:	3714      	adds	r7, #20
 80089d4:	46bd      	mov	sp, r7
 80089d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089da:	4770      	bx	lr
 80089dc:	24000994 	.word	0x24000994

080089e0 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80089e0:	b580      	push	{r7, lr}
 80089e2:	b086      	sub	sp, #24
 80089e4:	af00      	add	r7, sp, #0
 80089e6:	60f8      	str	r0, [r7, #12]
 80089e8:	60b9      	str	r1, [r7, #8]
 80089ea:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80089f0:	f001 fce2 	bl	800a3b8 <vPortEnterCritical>
 80089f4:	697b      	ldr	r3, [r7, #20]
 80089f6:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80089fa:	b25b      	sxtb	r3, r3
 80089fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a00:	d103      	bne.n	8008a0a <vQueueWaitForMessageRestricted+0x2a>
 8008a02:	697b      	ldr	r3, [r7, #20]
 8008a04:	2200      	movs	r2, #0
 8008a06:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008a0a:	697b      	ldr	r3, [r7, #20]
 8008a0c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008a10:	b25b      	sxtb	r3, r3
 8008a12:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008a16:	d103      	bne.n	8008a20 <vQueueWaitForMessageRestricted+0x40>
 8008a18:	697b      	ldr	r3, [r7, #20]
 8008a1a:	2200      	movs	r2, #0
 8008a1c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008a20:	f001 fcfc 	bl	800a41c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008a24:	697b      	ldr	r3, [r7, #20]
 8008a26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d106      	bne.n	8008a3a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008a2c:	697b      	ldr	r3, [r7, #20]
 8008a2e:	3324      	adds	r3, #36	@ 0x24
 8008a30:	687a      	ldr	r2, [r7, #4]
 8008a32:	68b9      	ldr	r1, [r7, #8]
 8008a34:	4618      	mov	r0, r3
 8008a36:	f000 fc57 	bl	80092e8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008a3a:	6978      	ldr	r0, [r7, #20]
 8008a3c:	f7ff fefc 	bl	8008838 <prvUnlockQueue>
	}
 8008a40:	bf00      	nop
 8008a42:	3718      	adds	r7, #24
 8008a44:	46bd      	mov	sp, r7
 8008a46:	bd80      	pop	{r7, pc}

08008a48 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008a48:	b580      	push	{r7, lr}
 8008a4a:	b08e      	sub	sp, #56	@ 0x38
 8008a4c:	af04      	add	r7, sp, #16
 8008a4e:	60f8      	str	r0, [r7, #12]
 8008a50:	60b9      	str	r1, [r7, #8]
 8008a52:	607a      	str	r2, [r7, #4]
 8008a54:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008a56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d10b      	bne.n	8008a74 <xTaskCreateStatic+0x2c>
	__asm volatile
 8008a5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a60:	f383 8811 	msr	BASEPRI, r3
 8008a64:	f3bf 8f6f 	isb	sy
 8008a68:	f3bf 8f4f 	dsb	sy
 8008a6c:	623b      	str	r3, [r7, #32]
}
 8008a6e:	bf00      	nop
 8008a70:	bf00      	nop
 8008a72:	e7fd      	b.n	8008a70 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8008a74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d10b      	bne.n	8008a92 <xTaskCreateStatic+0x4a>
	__asm volatile
 8008a7a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a7e:	f383 8811 	msr	BASEPRI, r3
 8008a82:	f3bf 8f6f 	isb	sy
 8008a86:	f3bf 8f4f 	dsb	sy
 8008a8a:	61fb      	str	r3, [r7, #28]
}
 8008a8c:	bf00      	nop
 8008a8e:	bf00      	nop
 8008a90:	e7fd      	b.n	8008a8e <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008a92:	235c      	movs	r3, #92	@ 0x5c
 8008a94:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008a96:	693b      	ldr	r3, [r7, #16]
 8008a98:	2b5c      	cmp	r3, #92	@ 0x5c
 8008a9a:	d00b      	beq.n	8008ab4 <xTaskCreateStatic+0x6c>
	__asm volatile
 8008a9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008aa0:	f383 8811 	msr	BASEPRI, r3
 8008aa4:	f3bf 8f6f 	isb	sy
 8008aa8:	f3bf 8f4f 	dsb	sy
 8008aac:	61bb      	str	r3, [r7, #24]
}
 8008aae:	bf00      	nop
 8008ab0:	bf00      	nop
 8008ab2:	e7fd      	b.n	8008ab0 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008ab4:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008ab6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d01e      	beq.n	8008afa <xTaskCreateStatic+0xb2>
 8008abc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d01b      	beq.n	8008afa <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008ac2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ac4:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008ac6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ac8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008aca:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008acc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ace:	2202      	movs	r2, #2
 8008ad0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008ad4:	2300      	movs	r3, #0
 8008ad6:	9303      	str	r3, [sp, #12]
 8008ad8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ada:	9302      	str	r3, [sp, #8]
 8008adc:	f107 0314 	add.w	r3, r7, #20
 8008ae0:	9301      	str	r3, [sp, #4]
 8008ae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ae4:	9300      	str	r3, [sp, #0]
 8008ae6:	683b      	ldr	r3, [r7, #0]
 8008ae8:	687a      	ldr	r2, [r7, #4]
 8008aea:	68b9      	ldr	r1, [r7, #8]
 8008aec:	68f8      	ldr	r0, [r7, #12]
 8008aee:	f000 f850 	bl	8008b92 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008af2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008af4:	f000 f8de 	bl	8008cb4 <prvAddNewTaskToReadyList>
 8008af8:	e001      	b.n	8008afe <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8008afa:	2300      	movs	r3, #0
 8008afc:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008afe:	697b      	ldr	r3, [r7, #20]
	}
 8008b00:	4618      	mov	r0, r3
 8008b02:	3728      	adds	r7, #40	@ 0x28
 8008b04:	46bd      	mov	sp, r7
 8008b06:	bd80      	pop	{r7, pc}

08008b08 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	b08c      	sub	sp, #48	@ 0x30
 8008b0c:	af04      	add	r7, sp, #16
 8008b0e:	60f8      	str	r0, [r7, #12]
 8008b10:	60b9      	str	r1, [r7, #8]
 8008b12:	603b      	str	r3, [r7, #0]
 8008b14:	4613      	mov	r3, r2
 8008b16:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008b18:	88fb      	ldrh	r3, [r7, #6]
 8008b1a:	009b      	lsls	r3, r3, #2
 8008b1c:	4618      	mov	r0, r3
 8008b1e:	f001 fd6d 	bl	800a5fc <pvPortMalloc>
 8008b22:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008b24:	697b      	ldr	r3, [r7, #20]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d00e      	beq.n	8008b48 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008b2a:	205c      	movs	r0, #92	@ 0x5c
 8008b2c:	f001 fd66 	bl	800a5fc <pvPortMalloc>
 8008b30:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008b32:	69fb      	ldr	r3, [r7, #28]
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d003      	beq.n	8008b40 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008b38:	69fb      	ldr	r3, [r7, #28]
 8008b3a:	697a      	ldr	r2, [r7, #20]
 8008b3c:	631a      	str	r2, [r3, #48]	@ 0x30
 8008b3e:	e005      	b.n	8008b4c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008b40:	6978      	ldr	r0, [r7, #20]
 8008b42:	f001 fe29 	bl	800a798 <vPortFree>
 8008b46:	e001      	b.n	8008b4c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008b48:	2300      	movs	r3, #0
 8008b4a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008b4c:	69fb      	ldr	r3, [r7, #28]
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d017      	beq.n	8008b82 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008b52:	69fb      	ldr	r3, [r7, #28]
 8008b54:	2200      	movs	r2, #0
 8008b56:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008b5a:	88fa      	ldrh	r2, [r7, #6]
 8008b5c:	2300      	movs	r3, #0
 8008b5e:	9303      	str	r3, [sp, #12]
 8008b60:	69fb      	ldr	r3, [r7, #28]
 8008b62:	9302      	str	r3, [sp, #8]
 8008b64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b66:	9301      	str	r3, [sp, #4]
 8008b68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b6a:	9300      	str	r3, [sp, #0]
 8008b6c:	683b      	ldr	r3, [r7, #0]
 8008b6e:	68b9      	ldr	r1, [r7, #8]
 8008b70:	68f8      	ldr	r0, [r7, #12]
 8008b72:	f000 f80e 	bl	8008b92 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008b76:	69f8      	ldr	r0, [r7, #28]
 8008b78:	f000 f89c 	bl	8008cb4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008b7c:	2301      	movs	r3, #1
 8008b7e:	61bb      	str	r3, [r7, #24]
 8008b80:	e002      	b.n	8008b88 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008b82:	f04f 33ff 	mov.w	r3, #4294967295
 8008b86:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008b88:	69bb      	ldr	r3, [r7, #24]
	}
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	3720      	adds	r7, #32
 8008b8e:	46bd      	mov	sp, r7
 8008b90:	bd80      	pop	{r7, pc}

08008b92 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008b92:	b580      	push	{r7, lr}
 8008b94:	b088      	sub	sp, #32
 8008b96:	af00      	add	r7, sp, #0
 8008b98:	60f8      	str	r0, [r7, #12]
 8008b9a:	60b9      	str	r1, [r7, #8]
 8008b9c:	607a      	str	r2, [r7, #4]
 8008b9e:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008ba0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ba2:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	009b      	lsls	r3, r3, #2
 8008ba8:	461a      	mov	r2, r3
 8008baa:	21a5      	movs	r1, #165	@ 0xa5
 8008bac:	f00c f9b5 	bl	8014f1a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008bb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bb2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008bb4:	6879      	ldr	r1, [r7, #4]
 8008bb6:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8008bba:	440b      	add	r3, r1
 8008bbc:	009b      	lsls	r3, r3, #2
 8008bbe:	4413      	add	r3, r2
 8008bc0:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008bc2:	69bb      	ldr	r3, [r7, #24]
 8008bc4:	f023 0307 	bic.w	r3, r3, #7
 8008bc8:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008bca:	69bb      	ldr	r3, [r7, #24]
 8008bcc:	f003 0307 	and.w	r3, r3, #7
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d00b      	beq.n	8008bec <prvInitialiseNewTask+0x5a>
	__asm volatile
 8008bd4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bd8:	f383 8811 	msr	BASEPRI, r3
 8008bdc:	f3bf 8f6f 	isb	sy
 8008be0:	f3bf 8f4f 	dsb	sy
 8008be4:	617b      	str	r3, [r7, #20]
}
 8008be6:	bf00      	nop
 8008be8:	bf00      	nop
 8008bea:	e7fd      	b.n	8008be8 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8008bec:	68bb      	ldr	r3, [r7, #8]
 8008bee:	2b00      	cmp	r3, #0
 8008bf0:	d01f      	beq.n	8008c32 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008bf2:	2300      	movs	r3, #0
 8008bf4:	61fb      	str	r3, [r7, #28]
 8008bf6:	e012      	b.n	8008c1e <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8008bf8:	68ba      	ldr	r2, [r7, #8]
 8008bfa:	69fb      	ldr	r3, [r7, #28]
 8008bfc:	4413      	add	r3, r2
 8008bfe:	7819      	ldrb	r1, [r3, #0]
 8008c00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c02:	69fb      	ldr	r3, [r7, #28]
 8008c04:	4413      	add	r3, r2
 8008c06:	3334      	adds	r3, #52	@ 0x34
 8008c08:	460a      	mov	r2, r1
 8008c0a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8008c0c:	68ba      	ldr	r2, [r7, #8]
 8008c0e:	69fb      	ldr	r3, [r7, #28]
 8008c10:	4413      	add	r3, r2
 8008c12:	781b      	ldrb	r3, [r3, #0]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	d006      	beq.n	8008c26 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8008c18:	69fb      	ldr	r3, [r7, #28]
 8008c1a:	3301      	adds	r3, #1
 8008c1c:	61fb      	str	r3, [r7, #28]
 8008c1e:	69fb      	ldr	r3, [r7, #28]
 8008c20:	2b0f      	cmp	r3, #15
 8008c22:	d9e9      	bls.n	8008bf8 <prvInitialiseNewTask+0x66>
 8008c24:	e000      	b.n	8008c28 <prvInitialiseNewTask+0x96>
			{
				break;
 8008c26:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8008c28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8008c30:	e003      	b.n	8008c3a <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8008c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c34:	2200      	movs	r2, #0
 8008c36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8008c3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c3c:	2b37      	cmp	r3, #55	@ 0x37
 8008c3e:	d901      	bls.n	8008c44 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8008c40:	2337      	movs	r3, #55	@ 0x37
 8008c42:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8008c44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008c48:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8008c4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c4c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008c4e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8008c50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c52:	2200      	movs	r2, #0
 8008c54:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8008c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c58:	3304      	adds	r3, #4
 8008c5a:	4618      	mov	r0, r3
 8008c5c:	f7fe fd7c 	bl	8007758 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8008c60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c62:	3318      	adds	r3, #24
 8008c64:	4618      	mov	r0, r3
 8008c66:	f7fe fd77 	bl	8007758 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8008c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c6e:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008c70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c72:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8008c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c78:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8008c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008c7e:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8008c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c82:	2200      	movs	r2, #0
 8008c84:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8008c86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c88:	2200      	movs	r2, #0
 8008c8a:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008c8e:	683a      	ldr	r2, [r7, #0]
 8008c90:	68f9      	ldr	r1, [r7, #12]
 8008c92:	69b8      	ldr	r0, [r7, #24]
 8008c94:	f001 fa60 	bl	800a158 <pxPortInitialiseStack>
 8008c98:	4602      	mov	r2, r0
 8008c9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c9c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8008c9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	d002      	beq.n	8008caa <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008ca4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ca6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ca8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008caa:	bf00      	nop
 8008cac:	3720      	adds	r7, #32
 8008cae:	46bd      	mov	sp, r7
 8008cb0:	bd80      	pop	{r7, pc}
	...

08008cb4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8008cb4:	b580      	push	{r7, lr}
 8008cb6:	b082      	sub	sp, #8
 8008cb8:	af00      	add	r7, sp, #0
 8008cba:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8008cbc:	f001 fb7c 	bl	800a3b8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8008cc0:	4b2d      	ldr	r3, [pc, #180]	@ (8008d78 <prvAddNewTaskToReadyList+0xc4>)
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	3301      	adds	r3, #1
 8008cc6:	4a2c      	ldr	r2, [pc, #176]	@ (8008d78 <prvAddNewTaskToReadyList+0xc4>)
 8008cc8:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8008cca:	4b2c      	ldr	r3, [pc, #176]	@ (8008d7c <prvAddNewTaskToReadyList+0xc8>)
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d109      	bne.n	8008ce6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8008cd2:	4a2a      	ldr	r2, [pc, #168]	@ (8008d7c <prvAddNewTaskToReadyList+0xc8>)
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008cd8:	4b27      	ldr	r3, [pc, #156]	@ (8008d78 <prvAddNewTaskToReadyList+0xc4>)
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	2b01      	cmp	r3, #1
 8008cde:	d110      	bne.n	8008d02 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8008ce0:	f000 fc30 	bl	8009544 <prvInitialiseTaskLists>
 8008ce4:	e00d      	b.n	8008d02 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8008ce6:	4b26      	ldr	r3, [pc, #152]	@ (8008d80 <prvAddNewTaskToReadyList+0xcc>)
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d109      	bne.n	8008d02 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8008cee:	4b23      	ldr	r3, [pc, #140]	@ (8008d7c <prvAddNewTaskToReadyList+0xc8>)
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008cf8:	429a      	cmp	r2, r3
 8008cfa:	d802      	bhi.n	8008d02 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8008cfc:	4a1f      	ldr	r2, [pc, #124]	@ (8008d7c <prvAddNewTaskToReadyList+0xc8>)
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8008d02:	4b20      	ldr	r3, [pc, #128]	@ (8008d84 <prvAddNewTaskToReadyList+0xd0>)
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	3301      	adds	r3, #1
 8008d08:	4a1e      	ldr	r2, [pc, #120]	@ (8008d84 <prvAddNewTaskToReadyList+0xd0>)
 8008d0a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008d0c:	4b1d      	ldr	r3, [pc, #116]	@ (8008d84 <prvAddNewTaskToReadyList+0xd0>)
 8008d0e:	681a      	ldr	r2, [r3, #0]
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d18:	4b1b      	ldr	r3, [pc, #108]	@ (8008d88 <prvAddNewTaskToReadyList+0xd4>)
 8008d1a:	681b      	ldr	r3, [r3, #0]
 8008d1c:	429a      	cmp	r2, r3
 8008d1e:	d903      	bls.n	8008d28 <prvAddNewTaskToReadyList+0x74>
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d24:	4a18      	ldr	r2, [pc, #96]	@ (8008d88 <prvAddNewTaskToReadyList+0xd4>)
 8008d26:	6013      	str	r3, [r2, #0]
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d2c:	4613      	mov	r3, r2
 8008d2e:	009b      	lsls	r3, r3, #2
 8008d30:	4413      	add	r3, r2
 8008d32:	009b      	lsls	r3, r3, #2
 8008d34:	4a15      	ldr	r2, [pc, #84]	@ (8008d8c <prvAddNewTaskToReadyList+0xd8>)
 8008d36:	441a      	add	r2, r3
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	3304      	adds	r3, #4
 8008d3c:	4619      	mov	r1, r3
 8008d3e:	4610      	mov	r0, r2
 8008d40:	f7fe fd17 	bl	8007772 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8008d44:	f001 fb6a 	bl	800a41c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8008d48:	4b0d      	ldr	r3, [pc, #52]	@ (8008d80 <prvAddNewTaskToReadyList+0xcc>)
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	2b00      	cmp	r3, #0
 8008d4e:	d00e      	beq.n	8008d6e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8008d50:	4b0a      	ldr	r3, [pc, #40]	@ (8008d7c <prvAddNewTaskToReadyList+0xc8>)
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008d5a:	429a      	cmp	r2, r3
 8008d5c:	d207      	bcs.n	8008d6e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8008d5e:	4b0c      	ldr	r3, [pc, #48]	@ (8008d90 <prvAddNewTaskToReadyList+0xdc>)
 8008d60:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008d64:	601a      	str	r2, [r3, #0]
 8008d66:	f3bf 8f4f 	dsb	sy
 8008d6a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008d6e:	bf00      	nop
 8008d70:	3708      	adds	r7, #8
 8008d72:	46bd      	mov	sp, r7
 8008d74:	bd80      	pop	{r7, pc}
 8008d76:	bf00      	nop
 8008d78:	24000ea8 	.word	0x24000ea8
 8008d7c:	240009d4 	.word	0x240009d4
 8008d80:	24000eb4 	.word	0x24000eb4
 8008d84:	24000ec4 	.word	0x24000ec4
 8008d88:	24000eb0 	.word	0x24000eb0
 8008d8c:	240009d8 	.word	0x240009d8
 8008d90:	e000ed04 	.word	0xe000ed04

08008d94 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b084      	sub	sp, #16
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8008d9c:	2300      	movs	r3, #0
 8008d9e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d018      	beq.n	8008dd8 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008da6:	4b14      	ldr	r3, [pc, #80]	@ (8008df8 <vTaskDelay+0x64>)
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	2b00      	cmp	r3, #0
 8008dac:	d00b      	beq.n	8008dc6 <vTaskDelay+0x32>
	__asm volatile
 8008dae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008db2:	f383 8811 	msr	BASEPRI, r3
 8008db6:	f3bf 8f6f 	isb	sy
 8008dba:	f3bf 8f4f 	dsb	sy
 8008dbe:	60bb      	str	r3, [r7, #8]
}
 8008dc0:	bf00      	nop
 8008dc2:	bf00      	nop
 8008dc4:	e7fd      	b.n	8008dc2 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8008dc6:	f000 f883 	bl	8008ed0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8008dca:	2100      	movs	r1, #0
 8008dcc:	6878      	ldr	r0, [r7, #4]
 8008dce:	f000 fe15 	bl	80099fc <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008dd2:	f000 f88b 	bl	8008eec <xTaskResumeAll>
 8008dd6:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d107      	bne.n	8008dee <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8008dde:	4b07      	ldr	r3, [pc, #28]	@ (8008dfc <vTaskDelay+0x68>)
 8008de0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008de4:	601a      	str	r2, [r3, #0]
 8008de6:	f3bf 8f4f 	dsb	sy
 8008dea:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008dee:	bf00      	nop
 8008df0:	3710      	adds	r7, #16
 8008df2:	46bd      	mov	sp, r7
 8008df4:	bd80      	pop	{r7, pc}
 8008df6:	bf00      	nop
 8008df8:	24000ed0 	.word	0x24000ed0
 8008dfc:	e000ed04 	.word	0xe000ed04

08008e00 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008e00:	b580      	push	{r7, lr}
 8008e02:	b08a      	sub	sp, #40	@ 0x28
 8008e04:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8008e06:	2300      	movs	r3, #0
 8008e08:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8008e0a:	2300      	movs	r3, #0
 8008e0c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8008e0e:	463a      	mov	r2, r7
 8008e10:	1d39      	adds	r1, r7, #4
 8008e12:	f107 0308 	add.w	r3, r7, #8
 8008e16:	4618      	mov	r0, r3
 8008e18:	f7fe fc4a 	bl	80076b0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8008e1c:	6839      	ldr	r1, [r7, #0]
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	68ba      	ldr	r2, [r7, #8]
 8008e22:	9202      	str	r2, [sp, #8]
 8008e24:	9301      	str	r3, [sp, #4]
 8008e26:	2300      	movs	r3, #0
 8008e28:	9300      	str	r3, [sp, #0]
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	460a      	mov	r2, r1
 8008e2e:	4922      	ldr	r1, [pc, #136]	@ (8008eb8 <vTaskStartScheduler+0xb8>)
 8008e30:	4822      	ldr	r0, [pc, #136]	@ (8008ebc <vTaskStartScheduler+0xbc>)
 8008e32:	f7ff fe09 	bl	8008a48 <xTaskCreateStatic>
 8008e36:	4603      	mov	r3, r0
 8008e38:	4a21      	ldr	r2, [pc, #132]	@ (8008ec0 <vTaskStartScheduler+0xc0>)
 8008e3a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8008e3c:	4b20      	ldr	r3, [pc, #128]	@ (8008ec0 <vTaskStartScheduler+0xc0>)
 8008e3e:	681b      	ldr	r3, [r3, #0]
 8008e40:	2b00      	cmp	r3, #0
 8008e42:	d002      	beq.n	8008e4a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8008e44:	2301      	movs	r3, #1
 8008e46:	617b      	str	r3, [r7, #20]
 8008e48:	e001      	b.n	8008e4e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8008e4a:	2300      	movs	r3, #0
 8008e4c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8008e4e:	697b      	ldr	r3, [r7, #20]
 8008e50:	2b01      	cmp	r3, #1
 8008e52:	d102      	bne.n	8008e5a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8008e54:	f000 fe26 	bl	8009aa4 <xTimerCreateTimerTask>
 8008e58:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008e5a:	697b      	ldr	r3, [r7, #20]
 8008e5c:	2b01      	cmp	r3, #1
 8008e5e:	d116      	bne.n	8008e8e <vTaskStartScheduler+0x8e>
	__asm volatile
 8008e60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e64:	f383 8811 	msr	BASEPRI, r3
 8008e68:	f3bf 8f6f 	isb	sy
 8008e6c:	f3bf 8f4f 	dsb	sy
 8008e70:	613b      	str	r3, [r7, #16]
}
 8008e72:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008e74:	4b13      	ldr	r3, [pc, #76]	@ (8008ec4 <vTaskStartScheduler+0xc4>)
 8008e76:	f04f 32ff 	mov.w	r2, #4294967295
 8008e7a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008e7c:	4b12      	ldr	r3, [pc, #72]	@ (8008ec8 <vTaskStartScheduler+0xc8>)
 8008e7e:	2201      	movs	r2, #1
 8008e80:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8008e82:	4b12      	ldr	r3, [pc, #72]	@ (8008ecc <vTaskStartScheduler+0xcc>)
 8008e84:	2200      	movs	r2, #0
 8008e86:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008e88:	f001 f9f2 	bl	800a270 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8008e8c:	e00f      	b.n	8008eae <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8008e8e:	697b      	ldr	r3, [r7, #20]
 8008e90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e94:	d10b      	bne.n	8008eae <vTaskStartScheduler+0xae>
	__asm volatile
 8008e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e9a:	f383 8811 	msr	BASEPRI, r3
 8008e9e:	f3bf 8f6f 	isb	sy
 8008ea2:	f3bf 8f4f 	dsb	sy
 8008ea6:	60fb      	str	r3, [r7, #12]
}
 8008ea8:	bf00      	nop
 8008eaa:	bf00      	nop
 8008eac:	e7fd      	b.n	8008eaa <vTaskStartScheduler+0xaa>
}
 8008eae:	bf00      	nop
 8008eb0:	3718      	adds	r7, #24
 8008eb2:	46bd      	mov	sp, r7
 8008eb4:	bd80      	pop	{r7, pc}
 8008eb6:	bf00      	nop
 8008eb8:	08015ce8 	.word	0x08015ce8
 8008ebc:	08009515 	.word	0x08009515
 8008ec0:	24000ecc 	.word	0x24000ecc
 8008ec4:	24000ec8 	.word	0x24000ec8
 8008ec8:	24000eb4 	.word	0x24000eb4
 8008ecc:	24000eac 	.word	0x24000eac

08008ed0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008ed0:	b480      	push	{r7}
 8008ed2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8008ed4:	4b04      	ldr	r3, [pc, #16]	@ (8008ee8 <vTaskSuspendAll+0x18>)
 8008ed6:	681b      	ldr	r3, [r3, #0]
 8008ed8:	3301      	adds	r3, #1
 8008eda:	4a03      	ldr	r2, [pc, #12]	@ (8008ee8 <vTaskSuspendAll+0x18>)
 8008edc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8008ede:	bf00      	nop
 8008ee0:	46bd      	mov	sp, r7
 8008ee2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee6:	4770      	bx	lr
 8008ee8:	24000ed0 	.word	0x24000ed0

08008eec <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008eec:	b580      	push	{r7, lr}
 8008eee:	b084      	sub	sp, #16
 8008ef0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8008ef2:	2300      	movs	r3, #0
 8008ef4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8008ef6:	2300      	movs	r3, #0
 8008ef8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008efa:	4b42      	ldr	r3, [pc, #264]	@ (8009004 <xTaskResumeAll+0x118>)
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d10b      	bne.n	8008f1a <xTaskResumeAll+0x2e>
	__asm volatile
 8008f02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008f06:	f383 8811 	msr	BASEPRI, r3
 8008f0a:	f3bf 8f6f 	isb	sy
 8008f0e:	f3bf 8f4f 	dsb	sy
 8008f12:	603b      	str	r3, [r7, #0]
}
 8008f14:	bf00      	nop
 8008f16:	bf00      	nop
 8008f18:	e7fd      	b.n	8008f16 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008f1a:	f001 fa4d 	bl	800a3b8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008f1e:	4b39      	ldr	r3, [pc, #228]	@ (8009004 <xTaskResumeAll+0x118>)
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	3b01      	subs	r3, #1
 8008f24:	4a37      	ldr	r2, [pc, #220]	@ (8009004 <xTaskResumeAll+0x118>)
 8008f26:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008f28:	4b36      	ldr	r3, [pc, #216]	@ (8009004 <xTaskResumeAll+0x118>)
 8008f2a:	681b      	ldr	r3, [r3, #0]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d162      	bne.n	8008ff6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008f30:	4b35      	ldr	r3, [pc, #212]	@ (8009008 <xTaskResumeAll+0x11c>)
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	2b00      	cmp	r3, #0
 8008f36:	d05e      	beq.n	8008ff6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008f38:	e02f      	b.n	8008f9a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8008f3a:	4b34      	ldr	r3, [pc, #208]	@ (800900c <xTaskResumeAll+0x120>)
 8008f3c:	68db      	ldr	r3, [r3, #12]
 8008f3e:	68db      	ldr	r3, [r3, #12]
 8008f40:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	3318      	adds	r3, #24
 8008f46:	4618      	mov	r0, r3
 8008f48:	f7fe fc70 	bl	800782c <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8008f4c:	68fb      	ldr	r3, [r7, #12]
 8008f4e:	3304      	adds	r3, #4
 8008f50:	4618      	mov	r0, r3
 8008f52:	f7fe fc6b 	bl	800782c <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f5a:	4b2d      	ldr	r3, [pc, #180]	@ (8009010 <xTaskResumeAll+0x124>)
 8008f5c:	681b      	ldr	r3, [r3, #0]
 8008f5e:	429a      	cmp	r2, r3
 8008f60:	d903      	bls.n	8008f6a <xTaskResumeAll+0x7e>
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f66:	4a2a      	ldr	r2, [pc, #168]	@ (8009010 <xTaskResumeAll+0x124>)
 8008f68:	6013      	str	r3, [r2, #0]
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f6e:	4613      	mov	r3, r2
 8008f70:	009b      	lsls	r3, r3, #2
 8008f72:	4413      	add	r3, r2
 8008f74:	009b      	lsls	r3, r3, #2
 8008f76:	4a27      	ldr	r2, [pc, #156]	@ (8009014 <xTaskResumeAll+0x128>)
 8008f78:	441a      	add	r2, r3
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	3304      	adds	r3, #4
 8008f7e:	4619      	mov	r1, r3
 8008f80:	4610      	mov	r0, r2
 8008f82:	f7fe fbf6 	bl	8007772 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008f8a:	4b23      	ldr	r3, [pc, #140]	@ (8009018 <xTaskResumeAll+0x12c>)
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f90:	429a      	cmp	r2, r3
 8008f92:	d302      	bcc.n	8008f9a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8008f94:	4b21      	ldr	r3, [pc, #132]	@ (800901c <xTaskResumeAll+0x130>)
 8008f96:	2201      	movs	r2, #1
 8008f98:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008f9a:	4b1c      	ldr	r3, [pc, #112]	@ (800900c <xTaskResumeAll+0x120>)
 8008f9c:	681b      	ldr	r3, [r3, #0]
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d1cb      	bne.n	8008f3a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8008fa2:	68fb      	ldr	r3, [r7, #12]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d001      	beq.n	8008fac <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8008fa8:	f000 fb6a 	bl	8009680 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8008fac:	4b1c      	ldr	r3, [pc, #112]	@ (8009020 <xTaskResumeAll+0x134>)
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d010      	beq.n	8008fda <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8008fb8:	f000 f858 	bl	800906c <xTaskIncrementTick>
 8008fbc:	4603      	mov	r3, r0
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d002      	beq.n	8008fc8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8008fc2:	4b16      	ldr	r3, [pc, #88]	@ (800901c <xTaskResumeAll+0x130>)
 8008fc4:	2201      	movs	r2, #1
 8008fc6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	3b01      	subs	r3, #1
 8008fcc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d1f1      	bne.n	8008fb8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8008fd4:	4b12      	ldr	r3, [pc, #72]	@ (8009020 <xTaskResumeAll+0x134>)
 8008fd6:	2200      	movs	r2, #0
 8008fd8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8008fda:	4b10      	ldr	r3, [pc, #64]	@ (800901c <xTaskResumeAll+0x130>)
 8008fdc:	681b      	ldr	r3, [r3, #0]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d009      	beq.n	8008ff6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8008fe2:	2301      	movs	r3, #1
 8008fe4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8008fe6:	4b0f      	ldr	r3, [pc, #60]	@ (8009024 <xTaskResumeAll+0x138>)
 8008fe8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008fec:	601a      	str	r2, [r3, #0]
 8008fee:	f3bf 8f4f 	dsb	sy
 8008ff2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8008ff6:	f001 fa11 	bl	800a41c <vPortExitCritical>

	return xAlreadyYielded;
 8008ffa:	68bb      	ldr	r3, [r7, #8]
}
 8008ffc:	4618      	mov	r0, r3
 8008ffe:	3710      	adds	r7, #16
 8009000:	46bd      	mov	sp, r7
 8009002:	bd80      	pop	{r7, pc}
 8009004:	24000ed0 	.word	0x24000ed0
 8009008:	24000ea8 	.word	0x24000ea8
 800900c:	24000e68 	.word	0x24000e68
 8009010:	24000eb0 	.word	0x24000eb0
 8009014:	240009d8 	.word	0x240009d8
 8009018:	240009d4 	.word	0x240009d4
 800901c:	24000ebc 	.word	0x24000ebc
 8009020:	24000eb8 	.word	0x24000eb8
 8009024:	e000ed04 	.word	0xe000ed04

08009028 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009028:	b480      	push	{r7}
 800902a:	b083      	sub	sp, #12
 800902c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800902e:	4b05      	ldr	r3, [pc, #20]	@ (8009044 <xTaskGetTickCount+0x1c>)
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009034:	687b      	ldr	r3, [r7, #4]
}
 8009036:	4618      	mov	r0, r3
 8009038:	370c      	adds	r7, #12
 800903a:	46bd      	mov	sp, r7
 800903c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009040:	4770      	bx	lr
 8009042:	bf00      	nop
 8009044:	24000eac 	.word	0x24000eac

08009048 <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 8009048:	b580      	push	{r7, lr}
 800904a:	b082      	sub	sp, #8
 800904c:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800904e:	f001 fa93 	bl	800a578 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8009052:	2300      	movs	r3, #0
 8009054:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 8009056:	4b04      	ldr	r3, [pc, #16]	@ (8009068 <xTaskGetTickCountFromISR+0x20>)
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800905c:	683b      	ldr	r3, [r7, #0]
}
 800905e:	4618      	mov	r0, r3
 8009060:	3708      	adds	r7, #8
 8009062:	46bd      	mov	sp, r7
 8009064:	bd80      	pop	{r7, pc}
 8009066:	bf00      	nop
 8009068:	24000eac 	.word	0x24000eac

0800906c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800906c:	b580      	push	{r7, lr}
 800906e:	b086      	sub	sp, #24
 8009070:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009072:	2300      	movs	r3, #0
 8009074:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009076:	4b4f      	ldr	r3, [pc, #316]	@ (80091b4 <xTaskIncrementTick+0x148>)
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	2b00      	cmp	r3, #0
 800907c:	f040 8090 	bne.w	80091a0 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009080:	4b4d      	ldr	r3, [pc, #308]	@ (80091b8 <xTaskIncrementTick+0x14c>)
 8009082:	681b      	ldr	r3, [r3, #0]
 8009084:	3301      	adds	r3, #1
 8009086:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009088:	4a4b      	ldr	r2, [pc, #300]	@ (80091b8 <xTaskIncrementTick+0x14c>)
 800908a:	693b      	ldr	r3, [r7, #16]
 800908c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800908e:	693b      	ldr	r3, [r7, #16]
 8009090:	2b00      	cmp	r3, #0
 8009092:	d121      	bne.n	80090d8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009094:	4b49      	ldr	r3, [pc, #292]	@ (80091bc <xTaskIncrementTick+0x150>)
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	2b00      	cmp	r3, #0
 800909c:	d00b      	beq.n	80090b6 <xTaskIncrementTick+0x4a>
	__asm volatile
 800909e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090a2:	f383 8811 	msr	BASEPRI, r3
 80090a6:	f3bf 8f6f 	isb	sy
 80090aa:	f3bf 8f4f 	dsb	sy
 80090ae:	603b      	str	r3, [r7, #0]
}
 80090b0:	bf00      	nop
 80090b2:	bf00      	nop
 80090b4:	e7fd      	b.n	80090b2 <xTaskIncrementTick+0x46>
 80090b6:	4b41      	ldr	r3, [pc, #260]	@ (80091bc <xTaskIncrementTick+0x150>)
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	60fb      	str	r3, [r7, #12]
 80090bc:	4b40      	ldr	r3, [pc, #256]	@ (80091c0 <xTaskIncrementTick+0x154>)
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	4a3e      	ldr	r2, [pc, #248]	@ (80091bc <xTaskIncrementTick+0x150>)
 80090c2:	6013      	str	r3, [r2, #0]
 80090c4:	4a3e      	ldr	r2, [pc, #248]	@ (80091c0 <xTaskIncrementTick+0x154>)
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	6013      	str	r3, [r2, #0]
 80090ca:	4b3e      	ldr	r3, [pc, #248]	@ (80091c4 <xTaskIncrementTick+0x158>)
 80090cc:	681b      	ldr	r3, [r3, #0]
 80090ce:	3301      	adds	r3, #1
 80090d0:	4a3c      	ldr	r2, [pc, #240]	@ (80091c4 <xTaskIncrementTick+0x158>)
 80090d2:	6013      	str	r3, [r2, #0]
 80090d4:	f000 fad4 	bl	8009680 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80090d8:	4b3b      	ldr	r3, [pc, #236]	@ (80091c8 <xTaskIncrementTick+0x15c>)
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	693a      	ldr	r2, [r7, #16]
 80090de:	429a      	cmp	r2, r3
 80090e0:	d349      	bcc.n	8009176 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80090e2:	4b36      	ldr	r3, [pc, #216]	@ (80091bc <xTaskIncrementTick+0x150>)
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	681b      	ldr	r3, [r3, #0]
 80090e8:	2b00      	cmp	r3, #0
 80090ea:	d104      	bne.n	80090f6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80090ec:	4b36      	ldr	r3, [pc, #216]	@ (80091c8 <xTaskIncrementTick+0x15c>)
 80090ee:	f04f 32ff 	mov.w	r2, #4294967295
 80090f2:	601a      	str	r2, [r3, #0]
					break;
 80090f4:	e03f      	b.n	8009176 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80090f6:	4b31      	ldr	r3, [pc, #196]	@ (80091bc <xTaskIncrementTick+0x150>)
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	68db      	ldr	r3, [r3, #12]
 80090fc:	68db      	ldr	r3, [r3, #12]
 80090fe:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009100:	68bb      	ldr	r3, [r7, #8]
 8009102:	685b      	ldr	r3, [r3, #4]
 8009104:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009106:	693a      	ldr	r2, [r7, #16]
 8009108:	687b      	ldr	r3, [r7, #4]
 800910a:	429a      	cmp	r2, r3
 800910c:	d203      	bcs.n	8009116 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800910e:	4a2e      	ldr	r2, [pc, #184]	@ (80091c8 <xTaskIncrementTick+0x15c>)
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009114:	e02f      	b.n	8009176 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009116:	68bb      	ldr	r3, [r7, #8]
 8009118:	3304      	adds	r3, #4
 800911a:	4618      	mov	r0, r3
 800911c:	f7fe fb86 	bl	800782c <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009120:	68bb      	ldr	r3, [r7, #8]
 8009122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009124:	2b00      	cmp	r3, #0
 8009126:	d004      	beq.n	8009132 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009128:	68bb      	ldr	r3, [r7, #8]
 800912a:	3318      	adds	r3, #24
 800912c:	4618      	mov	r0, r3
 800912e:	f7fe fb7d 	bl	800782c <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009132:	68bb      	ldr	r3, [r7, #8]
 8009134:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009136:	4b25      	ldr	r3, [pc, #148]	@ (80091cc <xTaskIncrementTick+0x160>)
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	429a      	cmp	r2, r3
 800913c:	d903      	bls.n	8009146 <xTaskIncrementTick+0xda>
 800913e:	68bb      	ldr	r3, [r7, #8]
 8009140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009142:	4a22      	ldr	r2, [pc, #136]	@ (80091cc <xTaskIncrementTick+0x160>)
 8009144:	6013      	str	r3, [r2, #0]
 8009146:	68bb      	ldr	r3, [r7, #8]
 8009148:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800914a:	4613      	mov	r3, r2
 800914c:	009b      	lsls	r3, r3, #2
 800914e:	4413      	add	r3, r2
 8009150:	009b      	lsls	r3, r3, #2
 8009152:	4a1f      	ldr	r2, [pc, #124]	@ (80091d0 <xTaskIncrementTick+0x164>)
 8009154:	441a      	add	r2, r3
 8009156:	68bb      	ldr	r3, [r7, #8]
 8009158:	3304      	adds	r3, #4
 800915a:	4619      	mov	r1, r3
 800915c:	4610      	mov	r0, r2
 800915e:	f7fe fb08 	bl	8007772 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009162:	68bb      	ldr	r3, [r7, #8]
 8009164:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009166:	4b1b      	ldr	r3, [pc, #108]	@ (80091d4 <xTaskIncrementTick+0x168>)
 8009168:	681b      	ldr	r3, [r3, #0]
 800916a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800916c:	429a      	cmp	r2, r3
 800916e:	d3b8      	bcc.n	80090e2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009170:	2301      	movs	r3, #1
 8009172:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009174:	e7b5      	b.n	80090e2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009176:	4b17      	ldr	r3, [pc, #92]	@ (80091d4 <xTaskIncrementTick+0x168>)
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800917c:	4914      	ldr	r1, [pc, #80]	@ (80091d0 <xTaskIncrementTick+0x164>)
 800917e:	4613      	mov	r3, r2
 8009180:	009b      	lsls	r3, r3, #2
 8009182:	4413      	add	r3, r2
 8009184:	009b      	lsls	r3, r3, #2
 8009186:	440b      	add	r3, r1
 8009188:	681b      	ldr	r3, [r3, #0]
 800918a:	2b01      	cmp	r3, #1
 800918c:	d901      	bls.n	8009192 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 800918e:	2301      	movs	r3, #1
 8009190:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009192:	4b11      	ldr	r3, [pc, #68]	@ (80091d8 <xTaskIncrementTick+0x16c>)
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d007      	beq.n	80091aa <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 800919a:	2301      	movs	r3, #1
 800919c:	617b      	str	r3, [r7, #20]
 800919e:	e004      	b.n	80091aa <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80091a0:	4b0e      	ldr	r3, [pc, #56]	@ (80091dc <xTaskIncrementTick+0x170>)
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	3301      	adds	r3, #1
 80091a6:	4a0d      	ldr	r2, [pc, #52]	@ (80091dc <xTaskIncrementTick+0x170>)
 80091a8:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80091aa:	697b      	ldr	r3, [r7, #20]
}
 80091ac:	4618      	mov	r0, r3
 80091ae:	3718      	adds	r7, #24
 80091b0:	46bd      	mov	sp, r7
 80091b2:	bd80      	pop	{r7, pc}
 80091b4:	24000ed0 	.word	0x24000ed0
 80091b8:	24000eac 	.word	0x24000eac
 80091bc:	24000e60 	.word	0x24000e60
 80091c0:	24000e64 	.word	0x24000e64
 80091c4:	24000ec0 	.word	0x24000ec0
 80091c8:	24000ec8 	.word	0x24000ec8
 80091cc:	24000eb0 	.word	0x24000eb0
 80091d0:	240009d8 	.word	0x240009d8
 80091d4:	240009d4 	.word	0x240009d4
 80091d8:	24000ebc 	.word	0x24000ebc
 80091dc:	24000eb8 	.word	0x24000eb8

080091e0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80091e0:	b480      	push	{r7}
 80091e2:	b085      	sub	sp, #20
 80091e4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80091e6:	4b28      	ldr	r3, [pc, #160]	@ (8009288 <vTaskSwitchContext+0xa8>)
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d003      	beq.n	80091f6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80091ee:	4b27      	ldr	r3, [pc, #156]	@ (800928c <vTaskSwitchContext+0xac>)
 80091f0:	2201      	movs	r2, #1
 80091f2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80091f4:	e042      	b.n	800927c <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 80091f6:	4b25      	ldr	r3, [pc, #148]	@ (800928c <vTaskSwitchContext+0xac>)
 80091f8:	2200      	movs	r2, #0
 80091fa:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80091fc:	4b24      	ldr	r3, [pc, #144]	@ (8009290 <vTaskSwitchContext+0xb0>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	60fb      	str	r3, [r7, #12]
 8009202:	e011      	b.n	8009228 <vTaskSwitchContext+0x48>
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	2b00      	cmp	r3, #0
 8009208:	d10b      	bne.n	8009222 <vTaskSwitchContext+0x42>
	__asm volatile
 800920a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800920e:	f383 8811 	msr	BASEPRI, r3
 8009212:	f3bf 8f6f 	isb	sy
 8009216:	f3bf 8f4f 	dsb	sy
 800921a:	607b      	str	r3, [r7, #4]
}
 800921c:	bf00      	nop
 800921e:	bf00      	nop
 8009220:	e7fd      	b.n	800921e <vTaskSwitchContext+0x3e>
 8009222:	68fb      	ldr	r3, [r7, #12]
 8009224:	3b01      	subs	r3, #1
 8009226:	60fb      	str	r3, [r7, #12]
 8009228:	491a      	ldr	r1, [pc, #104]	@ (8009294 <vTaskSwitchContext+0xb4>)
 800922a:	68fa      	ldr	r2, [r7, #12]
 800922c:	4613      	mov	r3, r2
 800922e:	009b      	lsls	r3, r3, #2
 8009230:	4413      	add	r3, r2
 8009232:	009b      	lsls	r3, r3, #2
 8009234:	440b      	add	r3, r1
 8009236:	681b      	ldr	r3, [r3, #0]
 8009238:	2b00      	cmp	r3, #0
 800923a:	d0e3      	beq.n	8009204 <vTaskSwitchContext+0x24>
 800923c:	68fa      	ldr	r2, [r7, #12]
 800923e:	4613      	mov	r3, r2
 8009240:	009b      	lsls	r3, r3, #2
 8009242:	4413      	add	r3, r2
 8009244:	009b      	lsls	r3, r3, #2
 8009246:	4a13      	ldr	r2, [pc, #76]	@ (8009294 <vTaskSwitchContext+0xb4>)
 8009248:	4413      	add	r3, r2
 800924a:	60bb      	str	r3, [r7, #8]
 800924c:	68bb      	ldr	r3, [r7, #8]
 800924e:	685b      	ldr	r3, [r3, #4]
 8009250:	685a      	ldr	r2, [r3, #4]
 8009252:	68bb      	ldr	r3, [r7, #8]
 8009254:	605a      	str	r2, [r3, #4]
 8009256:	68bb      	ldr	r3, [r7, #8]
 8009258:	685a      	ldr	r2, [r3, #4]
 800925a:	68bb      	ldr	r3, [r7, #8]
 800925c:	3308      	adds	r3, #8
 800925e:	429a      	cmp	r2, r3
 8009260:	d104      	bne.n	800926c <vTaskSwitchContext+0x8c>
 8009262:	68bb      	ldr	r3, [r7, #8]
 8009264:	685b      	ldr	r3, [r3, #4]
 8009266:	685a      	ldr	r2, [r3, #4]
 8009268:	68bb      	ldr	r3, [r7, #8]
 800926a:	605a      	str	r2, [r3, #4]
 800926c:	68bb      	ldr	r3, [r7, #8]
 800926e:	685b      	ldr	r3, [r3, #4]
 8009270:	68db      	ldr	r3, [r3, #12]
 8009272:	4a09      	ldr	r2, [pc, #36]	@ (8009298 <vTaskSwitchContext+0xb8>)
 8009274:	6013      	str	r3, [r2, #0]
 8009276:	4a06      	ldr	r2, [pc, #24]	@ (8009290 <vTaskSwitchContext+0xb0>)
 8009278:	68fb      	ldr	r3, [r7, #12]
 800927a:	6013      	str	r3, [r2, #0]
}
 800927c:	bf00      	nop
 800927e:	3714      	adds	r7, #20
 8009280:	46bd      	mov	sp, r7
 8009282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009286:	4770      	bx	lr
 8009288:	24000ed0 	.word	0x24000ed0
 800928c:	24000ebc 	.word	0x24000ebc
 8009290:	24000eb0 	.word	0x24000eb0
 8009294:	240009d8 	.word	0x240009d8
 8009298:	240009d4 	.word	0x240009d4

0800929c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b084      	sub	sp, #16
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
 80092a4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d10b      	bne.n	80092c4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80092ac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092b0:	f383 8811 	msr	BASEPRI, r3
 80092b4:	f3bf 8f6f 	isb	sy
 80092b8:	f3bf 8f4f 	dsb	sy
 80092bc:	60fb      	str	r3, [r7, #12]
}
 80092be:	bf00      	nop
 80092c0:	bf00      	nop
 80092c2:	e7fd      	b.n	80092c0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80092c4:	4b07      	ldr	r3, [pc, #28]	@ (80092e4 <vTaskPlaceOnEventList+0x48>)
 80092c6:	681b      	ldr	r3, [r3, #0]
 80092c8:	3318      	adds	r3, #24
 80092ca:	4619      	mov	r1, r3
 80092cc:	6878      	ldr	r0, [r7, #4]
 80092ce:	f7fe fa74 	bl	80077ba <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80092d2:	2101      	movs	r1, #1
 80092d4:	6838      	ldr	r0, [r7, #0]
 80092d6:	f000 fb91 	bl	80099fc <prvAddCurrentTaskToDelayedList>
}
 80092da:	bf00      	nop
 80092dc:	3710      	adds	r7, #16
 80092de:	46bd      	mov	sp, r7
 80092e0:	bd80      	pop	{r7, pc}
 80092e2:	bf00      	nop
 80092e4:	240009d4 	.word	0x240009d4

080092e8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80092e8:	b580      	push	{r7, lr}
 80092ea:	b086      	sub	sp, #24
 80092ec:	af00      	add	r7, sp, #0
 80092ee:	60f8      	str	r0, [r7, #12]
 80092f0:	60b9      	str	r1, [r7, #8]
 80092f2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	2b00      	cmp	r3, #0
 80092f8:	d10b      	bne.n	8009312 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80092fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092fe:	f383 8811 	msr	BASEPRI, r3
 8009302:	f3bf 8f6f 	isb	sy
 8009306:	f3bf 8f4f 	dsb	sy
 800930a:	617b      	str	r3, [r7, #20]
}
 800930c:	bf00      	nop
 800930e:	bf00      	nop
 8009310:	e7fd      	b.n	800930e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009312:	4b0a      	ldr	r3, [pc, #40]	@ (800933c <vTaskPlaceOnEventListRestricted+0x54>)
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	3318      	adds	r3, #24
 8009318:	4619      	mov	r1, r3
 800931a:	68f8      	ldr	r0, [r7, #12]
 800931c:	f7fe fa29 	bl	8007772 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d002      	beq.n	800932c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8009326:	f04f 33ff 	mov.w	r3, #4294967295
 800932a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800932c:	6879      	ldr	r1, [r7, #4]
 800932e:	68b8      	ldr	r0, [r7, #8]
 8009330:	f000 fb64 	bl	80099fc <prvAddCurrentTaskToDelayedList>
	}
 8009334:	bf00      	nop
 8009336:	3718      	adds	r7, #24
 8009338:	46bd      	mov	sp, r7
 800933a:	bd80      	pop	{r7, pc}
 800933c:	240009d4 	.word	0x240009d4

08009340 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009340:	b580      	push	{r7, lr}
 8009342:	b086      	sub	sp, #24
 8009344:	af00      	add	r7, sp, #0
 8009346:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	68db      	ldr	r3, [r3, #12]
 800934c:	68db      	ldr	r3, [r3, #12]
 800934e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009350:	693b      	ldr	r3, [r7, #16]
 8009352:	2b00      	cmp	r3, #0
 8009354:	d10b      	bne.n	800936e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800935a:	f383 8811 	msr	BASEPRI, r3
 800935e:	f3bf 8f6f 	isb	sy
 8009362:	f3bf 8f4f 	dsb	sy
 8009366:	60fb      	str	r3, [r7, #12]
}
 8009368:	bf00      	nop
 800936a:	bf00      	nop
 800936c:	e7fd      	b.n	800936a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800936e:	693b      	ldr	r3, [r7, #16]
 8009370:	3318      	adds	r3, #24
 8009372:	4618      	mov	r0, r3
 8009374:	f7fe fa5a 	bl	800782c <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009378:	4b1d      	ldr	r3, [pc, #116]	@ (80093f0 <xTaskRemoveFromEventList+0xb0>)
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d11d      	bne.n	80093bc <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009380:	693b      	ldr	r3, [r7, #16]
 8009382:	3304      	adds	r3, #4
 8009384:	4618      	mov	r0, r3
 8009386:	f7fe fa51 	bl	800782c <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800938a:	693b      	ldr	r3, [r7, #16]
 800938c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800938e:	4b19      	ldr	r3, [pc, #100]	@ (80093f4 <xTaskRemoveFromEventList+0xb4>)
 8009390:	681b      	ldr	r3, [r3, #0]
 8009392:	429a      	cmp	r2, r3
 8009394:	d903      	bls.n	800939e <xTaskRemoveFromEventList+0x5e>
 8009396:	693b      	ldr	r3, [r7, #16]
 8009398:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800939a:	4a16      	ldr	r2, [pc, #88]	@ (80093f4 <xTaskRemoveFromEventList+0xb4>)
 800939c:	6013      	str	r3, [r2, #0]
 800939e:	693b      	ldr	r3, [r7, #16]
 80093a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093a2:	4613      	mov	r3, r2
 80093a4:	009b      	lsls	r3, r3, #2
 80093a6:	4413      	add	r3, r2
 80093a8:	009b      	lsls	r3, r3, #2
 80093aa:	4a13      	ldr	r2, [pc, #76]	@ (80093f8 <xTaskRemoveFromEventList+0xb8>)
 80093ac:	441a      	add	r2, r3
 80093ae:	693b      	ldr	r3, [r7, #16]
 80093b0:	3304      	adds	r3, #4
 80093b2:	4619      	mov	r1, r3
 80093b4:	4610      	mov	r0, r2
 80093b6:	f7fe f9dc 	bl	8007772 <vListInsertEnd>
 80093ba:	e005      	b.n	80093c8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80093bc:	693b      	ldr	r3, [r7, #16]
 80093be:	3318      	adds	r3, #24
 80093c0:	4619      	mov	r1, r3
 80093c2:	480e      	ldr	r0, [pc, #56]	@ (80093fc <xTaskRemoveFromEventList+0xbc>)
 80093c4:	f7fe f9d5 	bl	8007772 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80093c8:	693b      	ldr	r3, [r7, #16]
 80093ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093cc:	4b0c      	ldr	r3, [pc, #48]	@ (8009400 <xTaskRemoveFromEventList+0xc0>)
 80093ce:	681b      	ldr	r3, [r3, #0]
 80093d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093d2:	429a      	cmp	r2, r3
 80093d4:	d905      	bls.n	80093e2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80093d6:	2301      	movs	r3, #1
 80093d8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80093da:	4b0a      	ldr	r3, [pc, #40]	@ (8009404 <xTaskRemoveFromEventList+0xc4>)
 80093dc:	2201      	movs	r2, #1
 80093de:	601a      	str	r2, [r3, #0]
 80093e0:	e001      	b.n	80093e6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80093e2:	2300      	movs	r3, #0
 80093e4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80093e6:	697b      	ldr	r3, [r7, #20]
}
 80093e8:	4618      	mov	r0, r3
 80093ea:	3718      	adds	r7, #24
 80093ec:	46bd      	mov	sp, r7
 80093ee:	bd80      	pop	{r7, pc}
 80093f0:	24000ed0 	.word	0x24000ed0
 80093f4:	24000eb0 	.word	0x24000eb0
 80093f8:	240009d8 	.word	0x240009d8
 80093fc:	24000e68 	.word	0x24000e68
 8009400:	240009d4 	.word	0x240009d4
 8009404:	24000ebc 	.word	0x24000ebc

08009408 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009408:	b480      	push	{r7}
 800940a:	b083      	sub	sp, #12
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009410:	4b06      	ldr	r3, [pc, #24]	@ (800942c <vTaskInternalSetTimeOutState+0x24>)
 8009412:	681a      	ldr	r2, [r3, #0]
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009418:	4b05      	ldr	r3, [pc, #20]	@ (8009430 <vTaskInternalSetTimeOutState+0x28>)
 800941a:	681a      	ldr	r2, [r3, #0]
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	605a      	str	r2, [r3, #4]
}
 8009420:	bf00      	nop
 8009422:	370c      	adds	r7, #12
 8009424:	46bd      	mov	sp, r7
 8009426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800942a:	4770      	bx	lr
 800942c:	24000ec0 	.word	0x24000ec0
 8009430:	24000eac 	.word	0x24000eac

08009434 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009434:	b580      	push	{r7, lr}
 8009436:	b088      	sub	sp, #32
 8009438:	af00      	add	r7, sp, #0
 800943a:	6078      	str	r0, [r7, #4]
 800943c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800943e:	687b      	ldr	r3, [r7, #4]
 8009440:	2b00      	cmp	r3, #0
 8009442:	d10b      	bne.n	800945c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009448:	f383 8811 	msr	BASEPRI, r3
 800944c:	f3bf 8f6f 	isb	sy
 8009450:	f3bf 8f4f 	dsb	sy
 8009454:	613b      	str	r3, [r7, #16]
}
 8009456:	bf00      	nop
 8009458:	bf00      	nop
 800945a:	e7fd      	b.n	8009458 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	2b00      	cmp	r3, #0
 8009460:	d10b      	bne.n	800947a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009466:	f383 8811 	msr	BASEPRI, r3
 800946a:	f3bf 8f6f 	isb	sy
 800946e:	f3bf 8f4f 	dsb	sy
 8009472:	60fb      	str	r3, [r7, #12]
}
 8009474:	bf00      	nop
 8009476:	bf00      	nop
 8009478:	e7fd      	b.n	8009476 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 800947a:	f000 ff9d 	bl	800a3b8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800947e:	4b1d      	ldr	r3, [pc, #116]	@ (80094f4 <xTaskCheckForTimeOut+0xc0>)
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	685b      	ldr	r3, [r3, #4]
 8009488:	69ba      	ldr	r2, [r7, #24]
 800948a:	1ad3      	subs	r3, r2, r3
 800948c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800948e:	683b      	ldr	r3, [r7, #0]
 8009490:	681b      	ldr	r3, [r3, #0]
 8009492:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009496:	d102      	bne.n	800949e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009498:	2300      	movs	r3, #0
 800949a:	61fb      	str	r3, [r7, #28]
 800949c:	e023      	b.n	80094e6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	681a      	ldr	r2, [r3, #0]
 80094a2:	4b15      	ldr	r3, [pc, #84]	@ (80094f8 <xTaskCheckForTimeOut+0xc4>)
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	429a      	cmp	r2, r3
 80094a8:	d007      	beq.n	80094ba <xTaskCheckForTimeOut+0x86>
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	685b      	ldr	r3, [r3, #4]
 80094ae:	69ba      	ldr	r2, [r7, #24]
 80094b0:	429a      	cmp	r2, r3
 80094b2:	d302      	bcc.n	80094ba <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80094b4:	2301      	movs	r3, #1
 80094b6:	61fb      	str	r3, [r7, #28]
 80094b8:	e015      	b.n	80094e6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	697a      	ldr	r2, [r7, #20]
 80094c0:	429a      	cmp	r2, r3
 80094c2:	d20b      	bcs.n	80094dc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80094c4:	683b      	ldr	r3, [r7, #0]
 80094c6:	681a      	ldr	r2, [r3, #0]
 80094c8:	697b      	ldr	r3, [r7, #20]
 80094ca:	1ad2      	subs	r2, r2, r3
 80094cc:	683b      	ldr	r3, [r7, #0]
 80094ce:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80094d0:	6878      	ldr	r0, [r7, #4]
 80094d2:	f7ff ff99 	bl	8009408 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80094d6:	2300      	movs	r3, #0
 80094d8:	61fb      	str	r3, [r7, #28]
 80094da:	e004      	b.n	80094e6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80094dc:	683b      	ldr	r3, [r7, #0]
 80094de:	2200      	movs	r2, #0
 80094e0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80094e2:	2301      	movs	r3, #1
 80094e4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80094e6:	f000 ff99 	bl	800a41c <vPortExitCritical>

	return xReturn;
 80094ea:	69fb      	ldr	r3, [r7, #28]
}
 80094ec:	4618      	mov	r0, r3
 80094ee:	3720      	adds	r7, #32
 80094f0:	46bd      	mov	sp, r7
 80094f2:	bd80      	pop	{r7, pc}
 80094f4:	24000eac 	.word	0x24000eac
 80094f8:	24000ec0 	.word	0x24000ec0

080094fc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80094fc:	b480      	push	{r7}
 80094fe:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009500:	4b03      	ldr	r3, [pc, #12]	@ (8009510 <vTaskMissedYield+0x14>)
 8009502:	2201      	movs	r2, #1
 8009504:	601a      	str	r2, [r3, #0]
}
 8009506:	bf00      	nop
 8009508:	46bd      	mov	sp, r7
 800950a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800950e:	4770      	bx	lr
 8009510:	24000ebc 	.word	0x24000ebc

08009514 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009514:	b580      	push	{r7, lr}
 8009516:	b082      	sub	sp, #8
 8009518:	af00      	add	r7, sp, #0
 800951a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800951c:	f000 f852 	bl	80095c4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009520:	4b06      	ldr	r3, [pc, #24]	@ (800953c <prvIdleTask+0x28>)
 8009522:	681b      	ldr	r3, [r3, #0]
 8009524:	2b01      	cmp	r3, #1
 8009526:	d9f9      	bls.n	800951c <prvIdleTask+0x8>
			{
				taskYIELD();
 8009528:	4b05      	ldr	r3, [pc, #20]	@ (8009540 <prvIdleTask+0x2c>)
 800952a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800952e:	601a      	str	r2, [r3, #0]
 8009530:	f3bf 8f4f 	dsb	sy
 8009534:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009538:	e7f0      	b.n	800951c <prvIdleTask+0x8>
 800953a:	bf00      	nop
 800953c:	240009d8 	.word	0x240009d8
 8009540:	e000ed04 	.word	0xe000ed04

08009544 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b082      	sub	sp, #8
 8009548:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800954a:	2300      	movs	r3, #0
 800954c:	607b      	str	r3, [r7, #4]
 800954e:	e00c      	b.n	800956a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009550:	687a      	ldr	r2, [r7, #4]
 8009552:	4613      	mov	r3, r2
 8009554:	009b      	lsls	r3, r3, #2
 8009556:	4413      	add	r3, r2
 8009558:	009b      	lsls	r3, r3, #2
 800955a:	4a12      	ldr	r2, [pc, #72]	@ (80095a4 <prvInitialiseTaskLists+0x60>)
 800955c:	4413      	add	r3, r2
 800955e:	4618      	mov	r0, r3
 8009560:	f7fe f8da 	bl	8007718 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	3301      	adds	r3, #1
 8009568:	607b      	str	r3, [r7, #4]
 800956a:	687b      	ldr	r3, [r7, #4]
 800956c:	2b37      	cmp	r3, #55	@ 0x37
 800956e:	d9ef      	bls.n	8009550 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009570:	480d      	ldr	r0, [pc, #52]	@ (80095a8 <prvInitialiseTaskLists+0x64>)
 8009572:	f7fe f8d1 	bl	8007718 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009576:	480d      	ldr	r0, [pc, #52]	@ (80095ac <prvInitialiseTaskLists+0x68>)
 8009578:	f7fe f8ce 	bl	8007718 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800957c:	480c      	ldr	r0, [pc, #48]	@ (80095b0 <prvInitialiseTaskLists+0x6c>)
 800957e:	f7fe f8cb 	bl	8007718 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009582:	480c      	ldr	r0, [pc, #48]	@ (80095b4 <prvInitialiseTaskLists+0x70>)
 8009584:	f7fe f8c8 	bl	8007718 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009588:	480b      	ldr	r0, [pc, #44]	@ (80095b8 <prvInitialiseTaskLists+0x74>)
 800958a:	f7fe f8c5 	bl	8007718 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800958e:	4b0b      	ldr	r3, [pc, #44]	@ (80095bc <prvInitialiseTaskLists+0x78>)
 8009590:	4a05      	ldr	r2, [pc, #20]	@ (80095a8 <prvInitialiseTaskLists+0x64>)
 8009592:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009594:	4b0a      	ldr	r3, [pc, #40]	@ (80095c0 <prvInitialiseTaskLists+0x7c>)
 8009596:	4a05      	ldr	r2, [pc, #20]	@ (80095ac <prvInitialiseTaskLists+0x68>)
 8009598:	601a      	str	r2, [r3, #0]
}
 800959a:	bf00      	nop
 800959c:	3708      	adds	r7, #8
 800959e:	46bd      	mov	sp, r7
 80095a0:	bd80      	pop	{r7, pc}
 80095a2:	bf00      	nop
 80095a4:	240009d8 	.word	0x240009d8
 80095a8:	24000e38 	.word	0x24000e38
 80095ac:	24000e4c 	.word	0x24000e4c
 80095b0:	24000e68 	.word	0x24000e68
 80095b4:	24000e7c 	.word	0x24000e7c
 80095b8:	24000e94 	.word	0x24000e94
 80095bc:	24000e60 	.word	0x24000e60
 80095c0:	24000e64 	.word	0x24000e64

080095c4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80095c4:	b580      	push	{r7, lr}
 80095c6:	b082      	sub	sp, #8
 80095c8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80095ca:	e019      	b.n	8009600 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80095cc:	f000 fef4 	bl	800a3b8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80095d0:	4b10      	ldr	r3, [pc, #64]	@ (8009614 <prvCheckTasksWaitingTermination+0x50>)
 80095d2:	68db      	ldr	r3, [r3, #12]
 80095d4:	68db      	ldr	r3, [r3, #12]
 80095d6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	3304      	adds	r3, #4
 80095dc:	4618      	mov	r0, r3
 80095de:	f7fe f925 	bl	800782c <uxListRemove>
				--uxCurrentNumberOfTasks;
 80095e2:	4b0d      	ldr	r3, [pc, #52]	@ (8009618 <prvCheckTasksWaitingTermination+0x54>)
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	3b01      	subs	r3, #1
 80095e8:	4a0b      	ldr	r2, [pc, #44]	@ (8009618 <prvCheckTasksWaitingTermination+0x54>)
 80095ea:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80095ec:	4b0b      	ldr	r3, [pc, #44]	@ (800961c <prvCheckTasksWaitingTermination+0x58>)
 80095ee:	681b      	ldr	r3, [r3, #0]
 80095f0:	3b01      	subs	r3, #1
 80095f2:	4a0a      	ldr	r2, [pc, #40]	@ (800961c <prvCheckTasksWaitingTermination+0x58>)
 80095f4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80095f6:	f000 ff11 	bl	800a41c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80095fa:	6878      	ldr	r0, [r7, #4]
 80095fc:	f000 f810 	bl	8009620 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009600:	4b06      	ldr	r3, [pc, #24]	@ (800961c <prvCheckTasksWaitingTermination+0x58>)
 8009602:	681b      	ldr	r3, [r3, #0]
 8009604:	2b00      	cmp	r3, #0
 8009606:	d1e1      	bne.n	80095cc <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009608:	bf00      	nop
 800960a:	bf00      	nop
 800960c:	3708      	adds	r7, #8
 800960e:	46bd      	mov	sp, r7
 8009610:	bd80      	pop	{r7, pc}
 8009612:	bf00      	nop
 8009614:	24000e7c 	.word	0x24000e7c
 8009618:	24000ea8 	.word	0x24000ea8
 800961c:	24000e90 	.word	0x24000e90

08009620 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009620:	b580      	push	{r7, lr}
 8009622:	b084      	sub	sp, #16
 8009624:	af00      	add	r7, sp, #0
 8009626:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800962e:	2b00      	cmp	r3, #0
 8009630:	d108      	bne.n	8009644 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009636:	4618      	mov	r0, r3
 8009638:	f001 f8ae 	bl	800a798 <vPortFree>
				vPortFree( pxTCB );
 800963c:	6878      	ldr	r0, [r7, #4]
 800963e:	f001 f8ab 	bl	800a798 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009642:	e019      	b.n	8009678 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800964a:	2b01      	cmp	r3, #1
 800964c:	d103      	bne.n	8009656 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800964e:	6878      	ldr	r0, [r7, #4]
 8009650:	f001 f8a2 	bl	800a798 <vPortFree>
	}
 8009654:	e010      	b.n	8009678 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800965c:	2b02      	cmp	r3, #2
 800965e:	d00b      	beq.n	8009678 <prvDeleteTCB+0x58>
	__asm volatile
 8009660:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009664:	f383 8811 	msr	BASEPRI, r3
 8009668:	f3bf 8f6f 	isb	sy
 800966c:	f3bf 8f4f 	dsb	sy
 8009670:	60fb      	str	r3, [r7, #12]
}
 8009672:	bf00      	nop
 8009674:	bf00      	nop
 8009676:	e7fd      	b.n	8009674 <prvDeleteTCB+0x54>
	}
 8009678:	bf00      	nop
 800967a:	3710      	adds	r7, #16
 800967c:	46bd      	mov	sp, r7
 800967e:	bd80      	pop	{r7, pc}

08009680 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009680:	b480      	push	{r7}
 8009682:	b083      	sub	sp, #12
 8009684:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009686:	4b0c      	ldr	r3, [pc, #48]	@ (80096b8 <prvResetNextTaskUnblockTime+0x38>)
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	681b      	ldr	r3, [r3, #0]
 800968c:	2b00      	cmp	r3, #0
 800968e:	d104      	bne.n	800969a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009690:	4b0a      	ldr	r3, [pc, #40]	@ (80096bc <prvResetNextTaskUnblockTime+0x3c>)
 8009692:	f04f 32ff 	mov.w	r2, #4294967295
 8009696:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009698:	e008      	b.n	80096ac <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800969a:	4b07      	ldr	r3, [pc, #28]	@ (80096b8 <prvResetNextTaskUnblockTime+0x38>)
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	68db      	ldr	r3, [r3, #12]
 80096a0:	68db      	ldr	r3, [r3, #12]
 80096a2:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	685b      	ldr	r3, [r3, #4]
 80096a8:	4a04      	ldr	r2, [pc, #16]	@ (80096bc <prvResetNextTaskUnblockTime+0x3c>)
 80096aa:	6013      	str	r3, [r2, #0]
}
 80096ac:	bf00      	nop
 80096ae:	370c      	adds	r7, #12
 80096b0:	46bd      	mov	sp, r7
 80096b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096b6:	4770      	bx	lr
 80096b8:	24000e60 	.word	0x24000e60
 80096bc:	24000ec8 	.word	0x24000ec8

080096c0 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 80096c0:	b480      	push	{r7}
 80096c2:	b083      	sub	sp, #12
 80096c4:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 80096c6:	4b05      	ldr	r3, [pc, #20]	@ (80096dc <xTaskGetCurrentTaskHandle+0x1c>)
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	607b      	str	r3, [r7, #4]

		return xReturn;
 80096cc:	687b      	ldr	r3, [r7, #4]
	}
 80096ce:	4618      	mov	r0, r3
 80096d0:	370c      	adds	r7, #12
 80096d2:	46bd      	mov	sp, r7
 80096d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d8:	4770      	bx	lr
 80096da:	bf00      	nop
 80096dc:	240009d4 	.word	0x240009d4

080096e0 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80096e0:	b480      	push	{r7}
 80096e2:	b083      	sub	sp, #12
 80096e4:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80096e6:	4b0b      	ldr	r3, [pc, #44]	@ (8009714 <xTaskGetSchedulerState+0x34>)
 80096e8:	681b      	ldr	r3, [r3, #0]
 80096ea:	2b00      	cmp	r3, #0
 80096ec:	d102      	bne.n	80096f4 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80096ee:	2301      	movs	r3, #1
 80096f0:	607b      	str	r3, [r7, #4]
 80096f2:	e008      	b.n	8009706 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80096f4:	4b08      	ldr	r3, [pc, #32]	@ (8009718 <xTaskGetSchedulerState+0x38>)
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d102      	bne.n	8009702 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80096fc:	2302      	movs	r3, #2
 80096fe:	607b      	str	r3, [r7, #4]
 8009700:	e001      	b.n	8009706 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009702:	2300      	movs	r3, #0
 8009704:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009706:	687b      	ldr	r3, [r7, #4]
	}
 8009708:	4618      	mov	r0, r3
 800970a:	370c      	adds	r7, #12
 800970c:	46bd      	mov	sp, r7
 800970e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009712:	4770      	bx	lr
 8009714:	24000eb4 	.word	0x24000eb4
 8009718:	24000ed0 	.word	0x24000ed0

0800971c <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800971c:	b580      	push	{r7, lr}
 800971e:	b084      	sub	sp, #16
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009728:	2300      	movs	r3, #0
 800972a:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800972c:	687b      	ldr	r3, [r7, #4]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d051      	beq.n	80097d6 <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009732:	68bb      	ldr	r3, [r7, #8]
 8009734:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009736:	4b2a      	ldr	r3, [pc, #168]	@ (80097e0 <xTaskPriorityInherit+0xc4>)
 8009738:	681b      	ldr	r3, [r3, #0]
 800973a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800973c:	429a      	cmp	r2, r3
 800973e:	d241      	bcs.n	80097c4 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009740:	68bb      	ldr	r3, [r7, #8]
 8009742:	699b      	ldr	r3, [r3, #24]
 8009744:	2b00      	cmp	r3, #0
 8009746:	db06      	blt.n	8009756 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009748:	4b25      	ldr	r3, [pc, #148]	@ (80097e0 <xTaskPriorityInherit+0xc4>)
 800974a:	681b      	ldr	r3, [r3, #0]
 800974c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800974e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009752:	68bb      	ldr	r3, [r7, #8]
 8009754:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009756:	68bb      	ldr	r3, [r7, #8]
 8009758:	6959      	ldr	r1, [r3, #20]
 800975a:	68bb      	ldr	r3, [r7, #8]
 800975c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800975e:	4613      	mov	r3, r2
 8009760:	009b      	lsls	r3, r3, #2
 8009762:	4413      	add	r3, r2
 8009764:	009b      	lsls	r3, r3, #2
 8009766:	4a1f      	ldr	r2, [pc, #124]	@ (80097e4 <xTaskPriorityInherit+0xc8>)
 8009768:	4413      	add	r3, r2
 800976a:	4299      	cmp	r1, r3
 800976c:	d122      	bne.n	80097b4 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800976e:	68bb      	ldr	r3, [r7, #8]
 8009770:	3304      	adds	r3, #4
 8009772:	4618      	mov	r0, r3
 8009774:	f7fe f85a 	bl	800782c <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009778:	4b19      	ldr	r3, [pc, #100]	@ (80097e0 <xTaskPriorityInherit+0xc4>)
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800977e:	68bb      	ldr	r3, [r7, #8]
 8009780:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009782:	68bb      	ldr	r3, [r7, #8]
 8009784:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009786:	4b18      	ldr	r3, [pc, #96]	@ (80097e8 <xTaskPriorityInherit+0xcc>)
 8009788:	681b      	ldr	r3, [r3, #0]
 800978a:	429a      	cmp	r2, r3
 800978c:	d903      	bls.n	8009796 <xTaskPriorityInherit+0x7a>
 800978e:	68bb      	ldr	r3, [r7, #8]
 8009790:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009792:	4a15      	ldr	r2, [pc, #84]	@ (80097e8 <xTaskPriorityInherit+0xcc>)
 8009794:	6013      	str	r3, [r2, #0]
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800979a:	4613      	mov	r3, r2
 800979c:	009b      	lsls	r3, r3, #2
 800979e:	4413      	add	r3, r2
 80097a0:	009b      	lsls	r3, r3, #2
 80097a2:	4a10      	ldr	r2, [pc, #64]	@ (80097e4 <xTaskPriorityInherit+0xc8>)
 80097a4:	441a      	add	r2, r3
 80097a6:	68bb      	ldr	r3, [r7, #8]
 80097a8:	3304      	adds	r3, #4
 80097aa:	4619      	mov	r1, r3
 80097ac:	4610      	mov	r0, r2
 80097ae:	f7fd ffe0 	bl	8007772 <vListInsertEnd>
 80097b2:	e004      	b.n	80097be <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 80097b4:	4b0a      	ldr	r3, [pc, #40]	@ (80097e0 <xTaskPriorityInherit+0xc4>)
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097ba:	68bb      	ldr	r3, [r7, #8]
 80097bc:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80097be:	2301      	movs	r3, #1
 80097c0:	60fb      	str	r3, [r7, #12]
 80097c2:	e008      	b.n	80097d6 <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80097c4:	68bb      	ldr	r3, [r7, #8]
 80097c6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80097c8:	4b05      	ldr	r3, [pc, #20]	@ (80097e0 <xTaskPriorityInherit+0xc4>)
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097ce:	429a      	cmp	r2, r3
 80097d0:	d201      	bcs.n	80097d6 <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80097d2:	2301      	movs	r3, #1
 80097d4:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80097d6:	68fb      	ldr	r3, [r7, #12]
	}
 80097d8:	4618      	mov	r0, r3
 80097da:	3710      	adds	r7, #16
 80097dc:	46bd      	mov	sp, r7
 80097de:	bd80      	pop	{r7, pc}
 80097e0:	240009d4 	.word	0x240009d4
 80097e4:	240009d8 	.word	0x240009d8
 80097e8:	24000eb0 	.word	0x24000eb0

080097ec <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80097ec:	b580      	push	{r7, lr}
 80097ee:	b086      	sub	sp, #24
 80097f0:	af00      	add	r7, sp, #0
 80097f2:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80097f4:	687b      	ldr	r3, [r7, #4]
 80097f6:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80097f8:	2300      	movs	r3, #0
 80097fa:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	2b00      	cmp	r3, #0
 8009800:	d058      	beq.n	80098b4 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009802:	4b2f      	ldr	r3, [pc, #188]	@ (80098c0 <xTaskPriorityDisinherit+0xd4>)
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	693a      	ldr	r2, [r7, #16]
 8009808:	429a      	cmp	r2, r3
 800980a:	d00b      	beq.n	8009824 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 800980c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009810:	f383 8811 	msr	BASEPRI, r3
 8009814:	f3bf 8f6f 	isb	sy
 8009818:	f3bf 8f4f 	dsb	sy
 800981c:	60fb      	str	r3, [r7, #12]
}
 800981e:	bf00      	nop
 8009820:	bf00      	nop
 8009822:	e7fd      	b.n	8009820 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009824:	693b      	ldr	r3, [r7, #16]
 8009826:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009828:	2b00      	cmp	r3, #0
 800982a:	d10b      	bne.n	8009844 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 800982c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009830:	f383 8811 	msr	BASEPRI, r3
 8009834:	f3bf 8f6f 	isb	sy
 8009838:	f3bf 8f4f 	dsb	sy
 800983c:	60bb      	str	r3, [r7, #8]
}
 800983e:	bf00      	nop
 8009840:	bf00      	nop
 8009842:	e7fd      	b.n	8009840 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009844:	693b      	ldr	r3, [r7, #16]
 8009846:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009848:	1e5a      	subs	r2, r3, #1
 800984a:	693b      	ldr	r3, [r7, #16]
 800984c:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800984e:	693b      	ldr	r3, [r7, #16]
 8009850:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009852:	693b      	ldr	r3, [r7, #16]
 8009854:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009856:	429a      	cmp	r2, r3
 8009858:	d02c      	beq.n	80098b4 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800985a:	693b      	ldr	r3, [r7, #16]
 800985c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800985e:	2b00      	cmp	r3, #0
 8009860:	d128      	bne.n	80098b4 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009862:	693b      	ldr	r3, [r7, #16]
 8009864:	3304      	adds	r3, #4
 8009866:	4618      	mov	r0, r3
 8009868:	f7fd ffe0 	bl	800782c <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800986c:	693b      	ldr	r3, [r7, #16]
 800986e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009870:	693b      	ldr	r3, [r7, #16]
 8009872:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009874:	693b      	ldr	r3, [r7, #16]
 8009876:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009878:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800987c:	693b      	ldr	r3, [r7, #16]
 800987e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009880:	693b      	ldr	r3, [r7, #16]
 8009882:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009884:	4b0f      	ldr	r3, [pc, #60]	@ (80098c4 <xTaskPriorityDisinherit+0xd8>)
 8009886:	681b      	ldr	r3, [r3, #0]
 8009888:	429a      	cmp	r2, r3
 800988a:	d903      	bls.n	8009894 <xTaskPriorityDisinherit+0xa8>
 800988c:	693b      	ldr	r3, [r7, #16]
 800988e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009890:	4a0c      	ldr	r2, [pc, #48]	@ (80098c4 <xTaskPriorityDisinherit+0xd8>)
 8009892:	6013      	str	r3, [r2, #0]
 8009894:	693b      	ldr	r3, [r7, #16]
 8009896:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009898:	4613      	mov	r3, r2
 800989a:	009b      	lsls	r3, r3, #2
 800989c:	4413      	add	r3, r2
 800989e:	009b      	lsls	r3, r3, #2
 80098a0:	4a09      	ldr	r2, [pc, #36]	@ (80098c8 <xTaskPriorityDisinherit+0xdc>)
 80098a2:	441a      	add	r2, r3
 80098a4:	693b      	ldr	r3, [r7, #16]
 80098a6:	3304      	adds	r3, #4
 80098a8:	4619      	mov	r1, r3
 80098aa:	4610      	mov	r0, r2
 80098ac:	f7fd ff61 	bl	8007772 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80098b0:	2301      	movs	r3, #1
 80098b2:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80098b4:	697b      	ldr	r3, [r7, #20]
	}
 80098b6:	4618      	mov	r0, r3
 80098b8:	3718      	adds	r7, #24
 80098ba:	46bd      	mov	sp, r7
 80098bc:	bd80      	pop	{r7, pc}
 80098be:	bf00      	nop
 80098c0:	240009d4 	.word	0x240009d4
 80098c4:	24000eb0 	.word	0x24000eb0
 80098c8:	240009d8 	.word	0x240009d8

080098cc <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80098cc:	b580      	push	{r7, lr}
 80098ce:	b088      	sub	sp, #32
 80098d0:	af00      	add	r7, sp, #0
 80098d2:	6078      	str	r0, [r7, #4]
 80098d4:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80098d6:	687b      	ldr	r3, [r7, #4]
 80098d8:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80098da:	2301      	movs	r3, #1
 80098dc:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	d06c      	beq.n	80099be <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80098e4:	69bb      	ldr	r3, [r7, #24]
 80098e6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80098e8:	2b00      	cmp	r3, #0
 80098ea:	d10b      	bne.n	8009904 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 80098ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098f0:	f383 8811 	msr	BASEPRI, r3
 80098f4:	f3bf 8f6f 	isb	sy
 80098f8:	f3bf 8f4f 	dsb	sy
 80098fc:	60fb      	str	r3, [r7, #12]
}
 80098fe:	bf00      	nop
 8009900:	bf00      	nop
 8009902:	e7fd      	b.n	8009900 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8009904:	69bb      	ldr	r3, [r7, #24]
 8009906:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009908:	683a      	ldr	r2, [r7, #0]
 800990a:	429a      	cmp	r2, r3
 800990c:	d902      	bls.n	8009914 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800990e:	683b      	ldr	r3, [r7, #0]
 8009910:	61fb      	str	r3, [r7, #28]
 8009912:	e002      	b.n	800991a <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8009914:	69bb      	ldr	r3, [r7, #24]
 8009916:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009918:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800991a:	69bb      	ldr	r3, [r7, #24]
 800991c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800991e:	69fa      	ldr	r2, [r7, #28]
 8009920:	429a      	cmp	r2, r3
 8009922:	d04c      	beq.n	80099be <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8009924:	69bb      	ldr	r3, [r7, #24]
 8009926:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009928:	697a      	ldr	r2, [r7, #20]
 800992a:	429a      	cmp	r2, r3
 800992c:	d147      	bne.n	80099be <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800992e:	4b26      	ldr	r3, [pc, #152]	@ (80099c8 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	69ba      	ldr	r2, [r7, #24]
 8009934:	429a      	cmp	r2, r3
 8009936:	d10b      	bne.n	8009950 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 8009938:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800993c:	f383 8811 	msr	BASEPRI, r3
 8009940:	f3bf 8f6f 	isb	sy
 8009944:	f3bf 8f4f 	dsb	sy
 8009948:	60bb      	str	r3, [r7, #8]
}
 800994a:	bf00      	nop
 800994c:	bf00      	nop
 800994e:	e7fd      	b.n	800994c <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8009950:	69bb      	ldr	r3, [r7, #24]
 8009952:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009954:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 8009956:	69bb      	ldr	r3, [r7, #24]
 8009958:	69fa      	ldr	r2, [r7, #28]
 800995a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800995c:	69bb      	ldr	r3, [r7, #24]
 800995e:	699b      	ldr	r3, [r3, #24]
 8009960:	2b00      	cmp	r3, #0
 8009962:	db04      	blt.n	800996e <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009964:	69fb      	ldr	r3, [r7, #28]
 8009966:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800996a:	69bb      	ldr	r3, [r7, #24]
 800996c:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800996e:	69bb      	ldr	r3, [r7, #24]
 8009970:	6959      	ldr	r1, [r3, #20]
 8009972:	693a      	ldr	r2, [r7, #16]
 8009974:	4613      	mov	r3, r2
 8009976:	009b      	lsls	r3, r3, #2
 8009978:	4413      	add	r3, r2
 800997a:	009b      	lsls	r3, r3, #2
 800997c:	4a13      	ldr	r2, [pc, #76]	@ (80099cc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800997e:	4413      	add	r3, r2
 8009980:	4299      	cmp	r1, r3
 8009982:	d11c      	bne.n	80099be <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009984:	69bb      	ldr	r3, [r7, #24]
 8009986:	3304      	adds	r3, #4
 8009988:	4618      	mov	r0, r3
 800998a:	f7fd ff4f 	bl	800782c <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800998e:	69bb      	ldr	r3, [r7, #24]
 8009990:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009992:	4b0f      	ldr	r3, [pc, #60]	@ (80099d0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	429a      	cmp	r2, r3
 8009998:	d903      	bls.n	80099a2 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800999a:	69bb      	ldr	r3, [r7, #24]
 800999c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800999e:	4a0c      	ldr	r2, [pc, #48]	@ (80099d0 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 80099a0:	6013      	str	r3, [r2, #0]
 80099a2:	69bb      	ldr	r3, [r7, #24]
 80099a4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80099a6:	4613      	mov	r3, r2
 80099a8:	009b      	lsls	r3, r3, #2
 80099aa:	4413      	add	r3, r2
 80099ac:	009b      	lsls	r3, r3, #2
 80099ae:	4a07      	ldr	r2, [pc, #28]	@ (80099cc <vTaskPriorityDisinheritAfterTimeout+0x100>)
 80099b0:	441a      	add	r2, r3
 80099b2:	69bb      	ldr	r3, [r7, #24]
 80099b4:	3304      	adds	r3, #4
 80099b6:	4619      	mov	r1, r3
 80099b8:	4610      	mov	r0, r2
 80099ba:	f7fd feda 	bl	8007772 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80099be:	bf00      	nop
 80099c0:	3720      	adds	r7, #32
 80099c2:	46bd      	mov	sp, r7
 80099c4:	bd80      	pop	{r7, pc}
 80099c6:	bf00      	nop
 80099c8:	240009d4 	.word	0x240009d4
 80099cc:	240009d8 	.word	0x240009d8
 80099d0:	24000eb0 	.word	0x24000eb0

080099d4 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 80099d4:	b480      	push	{r7}
 80099d6:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 80099d8:	4b07      	ldr	r3, [pc, #28]	@ (80099f8 <pvTaskIncrementMutexHeldCount+0x24>)
 80099da:	681b      	ldr	r3, [r3, #0]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	d004      	beq.n	80099ea <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 80099e0:	4b05      	ldr	r3, [pc, #20]	@ (80099f8 <pvTaskIncrementMutexHeldCount+0x24>)
 80099e2:	681b      	ldr	r3, [r3, #0]
 80099e4:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80099e6:	3201      	adds	r2, #1
 80099e8:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 80099ea:	4b03      	ldr	r3, [pc, #12]	@ (80099f8 <pvTaskIncrementMutexHeldCount+0x24>)
 80099ec:	681b      	ldr	r3, [r3, #0]
	}
 80099ee:	4618      	mov	r0, r3
 80099f0:	46bd      	mov	sp, r7
 80099f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f6:	4770      	bx	lr
 80099f8:	240009d4 	.word	0x240009d4

080099fc <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80099fc:	b580      	push	{r7, lr}
 80099fe:	b084      	sub	sp, #16
 8009a00:	af00      	add	r7, sp, #0
 8009a02:	6078      	str	r0, [r7, #4]
 8009a04:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009a06:	4b21      	ldr	r3, [pc, #132]	@ (8009a8c <prvAddCurrentTaskToDelayedList+0x90>)
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009a0c:	4b20      	ldr	r3, [pc, #128]	@ (8009a90 <prvAddCurrentTaskToDelayedList+0x94>)
 8009a0e:	681b      	ldr	r3, [r3, #0]
 8009a10:	3304      	adds	r3, #4
 8009a12:	4618      	mov	r0, r3
 8009a14:	f7fd ff0a 	bl	800782c <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009a18:	687b      	ldr	r3, [r7, #4]
 8009a1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a1e:	d10a      	bne.n	8009a36 <prvAddCurrentTaskToDelayedList+0x3a>
 8009a20:	683b      	ldr	r3, [r7, #0]
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d007      	beq.n	8009a36 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a26:	4b1a      	ldr	r3, [pc, #104]	@ (8009a90 <prvAddCurrentTaskToDelayedList+0x94>)
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	3304      	adds	r3, #4
 8009a2c:	4619      	mov	r1, r3
 8009a2e:	4819      	ldr	r0, [pc, #100]	@ (8009a94 <prvAddCurrentTaskToDelayedList+0x98>)
 8009a30:	f7fd fe9f 	bl	8007772 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009a34:	e026      	b.n	8009a84 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009a36:	68fa      	ldr	r2, [r7, #12]
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	4413      	add	r3, r2
 8009a3c:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009a3e:	4b14      	ldr	r3, [pc, #80]	@ (8009a90 <prvAddCurrentTaskToDelayedList+0x94>)
 8009a40:	681b      	ldr	r3, [r3, #0]
 8009a42:	68ba      	ldr	r2, [r7, #8]
 8009a44:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009a46:	68ba      	ldr	r2, [r7, #8]
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	429a      	cmp	r2, r3
 8009a4c:	d209      	bcs.n	8009a62 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a4e:	4b12      	ldr	r3, [pc, #72]	@ (8009a98 <prvAddCurrentTaskToDelayedList+0x9c>)
 8009a50:	681a      	ldr	r2, [r3, #0]
 8009a52:	4b0f      	ldr	r3, [pc, #60]	@ (8009a90 <prvAddCurrentTaskToDelayedList+0x94>)
 8009a54:	681b      	ldr	r3, [r3, #0]
 8009a56:	3304      	adds	r3, #4
 8009a58:	4619      	mov	r1, r3
 8009a5a:	4610      	mov	r0, r2
 8009a5c:	f7fd fead 	bl	80077ba <vListInsert>
}
 8009a60:	e010      	b.n	8009a84 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009a62:	4b0e      	ldr	r3, [pc, #56]	@ (8009a9c <prvAddCurrentTaskToDelayedList+0xa0>)
 8009a64:	681a      	ldr	r2, [r3, #0]
 8009a66:	4b0a      	ldr	r3, [pc, #40]	@ (8009a90 <prvAddCurrentTaskToDelayedList+0x94>)
 8009a68:	681b      	ldr	r3, [r3, #0]
 8009a6a:	3304      	adds	r3, #4
 8009a6c:	4619      	mov	r1, r3
 8009a6e:	4610      	mov	r0, r2
 8009a70:	f7fd fea3 	bl	80077ba <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009a74:	4b0a      	ldr	r3, [pc, #40]	@ (8009aa0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	68ba      	ldr	r2, [r7, #8]
 8009a7a:	429a      	cmp	r2, r3
 8009a7c:	d202      	bcs.n	8009a84 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009a7e:	4a08      	ldr	r2, [pc, #32]	@ (8009aa0 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009a80:	68bb      	ldr	r3, [r7, #8]
 8009a82:	6013      	str	r3, [r2, #0]
}
 8009a84:	bf00      	nop
 8009a86:	3710      	adds	r7, #16
 8009a88:	46bd      	mov	sp, r7
 8009a8a:	bd80      	pop	{r7, pc}
 8009a8c:	24000eac 	.word	0x24000eac
 8009a90:	240009d4 	.word	0x240009d4
 8009a94:	24000e94 	.word	0x24000e94
 8009a98:	24000e64 	.word	0x24000e64
 8009a9c:	24000e60 	.word	0x24000e60
 8009aa0:	24000ec8 	.word	0x24000ec8

08009aa4 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009aa4:	b580      	push	{r7, lr}
 8009aa6:	b08a      	sub	sp, #40	@ 0x28
 8009aa8:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009aaa:	2300      	movs	r3, #0
 8009aac:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009aae:	f000 fb13 	bl	800a0d8 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009ab2:	4b1d      	ldr	r3, [pc, #116]	@ (8009b28 <xTimerCreateTimerTask+0x84>)
 8009ab4:	681b      	ldr	r3, [r3, #0]
 8009ab6:	2b00      	cmp	r3, #0
 8009ab8:	d021      	beq.n	8009afe <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009aba:	2300      	movs	r3, #0
 8009abc:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009abe:	2300      	movs	r3, #0
 8009ac0:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009ac2:	1d3a      	adds	r2, r7, #4
 8009ac4:	f107 0108 	add.w	r1, r7, #8
 8009ac8:	f107 030c 	add.w	r3, r7, #12
 8009acc:	4618      	mov	r0, r3
 8009ace:	f7fd fe09 	bl	80076e4 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009ad2:	6879      	ldr	r1, [r7, #4]
 8009ad4:	68bb      	ldr	r3, [r7, #8]
 8009ad6:	68fa      	ldr	r2, [r7, #12]
 8009ad8:	9202      	str	r2, [sp, #8]
 8009ada:	9301      	str	r3, [sp, #4]
 8009adc:	2302      	movs	r3, #2
 8009ade:	9300      	str	r3, [sp, #0]
 8009ae0:	2300      	movs	r3, #0
 8009ae2:	460a      	mov	r2, r1
 8009ae4:	4911      	ldr	r1, [pc, #68]	@ (8009b2c <xTimerCreateTimerTask+0x88>)
 8009ae6:	4812      	ldr	r0, [pc, #72]	@ (8009b30 <xTimerCreateTimerTask+0x8c>)
 8009ae8:	f7fe ffae 	bl	8008a48 <xTaskCreateStatic>
 8009aec:	4603      	mov	r3, r0
 8009aee:	4a11      	ldr	r2, [pc, #68]	@ (8009b34 <xTimerCreateTimerTask+0x90>)
 8009af0:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009af2:	4b10      	ldr	r3, [pc, #64]	@ (8009b34 <xTimerCreateTimerTask+0x90>)
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	2b00      	cmp	r3, #0
 8009af8:	d001      	beq.n	8009afe <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009afa:	2301      	movs	r3, #1
 8009afc:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009afe:	697b      	ldr	r3, [r7, #20]
 8009b00:	2b00      	cmp	r3, #0
 8009b02:	d10b      	bne.n	8009b1c <xTimerCreateTimerTask+0x78>
	__asm volatile
 8009b04:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b08:	f383 8811 	msr	BASEPRI, r3
 8009b0c:	f3bf 8f6f 	isb	sy
 8009b10:	f3bf 8f4f 	dsb	sy
 8009b14:	613b      	str	r3, [r7, #16]
}
 8009b16:	bf00      	nop
 8009b18:	bf00      	nop
 8009b1a:	e7fd      	b.n	8009b18 <xTimerCreateTimerTask+0x74>
	return xReturn;
 8009b1c:	697b      	ldr	r3, [r7, #20]
}
 8009b1e:	4618      	mov	r0, r3
 8009b20:	3718      	adds	r7, #24
 8009b22:	46bd      	mov	sp, r7
 8009b24:	bd80      	pop	{r7, pc}
 8009b26:	bf00      	nop
 8009b28:	24000f04 	.word	0x24000f04
 8009b2c:	08015cf0 	.word	0x08015cf0
 8009b30:	08009c71 	.word	0x08009c71
 8009b34:	24000f08 	.word	0x24000f08

08009b38 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009b38:	b580      	push	{r7, lr}
 8009b3a:	b08a      	sub	sp, #40	@ 0x28
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	60f8      	str	r0, [r7, #12]
 8009b40:	60b9      	str	r1, [r7, #8]
 8009b42:	607a      	str	r2, [r7, #4]
 8009b44:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009b46:	2300      	movs	r3, #0
 8009b48:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	d10b      	bne.n	8009b68 <xTimerGenericCommand+0x30>
	__asm volatile
 8009b50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b54:	f383 8811 	msr	BASEPRI, r3
 8009b58:	f3bf 8f6f 	isb	sy
 8009b5c:	f3bf 8f4f 	dsb	sy
 8009b60:	623b      	str	r3, [r7, #32]
}
 8009b62:	bf00      	nop
 8009b64:	bf00      	nop
 8009b66:	e7fd      	b.n	8009b64 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009b68:	4b19      	ldr	r3, [pc, #100]	@ (8009bd0 <xTimerGenericCommand+0x98>)
 8009b6a:	681b      	ldr	r3, [r3, #0]
 8009b6c:	2b00      	cmp	r3, #0
 8009b6e:	d02a      	beq.n	8009bc6 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009b70:	68bb      	ldr	r3, [r7, #8]
 8009b72:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009b74:	687b      	ldr	r3, [r7, #4]
 8009b76:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009b78:	68fb      	ldr	r3, [r7, #12]
 8009b7a:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009b7c:	68bb      	ldr	r3, [r7, #8]
 8009b7e:	2b05      	cmp	r3, #5
 8009b80:	dc18      	bgt.n	8009bb4 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009b82:	f7ff fdad 	bl	80096e0 <xTaskGetSchedulerState>
 8009b86:	4603      	mov	r3, r0
 8009b88:	2b02      	cmp	r3, #2
 8009b8a:	d109      	bne.n	8009ba0 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009b8c:	4b10      	ldr	r3, [pc, #64]	@ (8009bd0 <xTimerGenericCommand+0x98>)
 8009b8e:	6818      	ldr	r0, [r3, #0]
 8009b90:	f107 0110 	add.w	r1, r7, #16
 8009b94:	2300      	movs	r3, #0
 8009b96:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009b98:	f7fe f8de 	bl	8007d58 <xQueueGenericSend>
 8009b9c:	6278      	str	r0, [r7, #36]	@ 0x24
 8009b9e:	e012      	b.n	8009bc6 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009ba0:	4b0b      	ldr	r3, [pc, #44]	@ (8009bd0 <xTimerGenericCommand+0x98>)
 8009ba2:	6818      	ldr	r0, [r3, #0]
 8009ba4:	f107 0110 	add.w	r1, r7, #16
 8009ba8:	2300      	movs	r3, #0
 8009baa:	2200      	movs	r2, #0
 8009bac:	f7fe f8d4 	bl	8007d58 <xQueueGenericSend>
 8009bb0:	6278      	str	r0, [r7, #36]	@ 0x24
 8009bb2:	e008      	b.n	8009bc6 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009bb4:	4b06      	ldr	r3, [pc, #24]	@ (8009bd0 <xTimerGenericCommand+0x98>)
 8009bb6:	6818      	ldr	r0, [r3, #0]
 8009bb8:	f107 0110 	add.w	r1, r7, #16
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	683a      	ldr	r2, [r7, #0]
 8009bc0:	f7fe f9cc 	bl	8007f5c <xQueueGenericSendFromISR>
 8009bc4:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009bc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009bc8:	4618      	mov	r0, r3
 8009bca:	3728      	adds	r7, #40	@ 0x28
 8009bcc:	46bd      	mov	sp, r7
 8009bce:	bd80      	pop	{r7, pc}
 8009bd0:	24000f04 	.word	0x24000f04

08009bd4 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009bd4:	b580      	push	{r7, lr}
 8009bd6:	b088      	sub	sp, #32
 8009bd8:	af02      	add	r7, sp, #8
 8009bda:	6078      	str	r0, [r7, #4]
 8009bdc:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009bde:	4b23      	ldr	r3, [pc, #140]	@ (8009c6c <prvProcessExpiredTimer+0x98>)
 8009be0:	681b      	ldr	r3, [r3, #0]
 8009be2:	68db      	ldr	r3, [r3, #12]
 8009be4:	68db      	ldr	r3, [r3, #12]
 8009be6:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009be8:	697b      	ldr	r3, [r7, #20]
 8009bea:	3304      	adds	r3, #4
 8009bec:	4618      	mov	r0, r3
 8009bee:	f7fd fe1d 	bl	800782c <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009bf2:	697b      	ldr	r3, [r7, #20]
 8009bf4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009bf8:	f003 0304 	and.w	r3, r3, #4
 8009bfc:	2b00      	cmp	r3, #0
 8009bfe:	d023      	beq.n	8009c48 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009c00:	697b      	ldr	r3, [r7, #20]
 8009c02:	699a      	ldr	r2, [r3, #24]
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	18d1      	adds	r1, r2, r3
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	683a      	ldr	r2, [r7, #0]
 8009c0c:	6978      	ldr	r0, [r7, #20]
 8009c0e:	f000 f8d5 	bl	8009dbc <prvInsertTimerInActiveList>
 8009c12:	4603      	mov	r3, r0
 8009c14:	2b00      	cmp	r3, #0
 8009c16:	d020      	beq.n	8009c5a <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009c18:	2300      	movs	r3, #0
 8009c1a:	9300      	str	r3, [sp, #0]
 8009c1c:	2300      	movs	r3, #0
 8009c1e:	687a      	ldr	r2, [r7, #4]
 8009c20:	2100      	movs	r1, #0
 8009c22:	6978      	ldr	r0, [r7, #20]
 8009c24:	f7ff ff88 	bl	8009b38 <xTimerGenericCommand>
 8009c28:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009c2a:	693b      	ldr	r3, [r7, #16]
 8009c2c:	2b00      	cmp	r3, #0
 8009c2e:	d114      	bne.n	8009c5a <prvProcessExpiredTimer+0x86>
	__asm volatile
 8009c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c34:	f383 8811 	msr	BASEPRI, r3
 8009c38:	f3bf 8f6f 	isb	sy
 8009c3c:	f3bf 8f4f 	dsb	sy
 8009c40:	60fb      	str	r3, [r7, #12]
}
 8009c42:	bf00      	nop
 8009c44:	bf00      	nop
 8009c46:	e7fd      	b.n	8009c44 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009c48:	697b      	ldr	r3, [r7, #20]
 8009c4a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009c4e:	f023 0301 	bic.w	r3, r3, #1
 8009c52:	b2da      	uxtb	r2, r3
 8009c54:	697b      	ldr	r3, [r7, #20]
 8009c56:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009c5a:	697b      	ldr	r3, [r7, #20]
 8009c5c:	6a1b      	ldr	r3, [r3, #32]
 8009c5e:	6978      	ldr	r0, [r7, #20]
 8009c60:	4798      	blx	r3
}
 8009c62:	bf00      	nop
 8009c64:	3718      	adds	r7, #24
 8009c66:	46bd      	mov	sp, r7
 8009c68:	bd80      	pop	{r7, pc}
 8009c6a:	bf00      	nop
 8009c6c:	24000efc 	.word	0x24000efc

08009c70 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009c70:	b580      	push	{r7, lr}
 8009c72:	b084      	sub	sp, #16
 8009c74:	af00      	add	r7, sp, #0
 8009c76:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009c78:	f107 0308 	add.w	r3, r7, #8
 8009c7c:	4618      	mov	r0, r3
 8009c7e:	f000 f859 	bl	8009d34 <prvGetNextExpireTime>
 8009c82:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009c84:	68bb      	ldr	r3, [r7, #8]
 8009c86:	4619      	mov	r1, r3
 8009c88:	68f8      	ldr	r0, [r7, #12]
 8009c8a:	f000 f805 	bl	8009c98 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009c8e:	f000 f8d7 	bl	8009e40 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009c92:	bf00      	nop
 8009c94:	e7f0      	b.n	8009c78 <prvTimerTask+0x8>
	...

08009c98 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009c98:	b580      	push	{r7, lr}
 8009c9a:	b084      	sub	sp, #16
 8009c9c:	af00      	add	r7, sp, #0
 8009c9e:	6078      	str	r0, [r7, #4]
 8009ca0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009ca2:	f7ff f915 	bl	8008ed0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009ca6:	f107 0308 	add.w	r3, r7, #8
 8009caa:	4618      	mov	r0, r3
 8009cac:	f000 f866 	bl	8009d7c <prvSampleTimeNow>
 8009cb0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009cb2:	68bb      	ldr	r3, [r7, #8]
 8009cb4:	2b00      	cmp	r3, #0
 8009cb6:	d130      	bne.n	8009d1a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009cb8:	683b      	ldr	r3, [r7, #0]
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d10a      	bne.n	8009cd4 <prvProcessTimerOrBlockTask+0x3c>
 8009cbe:	687a      	ldr	r2, [r7, #4]
 8009cc0:	68fb      	ldr	r3, [r7, #12]
 8009cc2:	429a      	cmp	r2, r3
 8009cc4:	d806      	bhi.n	8009cd4 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009cc6:	f7ff f911 	bl	8008eec <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009cca:	68f9      	ldr	r1, [r7, #12]
 8009ccc:	6878      	ldr	r0, [r7, #4]
 8009cce:	f7ff ff81 	bl	8009bd4 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009cd2:	e024      	b.n	8009d1e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	2b00      	cmp	r3, #0
 8009cd8:	d008      	beq.n	8009cec <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009cda:	4b13      	ldr	r3, [pc, #76]	@ (8009d28 <prvProcessTimerOrBlockTask+0x90>)
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	2b00      	cmp	r3, #0
 8009ce2:	d101      	bne.n	8009ce8 <prvProcessTimerOrBlockTask+0x50>
 8009ce4:	2301      	movs	r3, #1
 8009ce6:	e000      	b.n	8009cea <prvProcessTimerOrBlockTask+0x52>
 8009ce8:	2300      	movs	r3, #0
 8009cea:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009cec:	4b0f      	ldr	r3, [pc, #60]	@ (8009d2c <prvProcessTimerOrBlockTask+0x94>)
 8009cee:	6818      	ldr	r0, [r3, #0]
 8009cf0:	687a      	ldr	r2, [r7, #4]
 8009cf2:	68fb      	ldr	r3, [r7, #12]
 8009cf4:	1ad3      	subs	r3, r2, r3
 8009cf6:	683a      	ldr	r2, [r7, #0]
 8009cf8:	4619      	mov	r1, r3
 8009cfa:	f7fe fe71 	bl	80089e0 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009cfe:	f7ff f8f5 	bl	8008eec <xTaskResumeAll>
 8009d02:	4603      	mov	r3, r0
 8009d04:	2b00      	cmp	r3, #0
 8009d06:	d10a      	bne.n	8009d1e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009d08:	4b09      	ldr	r3, [pc, #36]	@ (8009d30 <prvProcessTimerOrBlockTask+0x98>)
 8009d0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009d0e:	601a      	str	r2, [r3, #0]
 8009d10:	f3bf 8f4f 	dsb	sy
 8009d14:	f3bf 8f6f 	isb	sy
}
 8009d18:	e001      	b.n	8009d1e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009d1a:	f7ff f8e7 	bl	8008eec <xTaskResumeAll>
}
 8009d1e:	bf00      	nop
 8009d20:	3710      	adds	r7, #16
 8009d22:	46bd      	mov	sp, r7
 8009d24:	bd80      	pop	{r7, pc}
 8009d26:	bf00      	nop
 8009d28:	24000f00 	.word	0x24000f00
 8009d2c:	24000f04 	.word	0x24000f04
 8009d30:	e000ed04 	.word	0xe000ed04

08009d34 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009d34:	b480      	push	{r7}
 8009d36:	b085      	sub	sp, #20
 8009d38:	af00      	add	r7, sp, #0
 8009d3a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009d3c:	4b0e      	ldr	r3, [pc, #56]	@ (8009d78 <prvGetNextExpireTime+0x44>)
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	681b      	ldr	r3, [r3, #0]
 8009d42:	2b00      	cmp	r3, #0
 8009d44:	d101      	bne.n	8009d4a <prvGetNextExpireTime+0x16>
 8009d46:	2201      	movs	r2, #1
 8009d48:	e000      	b.n	8009d4c <prvGetNextExpireTime+0x18>
 8009d4a:	2200      	movs	r2, #0
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	2b00      	cmp	r3, #0
 8009d56:	d105      	bne.n	8009d64 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009d58:	4b07      	ldr	r3, [pc, #28]	@ (8009d78 <prvGetNextExpireTime+0x44>)
 8009d5a:	681b      	ldr	r3, [r3, #0]
 8009d5c:	68db      	ldr	r3, [r3, #12]
 8009d5e:	681b      	ldr	r3, [r3, #0]
 8009d60:	60fb      	str	r3, [r7, #12]
 8009d62:	e001      	b.n	8009d68 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009d64:	2300      	movs	r3, #0
 8009d66:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009d68:	68fb      	ldr	r3, [r7, #12]
}
 8009d6a:	4618      	mov	r0, r3
 8009d6c:	3714      	adds	r7, #20
 8009d6e:	46bd      	mov	sp, r7
 8009d70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d74:	4770      	bx	lr
 8009d76:	bf00      	nop
 8009d78:	24000efc 	.word	0x24000efc

08009d7c <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b084      	sub	sp, #16
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009d84:	f7ff f950 	bl	8009028 <xTaskGetTickCount>
 8009d88:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009d8a:	4b0b      	ldr	r3, [pc, #44]	@ (8009db8 <prvSampleTimeNow+0x3c>)
 8009d8c:	681b      	ldr	r3, [r3, #0]
 8009d8e:	68fa      	ldr	r2, [r7, #12]
 8009d90:	429a      	cmp	r2, r3
 8009d92:	d205      	bcs.n	8009da0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009d94:	f000 f93a 	bl	800a00c <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	2201      	movs	r2, #1
 8009d9c:	601a      	str	r2, [r3, #0]
 8009d9e:	e002      	b.n	8009da6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009da0:	687b      	ldr	r3, [r7, #4]
 8009da2:	2200      	movs	r2, #0
 8009da4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009da6:	4a04      	ldr	r2, [pc, #16]	@ (8009db8 <prvSampleTimeNow+0x3c>)
 8009da8:	68fb      	ldr	r3, [r7, #12]
 8009daa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009dac:	68fb      	ldr	r3, [r7, #12]
}
 8009dae:	4618      	mov	r0, r3
 8009db0:	3710      	adds	r7, #16
 8009db2:	46bd      	mov	sp, r7
 8009db4:	bd80      	pop	{r7, pc}
 8009db6:	bf00      	nop
 8009db8:	24000f0c 	.word	0x24000f0c

08009dbc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009dbc:	b580      	push	{r7, lr}
 8009dbe:	b086      	sub	sp, #24
 8009dc0:	af00      	add	r7, sp, #0
 8009dc2:	60f8      	str	r0, [r7, #12]
 8009dc4:	60b9      	str	r1, [r7, #8]
 8009dc6:	607a      	str	r2, [r7, #4]
 8009dc8:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8009dca:	2300      	movs	r3, #0
 8009dcc:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	68ba      	ldr	r2, [r7, #8]
 8009dd2:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8009dd4:	68fb      	ldr	r3, [r7, #12]
 8009dd6:	68fa      	ldr	r2, [r7, #12]
 8009dd8:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8009dda:	68ba      	ldr	r2, [r7, #8]
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	429a      	cmp	r2, r3
 8009de0:	d812      	bhi.n	8009e08 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009de2:	687a      	ldr	r2, [r7, #4]
 8009de4:	683b      	ldr	r3, [r7, #0]
 8009de6:	1ad2      	subs	r2, r2, r3
 8009de8:	68fb      	ldr	r3, [r7, #12]
 8009dea:	699b      	ldr	r3, [r3, #24]
 8009dec:	429a      	cmp	r2, r3
 8009dee:	d302      	bcc.n	8009df6 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8009df0:	2301      	movs	r3, #1
 8009df2:	617b      	str	r3, [r7, #20]
 8009df4:	e01b      	b.n	8009e2e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8009df6:	4b10      	ldr	r3, [pc, #64]	@ (8009e38 <prvInsertTimerInActiveList+0x7c>)
 8009df8:	681a      	ldr	r2, [r3, #0]
 8009dfa:	68fb      	ldr	r3, [r7, #12]
 8009dfc:	3304      	adds	r3, #4
 8009dfe:	4619      	mov	r1, r3
 8009e00:	4610      	mov	r0, r2
 8009e02:	f7fd fcda 	bl	80077ba <vListInsert>
 8009e06:	e012      	b.n	8009e2e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8009e08:	687a      	ldr	r2, [r7, #4]
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	429a      	cmp	r2, r3
 8009e0e:	d206      	bcs.n	8009e1e <prvInsertTimerInActiveList+0x62>
 8009e10:	68ba      	ldr	r2, [r7, #8]
 8009e12:	683b      	ldr	r3, [r7, #0]
 8009e14:	429a      	cmp	r2, r3
 8009e16:	d302      	bcc.n	8009e1e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8009e18:	2301      	movs	r3, #1
 8009e1a:	617b      	str	r3, [r7, #20]
 8009e1c:	e007      	b.n	8009e2e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8009e1e:	4b07      	ldr	r3, [pc, #28]	@ (8009e3c <prvInsertTimerInActiveList+0x80>)
 8009e20:	681a      	ldr	r2, [r3, #0]
 8009e22:	68fb      	ldr	r3, [r7, #12]
 8009e24:	3304      	adds	r3, #4
 8009e26:	4619      	mov	r1, r3
 8009e28:	4610      	mov	r0, r2
 8009e2a:	f7fd fcc6 	bl	80077ba <vListInsert>
		}
	}

	return xProcessTimerNow;
 8009e2e:	697b      	ldr	r3, [r7, #20]
}
 8009e30:	4618      	mov	r0, r3
 8009e32:	3718      	adds	r7, #24
 8009e34:	46bd      	mov	sp, r7
 8009e36:	bd80      	pop	{r7, pc}
 8009e38:	24000f00 	.word	0x24000f00
 8009e3c:	24000efc 	.word	0x24000efc

08009e40 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8009e40:	b580      	push	{r7, lr}
 8009e42:	b08e      	sub	sp, #56	@ 0x38
 8009e44:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009e46:	e0ce      	b.n	8009fe6 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	da19      	bge.n	8009e82 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8009e4e:	1d3b      	adds	r3, r7, #4
 8009e50:	3304      	adds	r3, #4
 8009e52:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8009e54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d10b      	bne.n	8009e72 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8009e5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e5e:	f383 8811 	msr	BASEPRI, r3
 8009e62:	f3bf 8f6f 	isb	sy
 8009e66:	f3bf 8f4f 	dsb	sy
 8009e6a:	61fb      	str	r3, [r7, #28]
}
 8009e6c:	bf00      	nop
 8009e6e:	bf00      	nop
 8009e70:	e7fd      	b.n	8009e6e <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8009e72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009e78:	6850      	ldr	r0, [r2, #4]
 8009e7a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8009e7c:	6892      	ldr	r2, [r2, #8]
 8009e7e:	4611      	mov	r1, r2
 8009e80:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	2b00      	cmp	r3, #0
 8009e86:	f2c0 80ae 	blt.w	8009fe6 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8009e8e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e90:	695b      	ldr	r3, [r3, #20]
 8009e92:	2b00      	cmp	r3, #0
 8009e94:	d004      	beq.n	8009ea0 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009e96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e98:	3304      	adds	r3, #4
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	f7fd fcc6 	bl	800782c <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009ea0:	463b      	mov	r3, r7
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	f7ff ff6a 	bl	8009d7c <prvSampleTimeNow>
 8009ea8:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	2b09      	cmp	r3, #9
 8009eae:	f200 8097 	bhi.w	8009fe0 <prvProcessReceivedCommands+0x1a0>
 8009eb2:	a201      	add	r2, pc, #4	@ (adr r2, 8009eb8 <prvProcessReceivedCommands+0x78>)
 8009eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009eb8:	08009ee1 	.word	0x08009ee1
 8009ebc:	08009ee1 	.word	0x08009ee1
 8009ec0:	08009ee1 	.word	0x08009ee1
 8009ec4:	08009f57 	.word	0x08009f57
 8009ec8:	08009f6b 	.word	0x08009f6b
 8009ecc:	08009fb7 	.word	0x08009fb7
 8009ed0:	08009ee1 	.word	0x08009ee1
 8009ed4:	08009ee1 	.word	0x08009ee1
 8009ed8:	08009f57 	.word	0x08009f57
 8009edc:	08009f6b 	.word	0x08009f6b
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009ee0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ee2:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009ee6:	f043 0301 	orr.w	r3, r3, #1
 8009eea:	b2da      	uxtb	r2, r3
 8009eec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009eee:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8009ef2:	68ba      	ldr	r2, [r7, #8]
 8009ef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009ef6:	699b      	ldr	r3, [r3, #24]
 8009ef8:	18d1      	adds	r1, r2, r3
 8009efa:	68bb      	ldr	r3, [r7, #8]
 8009efc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009efe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009f00:	f7ff ff5c 	bl	8009dbc <prvInsertTimerInActiveList>
 8009f04:	4603      	mov	r3, r0
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d06c      	beq.n	8009fe4 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009f0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f0c:	6a1b      	ldr	r3, [r3, #32]
 8009f0e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009f10:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009f12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f14:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009f18:	f003 0304 	and.w	r3, r3, #4
 8009f1c:	2b00      	cmp	r3, #0
 8009f1e:	d061      	beq.n	8009fe4 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8009f20:	68ba      	ldr	r2, [r7, #8]
 8009f22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f24:	699b      	ldr	r3, [r3, #24]
 8009f26:	441a      	add	r2, r3
 8009f28:	2300      	movs	r3, #0
 8009f2a:	9300      	str	r3, [sp, #0]
 8009f2c:	2300      	movs	r3, #0
 8009f2e:	2100      	movs	r1, #0
 8009f30:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009f32:	f7ff fe01 	bl	8009b38 <xTimerGenericCommand>
 8009f36:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8009f38:	6a3b      	ldr	r3, [r7, #32]
 8009f3a:	2b00      	cmp	r3, #0
 8009f3c:	d152      	bne.n	8009fe4 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8009f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f42:	f383 8811 	msr	BASEPRI, r3
 8009f46:	f3bf 8f6f 	isb	sy
 8009f4a:	f3bf 8f4f 	dsb	sy
 8009f4e:	61bb      	str	r3, [r7, #24]
}
 8009f50:	bf00      	nop
 8009f52:	bf00      	nop
 8009f54:	e7fd      	b.n	8009f52 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009f56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f58:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009f5c:	f023 0301 	bic.w	r3, r3, #1
 8009f60:	b2da      	uxtb	r2, r3
 8009f62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f64:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009f68:	e03d      	b.n	8009fe6 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8009f6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f6c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009f70:	f043 0301 	orr.w	r3, r3, #1
 8009f74:	b2da      	uxtb	r2, r3
 8009f76:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f78:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8009f7c:	68ba      	ldr	r2, [r7, #8]
 8009f7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f80:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8009f82:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f84:	699b      	ldr	r3, [r3, #24]
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d10b      	bne.n	8009fa2 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8009f8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009f8e:	f383 8811 	msr	BASEPRI, r3
 8009f92:	f3bf 8f6f 	isb	sy
 8009f96:	f3bf 8f4f 	dsb	sy
 8009f9a:	617b      	str	r3, [r7, #20]
}
 8009f9c:	bf00      	nop
 8009f9e:	bf00      	nop
 8009fa0:	e7fd      	b.n	8009f9e <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8009fa2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fa4:	699a      	ldr	r2, [r3, #24]
 8009fa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fa8:	18d1      	adds	r1, r2, r3
 8009faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009fac:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009fae:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009fb0:	f7ff ff04 	bl	8009dbc <prvInsertTimerInActiveList>
					break;
 8009fb4:	e017      	b.n	8009fe6 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8009fb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fb8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009fbc:	f003 0302 	and.w	r3, r3, #2
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d103      	bne.n	8009fcc <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8009fc4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009fc6:	f000 fbe7 	bl	800a798 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8009fca:	e00c      	b.n	8009fe6 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009fcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fce:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009fd2:	f023 0301 	bic.w	r3, r3, #1
 8009fd6:	b2da      	uxtb	r2, r3
 8009fd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009fda:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8009fde:	e002      	b.n	8009fe6 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8009fe0:	bf00      	nop
 8009fe2:	e000      	b.n	8009fe6 <prvProcessReceivedCommands+0x1a6>
					break;
 8009fe4:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8009fe6:	4b08      	ldr	r3, [pc, #32]	@ (800a008 <prvProcessReceivedCommands+0x1c8>)
 8009fe8:	681b      	ldr	r3, [r3, #0]
 8009fea:	1d39      	adds	r1, r7, #4
 8009fec:	2200      	movs	r2, #0
 8009fee:	4618      	mov	r0, r3
 8009ff0:	f7fe f8e2 	bl	80081b8 <xQueueReceive>
 8009ff4:	4603      	mov	r3, r0
 8009ff6:	2b00      	cmp	r3, #0
 8009ff8:	f47f af26 	bne.w	8009e48 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8009ffc:	bf00      	nop
 8009ffe:	bf00      	nop
 800a000:	3730      	adds	r7, #48	@ 0x30
 800a002:	46bd      	mov	sp, r7
 800a004:	bd80      	pop	{r7, pc}
 800a006:	bf00      	nop
 800a008:	24000f04 	.word	0x24000f04

0800a00c <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a00c:	b580      	push	{r7, lr}
 800a00e:	b088      	sub	sp, #32
 800a010:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a012:	e049      	b.n	800a0a8 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a014:	4b2e      	ldr	r3, [pc, #184]	@ (800a0d0 <prvSwitchTimerLists+0xc4>)
 800a016:	681b      	ldr	r3, [r3, #0]
 800a018:	68db      	ldr	r3, [r3, #12]
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a01e:	4b2c      	ldr	r3, [pc, #176]	@ (800a0d0 <prvSwitchTimerLists+0xc4>)
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	68db      	ldr	r3, [r3, #12]
 800a024:	68db      	ldr	r3, [r3, #12]
 800a026:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	3304      	adds	r3, #4
 800a02c:	4618      	mov	r0, r3
 800a02e:	f7fd fbfd 	bl	800782c <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a032:	68fb      	ldr	r3, [r7, #12]
 800a034:	6a1b      	ldr	r3, [r3, #32]
 800a036:	68f8      	ldr	r0, [r7, #12]
 800a038:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a040:	f003 0304 	and.w	r3, r3, #4
 800a044:	2b00      	cmp	r3, #0
 800a046:	d02f      	beq.n	800a0a8 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	699b      	ldr	r3, [r3, #24]
 800a04c:	693a      	ldr	r2, [r7, #16]
 800a04e:	4413      	add	r3, r2
 800a050:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a052:	68ba      	ldr	r2, [r7, #8]
 800a054:	693b      	ldr	r3, [r7, #16]
 800a056:	429a      	cmp	r2, r3
 800a058:	d90e      	bls.n	800a078 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	68ba      	ldr	r2, [r7, #8]
 800a05e:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	68fa      	ldr	r2, [r7, #12]
 800a064:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a066:	4b1a      	ldr	r3, [pc, #104]	@ (800a0d0 <prvSwitchTimerLists+0xc4>)
 800a068:	681a      	ldr	r2, [r3, #0]
 800a06a:	68fb      	ldr	r3, [r7, #12]
 800a06c:	3304      	adds	r3, #4
 800a06e:	4619      	mov	r1, r3
 800a070:	4610      	mov	r0, r2
 800a072:	f7fd fba2 	bl	80077ba <vListInsert>
 800a076:	e017      	b.n	800a0a8 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a078:	2300      	movs	r3, #0
 800a07a:	9300      	str	r3, [sp, #0]
 800a07c:	2300      	movs	r3, #0
 800a07e:	693a      	ldr	r2, [r7, #16]
 800a080:	2100      	movs	r1, #0
 800a082:	68f8      	ldr	r0, [r7, #12]
 800a084:	f7ff fd58 	bl	8009b38 <xTimerGenericCommand>
 800a088:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	2b00      	cmp	r3, #0
 800a08e:	d10b      	bne.n	800a0a8 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a090:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a094:	f383 8811 	msr	BASEPRI, r3
 800a098:	f3bf 8f6f 	isb	sy
 800a09c:	f3bf 8f4f 	dsb	sy
 800a0a0:	603b      	str	r3, [r7, #0]
}
 800a0a2:	bf00      	nop
 800a0a4:	bf00      	nop
 800a0a6:	e7fd      	b.n	800a0a4 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a0a8:	4b09      	ldr	r3, [pc, #36]	@ (800a0d0 <prvSwitchTimerLists+0xc4>)
 800a0aa:	681b      	ldr	r3, [r3, #0]
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d1b0      	bne.n	800a014 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a0b2:	4b07      	ldr	r3, [pc, #28]	@ (800a0d0 <prvSwitchTimerLists+0xc4>)
 800a0b4:	681b      	ldr	r3, [r3, #0]
 800a0b6:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a0b8:	4b06      	ldr	r3, [pc, #24]	@ (800a0d4 <prvSwitchTimerLists+0xc8>)
 800a0ba:	681b      	ldr	r3, [r3, #0]
 800a0bc:	4a04      	ldr	r2, [pc, #16]	@ (800a0d0 <prvSwitchTimerLists+0xc4>)
 800a0be:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a0c0:	4a04      	ldr	r2, [pc, #16]	@ (800a0d4 <prvSwitchTimerLists+0xc8>)
 800a0c2:	697b      	ldr	r3, [r7, #20]
 800a0c4:	6013      	str	r3, [r2, #0]
}
 800a0c6:	bf00      	nop
 800a0c8:	3718      	adds	r7, #24
 800a0ca:	46bd      	mov	sp, r7
 800a0cc:	bd80      	pop	{r7, pc}
 800a0ce:	bf00      	nop
 800a0d0:	24000efc 	.word	0x24000efc
 800a0d4:	24000f00 	.word	0x24000f00

0800a0d8 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a0d8:	b580      	push	{r7, lr}
 800a0da:	b082      	sub	sp, #8
 800a0dc:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a0de:	f000 f96b 	bl	800a3b8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a0e2:	4b15      	ldr	r3, [pc, #84]	@ (800a138 <prvCheckForValidListAndQueue+0x60>)
 800a0e4:	681b      	ldr	r3, [r3, #0]
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	d120      	bne.n	800a12c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a0ea:	4814      	ldr	r0, [pc, #80]	@ (800a13c <prvCheckForValidListAndQueue+0x64>)
 800a0ec:	f7fd fb14 	bl	8007718 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a0f0:	4813      	ldr	r0, [pc, #76]	@ (800a140 <prvCheckForValidListAndQueue+0x68>)
 800a0f2:	f7fd fb11 	bl	8007718 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a0f6:	4b13      	ldr	r3, [pc, #76]	@ (800a144 <prvCheckForValidListAndQueue+0x6c>)
 800a0f8:	4a10      	ldr	r2, [pc, #64]	@ (800a13c <prvCheckForValidListAndQueue+0x64>)
 800a0fa:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a0fc:	4b12      	ldr	r3, [pc, #72]	@ (800a148 <prvCheckForValidListAndQueue+0x70>)
 800a0fe:	4a10      	ldr	r2, [pc, #64]	@ (800a140 <prvCheckForValidListAndQueue+0x68>)
 800a100:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a102:	2300      	movs	r3, #0
 800a104:	9300      	str	r3, [sp, #0]
 800a106:	4b11      	ldr	r3, [pc, #68]	@ (800a14c <prvCheckForValidListAndQueue+0x74>)
 800a108:	4a11      	ldr	r2, [pc, #68]	@ (800a150 <prvCheckForValidListAndQueue+0x78>)
 800a10a:	2110      	movs	r1, #16
 800a10c:	200a      	movs	r0, #10
 800a10e:	f7fd fc21 	bl	8007954 <xQueueGenericCreateStatic>
 800a112:	4603      	mov	r3, r0
 800a114:	4a08      	ldr	r2, [pc, #32]	@ (800a138 <prvCheckForValidListAndQueue+0x60>)
 800a116:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a118:	4b07      	ldr	r3, [pc, #28]	@ (800a138 <prvCheckForValidListAndQueue+0x60>)
 800a11a:	681b      	ldr	r3, [r3, #0]
 800a11c:	2b00      	cmp	r3, #0
 800a11e:	d005      	beq.n	800a12c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a120:	4b05      	ldr	r3, [pc, #20]	@ (800a138 <prvCheckForValidListAndQueue+0x60>)
 800a122:	681b      	ldr	r3, [r3, #0]
 800a124:	490b      	ldr	r1, [pc, #44]	@ (800a154 <prvCheckForValidListAndQueue+0x7c>)
 800a126:	4618      	mov	r0, r3
 800a128:	f7fe fc06 	bl	8008938 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a12c:	f000 f976 	bl	800a41c <vPortExitCritical>
}
 800a130:	bf00      	nop
 800a132:	46bd      	mov	sp, r7
 800a134:	bd80      	pop	{r7, pc}
 800a136:	bf00      	nop
 800a138:	24000f04 	.word	0x24000f04
 800a13c:	24000ed4 	.word	0x24000ed4
 800a140:	24000ee8 	.word	0x24000ee8
 800a144:	24000efc 	.word	0x24000efc
 800a148:	24000f00 	.word	0x24000f00
 800a14c:	24000fb0 	.word	0x24000fb0
 800a150:	24000f10 	.word	0x24000f10
 800a154:	08015cf8 	.word	0x08015cf8

0800a158 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a158:	b480      	push	{r7}
 800a15a:	b085      	sub	sp, #20
 800a15c:	af00      	add	r7, sp, #0
 800a15e:	60f8      	str	r0, [r7, #12]
 800a160:	60b9      	str	r1, [r7, #8]
 800a162:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a164:	68fb      	ldr	r3, [r7, #12]
 800a166:	3b04      	subs	r3, #4
 800a168:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a170:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a172:	68fb      	ldr	r3, [r7, #12]
 800a174:	3b04      	subs	r3, #4
 800a176:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a178:	68bb      	ldr	r3, [r7, #8]
 800a17a:	f023 0201 	bic.w	r2, r3, #1
 800a17e:	68fb      	ldr	r3, [r7, #12]
 800a180:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a182:	68fb      	ldr	r3, [r7, #12]
 800a184:	3b04      	subs	r3, #4
 800a186:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a188:	4a0c      	ldr	r2, [pc, #48]	@ (800a1bc <pxPortInitialiseStack+0x64>)
 800a18a:	68fb      	ldr	r3, [r7, #12]
 800a18c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	3b14      	subs	r3, #20
 800a192:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a194:	687a      	ldr	r2, [r7, #4]
 800a196:	68fb      	ldr	r3, [r7, #12]
 800a198:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	3b04      	subs	r3, #4
 800a19e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	f06f 0202 	mvn.w	r2, #2
 800a1a6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a1a8:	68fb      	ldr	r3, [r7, #12]
 800a1aa:	3b20      	subs	r3, #32
 800a1ac:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a1ae:	68fb      	ldr	r3, [r7, #12]
}
 800a1b0:	4618      	mov	r0, r3
 800a1b2:	3714      	adds	r7, #20
 800a1b4:	46bd      	mov	sp, r7
 800a1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ba:	4770      	bx	lr
 800a1bc:	0800a1c1 	.word	0x0800a1c1

0800a1c0 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a1c0:	b480      	push	{r7}
 800a1c2:	b085      	sub	sp, #20
 800a1c4:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a1ca:	4b13      	ldr	r3, [pc, #76]	@ (800a218 <prvTaskExitError+0x58>)
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1d2:	d00b      	beq.n	800a1ec <prvTaskExitError+0x2c>
	__asm volatile
 800a1d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1d8:	f383 8811 	msr	BASEPRI, r3
 800a1dc:	f3bf 8f6f 	isb	sy
 800a1e0:	f3bf 8f4f 	dsb	sy
 800a1e4:	60fb      	str	r3, [r7, #12]
}
 800a1e6:	bf00      	nop
 800a1e8:	bf00      	nop
 800a1ea:	e7fd      	b.n	800a1e8 <prvTaskExitError+0x28>
	__asm volatile
 800a1ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1f0:	f383 8811 	msr	BASEPRI, r3
 800a1f4:	f3bf 8f6f 	isb	sy
 800a1f8:	f3bf 8f4f 	dsb	sy
 800a1fc:	60bb      	str	r3, [r7, #8]
}
 800a1fe:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a200:	bf00      	nop
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	2b00      	cmp	r3, #0
 800a206:	d0fc      	beq.n	800a202 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a208:	bf00      	nop
 800a20a:	bf00      	nop
 800a20c:	3714      	adds	r7, #20
 800a20e:	46bd      	mov	sp, r7
 800a210:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a214:	4770      	bx	lr
 800a216:	bf00      	nop
 800a218:	24000024 	.word	0x24000024
 800a21c:	00000000 	.word	0x00000000

0800a220 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a220:	4b07      	ldr	r3, [pc, #28]	@ (800a240 <pxCurrentTCBConst2>)
 800a222:	6819      	ldr	r1, [r3, #0]
 800a224:	6808      	ldr	r0, [r1, #0]
 800a226:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a22a:	f380 8809 	msr	PSP, r0
 800a22e:	f3bf 8f6f 	isb	sy
 800a232:	f04f 0000 	mov.w	r0, #0
 800a236:	f380 8811 	msr	BASEPRI, r0
 800a23a:	4770      	bx	lr
 800a23c:	f3af 8000 	nop.w

0800a240 <pxCurrentTCBConst2>:
 800a240:	240009d4 	.word	0x240009d4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a244:	bf00      	nop
 800a246:	bf00      	nop

0800a248 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a248:	4808      	ldr	r0, [pc, #32]	@ (800a26c <prvPortStartFirstTask+0x24>)
 800a24a:	6800      	ldr	r0, [r0, #0]
 800a24c:	6800      	ldr	r0, [r0, #0]
 800a24e:	f380 8808 	msr	MSP, r0
 800a252:	f04f 0000 	mov.w	r0, #0
 800a256:	f380 8814 	msr	CONTROL, r0
 800a25a:	b662      	cpsie	i
 800a25c:	b661      	cpsie	f
 800a25e:	f3bf 8f4f 	dsb	sy
 800a262:	f3bf 8f6f 	isb	sy
 800a266:	df00      	svc	0
 800a268:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a26a:	bf00      	nop
 800a26c:	e000ed08 	.word	0xe000ed08

0800a270 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a270:	b580      	push	{r7, lr}
 800a272:	b086      	sub	sp, #24
 800a274:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a276:	4b47      	ldr	r3, [pc, #284]	@ (800a394 <xPortStartScheduler+0x124>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	4a47      	ldr	r2, [pc, #284]	@ (800a398 <xPortStartScheduler+0x128>)
 800a27c:	4293      	cmp	r3, r2
 800a27e:	d10b      	bne.n	800a298 <xPortStartScheduler+0x28>
	__asm volatile
 800a280:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a284:	f383 8811 	msr	BASEPRI, r3
 800a288:	f3bf 8f6f 	isb	sy
 800a28c:	f3bf 8f4f 	dsb	sy
 800a290:	60fb      	str	r3, [r7, #12]
}
 800a292:	bf00      	nop
 800a294:	bf00      	nop
 800a296:	e7fd      	b.n	800a294 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a298:	4b3e      	ldr	r3, [pc, #248]	@ (800a394 <xPortStartScheduler+0x124>)
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	4a3f      	ldr	r2, [pc, #252]	@ (800a39c <xPortStartScheduler+0x12c>)
 800a29e:	4293      	cmp	r3, r2
 800a2a0:	d10b      	bne.n	800a2ba <xPortStartScheduler+0x4a>
	__asm volatile
 800a2a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2a6:	f383 8811 	msr	BASEPRI, r3
 800a2aa:	f3bf 8f6f 	isb	sy
 800a2ae:	f3bf 8f4f 	dsb	sy
 800a2b2:	613b      	str	r3, [r7, #16]
}
 800a2b4:	bf00      	nop
 800a2b6:	bf00      	nop
 800a2b8:	e7fd      	b.n	800a2b6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a2ba:	4b39      	ldr	r3, [pc, #228]	@ (800a3a0 <xPortStartScheduler+0x130>)
 800a2bc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a2be:	697b      	ldr	r3, [r7, #20]
 800a2c0:	781b      	ldrb	r3, [r3, #0]
 800a2c2:	b2db      	uxtb	r3, r3
 800a2c4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a2c6:	697b      	ldr	r3, [r7, #20]
 800a2c8:	22ff      	movs	r2, #255	@ 0xff
 800a2ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a2cc:	697b      	ldr	r3, [r7, #20]
 800a2ce:	781b      	ldrb	r3, [r3, #0]
 800a2d0:	b2db      	uxtb	r3, r3
 800a2d2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a2d4:	78fb      	ldrb	r3, [r7, #3]
 800a2d6:	b2db      	uxtb	r3, r3
 800a2d8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a2dc:	b2da      	uxtb	r2, r3
 800a2de:	4b31      	ldr	r3, [pc, #196]	@ (800a3a4 <xPortStartScheduler+0x134>)
 800a2e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a2e2:	4b31      	ldr	r3, [pc, #196]	@ (800a3a8 <xPortStartScheduler+0x138>)
 800a2e4:	2207      	movs	r2, #7
 800a2e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a2e8:	e009      	b.n	800a2fe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a2ea:	4b2f      	ldr	r3, [pc, #188]	@ (800a3a8 <xPortStartScheduler+0x138>)
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	3b01      	subs	r3, #1
 800a2f0:	4a2d      	ldr	r2, [pc, #180]	@ (800a3a8 <xPortStartScheduler+0x138>)
 800a2f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a2f4:	78fb      	ldrb	r3, [r7, #3]
 800a2f6:	b2db      	uxtb	r3, r3
 800a2f8:	005b      	lsls	r3, r3, #1
 800a2fa:	b2db      	uxtb	r3, r3
 800a2fc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a2fe:	78fb      	ldrb	r3, [r7, #3]
 800a300:	b2db      	uxtb	r3, r3
 800a302:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a306:	2b80      	cmp	r3, #128	@ 0x80
 800a308:	d0ef      	beq.n	800a2ea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a30a:	4b27      	ldr	r3, [pc, #156]	@ (800a3a8 <xPortStartScheduler+0x138>)
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	f1c3 0307 	rsb	r3, r3, #7
 800a312:	2b04      	cmp	r3, #4
 800a314:	d00b      	beq.n	800a32e <xPortStartScheduler+0xbe>
	__asm volatile
 800a316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a31a:	f383 8811 	msr	BASEPRI, r3
 800a31e:	f3bf 8f6f 	isb	sy
 800a322:	f3bf 8f4f 	dsb	sy
 800a326:	60bb      	str	r3, [r7, #8]
}
 800a328:	bf00      	nop
 800a32a:	bf00      	nop
 800a32c:	e7fd      	b.n	800a32a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a32e:	4b1e      	ldr	r3, [pc, #120]	@ (800a3a8 <xPortStartScheduler+0x138>)
 800a330:	681b      	ldr	r3, [r3, #0]
 800a332:	021b      	lsls	r3, r3, #8
 800a334:	4a1c      	ldr	r2, [pc, #112]	@ (800a3a8 <xPortStartScheduler+0x138>)
 800a336:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a338:	4b1b      	ldr	r3, [pc, #108]	@ (800a3a8 <xPortStartScheduler+0x138>)
 800a33a:	681b      	ldr	r3, [r3, #0]
 800a33c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a340:	4a19      	ldr	r2, [pc, #100]	@ (800a3a8 <xPortStartScheduler+0x138>)
 800a342:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a344:	687b      	ldr	r3, [r7, #4]
 800a346:	b2da      	uxtb	r2, r3
 800a348:	697b      	ldr	r3, [r7, #20]
 800a34a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a34c:	4b17      	ldr	r3, [pc, #92]	@ (800a3ac <xPortStartScheduler+0x13c>)
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	4a16      	ldr	r2, [pc, #88]	@ (800a3ac <xPortStartScheduler+0x13c>)
 800a352:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a356:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a358:	4b14      	ldr	r3, [pc, #80]	@ (800a3ac <xPortStartScheduler+0x13c>)
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	4a13      	ldr	r2, [pc, #76]	@ (800a3ac <xPortStartScheduler+0x13c>)
 800a35e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a362:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a364:	f000 f8da 	bl	800a51c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a368:	4b11      	ldr	r3, [pc, #68]	@ (800a3b0 <xPortStartScheduler+0x140>)
 800a36a:	2200      	movs	r2, #0
 800a36c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a36e:	f000 f8f9 	bl	800a564 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a372:	4b10      	ldr	r3, [pc, #64]	@ (800a3b4 <xPortStartScheduler+0x144>)
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	4a0f      	ldr	r2, [pc, #60]	@ (800a3b4 <xPortStartScheduler+0x144>)
 800a378:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a37c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a37e:	f7ff ff63 	bl	800a248 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a382:	f7fe ff2d 	bl	80091e0 <vTaskSwitchContext>
	prvTaskExitError();
 800a386:	f7ff ff1b 	bl	800a1c0 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a38a:	2300      	movs	r3, #0
}
 800a38c:	4618      	mov	r0, r3
 800a38e:	3718      	adds	r7, #24
 800a390:	46bd      	mov	sp, r7
 800a392:	bd80      	pop	{r7, pc}
 800a394:	e000ed00 	.word	0xe000ed00
 800a398:	410fc271 	.word	0x410fc271
 800a39c:	410fc270 	.word	0x410fc270
 800a3a0:	e000e400 	.word	0xe000e400
 800a3a4:	24001000 	.word	0x24001000
 800a3a8:	24001004 	.word	0x24001004
 800a3ac:	e000ed20 	.word	0xe000ed20
 800a3b0:	24000024 	.word	0x24000024
 800a3b4:	e000ef34 	.word	0xe000ef34

0800a3b8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a3b8:	b480      	push	{r7}
 800a3ba:	b083      	sub	sp, #12
 800a3bc:	af00      	add	r7, sp, #0
	__asm volatile
 800a3be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3c2:	f383 8811 	msr	BASEPRI, r3
 800a3c6:	f3bf 8f6f 	isb	sy
 800a3ca:	f3bf 8f4f 	dsb	sy
 800a3ce:	607b      	str	r3, [r7, #4]
}
 800a3d0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a3d2:	4b10      	ldr	r3, [pc, #64]	@ (800a414 <vPortEnterCritical+0x5c>)
 800a3d4:	681b      	ldr	r3, [r3, #0]
 800a3d6:	3301      	adds	r3, #1
 800a3d8:	4a0e      	ldr	r2, [pc, #56]	@ (800a414 <vPortEnterCritical+0x5c>)
 800a3da:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a3dc:	4b0d      	ldr	r3, [pc, #52]	@ (800a414 <vPortEnterCritical+0x5c>)
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	2b01      	cmp	r3, #1
 800a3e2:	d110      	bne.n	800a406 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a3e4:	4b0c      	ldr	r3, [pc, #48]	@ (800a418 <vPortEnterCritical+0x60>)
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	b2db      	uxtb	r3, r3
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d00b      	beq.n	800a406 <vPortEnterCritical+0x4e>
	__asm volatile
 800a3ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3f2:	f383 8811 	msr	BASEPRI, r3
 800a3f6:	f3bf 8f6f 	isb	sy
 800a3fa:	f3bf 8f4f 	dsb	sy
 800a3fe:	603b      	str	r3, [r7, #0]
}
 800a400:	bf00      	nop
 800a402:	bf00      	nop
 800a404:	e7fd      	b.n	800a402 <vPortEnterCritical+0x4a>
	}
}
 800a406:	bf00      	nop
 800a408:	370c      	adds	r7, #12
 800a40a:	46bd      	mov	sp, r7
 800a40c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a410:	4770      	bx	lr
 800a412:	bf00      	nop
 800a414:	24000024 	.word	0x24000024
 800a418:	e000ed04 	.word	0xe000ed04

0800a41c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a41c:	b480      	push	{r7}
 800a41e:	b083      	sub	sp, #12
 800a420:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a422:	4b12      	ldr	r3, [pc, #72]	@ (800a46c <vPortExitCritical+0x50>)
 800a424:	681b      	ldr	r3, [r3, #0]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d10b      	bne.n	800a442 <vPortExitCritical+0x26>
	__asm volatile
 800a42a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a42e:	f383 8811 	msr	BASEPRI, r3
 800a432:	f3bf 8f6f 	isb	sy
 800a436:	f3bf 8f4f 	dsb	sy
 800a43a:	607b      	str	r3, [r7, #4]
}
 800a43c:	bf00      	nop
 800a43e:	bf00      	nop
 800a440:	e7fd      	b.n	800a43e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a442:	4b0a      	ldr	r3, [pc, #40]	@ (800a46c <vPortExitCritical+0x50>)
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	3b01      	subs	r3, #1
 800a448:	4a08      	ldr	r2, [pc, #32]	@ (800a46c <vPortExitCritical+0x50>)
 800a44a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a44c:	4b07      	ldr	r3, [pc, #28]	@ (800a46c <vPortExitCritical+0x50>)
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	2b00      	cmp	r3, #0
 800a452:	d105      	bne.n	800a460 <vPortExitCritical+0x44>
 800a454:	2300      	movs	r3, #0
 800a456:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	f383 8811 	msr	BASEPRI, r3
}
 800a45e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a460:	bf00      	nop
 800a462:	370c      	adds	r7, #12
 800a464:	46bd      	mov	sp, r7
 800a466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46a:	4770      	bx	lr
 800a46c:	24000024 	.word	0x24000024

0800a470 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a470:	f3ef 8009 	mrs	r0, PSP
 800a474:	f3bf 8f6f 	isb	sy
 800a478:	4b15      	ldr	r3, [pc, #84]	@ (800a4d0 <pxCurrentTCBConst>)
 800a47a:	681a      	ldr	r2, [r3, #0]
 800a47c:	f01e 0f10 	tst.w	lr, #16
 800a480:	bf08      	it	eq
 800a482:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a486:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a48a:	6010      	str	r0, [r2, #0]
 800a48c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a490:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a494:	f380 8811 	msr	BASEPRI, r0
 800a498:	f3bf 8f4f 	dsb	sy
 800a49c:	f3bf 8f6f 	isb	sy
 800a4a0:	f7fe fe9e 	bl	80091e0 <vTaskSwitchContext>
 800a4a4:	f04f 0000 	mov.w	r0, #0
 800a4a8:	f380 8811 	msr	BASEPRI, r0
 800a4ac:	bc09      	pop	{r0, r3}
 800a4ae:	6819      	ldr	r1, [r3, #0]
 800a4b0:	6808      	ldr	r0, [r1, #0]
 800a4b2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4b6:	f01e 0f10 	tst.w	lr, #16
 800a4ba:	bf08      	it	eq
 800a4bc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a4c0:	f380 8809 	msr	PSP, r0
 800a4c4:	f3bf 8f6f 	isb	sy
 800a4c8:	4770      	bx	lr
 800a4ca:	bf00      	nop
 800a4cc:	f3af 8000 	nop.w

0800a4d0 <pxCurrentTCBConst>:
 800a4d0:	240009d4 	.word	0x240009d4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a4d4:	bf00      	nop
 800a4d6:	bf00      	nop

0800a4d8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a4d8:	b580      	push	{r7, lr}
 800a4da:	b082      	sub	sp, #8
 800a4dc:	af00      	add	r7, sp, #0
	__asm volatile
 800a4de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4e2:	f383 8811 	msr	BASEPRI, r3
 800a4e6:	f3bf 8f6f 	isb	sy
 800a4ea:	f3bf 8f4f 	dsb	sy
 800a4ee:	607b      	str	r3, [r7, #4]
}
 800a4f0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a4f2:	f7fe fdbb 	bl	800906c <xTaskIncrementTick>
 800a4f6:	4603      	mov	r3, r0
 800a4f8:	2b00      	cmp	r3, #0
 800a4fa:	d003      	beq.n	800a504 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a4fc:	4b06      	ldr	r3, [pc, #24]	@ (800a518 <xPortSysTickHandler+0x40>)
 800a4fe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a502:	601a      	str	r2, [r3, #0]
 800a504:	2300      	movs	r3, #0
 800a506:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a508:	683b      	ldr	r3, [r7, #0]
 800a50a:	f383 8811 	msr	BASEPRI, r3
}
 800a50e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a510:	bf00      	nop
 800a512:	3708      	adds	r7, #8
 800a514:	46bd      	mov	sp, r7
 800a516:	bd80      	pop	{r7, pc}
 800a518:	e000ed04 	.word	0xe000ed04

0800a51c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a51c:	b480      	push	{r7}
 800a51e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a520:	4b0b      	ldr	r3, [pc, #44]	@ (800a550 <vPortSetupTimerInterrupt+0x34>)
 800a522:	2200      	movs	r2, #0
 800a524:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a526:	4b0b      	ldr	r3, [pc, #44]	@ (800a554 <vPortSetupTimerInterrupt+0x38>)
 800a528:	2200      	movs	r2, #0
 800a52a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a52c:	4b0a      	ldr	r3, [pc, #40]	@ (800a558 <vPortSetupTimerInterrupt+0x3c>)
 800a52e:	681b      	ldr	r3, [r3, #0]
 800a530:	4a0a      	ldr	r2, [pc, #40]	@ (800a55c <vPortSetupTimerInterrupt+0x40>)
 800a532:	fba2 2303 	umull	r2, r3, r2, r3
 800a536:	099b      	lsrs	r3, r3, #6
 800a538:	4a09      	ldr	r2, [pc, #36]	@ (800a560 <vPortSetupTimerInterrupt+0x44>)
 800a53a:	3b01      	subs	r3, #1
 800a53c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a53e:	4b04      	ldr	r3, [pc, #16]	@ (800a550 <vPortSetupTimerInterrupt+0x34>)
 800a540:	2207      	movs	r2, #7
 800a542:	601a      	str	r2, [r3, #0]
}
 800a544:	bf00      	nop
 800a546:	46bd      	mov	sp, r7
 800a548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54c:	4770      	bx	lr
 800a54e:	bf00      	nop
 800a550:	e000e010 	.word	0xe000e010
 800a554:	e000e018 	.word	0xe000e018
 800a558:	24000000 	.word	0x24000000
 800a55c:	10624dd3 	.word	0x10624dd3
 800a560:	e000e014 	.word	0xe000e014

0800a564 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a564:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a574 <vPortEnableVFP+0x10>
 800a568:	6801      	ldr	r1, [r0, #0]
 800a56a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a56e:	6001      	str	r1, [r0, #0]
 800a570:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a572:	bf00      	nop
 800a574:	e000ed88 	.word	0xe000ed88

0800a578 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a578:	b480      	push	{r7}
 800a57a:	b085      	sub	sp, #20
 800a57c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a57e:	f3ef 8305 	mrs	r3, IPSR
 800a582:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a584:	68fb      	ldr	r3, [r7, #12]
 800a586:	2b0f      	cmp	r3, #15
 800a588:	d915      	bls.n	800a5b6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a58a:	4a18      	ldr	r2, [pc, #96]	@ (800a5ec <vPortValidateInterruptPriority+0x74>)
 800a58c:	68fb      	ldr	r3, [r7, #12]
 800a58e:	4413      	add	r3, r2
 800a590:	781b      	ldrb	r3, [r3, #0]
 800a592:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a594:	4b16      	ldr	r3, [pc, #88]	@ (800a5f0 <vPortValidateInterruptPriority+0x78>)
 800a596:	781b      	ldrb	r3, [r3, #0]
 800a598:	7afa      	ldrb	r2, [r7, #11]
 800a59a:	429a      	cmp	r2, r3
 800a59c:	d20b      	bcs.n	800a5b6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a59e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5a2:	f383 8811 	msr	BASEPRI, r3
 800a5a6:	f3bf 8f6f 	isb	sy
 800a5aa:	f3bf 8f4f 	dsb	sy
 800a5ae:	607b      	str	r3, [r7, #4]
}
 800a5b0:	bf00      	nop
 800a5b2:	bf00      	nop
 800a5b4:	e7fd      	b.n	800a5b2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a5b6:	4b0f      	ldr	r3, [pc, #60]	@ (800a5f4 <vPortValidateInterruptPriority+0x7c>)
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a5be:	4b0e      	ldr	r3, [pc, #56]	@ (800a5f8 <vPortValidateInterruptPriority+0x80>)
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	429a      	cmp	r2, r3
 800a5c4:	d90b      	bls.n	800a5de <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a5c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5ca:	f383 8811 	msr	BASEPRI, r3
 800a5ce:	f3bf 8f6f 	isb	sy
 800a5d2:	f3bf 8f4f 	dsb	sy
 800a5d6:	603b      	str	r3, [r7, #0]
}
 800a5d8:	bf00      	nop
 800a5da:	bf00      	nop
 800a5dc:	e7fd      	b.n	800a5da <vPortValidateInterruptPriority+0x62>
	}
 800a5de:	bf00      	nop
 800a5e0:	3714      	adds	r7, #20
 800a5e2:	46bd      	mov	sp, r7
 800a5e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5e8:	4770      	bx	lr
 800a5ea:	bf00      	nop
 800a5ec:	e000e3f0 	.word	0xe000e3f0
 800a5f0:	24001000 	.word	0x24001000
 800a5f4:	e000ed0c 	.word	0xe000ed0c
 800a5f8:	24001004 	.word	0x24001004

0800a5fc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	b08a      	sub	sp, #40	@ 0x28
 800a600:	af00      	add	r7, sp, #0
 800a602:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a604:	2300      	movs	r3, #0
 800a606:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a608:	f7fe fc62 	bl	8008ed0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a60c:	4b5c      	ldr	r3, [pc, #368]	@ (800a780 <pvPortMalloc+0x184>)
 800a60e:	681b      	ldr	r3, [r3, #0]
 800a610:	2b00      	cmp	r3, #0
 800a612:	d101      	bne.n	800a618 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a614:	f000 f924 	bl	800a860 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a618:	4b5a      	ldr	r3, [pc, #360]	@ (800a784 <pvPortMalloc+0x188>)
 800a61a:	681a      	ldr	r2, [r3, #0]
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	4013      	ands	r3, r2
 800a620:	2b00      	cmp	r3, #0
 800a622:	f040 8095 	bne.w	800a750 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	2b00      	cmp	r3, #0
 800a62a:	d01e      	beq.n	800a66a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a62c:	2208      	movs	r2, #8
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	4413      	add	r3, r2
 800a632:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	f003 0307 	and.w	r3, r3, #7
 800a63a:	2b00      	cmp	r3, #0
 800a63c:	d015      	beq.n	800a66a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	f023 0307 	bic.w	r3, r3, #7
 800a644:	3308      	adds	r3, #8
 800a646:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	f003 0307 	and.w	r3, r3, #7
 800a64e:	2b00      	cmp	r3, #0
 800a650:	d00b      	beq.n	800a66a <pvPortMalloc+0x6e>
	__asm volatile
 800a652:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a656:	f383 8811 	msr	BASEPRI, r3
 800a65a:	f3bf 8f6f 	isb	sy
 800a65e:	f3bf 8f4f 	dsb	sy
 800a662:	617b      	str	r3, [r7, #20]
}
 800a664:	bf00      	nop
 800a666:	bf00      	nop
 800a668:	e7fd      	b.n	800a666 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d06f      	beq.n	800a750 <pvPortMalloc+0x154>
 800a670:	4b45      	ldr	r3, [pc, #276]	@ (800a788 <pvPortMalloc+0x18c>)
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	687a      	ldr	r2, [r7, #4]
 800a676:	429a      	cmp	r2, r3
 800a678:	d86a      	bhi.n	800a750 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a67a:	4b44      	ldr	r3, [pc, #272]	@ (800a78c <pvPortMalloc+0x190>)
 800a67c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a67e:	4b43      	ldr	r3, [pc, #268]	@ (800a78c <pvPortMalloc+0x190>)
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a684:	e004      	b.n	800a690 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a686:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a688:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a68a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a68c:	681b      	ldr	r3, [r3, #0]
 800a68e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a690:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a692:	685b      	ldr	r3, [r3, #4]
 800a694:	687a      	ldr	r2, [r7, #4]
 800a696:	429a      	cmp	r2, r3
 800a698:	d903      	bls.n	800a6a2 <pvPortMalloc+0xa6>
 800a69a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a69c:	681b      	ldr	r3, [r3, #0]
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d1f1      	bne.n	800a686 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a6a2:	4b37      	ldr	r3, [pc, #220]	@ (800a780 <pvPortMalloc+0x184>)
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a6a8:	429a      	cmp	r2, r3
 800a6aa:	d051      	beq.n	800a750 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a6ac:	6a3b      	ldr	r3, [r7, #32]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	2208      	movs	r2, #8
 800a6b2:	4413      	add	r3, r2
 800a6b4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a6b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6b8:	681a      	ldr	r2, [r3, #0]
 800a6ba:	6a3b      	ldr	r3, [r7, #32]
 800a6bc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a6be:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6c0:	685a      	ldr	r2, [r3, #4]
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	1ad2      	subs	r2, r2, r3
 800a6c6:	2308      	movs	r3, #8
 800a6c8:	005b      	lsls	r3, r3, #1
 800a6ca:	429a      	cmp	r2, r3
 800a6cc:	d920      	bls.n	800a710 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a6ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	4413      	add	r3, r2
 800a6d4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a6d6:	69bb      	ldr	r3, [r7, #24]
 800a6d8:	f003 0307 	and.w	r3, r3, #7
 800a6dc:	2b00      	cmp	r3, #0
 800a6de:	d00b      	beq.n	800a6f8 <pvPortMalloc+0xfc>
	__asm volatile
 800a6e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a6e4:	f383 8811 	msr	BASEPRI, r3
 800a6e8:	f3bf 8f6f 	isb	sy
 800a6ec:	f3bf 8f4f 	dsb	sy
 800a6f0:	613b      	str	r3, [r7, #16]
}
 800a6f2:	bf00      	nop
 800a6f4:	bf00      	nop
 800a6f6:	e7fd      	b.n	800a6f4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a6f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6fa:	685a      	ldr	r2, [r3, #4]
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	1ad2      	subs	r2, r2, r3
 800a700:	69bb      	ldr	r3, [r7, #24]
 800a702:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a706:	687a      	ldr	r2, [r7, #4]
 800a708:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a70a:	69b8      	ldr	r0, [r7, #24]
 800a70c:	f000 f90a 	bl	800a924 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a710:	4b1d      	ldr	r3, [pc, #116]	@ (800a788 <pvPortMalloc+0x18c>)
 800a712:	681a      	ldr	r2, [r3, #0]
 800a714:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a716:	685b      	ldr	r3, [r3, #4]
 800a718:	1ad3      	subs	r3, r2, r3
 800a71a:	4a1b      	ldr	r2, [pc, #108]	@ (800a788 <pvPortMalloc+0x18c>)
 800a71c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a71e:	4b1a      	ldr	r3, [pc, #104]	@ (800a788 <pvPortMalloc+0x18c>)
 800a720:	681a      	ldr	r2, [r3, #0]
 800a722:	4b1b      	ldr	r3, [pc, #108]	@ (800a790 <pvPortMalloc+0x194>)
 800a724:	681b      	ldr	r3, [r3, #0]
 800a726:	429a      	cmp	r2, r3
 800a728:	d203      	bcs.n	800a732 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a72a:	4b17      	ldr	r3, [pc, #92]	@ (800a788 <pvPortMalloc+0x18c>)
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	4a18      	ldr	r2, [pc, #96]	@ (800a790 <pvPortMalloc+0x194>)
 800a730:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a732:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a734:	685a      	ldr	r2, [r3, #4]
 800a736:	4b13      	ldr	r3, [pc, #76]	@ (800a784 <pvPortMalloc+0x188>)
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	431a      	orrs	r2, r3
 800a73c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a73e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a740:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a742:	2200      	movs	r2, #0
 800a744:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a746:	4b13      	ldr	r3, [pc, #76]	@ (800a794 <pvPortMalloc+0x198>)
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	3301      	adds	r3, #1
 800a74c:	4a11      	ldr	r2, [pc, #68]	@ (800a794 <pvPortMalloc+0x198>)
 800a74e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a750:	f7fe fbcc 	bl	8008eec <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a754:	69fb      	ldr	r3, [r7, #28]
 800a756:	f003 0307 	and.w	r3, r3, #7
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d00b      	beq.n	800a776 <pvPortMalloc+0x17a>
	__asm volatile
 800a75e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a762:	f383 8811 	msr	BASEPRI, r3
 800a766:	f3bf 8f6f 	isb	sy
 800a76a:	f3bf 8f4f 	dsb	sy
 800a76e:	60fb      	str	r3, [r7, #12]
}
 800a770:	bf00      	nop
 800a772:	bf00      	nop
 800a774:	e7fd      	b.n	800a772 <pvPortMalloc+0x176>
	return pvReturn;
 800a776:	69fb      	ldr	r3, [r7, #28]
}
 800a778:	4618      	mov	r0, r3
 800a77a:	3728      	adds	r7, #40	@ 0x28
 800a77c:	46bd      	mov	sp, r7
 800a77e:	bd80      	pop	{r7, pc}
 800a780:	24004c10 	.word	0x24004c10
 800a784:	24004c24 	.word	0x24004c24
 800a788:	24004c14 	.word	0x24004c14
 800a78c:	24004c08 	.word	0x24004c08
 800a790:	24004c18 	.word	0x24004c18
 800a794:	24004c1c 	.word	0x24004c1c

0800a798 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a798:	b580      	push	{r7, lr}
 800a79a:	b086      	sub	sp, #24
 800a79c:	af00      	add	r7, sp, #0
 800a79e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a7a4:	687b      	ldr	r3, [r7, #4]
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d04f      	beq.n	800a84a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a7aa:	2308      	movs	r3, #8
 800a7ac:	425b      	negs	r3, r3
 800a7ae:	697a      	ldr	r2, [r7, #20]
 800a7b0:	4413      	add	r3, r2
 800a7b2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a7b4:	697b      	ldr	r3, [r7, #20]
 800a7b6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a7b8:	693b      	ldr	r3, [r7, #16]
 800a7ba:	685a      	ldr	r2, [r3, #4]
 800a7bc:	4b25      	ldr	r3, [pc, #148]	@ (800a854 <vPortFree+0xbc>)
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	4013      	ands	r3, r2
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d10b      	bne.n	800a7de <vPortFree+0x46>
	__asm volatile
 800a7c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7ca:	f383 8811 	msr	BASEPRI, r3
 800a7ce:	f3bf 8f6f 	isb	sy
 800a7d2:	f3bf 8f4f 	dsb	sy
 800a7d6:	60fb      	str	r3, [r7, #12]
}
 800a7d8:	bf00      	nop
 800a7da:	bf00      	nop
 800a7dc:	e7fd      	b.n	800a7da <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a7de:	693b      	ldr	r3, [r7, #16]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d00b      	beq.n	800a7fe <vPortFree+0x66>
	__asm volatile
 800a7e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7ea:	f383 8811 	msr	BASEPRI, r3
 800a7ee:	f3bf 8f6f 	isb	sy
 800a7f2:	f3bf 8f4f 	dsb	sy
 800a7f6:	60bb      	str	r3, [r7, #8]
}
 800a7f8:	bf00      	nop
 800a7fa:	bf00      	nop
 800a7fc:	e7fd      	b.n	800a7fa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a7fe:	693b      	ldr	r3, [r7, #16]
 800a800:	685a      	ldr	r2, [r3, #4]
 800a802:	4b14      	ldr	r3, [pc, #80]	@ (800a854 <vPortFree+0xbc>)
 800a804:	681b      	ldr	r3, [r3, #0]
 800a806:	4013      	ands	r3, r2
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d01e      	beq.n	800a84a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a80c:	693b      	ldr	r3, [r7, #16]
 800a80e:	681b      	ldr	r3, [r3, #0]
 800a810:	2b00      	cmp	r3, #0
 800a812:	d11a      	bne.n	800a84a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a814:	693b      	ldr	r3, [r7, #16]
 800a816:	685a      	ldr	r2, [r3, #4]
 800a818:	4b0e      	ldr	r3, [pc, #56]	@ (800a854 <vPortFree+0xbc>)
 800a81a:	681b      	ldr	r3, [r3, #0]
 800a81c:	43db      	mvns	r3, r3
 800a81e:	401a      	ands	r2, r3
 800a820:	693b      	ldr	r3, [r7, #16]
 800a822:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a824:	f7fe fb54 	bl	8008ed0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a828:	693b      	ldr	r3, [r7, #16]
 800a82a:	685a      	ldr	r2, [r3, #4]
 800a82c:	4b0a      	ldr	r3, [pc, #40]	@ (800a858 <vPortFree+0xc0>)
 800a82e:	681b      	ldr	r3, [r3, #0]
 800a830:	4413      	add	r3, r2
 800a832:	4a09      	ldr	r2, [pc, #36]	@ (800a858 <vPortFree+0xc0>)
 800a834:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a836:	6938      	ldr	r0, [r7, #16]
 800a838:	f000 f874 	bl	800a924 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a83c:	4b07      	ldr	r3, [pc, #28]	@ (800a85c <vPortFree+0xc4>)
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	3301      	adds	r3, #1
 800a842:	4a06      	ldr	r2, [pc, #24]	@ (800a85c <vPortFree+0xc4>)
 800a844:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a846:	f7fe fb51 	bl	8008eec <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a84a:	bf00      	nop
 800a84c:	3718      	adds	r7, #24
 800a84e:	46bd      	mov	sp, r7
 800a850:	bd80      	pop	{r7, pc}
 800a852:	bf00      	nop
 800a854:	24004c24 	.word	0x24004c24
 800a858:	24004c14 	.word	0x24004c14
 800a85c:	24004c20 	.word	0x24004c20

0800a860 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800a860:	b480      	push	{r7}
 800a862:	b085      	sub	sp, #20
 800a864:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800a866:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800a86a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800a86c:	4b27      	ldr	r3, [pc, #156]	@ (800a90c <prvHeapInit+0xac>)
 800a86e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	f003 0307 	and.w	r3, r3, #7
 800a876:	2b00      	cmp	r3, #0
 800a878:	d00c      	beq.n	800a894 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800a87a:	68fb      	ldr	r3, [r7, #12]
 800a87c:	3307      	adds	r3, #7
 800a87e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a880:	68fb      	ldr	r3, [r7, #12]
 800a882:	f023 0307 	bic.w	r3, r3, #7
 800a886:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800a888:	68ba      	ldr	r2, [r7, #8]
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	1ad3      	subs	r3, r2, r3
 800a88e:	4a1f      	ldr	r2, [pc, #124]	@ (800a90c <prvHeapInit+0xac>)
 800a890:	4413      	add	r3, r2
 800a892:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800a894:	68fb      	ldr	r3, [r7, #12]
 800a896:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800a898:	4a1d      	ldr	r2, [pc, #116]	@ (800a910 <prvHeapInit+0xb0>)
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800a89e:	4b1c      	ldr	r3, [pc, #112]	@ (800a910 <prvHeapInit+0xb0>)
 800a8a0:	2200      	movs	r2, #0
 800a8a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	68ba      	ldr	r2, [r7, #8]
 800a8a8:	4413      	add	r3, r2
 800a8aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800a8ac:	2208      	movs	r2, #8
 800a8ae:	68fb      	ldr	r3, [r7, #12]
 800a8b0:	1a9b      	subs	r3, r3, r2
 800a8b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800a8b4:	68fb      	ldr	r3, [r7, #12]
 800a8b6:	f023 0307 	bic.w	r3, r3, #7
 800a8ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800a8bc:	68fb      	ldr	r3, [r7, #12]
 800a8be:	4a15      	ldr	r2, [pc, #84]	@ (800a914 <prvHeapInit+0xb4>)
 800a8c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800a8c2:	4b14      	ldr	r3, [pc, #80]	@ (800a914 <prvHeapInit+0xb4>)
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	2200      	movs	r2, #0
 800a8c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800a8ca:	4b12      	ldr	r3, [pc, #72]	@ (800a914 <prvHeapInit+0xb4>)
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	2200      	movs	r2, #0
 800a8d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800a8d6:	683b      	ldr	r3, [r7, #0]
 800a8d8:	68fa      	ldr	r2, [r7, #12]
 800a8da:	1ad2      	subs	r2, r2, r3
 800a8dc:	683b      	ldr	r3, [r7, #0]
 800a8de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800a8e0:	4b0c      	ldr	r3, [pc, #48]	@ (800a914 <prvHeapInit+0xb4>)
 800a8e2:	681a      	ldr	r2, [r3, #0]
 800a8e4:	683b      	ldr	r3, [r7, #0]
 800a8e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a8e8:	683b      	ldr	r3, [r7, #0]
 800a8ea:	685b      	ldr	r3, [r3, #4]
 800a8ec:	4a0a      	ldr	r2, [pc, #40]	@ (800a918 <prvHeapInit+0xb8>)
 800a8ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800a8f0:	683b      	ldr	r3, [r7, #0]
 800a8f2:	685b      	ldr	r3, [r3, #4]
 800a8f4:	4a09      	ldr	r2, [pc, #36]	@ (800a91c <prvHeapInit+0xbc>)
 800a8f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800a8f8:	4b09      	ldr	r3, [pc, #36]	@ (800a920 <prvHeapInit+0xc0>)
 800a8fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800a8fe:	601a      	str	r2, [r3, #0]
}
 800a900:	bf00      	nop
 800a902:	3714      	adds	r7, #20
 800a904:	46bd      	mov	sp, r7
 800a906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a90a:	4770      	bx	lr
 800a90c:	24001008 	.word	0x24001008
 800a910:	24004c08 	.word	0x24004c08
 800a914:	24004c10 	.word	0x24004c10
 800a918:	24004c18 	.word	0x24004c18
 800a91c:	24004c14 	.word	0x24004c14
 800a920:	24004c24 	.word	0x24004c24

0800a924 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800a924:	b480      	push	{r7}
 800a926:	b085      	sub	sp, #20
 800a928:	af00      	add	r7, sp, #0
 800a92a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800a92c:	4b28      	ldr	r3, [pc, #160]	@ (800a9d0 <prvInsertBlockIntoFreeList+0xac>)
 800a92e:	60fb      	str	r3, [r7, #12]
 800a930:	e002      	b.n	800a938 <prvInsertBlockIntoFreeList+0x14>
 800a932:	68fb      	ldr	r3, [r7, #12]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	60fb      	str	r3, [r7, #12]
 800a938:	68fb      	ldr	r3, [r7, #12]
 800a93a:	681b      	ldr	r3, [r3, #0]
 800a93c:	687a      	ldr	r2, [r7, #4]
 800a93e:	429a      	cmp	r2, r3
 800a940:	d8f7      	bhi.n	800a932 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800a942:	68fb      	ldr	r3, [r7, #12]
 800a944:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	685b      	ldr	r3, [r3, #4]
 800a94a:	68ba      	ldr	r2, [r7, #8]
 800a94c:	4413      	add	r3, r2
 800a94e:	687a      	ldr	r2, [r7, #4]
 800a950:	429a      	cmp	r2, r3
 800a952:	d108      	bne.n	800a966 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	685a      	ldr	r2, [r3, #4]
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	685b      	ldr	r3, [r3, #4]
 800a95c:	441a      	add	r2, r3
 800a95e:	68fb      	ldr	r3, [r7, #12]
 800a960:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	685b      	ldr	r3, [r3, #4]
 800a96e:	68ba      	ldr	r2, [r7, #8]
 800a970:	441a      	add	r2, r3
 800a972:	68fb      	ldr	r3, [r7, #12]
 800a974:	681b      	ldr	r3, [r3, #0]
 800a976:	429a      	cmp	r2, r3
 800a978:	d118      	bne.n	800a9ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	681a      	ldr	r2, [r3, #0]
 800a97e:	4b15      	ldr	r3, [pc, #84]	@ (800a9d4 <prvInsertBlockIntoFreeList+0xb0>)
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	429a      	cmp	r2, r3
 800a984:	d00d      	beq.n	800a9a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	685a      	ldr	r2, [r3, #4]
 800a98a:	68fb      	ldr	r3, [r7, #12]
 800a98c:	681b      	ldr	r3, [r3, #0]
 800a98e:	685b      	ldr	r3, [r3, #4]
 800a990:	441a      	add	r2, r3
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	681a      	ldr	r2, [r3, #0]
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	601a      	str	r2, [r3, #0]
 800a9a0:	e008      	b.n	800a9b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800a9a2:	4b0c      	ldr	r3, [pc, #48]	@ (800a9d4 <prvInsertBlockIntoFreeList+0xb0>)
 800a9a4:	681a      	ldr	r2, [r3, #0]
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	601a      	str	r2, [r3, #0]
 800a9aa:	e003      	b.n	800a9b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	681a      	ldr	r2, [r3, #0]
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800a9b4:	68fa      	ldr	r2, [r7, #12]
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	429a      	cmp	r2, r3
 800a9ba:	d002      	beq.n	800a9c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800a9bc:	68fb      	ldr	r3, [r7, #12]
 800a9be:	687a      	ldr	r2, [r7, #4]
 800a9c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800a9c2:	bf00      	nop
 800a9c4:	3714      	adds	r7, #20
 800a9c6:	46bd      	mov	sp, r7
 800a9c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9cc:	4770      	bx	lr
 800a9ce:	bf00      	nop
 800a9d0:	24004c08 	.word	0x24004c08
 800a9d4:	24004c10 	.word	0x24004c10

0800a9d8 <tcpip_timeouts_mbox_fetch>:
 * @param mbox the mbox to fetch the message from
 * @param msg the place to store the message
 */
static void
tcpip_timeouts_mbox_fetch(sys_mbox_t *mbox, void **msg)
{
 800a9d8:	b580      	push	{r7, lr}
 800a9da:	b084      	sub	sp, #16
 800a9dc:	af00      	add	r7, sp, #0
 800a9de:	6078      	str	r0, [r7, #4]
 800a9e0:	6039      	str	r1, [r7, #0]
  u32_t sleeptime, res;

again:
  LWIP_ASSERT_CORE_LOCKED();

  sleeptime = sys_timeouts_sleeptime();
 800a9e2:	f007 fb65 	bl	80120b0 <sys_timeouts_sleeptime>
 800a9e6:	60f8      	str	r0, [r7, #12]
  if (sleeptime == SYS_TIMEOUTS_SLEEPTIME_INFINITE) {
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9ee:	d10b      	bne.n	800aa08 <tcpip_timeouts_mbox_fetch+0x30>
    UNLOCK_TCPIP_CORE();
 800a9f0:	4813      	ldr	r0, [pc, #76]	@ (800aa40 <tcpip_timeouts_mbox_fetch+0x68>)
 800a9f2:	f00a f8e2 	bl	8014bba <sys_mutex_unlock>
    sys_arch_mbox_fetch(mbox, msg, 0);
 800a9f6:	2200      	movs	r2, #0
 800a9f8:	6839      	ldr	r1, [r7, #0]
 800a9fa:	6878      	ldr	r0, [r7, #4]
 800a9fc:	f00a f86a 	bl	8014ad4 <sys_arch_mbox_fetch>
    LOCK_TCPIP_CORE();
 800aa00:	480f      	ldr	r0, [pc, #60]	@ (800aa40 <tcpip_timeouts_mbox_fetch+0x68>)
 800aa02:	f00a f8cb 	bl	8014b9c <sys_mutex_lock>
    return;
 800aa06:	e018      	b.n	800aa3a <tcpip_timeouts_mbox_fetch+0x62>
  } else if (sleeptime == 0) {
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	d102      	bne.n	800aa14 <tcpip_timeouts_mbox_fetch+0x3c>
    sys_check_timeouts();
 800aa0e:	f007 fb15 	bl	801203c <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800aa12:	e7e6      	b.n	800a9e2 <tcpip_timeouts_mbox_fetch+0xa>
  }

  UNLOCK_TCPIP_CORE();
 800aa14:	480a      	ldr	r0, [pc, #40]	@ (800aa40 <tcpip_timeouts_mbox_fetch+0x68>)
 800aa16:	f00a f8d0 	bl	8014bba <sys_mutex_unlock>
  res = sys_arch_mbox_fetch(mbox, msg, sleeptime);
 800aa1a:	68fa      	ldr	r2, [r7, #12]
 800aa1c:	6839      	ldr	r1, [r7, #0]
 800aa1e:	6878      	ldr	r0, [r7, #4]
 800aa20:	f00a f858 	bl	8014ad4 <sys_arch_mbox_fetch>
 800aa24:	60b8      	str	r0, [r7, #8]
  LOCK_TCPIP_CORE();
 800aa26:	4806      	ldr	r0, [pc, #24]	@ (800aa40 <tcpip_timeouts_mbox_fetch+0x68>)
 800aa28:	f00a f8b8 	bl	8014b9c <sys_mutex_lock>
  if (res == SYS_ARCH_TIMEOUT) {
 800aa2c:	68bb      	ldr	r3, [r7, #8]
 800aa2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aa32:	d102      	bne.n	800aa3a <tcpip_timeouts_mbox_fetch+0x62>
    /* If a SYS_ARCH_TIMEOUT value is returned, a timeout occurred
       before a message could be fetched. */
    sys_check_timeouts();
 800aa34:	f007 fb02 	bl	801203c <sys_check_timeouts>
    /* We try again to fetch a message from the mbox. */
    goto again;
 800aa38:	e7d3      	b.n	800a9e2 <tcpip_timeouts_mbox_fetch+0xa>
  }
}
 800aa3a:	3710      	adds	r7, #16
 800aa3c:	46bd      	mov	sp, r7
 800aa3e:	bd80      	pop	{r7, pc}
 800aa40:	24004c34 	.word	0x24004c34

0800aa44 <tcpip_thread>:
 *
 * @param arg unused argument
 */
static void
tcpip_thread(void *arg)
{
 800aa44:	b580      	push	{r7, lr}
 800aa46:	b084      	sub	sp, #16
 800aa48:	af00      	add	r7, sp, #0
 800aa4a:	6078      	str	r0, [r7, #4]
  struct tcpip_msg *msg;
  LWIP_UNUSED_ARG(arg);

  LWIP_MARK_TCPIP_THREAD();

  LOCK_TCPIP_CORE();
 800aa4c:	4810      	ldr	r0, [pc, #64]	@ (800aa90 <tcpip_thread+0x4c>)
 800aa4e:	f00a f8a5 	bl	8014b9c <sys_mutex_lock>
  if (tcpip_init_done != NULL) {
 800aa52:	4b10      	ldr	r3, [pc, #64]	@ (800aa94 <tcpip_thread+0x50>)
 800aa54:	681b      	ldr	r3, [r3, #0]
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d005      	beq.n	800aa66 <tcpip_thread+0x22>
    tcpip_init_done(tcpip_init_done_arg);
 800aa5a:	4b0e      	ldr	r3, [pc, #56]	@ (800aa94 <tcpip_thread+0x50>)
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	4a0e      	ldr	r2, [pc, #56]	@ (800aa98 <tcpip_thread+0x54>)
 800aa60:	6812      	ldr	r2, [r2, #0]
 800aa62:	4610      	mov	r0, r2
 800aa64:	4798      	blx	r3
  }

  while (1) {                          /* MAIN Loop */
    LWIP_TCPIP_THREAD_ALIVE();
    /* wait for a message, timeouts are processed while waiting */
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800aa66:	f107 030c 	add.w	r3, r7, #12
 800aa6a:	4619      	mov	r1, r3
 800aa6c:	480b      	ldr	r0, [pc, #44]	@ (800aa9c <tcpip_thread+0x58>)
 800aa6e:	f7ff ffb3 	bl	800a9d8 <tcpip_timeouts_mbox_fetch>
    if (msg == NULL) {
 800aa72:	68fb      	ldr	r3, [r7, #12]
 800aa74:	2b00      	cmp	r3, #0
 800aa76:	d106      	bne.n	800aa86 <tcpip_thread+0x42>
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: NULL\n"));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800aa78:	4b09      	ldr	r3, [pc, #36]	@ (800aaa0 <tcpip_thread+0x5c>)
 800aa7a:	2291      	movs	r2, #145	@ 0x91
 800aa7c:	4909      	ldr	r1, [pc, #36]	@ (800aaa4 <tcpip_thread+0x60>)
 800aa7e:	480a      	ldr	r0, [pc, #40]	@ (800aaa8 <tcpip_thread+0x64>)
 800aa80:	f00a f9e6 	bl	8014e50 <iprintf>
      continue;
 800aa84:	e003      	b.n	800aa8e <tcpip_thread+0x4a>
    }
    tcpip_thread_handle_msg(msg);
 800aa86:	68fb      	ldr	r3, [r7, #12]
 800aa88:	4618      	mov	r0, r3
 800aa8a:	f000 f80f 	bl	800aaac <tcpip_thread_handle_msg>
    TCPIP_MBOX_FETCH(&tcpip_mbox, (void **)&msg);
 800aa8e:	e7ea      	b.n	800aa66 <tcpip_thread+0x22>
 800aa90:	24004c34 	.word	0x24004c34
 800aa94:	24004c28 	.word	0x24004c28
 800aa98:	24004c2c 	.word	0x24004c2c
 800aa9c:	24004c30 	.word	0x24004c30
 800aaa0:	08015d00 	.word	0x08015d00
 800aaa4:	08015d30 	.word	0x08015d30
 800aaa8:	08015d50 	.word	0x08015d50

0800aaac <tcpip_thread_handle_msg>:
/* Handle a single tcpip_msg
 * This is in its own function for access by tests only.
 */
static void
tcpip_thread_handle_msg(struct tcpip_msg *msg)
{
 800aaac:	b580      	push	{r7, lr}
 800aaae:	b082      	sub	sp, #8
 800aab0:	af00      	add	r7, sp, #0
 800aab2:	6078      	str	r0, [r7, #4]
  switch (msg->type) {
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	781b      	ldrb	r3, [r3, #0]
 800aab8:	2b02      	cmp	r3, #2
 800aaba:	d026      	beq.n	800ab0a <tcpip_thread_handle_msg+0x5e>
 800aabc:	2b02      	cmp	r3, #2
 800aabe:	dc2b      	bgt.n	800ab18 <tcpip_thread_handle_msg+0x6c>
 800aac0:	2b00      	cmp	r3, #0
 800aac2:	d002      	beq.n	800aaca <tcpip_thread_handle_msg+0x1e>
 800aac4:	2b01      	cmp	r3, #1
 800aac6:	d015      	beq.n	800aaf4 <tcpip_thread_handle_msg+0x48>
 800aac8:	e026      	b.n	800ab18 <tcpip_thread_handle_msg+0x6c>
#endif /* !LWIP_TCPIP_CORE_LOCKING */

#if !LWIP_TCPIP_CORE_LOCKING_INPUT
    case TCPIP_MSG_INPKT:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: PACKET %p\n", (void *)msg));
      if (msg->msg.inp.input_fn(msg->msg.inp.p, msg->msg.inp.netif) != ERR_OK) {
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	68db      	ldr	r3, [r3, #12]
 800aace:	687a      	ldr	r2, [r7, #4]
 800aad0:	6850      	ldr	r0, [r2, #4]
 800aad2:	687a      	ldr	r2, [r7, #4]
 800aad4:	6892      	ldr	r2, [r2, #8]
 800aad6:	4611      	mov	r1, r2
 800aad8:	4798      	blx	r3
 800aada:	4603      	mov	r3, r0
 800aadc:	2b00      	cmp	r3, #0
 800aade:	d004      	beq.n	800aaea <tcpip_thread_handle_msg+0x3e>
        pbuf_free(msg->msg.inp.p);
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	685b      	ldr	r3, [r3, #4]
 800aae4:	4618      	mov	r0, r3
 800aae6:	f001 fdaf 	bl	800c648 <pbuf_free>
      }
      memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800aaea:	6879      	ldr	r1, [r7, #4]
 800aaec:	2009      	movs	r0, #9
 800aaee:	f000 ff09 	bl	800b904 <memp_free>
      break;
 800aaf2:	e018      	b.n	800ab26 <tcpip_thread_handle_msg+0x7a>
      break;
#endif /* LWIP_TCPIP_TIMEOUT && LWIP_TIMERS */

    case TCPIP_MSG_CALLBACK:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	685b      	ldr	r3, [r3, #4]
 800aaf8:	687a      	ldr	r2, [r7, #4]
 800aafa:	6892      	ldr	r2, [r2, #8]
 800aafc:	4610      	mov	r0, r2
 800aafe:	4798      	blx	r3
      memp_free(MEMP_TCPIP_MSG_API, msg);
 800ab00:	6879      	ldr	r1, [r7, #4]
 800ab02:	2008      	movs	r0, #8
 800ab04:	f000 fefe 	bl	800b904 <memp_free>
      break;
 800ab08:	e00d      	b.n	800ab26 <tcpip_thread_handle_msg+0x7a>

    case TCPIP_MSG_CALLBACK_STATIC:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: CALLBACK_STATIC %p\n", (void *)msg));
      msg->msg.cb.function(msg->msg.cb.ctx);
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	685b      	ldr	r3, [r3, #4]
 800ab0e:	687a      	ldr	r2, [r7, #4]
 800ab10:	6892      	ldr	r2, [r2, #8]
 800ab12:	4610      	mov	r0, r2
 800ab14:	4798      	blx	r3
      break;
 800ab16:	e006      	b.n	800ab26 <tcpip_thread_handle_msg+0x7a>

    default:
      LWIP_DEBUGF(TCPIP_DEBUG, ("tcpip_thread: invalid message: %d\n", msg->type));
      LWIP_ASSERT("tcpip_thread: invalid message", 0);
 800ab18:	4b05      	ldr	r3, [pc, #20]	@ (800ab30 <tcpip_thread_handle_msg+0x84>)
 800ab1a:	22cf      	movs	r2, #207	@ 0xcf
 800ab1c:	4905      	ldr	r1, [pc, #20]	@ (800ab34 <tcpip_thread_handle_msg+0x88>)
 800ab1e:	4806      	ldr	r0, [pc, #24]	@ (800ab38 <tcpip_thread_handle_msg+0x8c>)
 800ab20:	f00a f996 	bl	8014e50 <iprintf>
      break;
 800ab24:	bf00      	nop
  }
}
 800ab26:	bf00      	nop
 800ab28:	3708      	adds	r7, #8
 800ab2a:	46bd      	mov	sp, r7
 800ab2c:	bd80      	pop	{r7, pc}
 800ab2e:	bf00      	nop
 800ab30:	08015d00 	.word	0x08015d00
 800ab34:	08015d30 	.word	0x08015d30
 800ab38:	08015d50 	.word	0x08015d50

0800ab3c <tcpip_inpkt>:
 * @param inp the network interface on which the packet was received
 * @param input_fn input function to call
 */
err_t
tcpip_inpkt(struct pbuf *p, struct netif *inp, netif_input_fn input_fn)
{
 800ab3c:	b580      	push	{r7, lr}
 800ab3e:	b086      	sub	sp, #24
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	60f8      	str	r0, [r7, #12]
 800ab44:	60b9      	str	r1, [r7, #8]
 800ab46:	607a      	str	r2, [r7, #4]
  UNLOCK_TCPIP_CORE();
  return ret;
#else /* LWIP_TCPIP_CORE_LOCKING_INPUT */
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800ab48:	481a      	ldr	r0, [pc, #104]	@ (800abb4 <tcpip_inpkt+0x78>)
 800ab4a:	f009 fff4 	bl	8014b36 <sys_mbox_valid>
 800ab4e:	4603      	mov	r3, r0
 800ab50:	2b00      	cmp	r3, #0
 800ab52:	d105      	bne.n	800ab60 <tcpip_inpkt+0x24>
 800ab54:	4b18      	ldr	r3, [pc, #96]	@ (800abb8 <tcpip_inpkt+0x7c>)
 800ab56:	22fc      	movs	r2, #252	@ 0xfc
 800ab58:	4918      	ldr	r1, [pc, #96]	@ (800abbc <tcpip_inpkt+0x80>)
 800ab5a:	4819      	ldr	r0, [pc, #100]	@ (800abc0 <tcpip_inpkt+0x84>)
 800ab5c:	f00a f978 	bl	8014e50 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_INPKT);
 800ab60:	2009      	movs	r0, #9
 800ab62:	f000 fe59 	bl	800b818 <memp_malloc>
 800ab66:	6178      	str	r0, [r7, #20]
  if (msg == NULL) {
 800ab68:	697b      	ldr	r3, [r7, #20]
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d102      	bne.n	800ab74 <tcpip_inpkt+0x38>
    return ERR_MEM;
 800ab6e:	f04f 33ff 	mov.w	r3, #4294967295
 800ab72:	e01a      	b.n	800abaa <tcpip_inpkt+0x6e>
  }

  msg->type = TCPIP_MSG_INPKT;
 800ab74:	697b      	ldr	r3, [r7, #20]
 800ab76:	2200      	movs	r2, #0
 800ab78:	701a      	strb	r2, [r3, #0]
  msg->msg.inp.p = p;
 800ab7a:	697b      	ldr	r3, [r7, #20]
 800ab7c:	68fa      	ldr	r2, [r7, #12]
 800ab7e:	605a      	str	r2, [r3, #4]
  msg->msg.inp.netif = inp;
 800ab80:	697b      	ldr	r3, [r7, #20]
 800ab82:	68ba      	ldr	r2, [r7, #8]
 800ab84:	609a      	str	r2, [r3, #8]
  msg->msg.inp.input_fn = input_fn;
 800ab86:	697b      	ldr	r3, [r7, #20]
 800ab88:	687a      	ldr	r2, [r7, #4]
 800ab8a:	60da      	str	r2, [r3, #12]
  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800ab8c:	6979      	ldr	r1, [r7, #20]
 800ab8e:	4809      	ldr	r0, [pc, #36]	@ (800abb4 <tcpip_inpkt+0x78>)
 800ab90:	f009 ff86 	bl	8014aa0 <sys_mbox_trypost>
 800ab94:	4603      	mov	r3, r0
 800ab96:	2b00      	cmp	r3, #0
 800ab98:	d006      	beq.n	800aba8 <tcpip_inpkt+0x6c>
    memp_free(MEMP_TCPIP_MSG_INPKT, msg);
 800ab9a:	6979      	ldr	r1, [r7, #20]
 800ab9c:	2009      	movs	r0, #9
 800ab9e:	f000 feb1 	bl	800b904 <memp_free>
    return ERR_MEM;
 800aba2:	f04f 33ff 	mov.w	r3, #4294967295
 800aba6:	e000      	b.n	800abaa <tcpip_inpkt+0x6e>
  }
  return ERR_OK;
 800aba8:	2300      	movs	r3, #0
#endif /* LWIP_TCPIP_CORE_LOCKING_INPUT */
}
 800abaa:	4618      	mov	r0, r3
 800abac:	3718      	adds	r7, #24
 800abae:	46bd      	mov	sp, r7
 800abb0:	bd80      	pop	{r7, pc}
 800abb2:	bf00      	nop
 800abb4:	24004c30 	.word	0x24004c30
 800abb8:	08015d00 	.word	0x08015d00
 800abbc:	08015d78 	.word	0x08015d78
 800abc0:	08015d50 	.word	0x08015d50

0800abc4 <tcpip_input>:
 *          NETIF_FLAG_ETHERNET flags)
 * @param inp the network interface on which the packet was received
 */
err_t
tcpip_input(struct pbuf *p, struct netif *inp)
{
 800abc4:	b580      	push	{r7, lr}
 800abc6:	b082      	sub	sp, #8
 800abc8:	af00      	add	r7, sp, #0
 800abca:	6078      	str	r0, [r7, #4]
 800abcc:	6039      	str	r1, [r7, #0]
#if LWIP_ETHERNET
  if (inp->flags & (NETIF_FLAG_ETHARP | NETIF_FLAG_ETHERNET)) {
 800abce:	683b      	ldr	r3, [r7, #0]
 800abd0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800abd4:	f003 0318 	and.w	r3, r3, #24
 800abd8:	2b00      	cmp	r3, #0
 800abda:	d006      	beq.n	800abea <tcpip_input+0x26>
    return tcpip_inpkt(p, inp, ethernet_input);
 800abdc:	4a08      	ldr	r2, [pc, #32]	@ (800ac00 <tcpip_input+0x3c>)
 800abde:	6839      	ldr	r1, [r7, #0]
 800abe0:	6878      	ldr	r0, [r7, #4]
 800abe2:	f7ff ffab 	bl	800ab3c <tcpip_inpkt>
 800abe6:	4603      	mov	r3, r0
 800abe8:	e005      	b.n	800abf6 <tcpip_input+0x32>
  } else
#endif /* LWIP_ETHERNET */
    return tcpip_inpkt(p, inp, ip_input);
 800abea:	4a06      	ldr	r2, [pc, #24]	@ (800ac04 <tcpip_input+0x40>)
 800abec:	6839      	ldr	r1, [r7, #0]
 800abee:	6878      	ldr	r0, [r7, #4]
 800abf0:	f7ff ffa4 	bl	800ab3c <tcpip_inpkt>
 800abf4:	4603      	mov	r3, r0
}
 800abf6:	4618      	mov	r0, r3
 800abf8:	3708      	adds	r7, #8
 800abfa:	46bd      	mov	sp, r7
 800abfc:	bd80      	pop	{r7, pc}
 800abfe:	bf00      	nop
 800ac00:	080148c1 	.word	0x080148c1
 800ac04:	080137c9 	.word	0x080137c9

0800ac08 <tcpip_try_callback>:
 *
 * @see tcpip_callback
 */
err_t
tcpip_try_callback(tcpip_callback_fn function, void *ctx)
{
 800ac08:	b580      	push	{r7, lr}
 800ac0a:	b084      	sub	sp, #16
 800ac0c:	af00      	add	r7, sp, #0
 800ac0e:	6078      	str	r0, [r7, #4]
 800ac10:	6039      	str	r1, [r7, #0]
  struct tcpip_msg *msg;

  LWIP_ASSERT("Invalid mbox", sys_mbox_valid_val(tcpip_mbox));
 800ac12:	4819      	ldr	r0, [pc, #100]	@ (800ac78 <tcpip_try_callback+0x70>)
 800ac14:	f009 ff8f 	bl	8014b36 <sys_mbox_valid>
 800ac18:	4603      	mov	r3, r0
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d106      	bne.n	800ac2c <tcpip_try_callback+0x24>
 800ac1e:	4b17      	ldr	r3, [pc, #92]	@ (800ac7c <tcpip_try_callback+0x74>)
 800ac20:	f240 125d 	movw	r2, #349	@ 0x15d
 800ac24:	4916      	ldr	r1, [pc, #88]	@ (800ac80 <tcpip_try_callback+0x78>)
 800ac26:	4817      	ldr	r0, [pc, #92]	@ (800ac84 <tcpip_try_callback+0x7c>)
 800ac28:	f00a f912 	bl	8014e50 <iprintf>

  msg = (struct tcpip_msg *)memp_malloc(MEMP_TCPIP_MSG_API);
 800ac2c:	2008      	movs	r0, #8
 800ac2e:	f000 fdf3 	bl	800b818 <memp_malloc>
 800ac32:	60f8      	str	r0, [r7, #12]
  if (msg == NULL) {
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d102      	bne.n	800ac40 <tcpip_try_callback+0x38>
    return ERR_MEM;
 800ac3a:	f04f 33ff 	mov.w	r3, #4294967295
 800ac3e:	e017      	b.n	800ac70 <tcpip_try_callback+0x68>
  }

  msg->type = TCPIP_MSG_CALLBACK;
 800ac40:	68fb      	ldr	r3, [r7, #12]
 800ac42:	2201      	movs	r2, #1
 800ac44:	701a      	strb	r2, [r3, #0]
  msg->msg.cb.function = function;
 800ac46:	68fb      	ldr	r3, [r7, #12]
 800ac48:	687a      	ldr	r2, [r7, #4]
 800ac4a:	605a      	str	r2, [r3, #4]
  msg->msg.cb.ctx = ctx;
 800ac4c:	68fb      	ldr	r3, [r7, #12]
 800ac4e:	683a      	ldr	r2, [r7, #0]
 800ac50:	609a      	str	r2, [r3, #8]

  if (sys_mbox_trypost(&tcpip_mbox, msg) != ERR_OK) {
 800ac52:	68f9      	ldr	r1, [r7, #12]
 800ac54:	4808      	ldr	r0, [pc, #32]	@ (800ac78 <tcpip_try_callback+0x70>)
 800ac56:	f009 ff23 	bl	8014aa0 <sys_mbox_trypost>
 800ac5a:	4603      	mov	r3, r0
 800ac5c:	2b00      	cmp	r3, #0
 800ac5e:	d006      	beq.n	800ac6e <tcpip_try_callback+0x66>
    memp_free(MEMP_TCPIP_MSG_API, msg);
 800ac60:	68f9      	ldr	r1, [r7, #12]
 800ac62:	2008      	movs	r0, #8
 800ac64:	f000 fe4e 	bl	800b904 <memp_free>
    return ERR_MEM;
 800ac68:	f04f 33ff 	mov.w	r3, #4294967295
 800ac6c:	e000      	b.n	800ac70 <tcpip_try_callback+0x68>
  }
  return ERR_OK;
 800ac6e:	2300      	movs	r3, #0
}
 800ac70:	4618      	mov	r0, r3
 800ac72:	3710      	adds	r7, #16
 800ac74:	46bd      	mov	sp, r7
 800ac76:	bd80      	pop	{r7, pc}
 800ac78:	24004c30 	.word	0x24004c30
 800ac7c:	08015d00 	.word	0x08015d00
 800ac80:	08015d78 	.word	0x08015d78
 800ac84:	08015d50 	.word	0x08015d50

0800ac88 <tcpip_init>:
 * @param initfunc a function to call when tcpip_thread is running and finished initializing
 * @param arg argument to pass to initfunc
 */
void
tcpip_init(tcpip_init_done_fn initfunc, void *arg)
{
 800ac88:	b580      	push	{r7, lr}
 800ac8a:	b084      	sub	sp, #16
 800ac8c:	af02      	add	r7, sp, #8
 800ac8e:	6078      	str	r0, [r7, #4]
 800ac90:	6039      	str	r1, [r7, #0]
  lwip_init();
 800ac92:	f000 f92e 	bl	800aef2 <lwip_init>

  tcpip_init_done = initfunc;
 800ac96:	4a17      	ldr	r2, [pc, #92]	@ (800acf4 <tcpip_init+0x6c>)
 800ac98:	687b      	ldr	r3, [r7, #4]
 800ac9a:	6013      	str	r3, [r2, #0]
  tcpip_init_done_arg = arg;
 800ac9c:	4a16      	ldr	r2, [pc, #88]	@ (800acf8 <tcpip_init+0x70>)
 800ac9e:	683b      	ldr	r3, [r7, #0]
 800aca0:	6013      	str	r3, [r2, #0]
  if (sys_mbox_new(&tcpip_mbox, TCPIP_MBOX_SIZE) != ERR_OK) {
 800aca2:	2106      	movs	r1, #6
 800aca4:	4815      	ldr	r0, [pc, #84]	@ (800acfc <tcpip_init+0x74>)
 800aca6:	f009 fee1 	bl	8014a6c <sys_mbox_new>
 800acaa:	4603      	mov	r3, r0
 800acac:	2b00      	cmp	r3, #0
 800acae:	d006      	beq.n	800acbe <tcpip_init+0x36>
    LWIP_ASSERT("failed to create tcpip_thread mbox", 0);
 800acb0:	4b13      	ldr	r3, [pc, #76]	@ (800ad00 <tcpip_init+0x78>)
 800acb2:	f240 2261 	movw	r2, #609	@ 0x261
 800acb6:	4913      	ldr	r1, [pc, #76]	@ (800ad04 <tcpip_init+0x7c>)
 800acb8:	4813      	ldr	r0, [pc, #76]	@ (800ad08 <tcpip_init+0x80>)
 800acba:	f00a f8c9 	bl	8014e50 <iprintf>
  }
#if LWIP_TCPIP_CORE_LOCKING
  if (sys_mutex_new(&lock_tcpip_core) != ERR_OK) {
 800acbe:	4813      	ldr	r0, [pc, #76]	@ (800ad0c <tcpip_init+0x84>)
 800acc0:	f009 ff56 	bl	8014b70 <sys_mutex_new>
 800acc4:	4603      	mov	r3, r0
 800acc6:	2b00      	cmp	r3, #0
 800acc8:	d006      	beq.n	800acd8 <tcpip_init+0x50>
    LWIP_ASSERT("failed to create lock_tcpip_core", 0);
 800acca:	4b0d      	ldr	r3, [pc, #52]	@ (800ad00 <tcpip_init+0x78>)
 800accc:	f240 2265 	movw	r2, #613	@ 0x265
 800acd0:	490f      	ldr	r1, [pc, #60]	@ (800ad10 <tcpip_init+0x88>)
 800acd2:	480d      	ldr	r0, [pc, #52]	@ (800ad08 <tcpip_init+0x80>)
 800acd4:	f00a f8bc 	bl	8014e50 <iprintf>
  }
#endif /* LWIP_TCPIP_CORE_LOCKING */

  sys_thread_new(TCPIP_THREAD_NAME, tcpip_thread, NULL, TCPIP_THREAD_STACKSIZE, TCPIP_THREAD_PRIO);
 800acd8:	2318      	movs	r3, #24
 800acda:	9300      	str	r3, [sp, #0]
 800acdc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ace0:	2200      	movs	r2, #0
 800ace2:	490c      	ldr	r1, [pc, #48]	@ (800ad14 <tcpip_init+0x8c>)
 800ace4:	480c      	ldr	r0, [pc, #48]	@ (800ad18 <tcpip_init+0x90>)
 800ace6:	f009 ff75 	bl	8014bd4 <sys_thread_new>
}
 800acea:	bf00      	nop
 800acec:	3708      	adds	r7, #8
 800acee:	46bd      	mov	sp, r7
 800acf0:	bd80      	pop	{r7, pc}
 800acf2:	bf00      	nop
 800acf4:	24004c28 	.word	0x24004c28
 800acf8:	24004c2c 	.word	0x24004c2c
 800acfc:	24004c30 	.word	0x24004c30
 800ad00:	08015d00 	.word	0x08015d00
 800ad04:	08015d88 	.word	0x08015d88
 800ad08:	08015d50 	.word	0x08015d50
 800ad0c:	24004c34 	.word	0x24004c34
 800ad10:	08015dac 	.word	0x08015dac
 800ad14:	0800aa45 	.word	0x0800aa45
 800ad18:	08015dd0 	.word	0x08015dd0

0800ad1c <lwip_htons>:
 * @param n u16_t in host byte order
 * @return n in network byte order
 */
u16_t
lwip_htons(u16_t n)
{
 800ad1c:	b480      	push	{r7}
 800ad1e:	b083      	sub	sp, #12
 800ad20:	af00      	add	r7, sp, #0
 800ad22:	4603      	mov	r3, r0
 800ad24:	80fb      	strh	r3, [r7, #6]
  return PP_HTONS(n);
 800ad26:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800ad2a:	021b      	lsls	r3, r3, #8
 800ad2c:	b21a      	sxth	r2, r3
 800ad2e:	88fb      	ldrh	r3, [r7, #6]
 800ad30:	0a1b      	lsrs	r3, r3, #8
 800ad32:	b29b      	uxth	r3, r3
 800ad34:	b21b      	sxth	r3, r3
 800ad36:	4313      	orrs	r3, r2
 800ad38:	b21b      	sxth	r3, r3
 800ad3a:	b29b      	uxth	r3, r3
}
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	370c      	adds	r7, #12
 800ad40:	46bd      	mov	sp, r7
 800ad42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad46:	4770      	bx	lr

0800ad48 <lwip_htonl>:
 * @param n u32_t in host byte order
 * @return n in network byte order
 */
u32_t
lwip_htonl(u32_t n)
{
 800ad48:	b480      	push	{r7}
 800ad4a:	b083      	sub	sp, #12
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	6078      	str	r0, [r7, #4]
  return PP_HTONL(n);
 800ad50:	687b      	ldr	r3, [r7, #4]
 800ad52:	061a      	lsls	r2, r3, #24
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	021b      	lsls	r3, r3, #8
 800ad58:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 800ad5c:	431a      	orrs	r2, r3
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	0a1b      	lsrs	r3, r3, #8
 800ad62:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 800ad66:	431a      	orrs	r2, r3
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	0e1b      	lsrs	r3, r3, #24
 800ad6c:	4313      	orrs	r3, r2
}
 800ad6e:	4618      	mov	r0, r3
 800ad70:	370c      	adds	r7, #12
 800ad72:	46bd      	mov	sp, r7
 800ad74:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad78:	4770      	bx	lr

0800ad7a <lwip_standard_chksum>:
 * @param len length of data to be summed
 * @return host order (!) lwip checksum (non-inverted Internet sum)
 */
u16_t
lwip_standard_chksum(const void *dataptr, int len)
{
 800ad7a:	b480      	push	{r7}
 800ad7c:	b089      	sub	sp, #36	@ 0x24
 800ad7e:	af00      	add	r7, sp, #0
 800ad80:	6078      	str	r0, [r7, #4]
 800ad82:	6039      	str	r1, [r7, #0]
  const u8_t *pb = (const u8_t *)dataptr;
 800ad84:	687b      	ldr	r3, [r7, #4]
 800ad86:	61fb      	str	r3, [r7, #28]
  const u16_t *ps;
  u16_t t = 0;
 800ad88:	2300      	movs	r3, #0
 800ad8a:	81fb      	strh	r3, [r7, #14]
  u32_t sum = 0;
 800ad8c:	2300      	movs	r3, #0
 800ad8e:	617b      	str	r3, [r7, #20]
  int odd = ((mem_ptr_t)pb & 1);
 800ad90:	69fb      	ldr	r3, [r7, #28]
 800ad92:	f003 0301 	and.w	r3, r3, #1
 800ad96:	613b      	str	r3, [r7, #16]

  /* Get aligned to u16_t */
  if (odd && len > 0) {
 800ad98:	693b      	ldr	r3, [r7, #16]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	d00d      	beq.n	800adba <lwip_standard_chksum+0x40>
 800ad9e:	683b      	ldr	r3, [r7, #0]
 800ada0:	2b00      	cmp	r3, #0
 800ada2:	dd0a      	ble.n	800adba <lwip_standard_chksum+0x40>
    ((u8_t *)&t)[1] = *pb++;
 800ada4:	69fa      	ldr	r2, [r7, #28]
 800ada6:	1c53      	adds	r3, r2, #1
 800ada8:	61fb      	str	r3, [r7, #28]
 800adaa:	f107 030e 	add.w	r3, r7, #14
 800adae:	3301      	adds	r3, #1
 800adb0:	7812      	ldrb	r2, [r2, #0]
 800adb2:	701a      	strb	r2, [r3, #0]
    len--;
 800adb4:	683b      	ldr	r3, [r7, #0]
 800adb6:	3b01      	subs	r3, #1
 800adb8:	603b      	str	r3, [r7, #0]
  }

  /* Add the bulk of the data */
  ps = (const u16_t *)(const void *)pb;
 800adba:	69fb      	ldr	r3, [r7, #28]
 800adbc:	61bb      	str	r3, [r7, #24]
  while (len > 1) {
 800adbe:	e00a      	b.n	800add6 <lwip_standard_chksum+0x5c>
    sum += *ps++;
 800adc0:	69bb      	ldr	r3, [r7, #24]
 800adc2:	1c9a      	adds	r2, r3, #2
 800adc4:	61ba      	str	r2, [r7, #24]
 800adc6:	881b      	ldrh	r3, [r3, #0]
 800adc8:	461a      	mov	r2, r3
 800adca:	697b      	ldr	r3, [r7, #20]
 800adcc:	4413      	add	r3, r2
 800adce:	617b      	str	r3, [r7, #20]
    len -= 2;
 800add0:	683b      	ldr	r3, [r7, #0]
 800add2:	3b02      	subs	r3, #2
 800add4:	603b      	str	r3, [r7, #0]
  while (len > 1) {
 800add6:	683b      	ldr	r3, [r7, #0]
 800add8:	2b01      	cmp	r3, #1
 800adda:	dcf1      	bgt.n	800adc0 <lwip_standard_chksum+0x46>
  }

  /* Consume left-over byte, if any */
  if (len > 0) {
 800addc:	683b      	ldr	r3, [r7, #0]
 800adde:	2b00      	cmp	r3, #0
 800ade0:	dd04      	ble.n	800adec <lwip_standard_chksum+0x72>
    ((u8_t *)&t)[0] = *(const u8_t *)ps;
 800ade2:	f107 030e 	add.w	r3, r7, #14
 800ade6:	69ba      	ldr	r2, [r7, #24]
 800ade8:	7812      	ldrb	r2, [r2, #0]
 800adea:	701a      	strb	r2, [r3, #0]
  }

  /* Add end bytes */
  sum += t;
 800adec:	89fb      	ldrh	r3, [r7, #14]
 800adee:	461a      	mov	r2, r3
 800adf0:	697b      	ldr	r3, [r7, #20]
 800adf2:	4413      	add	r3, r2
 800adf4:	617b      	str	r3, [r7, #20]

  /* Fold 32-bit sum to 16 bits
     calling this twice is probably faster than if statements... */
  sum = FOLD_U32T(sum);
 800adf6:	697b      	ldr	r3, [r7, #20]
 800adf8:	0c1a      	lsrs	r2, r3, #16
 800adfa:	697b      	ldr	r3, [r7, #20]
 800adfc:	b29b      	uxth	r3, r3
 800adfe:	4413      	add	r3, r2
 800ae00:	617b      	str	r3, [r7, #20]
  sum = FOLD_U32T(sum);
 800ae02:	697b      	ldr	r3, [r7, #20]
 800ae04:	0c1a      	lsrs	r2, r3, #16
 800ae06:	697b      	ldr	r3, [r7, #20]
 800ae08:	b29b      	uxth	r3, r3
 800ae0a:	4413      	add	r3, r2
 800ae0c:	617b      	str	r3, [r7, #20]

  /* Swap if alignment was odd */
  if (odd) {
 800ae0e:	693b      	ldr	r3, [r7, #16]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d007      	beq.n	800ae24 <lwip_standard_chksum+0xaa>
    sum = SWAP_BYTES_IN_WORD(sum);
 800ae14:	697b      	ldr	r3, [r7, #20]
 800ae16:	021b      	lsls	r3, r3, #8
 800ae18:	b29a      	uxth	r2, r3
 800ae1a:	697b      	ldr	r3, [r7, #20]
 800ae1c:	0a1b      	lsrs	r3, r3, #8
 800ae1e:	b2db      	uxtb	r3, r3
 800ae20:	4313      	orrs	r3, r2
 800ae22:	617b      	str	r3, [r7, #20]
  }

  return (u16_t)sum;
 800ae24:	697b      	ldr	r3, [r7, #20]
 800ae26:	b29b      	uxth	r3, r3
}
 800ae28:	4618      	mov	r0, r3
 800ae2a:	3724      	adds	r7, #36	@ 0x24
 800ae2c:	46bd      	mov	sp, r7
 800ae2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae32:	4770      	bx	lr

0800ae34 <inet_chksum>:
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */

u16_t
inet_chksum(const void *dataptr, u16_t len)
{
 800ae34:	b580      	push	{r7, lr}
 800ae36:	b082      	sub	sp, #8
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	6078      	str	r0, [r7, #4]
 800ae3c:	460b      	mov	r3, r1
 800ae3e:	807b      	strh	r3, [r7, #2]
  return (u16_t)~(unsigned int)LWIP_CHKSUM(dataptr, len);
 800ae40:	887b      	ldrh	r3, [r7, #2]
 800ae42:	4619      	mov	r1, r3
 800ae44:	6878      	ldr	r0, [r7, #4]
 800ae46:	f7ff ff98 	bl	800ad7a <lwip_standard_chksum>
 800ae4a:	4603      	mov	r3, r0
 800ae4c:	43db      	mvns	r3, r3
 800ae4e:	b29b      	uxth	r3, r3
}
 800ae50:	4618      	mov	r0, r3
 800ae52:	3708      	adds	r7, #8
 800ae54:	46bd      	mov	sp, r7
 800ae56:	bd80      	pop	{r7, pc}

0800ae58 <inet_chksum_pbuf>:
 * @param p pbuf chain over that the checksum should be calculated
 * @return checksum (as u16_t) to be saved directly in the protocol header
 */
u16_t
inet_chksum_pbuf(struct pbuf *p)
{
 800ae58:	b580      	push	{r7, lr}
 800ae5a:	b086      	sub	sp, #24
 800ae5c:	af00      	add	r7, sp, #0
 800ae5e:	6078      	str	r0, [r7, #4]
  u32_t acc;
  struct pbuf *q;
  int swapped = 0;
 800ae60:	2300      	movs	r3, #0
 800ae62:	60fb      	str	r3, [r7, #12]

  acc = 0;
 800ae64:	2300      	movs	r3, #0
 800ae66:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800ae68:	687b      	ldr	r3, [r7, #4]
 800ae6a:	613b      	str	r3, [r7, #16]
 800ae6c:	e02b      	b.n	800aec6 <inet_chksum_pbuf+0x6e>
    acc += LWIP_CHKSUM(q->payload, q->len);
 800ae6e:	693b      	ldr	r3, [r7, #16]
 800ae70:	685a      	ldr	r2, [r3, #4]
 800ae72:	693b      	ldr	r3, [r7, #16]
 800ae74:	895b      	ldrh	r3, [r3, #10]
 800ae76:	4619      	mov	r1, r3
 800ae78:	4610      	mov	r0, r2
 800ae7a:	f7ff ff7e 	bl	800ad7a <lwip_standard_chksum>
 800ae7e:	4603      	mov	r3, r0
 800ae80:	461a      	mov	r2, r3
 800ae82:	697b      	ldr	r3, [r7, #20]
 800ae84:	4413      	add	r3, r2
 800ae86:	617b      	str	r3, [r7, #20]
    acc = FOLD_U32T(acc);
 800ae88:	697b      	ldr	r3, [r7, #20]
 800ae8a:	0c1a      	lsrs	r2, r3, #16
 800ae8c:	697b      	ldr	r3, [r7, #20]
 800ae8e:	b29b      	uxth	r3, r3
 800ae90:	4413      	add	r3, r2
 800ae92:	617b      	str	r3, [r7, #20]
    if (q->len % 2 != 0) {
 800ae94:	693b      	ldr	r3, [r7, #16]
 800ae96:	895b      	ldrh	r3, [r3, #10]
 800ae98:	f003 0301 	and.w	r3, r3, #1
 800ae9c:	b29b      	uxth	r3, r3
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d00e      	beq.n	800aec0 <inet_chksum_pbuf+0x68>
      swapped = !swapped;
 800aea2:	68fb      	ldr	r3, [r7, #12]
 800aea4:	2b00      	cmp	r3, #0
 800aea6:	bf0c      	ite	eq
 800aea8:	2301      	moveq	r3, #1
 800aeaa:	2300      	movne	r3, #0
 800aeac:	b2db      	uxtb	r3, r3
 800aeae:	60fb      	str	r3, [r7, #12]
      acc = SWAP_BYTES_IN_WORD(acc);
 800aeb0:	697b      	ldr	r3, [r7, #20]
 800aeb2:	021b      	lsls	r3, r3, #8
 800aeb4:	b29a      	uxth	r2, r3
 800aeb6:	697b      	ldr	r3, [r7, #20]
 800aeb8:	0a1b      	lsrs	r3, r3, #8
 800aeba:	b2db      	uxtb	r3, r3
 800aebc:	4313      	orrs	r3, r2
 800aebe:	617b      	str	r3, [r7, #20]
  for (q = p; q != NULL; q = q->next) {
 800aec0:	693b      	ldr	r3, [r7, #16]
 800aec2:	681b      	ldr	r3, [r3, #0]
 800aec4:	613b      	str	r3, [r7, #16]
 800aec6:	693b      	ldr	r3, [r7, #16]
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d1d0      	bne.n	800ae6e <inet_chksum_pbuf+0x16>
    }
  }

  if (swapped) {
 800aecc:	68fb      	ldr	r3, [r7, #12]
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d007      	beq.n	800aee2 <inet_chksum_pbuf+0x8a>
    acc = SWAP_BYTES_IN_WORD(acc);
 800aed2:	697b      	ldr	r3, [r7, #20]
 800aed4:	021b      	lsls	r3, r3, #8
 800aed6:	b29a      	uxth	r2, r3
 800aed8:	697b      	ldr	r3, [r7, #20]
 800aeda:	0a1b      	lsrs	r3, r3, #8
 800aedc:	b2db      	uxtb	r3, r3
 800aede:	4313      	orrs	r3, r2
 800aee0:	617b      	str	r3, [r7, #20]
  }
  return (u16_t)~(acc & 0xffffUL);
 800aee2:	697b      	ldr	r3, [r7, #20]
 800aee4:	b29b      	uxth	r3, r3
 800aee6:	43db      	mvns	r3, r3
 800aee8:	b29b      	uxth	r3, r3
}
 800aeea:	4618      	mov	r0, r3
 800aeec:	3718      	adds	r7, #24
 800aeee:	46bd      	mov	sp, r7
 800aef0:	bd80      	pop	{r7, pc}

0800aef2 <lwip_init>:
 * Initialize all modules.
 * Use this in NO_SYS mode. Use tcpip_init() otherwise.
 */
void
lwip_init(void)
{
 800aef2:	b580      	push	{r7, lr}
 800aef4:	b082      	sub	sp, #8
 800aef6:	af00      	add	r7, sp, #0
#ifndef LWIP_SKIP_CONST_CHECK
  int a = 0;
 800aef8:	2300      	movs	r3, #0
 800aefa:	607b      	str	r3, [r7, #4]
#endif

  /* Modules initialization */
  stats_init();
#if !NO_SYS
  sys_init();
 800aefc:	f009 fe2c 	bl	8014b58 <sys_init>
#endif /* !NO_SYS */
  mem_init();
 800af00:	f000 f8d2 	bl	800b0a8 <mem_init>
  memp_init();
 800af04:	f000 fc1a 	bl	800b73c <memp_init>
  pbuf_init();
  netif_init();
 800af08:	f000 fd26 	bl	800b958 <netif_init>
#endif /* LWIP_IPV4 */
#if LWIP_RAW
  raw_init();
#endif /* LWIP_RAW */
#if LWIP_UDP
  udp_init();
 800af0c:	f007 f908 	bl	8012120 <udp_init>
#endif /* LWIP_UDP */
#if LWIP_TCP
  tcp_init();
 800af10:	f001 fe34 	bl	800cb7c <tcp_init>
#if PPP_SUPPORT
  ppp_init();
#endif

#if LWIP_TIMERS
  sys_timeouts_init();
 800af14:	f007 f84a 	bl	8011fac <sys_timeouts_init>
#endif /* LWIP_TIMERS */
}
 800af18:	bf00      	nop
 800af1a:	3708      	adds	r7, #8
 800af1c:	46bd      	mov	sp, r7
 800af1e:	bd80      	pop	{r7, pc}

0800af20 <ptr_to_mem>:
#define mem_overflow_check_element(mem)
#endif /* MEM_OVERFLOW_CHECK */

static struct mem *
ptr_to_mem(mem_size_t ptr)
{
 800af20:	b480      	push	{r7}
 800af22:	b083      	sub	sp, #12
 800af24:	af00      	add	r7, sp, #0
 800af26:	6078      	str	r0, [r7, #4]
  return (struct mem *)(void *)&ram[ptr];
 800af28:	4b04      	ldr	r3, [pc, #16]	@ (800af3c <ptr_to_mem+0x1c>)
 800af2a:	681a      	ldr	r2, [r3, #0]
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	4413      	add	r3, r2
}
 800af30:	4618      	mov	r0, r3
 800af32:	370c      	adds	r7, #12
 800af34:	46bd      	mov	sp, r7
 800af36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af3a:	4770      	bx	lr
 800af3c:	24004c50 	.word	0x24004c50

0800af40 <mem_to_ptr>:

static mem_size_t
mem_to_ptr(void *mem)
{
 800af40:	b480      	push	{r7}
 800af42:	b083      	sub	sp, #12
 800af44:	af00      	add	r7, sp, #0
 800af46:	6078      	str	r0, [r7, #4]
  return (mem_size_t)((u8_t *)mem - ram);
 800af48:	4b04      	ldr	r3, [pc, #16]	@ (800af5c <mem_to_ptr+0x1c>)
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	687a      	ldr	r2, [r7, #4]
 800af4e:	1ad3      	subs	r3, r2, r3
}
 800af50:	4618      	mov	r0, r3
 800af52:	370c      	adds	r7, #12
 800af54:	46bd      	mov	sp, r7
 800af56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5a:	4770      	bx	lr
 800af5c:	24004c50 	.word	0x24004c50

0800af60 <plug_holes>:
 * This assumes access to the heap is protected by the calling function
 * already.
 */
static void
plug_holes(struct mem *mem)
{
 800af60:	b590      	push	{r4, r7, lr}
 800af62:	b085      	sub	sp, #20
 800af64:	af00      	add	r7, sp, #0
 800af66:	6078      	str	r0, [r7, #4]
  struct mem *nmem;
  struct mem *pmem;

  LWIP_ASSERT("plug_holes: mem >= ram", (u8_t *)mem >= ram);
 800af68:	4b45      	ldr	r3, [pc, #276]	@ (800b080 <plug_holes+0x120>)
 800af6a:	681b      	ldr	r3, [r3, #0]
 800af6c:	687a      	ldr	r2, [r7, #4]
 800af6e:	429a      	cmp	r2, r3
 800af70:	d206      	bcs.n	800af80 <plug_holes+0x20>
 800af72:	4b44      	ldr	r3, [pc, #272]	@ (800b084 <plug_holes+0x124>)
 800af74:	f240 12df 	movw	r2, #479	@ 0x1df
 800af78:	4943      	ldr	r1, [pc, #268]	@ (800b088 <plug_holes+0x128>)
 800af7a:	4844      	ldr	r0, [pc, #272]	@ (800b08c <plug_holes+0x12c>)
 800af7c:	f009 ff68 	bl	8014e50 <iprintf>
  LWIP_ASSERT("plug_holes: mem < ram_end", (u8_t *)mem < (u8_t *)ram_end);
 800af80:	4b43      	ldr	r3, [pc, #268]	@ (800b090 <plug_holes+0x130>)
 800af82:	681b      	ldr	r3, [r3, #0]
 800af84:	687a      	ldr	r2, [r7, #4]
 800af86:	429a      	cmp	r2, r3
 800af88:	d306      	bcc.n	800af98 <plug_holes+0x38>
 800af8a:	4b3e      	ldr	r3, [pc, #248]	@ (800b084 <plug_holes+0x124>)
 800af8c:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 800af90:	4940      	ldr	r1, [pc, #256]	@ (800b094 <plug_holes+0x134>)
 800af92:	483e      	ldr	r0, [pc, #248]	@ (800b08c <plug_holes+0x12c>)
 800af94:	f009 ff5c 	bl	8014e50 <iprintf>
  LWIP_ASSERT("plug_holes: mem->used == 0", mem->used == 0);
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	7a1b      	ldrb	r3, [r3, #8]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d006      	beq.n	800afae <plug_holes+0x4e>
 800afa0:	4b38      	ldr	r3, [pc, #224]	@ (800b084 <plug_holes+0x124>)
 800afa2:	f240 12e1 	movw	r2, #481	@ 0x1e1
 800afa6:	493c      	ldr	r1, [pc, #240]	@ (800b098 <plug_holes+0x138>)
 800afa8:	4838      	ldr	r0, [pc, #224]	@ (800b08c <plug_holes+0x12c>)
 800afaa:	f009 ff51 	bl	8014e50 <iprintf>

  /* plug hole forward */
  LWIP_ASSERT("plug_holes: mem->next <= MEM_SIZE_ALIGNED", mem->next <= MEM_SIZE_ALIGNED);
 800afae:	687b      	ldr	r3, [r7, #4]
 800afb0:	681b      	ldr	r3, [r3, #0]
 800afb2:	4a3a      	ldr	r2, [pc, #232]	@ (800b09c <plug_holes+0x13c>)
 800afb4:	4293      	cmp	r3, r2
 800afb6:	d906      	bls.n	800afc6 <plug_holes+0x66>
 800afb8:	4b32      	ldr	r3, [pc, #200]	@ (800b084 <plug_holes+0x124>)
 800afba:	f44f 72f2 	mov.w	r2, #484	@ 0x1e4
 800afbe:	4938      	ldr	r1, [pc, #224]	@ (800b0a0 <plug_holes+0x140>)
 800afc0:	4832      	ldr	r0, [pc, #200]	@ (800b08c <plug_holes+0x12c>)
 800afc2:	f009 ff45 	bl	8014e50 <iprintf>

  nmem = ptr_to_mem(mem->next);
 800afc6:	687b      	ldr	r3, [r7, #4]
 800afc8:	681b      	ldr	r3, [r3, #0]
 800afca:	4618      	mov	r0, r3
 800afcc:	f7ff ffa8 	bl	800af20 <ptr_to_mem>
 800afd0:	60f8      	str	r0, [r7, #12]
  if (mem != nmem && nmem->used == 0 && (u8_t *)nmem != (u8_t *)ram_end) {
 800afd2:	687a      	ldr	r2, [r7, #4]
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	429a      	cmp	r2, r3
 800afd8:	d024      	beq.n	800b024 <plug_holes+0xc4>
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	7a1b      	ldrb	r3, [r3, #8]
 800afde:	2b00      	cmp	r3, #0
 800afe0:	d120      	bne.n	800b024 <plug_holes+0xc4>
 800afe2:	4b2b      	ldr	r3, [pc, #172]	@ (800b090 <plug_holes+0x130>)
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	68fa      	ldr	r2, [r7, #12]
 800afe8:	429a      	cmp	r2, r3
 800afea:	d01b      	beq.n	800b024 <plug_holes+0xc4>
    /* if mem->next is unused and not end of ram, combine mem and mem->next */
    if (lfree == nmem) {
 800afec:	4b2d      	ldr	r3, [pc, #180]	@ (800b0a4 <plug_holes+0x144>)
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	68fa      	ldr	r2, [r7, #12]
 800aff2:	429a      	cmp	r2, r3
 800aff4:	d102      	bne.n	800affc <plug_holes+0x9c>
      lfree = mem;
 800aff6:	4a2b      	ldr	r2, [pc, #172]	@ (800b0a4 <plug_holes+0x144>)
 800aff8:	687b      	ldr	r3, [r7, #4]
 800affa:	6013      	str	r3, [r2, #0]
    }
    mem->next = nmem->next;
 800affc:	68fb      	ldr	r3, [r7, #12]
 800affe:	681a      	ldr	r2, [r3, #0]
 800b000:	687b      	ldr	r3, [r7, #4]
 800b002:	601a      	str	r2, [r3, #0]
    if (nmem->next != MEM_SIZE_ALIGNED) {
 800b004:	68fb      	ldr	r3, [r7, #12]
 800b006:	681b      	ldr	r3, [r3, #0]
 800b008:	4a24      	ldr	r2, [pc, #144]	@ (800b09c <plug_holes+0x13c>)
 800b00a:	4293      	cmp	r3, r2
 800b00c:	d00a      	beq.n	800b024 <plug_holes+0xc4>
      ptr_to_mem(nmem->next)->prev = mem_to_ptr(mem);
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	4618      	mov	r0, r3
 800b014:	f7ff ff84 	bl	800af20 <ptr_to_mem>
 800b018:	4604      	mov	r4, r0
 800b01a:	6878      	ldr	r0, [r7, #4]
 800b01c:	f7ff ff90 	bl	800af40 <mem_to_ptr>
 800b020:	4603      	mov	r3, r0
 800b022:	6063      	str	r3, [r4, #4]
    }
  }

  /* plug hole backward */
  pmem = ptr_to_mem(mem->prev);
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	685b      	ldr	r3, [r3, #4]
 800b028:	4618      	mov	r0, r3
 800b02a:	f7ff ff79 	bl	800af20 <ptr_to_mem>
 800b02e:	60b8      	str	r0, [r7, #8]
  if (pmem != mem && pmem->used == 0) {
 800b030:	68ba      	ldr	r2, [r7, #8]
 800b032:	687b      	ldr	r3, [r7, #4]
 800b034:	429a      	cmp	r2, r3
 800b036:	d01f      	beq.n	800b078 <plug_holes+0x118>
 800b038:	68bb      	ldr	r3, [r7, #8]
 800b03a:	7a1b      	ldrb	r3, [r3, #8]
 800b03c:	2b00      	cmp	r3, #0
 800b03e:	d11b      	bne.n	800b078 <plug_holes+0x118>
    /* if mem->prev is unused, combine mem and mem->prev */
    if (lfree == mem) {
 800b040:	4b18      	ldr	r3, [pc, #96]	@ (800b0a4 <plug_holes+0x144>)
 800b042:	681b      	ldr	r3, [r3, #0]
 800b044:	687a      	ldr	r2, [r7, #4]
 800b046:	429a      	cmp	r2, r3
 800b048:	d102      	bne.n	800b050 <plug_holes+0xf0>
      lfree = pmem;
 800b04a:	4a16      	ldr	r2, [pc, #88]	@ (800b0a4 <plug_holes+0x144>)
 800b04c:	68bb      	ldr	r3, [r7, #8]
 800b04e:	6013      	str	r3, [r2, #0]
    }
    pmem->next = mem->next;
 800b050:	687b      	ldr	r3, [r7, #4]
 800b052:	681a      	ldr	r2, [r3, #0]
 800b054:	68bb      	ldr	r3, [r7, #8]
 800b056:	601a      	str	r2, [r3, #0]
    if (mem->next != MEM_SIZE_ALIGNED) {
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	4a0f      	ldr	r2, [pc, #60]	@ (800b09c <plug_holes+0x13c>)
 800b05e:	4293      	cmp	r3, r2
 800b060:	d00a      	beq.n	800b078 <plug_holes+0x118>
      ptr_to_mem(mem->next)->prev = mem_to_ptr(pmem);
 800b062:	687b      	ldr	r3, [r7, #4]
 800b064:	681b      	ldr	r3, [r3, #0]
 800b066:	4618      	mov	r0, r3
 800b068:	f7ff ff5a 	bl	800af20 <ptr_to_mem>
 800b06c:	4604      	mov	r4, r0
 800b06e:	68b8      	ldr	r0, [r7, #8]
 800b070:	f7ff ff66 	bl	800af40 <mem_to_ptr>
 800b074:	4603      	mov	r3, r0
 800b076:	6063      	str	r3, [r4, #4]
    }
  }
}
 800b078:	bf00      	nop
 800b07a:	3714      	adds	r7, #20
 800b07c:	46bd      	mov	sp, r7
 800b07e:	bd90      	pop	{r4, r7, pc}
 800b080:	24004c50 	.word	0x24004c50
 800b084:	08015de0 	.word	0x08015de0
 800b088:	08015e10 	.word	0x08015e10
 800b08c:	08015e28 	.word	0x08015e28
 800b090:	24004c54 	.word	0x24004c54
 800b094:	08015e50 	.word	0x08015e50
 800b098:	08015e6c 	.word	0x08015e6c
 800b09c:	0001ffe8 	.word	0x0001ffe8
 800b0a0:	08015e88 	.word	0x08015e88
 800b0a4:	24004c5c 	.word	0x24004c5c

0800b0a8 <mem_init>:
/**
 * Zero the heap and initialize start, end and lowest-free
 */
void
mem_init(void)
{
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b082      	sub	sp, #8
 800b0ac:	af00      	add	r7, sp, #0

  LWIP_ASSERT("Sanity check alignment",
              (SIZEOF_STRUCT_MEM & (MEM_ALIGNMENT - 1)) == 0);

  /* align the heap */
  ram = (u8_t *)LWIP_MEM_ALIGN(LWIP_RAM_HEAP_POINTER);
 800b0ae:	4b1b      	ldr	r3, [pc, #108]	@ (800b11c <mem_init+0x74>)
 800b0b0:	4a1b      	ldr	r2, [pc, #108]	@ (800b120 <mem_init+0x78>)
 800b0b2:	601a      	str	r2, [r3, #0]
  /* initialize the start of the heap */
  mem = (struct mem *)(void *)ram;
 800b0b4:	4b19      	ldr	r3, [pc, #100]	@ (800b11c <mem_init+0x74>)
 800b0b6:	681b      	ldr	r3, [r3, #0]
 800b0b8:	607b      	str	r3, [r7, #4]
  mem->next = MEM_SIZE_ALIGNED;
 800b0ba:	687b      	ldr	r3, [r7, #4]
 800b0bc:	4a19      	ldr	r2, [pc, #100]	@ (800b124 <mem_init+0x7c>)
 800b0be:	601a      	str	r2, [r3, #0]
  mem->prev = 0;
 800b0c0:	687b      	ldr	r3, [r7, #4]
 800b0c2:	2200      	movs	r2, #0
 800b0c4:	605a      	str	r2, [r3, #4]
  mem->used = 0;
 800b0c6:	687b      	ldr	r3, [r7, #4]
 800b0c8:	2200      	movs	r2, #0
 800b0ca:	721a      	strb	r2, [r3, #8]
  /* initialize the end of the heap */
  ram_end = ptr_to_mem(MEM_SIZE_ALIGNED);
 800b0cc:	4815      	ldr	r0, [pc, #84]	@ (800b124 <mem_init+0x7c>)
 800b0ce:	f7ff ff27 	bl	800af20 <ptr_to_mem>
 800b0d2:	4603      	mov	r3, r0
 800b0d4:	4a14      	ldr	r2, [pc, #80]	@ (800b128 <mem_init+0x80>)
 800b0d6:	6013      	str	r3, [r2, #0]
  ram_end->used = 1;
 800b0d8:	4b13      	ldr	r3, [pc, #76]	@ (800b128 <mem_init+0x80>)
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	2201      	movs	r2, #1
 800b0de:	721a      	strb	r2, [r3, #8]
  ram_end->next = MEM_SIZE_ALIGNED;
 800b0e0:	4b11      	ldr	r3, [pc, #68]	@ (800b128 <mem_init+0x80>)
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	4a0f      	ldr	r2, [pc, #60]	@ (800b124 <mem_init+0x7c>)
 800b0e6:	601a      	str	r2, [r3, #0]
  ram_end->prev = MEM_SIZE_ALIGNED;
 800b0e8:	4b0f      	ldr	r3, [pc, #60]	@ (800b128 <mem_init+0x80>)
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	4a0d      	ldr	r2, [pc, #52]	@ (800b124 <mem_init+0x7c>)
 800b0ee:	605a      	str	r2, [r3, #4]
  MEM_SANITY();

  /* initialize the lowest-free pointer to the start of the heap */
  lfree = (struct mem *)(void *)ram;
 800b0f0:	4b0a      	ldr	r3, [pc, #40]	@ (800b11c <mem_init+0x74>)
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	4a0d      	ldr	r2, [pc, #52]	@ (800b12c <mem_init+0x84>)
 800b0f6:	6013      	str	r3, [r2, #0]

  MEM_STATS_AVAIL(avail, MEM_SIZE_ALIGNED);

  if (sys_mutex_new(&mem_mutex) != ERR_OK) {
 800b0f8:	480d      	ldr	r0, [pc, #52]	@ (800b130 <mem_init+0x88>)
 800b0fa:	f009 fd39 	bl	8014b70 <sys_mutex_new>
 800b0fe:	4603      	mov	r3, r0
 800b100:	2b00      	cmp	r3, #0
 800b102:	d006      	beq.n	800b112 <mem_init+0x6a>
    LWIP_ASSERT("failed to create mem_mutex", 0);
 800b104:	4b0b      	ldr	r3, [pc, #44]	@ (800b134 <mem_init+0x8c>)
 800b106:	f240 221f 	movw	r2, #543	@ 0x21f
 800b10a:	490b      	ldr	r1, [pc, #44]	@ (800b138 <mem_init+0x90>)
 800b10c:	480b      	ldr	r0, [pc, #44]	@ (800b13c <mem_init+0x94>)
 800b10e:	f009 fe9f 	bl	8014e50 <iprintf>
  }
}
 800b112:	bf00      	nop
 800b114:	3708      	adds	r7, #8
 800b116:	46bd      	mov	sp, r7
 800b118:	bd80      	pop	{r7, pc}
 800b11a:	bf00      	nop
 800b11c:	24004c50 	.word	0x24004c50
 800b120:	30020000 	.word	0x30020000
 800b124:	0001ffe8 	.word	0x0001ffe8
 800b128:	24004c54 	.word	0x24004c54
 800b12c:	24004c5c 	.word	0x24004c5c
 800b130:	24004c58 	.word	0x24004c58
 800b134:	08015de0 	.word	0x08015de0
 800b138:	08015eb4 	.word	0x08015eb4
 800b13c:	08015e28 	.word	0x08015e28

0800b140 <mem_link_valid>:
/* Check if a struct mem is correctly linked.
 * If not, double-free is a possible reason.
 */
static int
mem_link_valid(struct mem *mem)
{
 800b140:	b580      	push	{r7, lr}
 800b142:	b086      	sub	sp, #24
 800b144:	af00      	add	r7, sp, #0
 800b146:	6078      	str	r0, [r7, #4]
  struct mem *nmem, *pmem;
  mem_size_t rmem_idx;
  rmem_idx = mem_to_ptr(mem);
 800b148:	6878      	ldr	r0, [r7, #4]
 800b14a:	f7ff fef9 	bl	800af40 <mem_to_ptr>
 800b14e:	6178      	str	r0, [r7, #20]
  nmem = ptr_to_mem(mem->next);
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	681b      	ldr	r3, [r3, #0]
 800b154:	4618      	mov	r0, r3
 800b156:	f7ff fee3 	bl	800af20 <ptr_to_mem>
 800b15a:	6138      	str	r0, [r7, #16]
  pmem = ptr_to_mem(mem->prev);
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	685b      	ldr	r3, [r3, #4]
 800b160:	4618      	mov	r0, r3
 800b162:	f7ff fedd 	bl	800af20 <ptr_to_mem>
 800b166:	60f8      	str	r0, [r7, #12]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800b168:	687b      	ldr	r3, [r7, #4]
 800b16a:	681b      	ldr	r3, [r3, #0]
 800b16c:	4a11      	ldr	r2, [pc, #68]	@ (800b1b4 <mem_link_valid+0x74>)
 800b16e:	4293      	cmp	r3, r2
 800b170:	d818      	bhi.n	800b1a4 <mem_link_valid+0x64>
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	685b      	ldr	r3, [r3, #4]
 800b176:	4a0f      	ldr	r2, [pc, #60]	@ (800b1b4 <mem_link_valid+0x74>)
 800b178:	4293      	cmp	r3, r2
 800b17a:	d813      	bhi.n	800b1a4 <mem_link_valid+0x64>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	685b      	ldr	r3, [r3, #4]
  if ((mem->next > MEM_SIZE_ALIGNED) || (mem->prev > MEM_SIZE_ALIGNED) ||
 800b180:	697a      	ldr	r2, [r7, #20]
 800b182:	429a      	cmp	r2, r3
 800b184:	d004      	beq.n	800b190 <mem_link_valid+0x50>
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	697a      	ldr	r2, [r7, #20]
 800b18c:	429a      	cmp	r2, r3
 800b18e:	d109      	bne.n	800b1a4 <mem_link_valid+0x64>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800b190:	4b09      	ldr	r3, [pc, #36]	@ (800b1b8 <mem_link_valid+0x78>)
 800b192:	681b      	ldr	r3, [r3, #0]
      ((mem->prev != rmem_idx) && (pmem->next != rmem_idx)) ||
 800b194:	693a      	ldr	r2, [r7, #16]
 800b196:	429a      	cmp	r2, r3
 800b198:	d006      	beq.n	800b1a8 <mem_link_valid+0x68>
      ((nmem != ram_end) && (nmem->prev != rmem_idx))) {
 800b19a:	693b      	ldr	r3, [r7, #16]
 800b19c:	685b      	ldr	r3, [r3, #4]
 800b19e:	697a      	ldr	r2, [r7, #20]
 800b1a0:	429a      	cmp	r2, r3
 800b1a2:	d001      	beq.n	800b1a8 <mem_link_valid+0x68>
    return 0;
 800b1a4:	2300      	movs	r3, #0
 800b1a6:	e000      	b.n	800b1aa <mem_link_valid+0x6a>
  }
  return 1;
 800b1a8:	2301      	movs	r3, #1
}
 800b1aa:	4618      	mov	r0, r3
 800b1ac:	3718      	adds	r7, #24
 800b1ae:	46bd      	mov	sp, r7
 800b1b0:	bd80      	pop	{r7, pc}
 800b1b2:	bf00      	nop
 800b1b4:	0001ffe8 	.word	0x0001ffe8
 800b1b8:	24004c54 	.word	0x24004c54

0800b1bc <mem_free>:
 * @param rmem is the data portion of a struct mem as returned by a previous
 *             call to mem_malloc()
 */
void
mem_free(void *rmem)
{
 800b1bc:	b580      	push	{r7, lr}
 800b1be:	b088      	sub	sp, #32
 800b1c0:	af00      	add	r7, sp, #0
 800b1c2:	6078      	str	r0, [r7, #4]
  struct mem *mem;
  LWIP_MEM_FREE_DECL_PROTECT();

  if (rmem == NULL) {
 800b1c4:	687b      	ldr	r3, [r7, #4]
 800b1c6:	2b00      	cmp	r3, #0
 800b1c8:	d070      	beq.n	800b2ac <mem_free+0xf0>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS, ("mem_free(p == NULL) was called.\n"));
    return;
  }
  if ((((mem_ptr_t)rmem) & (MEM_ALIGNMENT - 1)) != 0) {
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	f003 0303 	and.w	r3, r3, #3
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d00d      	beq.n	800b1f0 <mem_free+0x34>
    LWIP_MEM_ILLEGAL_FREE("mem_free: sanity check alignment");
 800b1d4:	4b37      	ldr	r3, [pc, #220]	@ (800b2b4 <mem_free+0xf8>)
 800b1d6:	f240 2273 	movw	r2, #627	@ 0x273
 800b1da:	4937      	ldr	r1, [pc, #220]	@ (800b2b8 <mem_free+0xfc>)
 800b1dc:	4837      	ldr	r0, [pc, #220]	@ (800b2bc <mem_free+0x100>)
 800b1de:	f009 fe37 	bl	8014e50 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: sanity check alignment\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800b1e2:	f009 fd17 	bl	8014c14 <sys_arch_protect>
 800b1e6:	60f8      	str	r0, [r7, #12]
 800b1e8:	68f8      	ldr	r0, [r7, #12]
 800b1ea:	f009 fd21 	bl	8014c30 <sys_arch_unprotect>
    return;
 800b1ee:	e05e      	b.n	800b2ae <mem_free+0xf2>
  }

  /* Get the corresponding struct mem: */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	3b0c      	subs	r3, #12
 800b1f4:	61fb      	str	r3, [r7, #28]

  if ((u8_t *)mem < ram || (u8_t *)rmem + MIN_SIZE_ALIGNED > (u8_t *)ram_end) {
 800b1f6:	4b32      	ldr	r3, [pc, #200]	@ (800b2c0 <mem_free+0x104>)
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	69fa      	ldr	r2, [r7, #28]
 800b1fc:	429a      	cmp	r2, r3
 800b1fe:	d306      	bcc.n	800b20e <mem_free+0x52>
 800b200:	687b      	ldr	r3, [r7, #4]
 800b202:	f103 020c 	add.w	r2, r3, #12
 800b206:	4b2f      	ldr	r3, [pc, #188]	@ (800b2c4 <mem_free+0x108>)
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	429a      	cmp	r2, r3
 800b20c:	d90d      	bls.n	800b22a <mem_free+0x6e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory");
 800b20e:	4b29      	ldr	r3, [pc, #164]	@ (800b2b4 <mem_free+0xf8>)
 800b210:	f240 227f 	movw	r2, #639	@ 0x27f
 800b214:	492c      	ldr	r1, [pc, #176]	@ (800b2c8 <mem_free+0x10c>)
 800b216:	4829      	ldr	r0, [pc, #164]	@ (800b2bc <mem_free+0x100>)
 800b218:	f009 fe1a 	bl	8014e50 <iprintf>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800b21c:	f009 fcfa 	bl	8014c14 <sys_arch_protect>
 800b220:	6138      	str	r0, [r7, #16]
 800b222:	6938      	ldr	r0, [r7, #16]
 800b224:	f009 fd04 	bl	8014c30 <sys_arch_unprotect>
    return;
 800b228:	e041      	b.n	800b2ae <mem_free+0xf2>
  }
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800b22a:	4828      	ldr	r0, [pc, #160]	@ (800b2cc <mem_free+0x110>)
 800b22c:	f009 fcb6 	bl	8014b9c <sys_mutex_lock>
  /* mem has to be in a used state */
  if (!mem->used) {
 800b230:	69fb      	ldr	r3, [r7, #28]
 800b232:	7a1b      	ldrb	r3, [r3, #8]
 800b234:	2b00      	cmp	r3, #0
 800b236:	d110      	bne.n	800b25a <mem_free+0x9e>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: double free");
 800b238:	4b1e      	ldr	r3, [pc, #120]	@ (800b2b4 <mem_free+0xf8>)
 800b23a:	f44f 7223 	mov.w	r2, #652	@ 0x28c
 800b23e:	4924      	ldr	r1, [pc, #144]	@ (800b2d0 <mem_free+0x114>)
 800b240:	481e      	ldr	r0, [pc, #120]	@ (800b2bc <mem_free+0x100>)
 800b242:	f009 fe05 	bl	8014e50 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800b246:	4821      	ldr	r0, [pc, #132]	@ (800b2cc <mem_free+0x110>)
 800b248:	f009 fcb7 	bl	8014bba <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800b24c:	f009 fce2 	bl	8014c14 <sys_arch_protect>
 800b250:	6178      	str	r0, [r7, #20]
 800b252:	6978      	ldr	r0, [r7, #20]
 800b254:	f009 fcec 	bl	8014c30 <sys_arch_unprotect>
    return;
 800b258:	e029      	b.n	800b2ae <mem_free+0xf2>
  }

  if (!mem_link_valid(mem)) {
 800b25a:	69f8      	ldr	r0, [r7, #28]
 800b25c:	f7ff ff70 	bl	800b140 <mem_link_valid>
 800b260:	4603      	mov	r3, r0
 800b262:	2b00      	cmp	r3, #0
 800b264:	d110      	bne.n	800b288 <mem_free+0xcc>
    LWIP_MEM_ILLEGAL_FREE("mem_free: illegal memory: non-linked: double free");
 800b266:	4b13      	ldr	r3, [pc, #76]	@ (800b2b4 <mem_free+0xf8>)
 800b268:	f240 2295 	movw	r2, #661	@ 0x295
 800b26c:	4919      	ldr	r1, [pc, #100]	@ (800b2d4 <mem_free+0x118>)
 800b26e:	4813      	ldr	r0, [pc, #76]	@ (800b2bc <mem_free+0x100>)
 800b270:	f009 fdee 	bl	8014e50 <iprintf>
    LWIP_MEM_FREE_UNPROTECT();
 800b274:	4815      	ldr	r0, [pc, #84]	@ (800b2cc <mem_free+0x110>)
 800b276:	f009 fca0 	bl	8014bba <sys_mutex_unlock>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_free: illegal memory: non-linked: double free?\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800b27a:	f009 fccb 	bl	8014c14 <sys_arch_protect>
 800b27e:	61b8      	str	r0, [r7, #24]
 800b280:	69b8      	ldr	r0, [r7, #24]
 800b282:	f009 fcd5 	bl	8014c30 <sys_arch_unprotect>
    return;
 800b286:	e012      	b.n	800b2ae <mem_free+0xf2>
  }

  /* mem is now unused. */
  mem->used = 0;
 800b288:	69fb      	ldr	r3, [r7, #28]
 800b28a:	2200      	movs	r2, #0
 800b28c:	721a      	strb	r2, [r3, #8]

  if (mem < lfree) {
 800b28e:	4b12      	ldr	r3, [pc, #72]	@ (800b2d8 <mem_free+0x11c>)
 800b290:	681b      	ldr	r3, [r3, #0]
 800b292:	69fa      	ldr	r2, [r7, #28]
 800b294:	429a      	cmp	r2, r3
 800b296:	d202      	bcs.n	800b29e <mem_free+0xe2>
    /* the newly freed struct is now the lowest */
    lfree = mem;
 800b298:	4a0f      	ldr	r2, [pc, #60]	@ (800b2d8 <mem_free+0x11c>)
 800b29a:	69fb      	ldr	r3, [r7, #28]
 800b29c:	6013      	str	r3, [r2, #0]
  }

  MEM_STATS_DEC_USED(used, mem->next - (mem_size_t)(((u8_t *)mem - ram)));

  /* finally, see if prev or next are free also */
  plug_holes(mem);
 800b29e:	69f8      	ldr	r0, [r7, #28]
 800b2a0:	f7ff fe5e 	bl	800af60 <plug_holes>
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800b2a4:	4809      	ldr	r0, [pc, #36]	@ (800b2cc <mem_free+0x110>)
 800b2a6:	f009 fc88 	bl	8014bba <sys_mutex_unlock>
 800b2aa:	e000      	b.n	800b2ae <mem_free+0xf2>
    return;
 800b2ac:	bf00      	nop
}
 800b2ae:	3720      	adds	r7, #32
 800b2b0:	46bd      	mov	sp, r7
 800b2b2:	bd80      	pop	{r7, pc}
 800b2b4:	08015de0 	.word	0x08015de0
 800b2b8:	08015ed0 	.word	0x08015ed0
 800b2bc:	08015e28 	.word	0x08015e28
 800b2c0:	24004c50 	.word	0x24004c50
 800b2c4:	24004c54 	.word	0x24004c54
 800b2c8:	08015ef4 	.word	0x08015ef4
 800b2cc:	24004c58 	.word	0x24004c58
 800b2d0:	08015f10 	.word	0x08015f10
 800b2d4:	08015f38 	.word	0x08015f38
 800b2d8:	24004c5c 	.word	0x24004c5c

0800b2dc <mem_trim>:
 *         or NULL if newsize is > old size, in which case rmem is NOT touched
 *         or freed!
 */
void *
mem_trim(void *rmem, mem_size_t new_size)
{
 800b2dc:	b580      	push	{r7, lr}
 800b2de:	b08a      	sub	sp, #40	@ 0x28
 800b2e0:	af00      	add	r7, sp, #0
 800b2e2:	6078      	str	r0, [r7, #4]
 800b2e4:	6039      	str	r1, [r7, #0]
  /* use the FREE_PROTECT here: it protects with sem OR SYS_ARCH_PROTECT */
  LWIP_MEM_FREE_DECL_PROTECT();

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  newsize = (mem_size_t)LWIP_MEM_ALIGN_SIZE(new_size);
 800b2e6:	683b      	ldr	r3, [r7, #0]
 800b2e8:	3303      	adds	r3, #3
 800b2ea:	f023 0303 	bic.w	r3, r3, #3
 800b2ee:	627b      	str	r3, [r7, #36]	@ 0x24
  if (newsize < MIN_SIZE_ALIGNED) {
 800b2f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2f2:	2b0b      	cmp	r3, #11
 800b2f4:	d801      	bhi.n	800b2fa <mem_trim+0x1e>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    newsize = MIN_SIZE_ALIGNED;
 800b2f6:	230c      	movs	r3, #12
 800b2f8:	627b      	str	r3, [r7, #36]	@ 0x24
  }
#if MEM_OVERFLOW_CHECK
  newsize += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((newsize > MEM_SIZE_ALIGNED) || (newsize < new_size)) {
 800b2fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2fc:	4a6e      	ldr	r2, [pc, #440]	@ (800b4b8 <mem_trim+0x1dc>)
 800b2fe:	4293      	cmp	r3, r2
 800b300:	d803      	bhi.n	800b30a <mem_trim+0x2e>
 800b302:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b304:	683b      	ldr	r3, [r7, #0]
 800b306:	429a      	cmp	r2, r3
 800b308:	d201      	bcs.n	800b30e <mem_trim+0x32>
    return NULL;
 800b30a:	2300      	movs	r3, #0
 800b30c:	e0d0      	b.n	800b4b0 <mem_trim+0x1d4>
  }

  LWIP_ASSERT("mem_trim: legal memory", (u8_t *)rmem >= (u8_t *)ram &&
 800b30e:	4b6b      	ldr	r3, [pc, #428]	@ (800b4bc <mem_trim+0x1e0>)
 800b310:	681b      	ldr	r3, [r3, #0]
 800b312:	687a      	ldr	r2, [r7, #4]
 800b314:	429a      	cmp	r2, r3
 800b316:	d304      	bcc.n	800b322 <mem_trim+0x46>
 800b318:	4b69      	ldr	r3, [pc, #420]	@ (800b4c0 <mem_trim+0x1e4>)
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	687a      	ldr	r2, [r7, #4]
 800b31e:	429a      	cmp	r2, r3
 800b320:	d306      	bcc.n	800b330 <mem_trim+0x54>
 800b322:	4b68      	ldr	r3, [pc, #416]	@ (800b4c4 <mem_trim+0x1e8>)
 800b324:	f240 22d1 	movw	r2, #721	@ 0x2d1
 800b328:	4967      	ldr	r1, [pc, #412]	@ (800b4c8 <mem_trim+0x1ec>)
 800b32a:	4868      	ldr	r0, [pc, #416]	@ (800b4cc <mem_trim+0x1f0>)
 800b32c:	f009 fd90 	bl	8014e50 <iprintf>
              (u8_t *)rmem < (u8_t *)ram_end);

  if ((u8_t *)rmem < (u8_t *)ram || (u8_t *)rmem >= (u8_t *)ram_end) {
 800b330:	4b62      	ldr	r3, [pc, #392]	@ (800b4bc <mem_trim+0x1e0>)
 800b332:	681b      	ldr	r3, [r3, #0]
 800b334:	687a      	ldr	r2, [r7, #4]
 800b336:	429a      	cmp	r2, r3
 800b338:	d304      	bcc.n	800b344 <mem_trim+0x68>
 800b33a:	4b61      	ldr	r3, [pc, #388]	@ (800b4c0 <mem_trim+0x1e4>)
 800b33c:	681b      	ldr	r3, [r3, #0]
 800b33e:	687a      	ldr	r2, [r7, #4]
 800b340:	429a      	cmp	r2, r3
 800b342:	d307      	bcc.n	800b354 <mem_trim+0x78>
    LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SEVERE, ("mem_trim: illegal memory\n"));
    /* protect mem stats from concurrent access */
    MEM_STATS_INC_LOCKED(illegal);
 800b344:	f009 fc66 	bl	8014c14 <sys_arch_protect>
 800b348:	60b8      	str	r0, [r7, #8]
 800b34a:	68b8      	ldr	r0, [r7, #8]
 800b34c:	f009 fc70 	bl	8014c30 <sys_arch_unprotect>
    return rmem;
 800b350:	687b      	ldr	r3, [r7, #4]
 800b352:	e0ad      	b.n	800b4b0 <mem_trim+0x1d4>
  }
  /* Get the corresponding struct mem ... */
  /* cast through void* to get rid of alignment warnings */
  mem = (struct mem *)(void *)((u8_t *)rmem - (SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET));
 800b354:	687b      	ldr	r3, [r7, #4]
 800b356:	3b0c      	subs	r3, #12
 800b358:	623b      	str	r3, [r7, #32]
#if MEM_OVERFLOW_CHECK
  mem_overflow_check_element(mem);
#endif
  /* ... and its offset pointer */
  ptr = mem_to_ptr(mem);
 800b35a:	6a38      	ldr	r0, [r7, #32]
 800b35c:	f7ff fdf0 	bl	800af40 <mem_to_ptr>
 800b360:	61f8      	str	r0, [r7, #28]

  size = (mem_size_t)((mem_size_t)(mem->next - ptr) - (SIZEOF_STRUCT_MEM + MEM_SANITY_OVERHEAD));
 800b362:	6a3b      	ldr	r3, [r7, #32]
 800b364:	681a      	ldr	r2, [r3, #0]
 800b366:	69fb      	ldr	r3, [r7, #28]
 800b368:	1ad3      	subs	r3, r2, r3
 800b36a:	3b0c      	subs	r3, #12
 800b36c:	61bb      	str	r3, [r7, #24]
  LWIP_ASSERT("mem_trim can only shrink memory", newsize <= size);
 800b36e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b370:	69bb      	ldr	r3, [r7, #24]
 800b372:	429a      	cmp	r2, r3
 800b374:	d906      	bls.n	800b384 <mem_trim+0xa8>
 800b376:	4b53      	ldr	r3, [pc, #332]	@ (800b4c4 <mem_trim+0x1e8>)
 800b378:	f44f 7239 	mov.w	r2, #740	@ 0x2e4
 800b37c:	4954      	ldr	r1, [pc, #336]	@ (800b4d0 <mem_trim+0x1f4>)
 800b37e:	4853      	ldr	r0, [pc, #332]	@ (800b4cc <mem_trim+0x1f0>)
 800b380:	f009 fd66 	bl	8014e50 <iprintf>
  if (newsize > size) {
 800b384:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b386:	69bb      	ldr	r3, [r7, #24]
 800b388:	429a      	cmp	r2, r3
 800b38a:	d901      	bls.n	800b390 <mem_trim+0xb4>
    /* not supported */
    return NULL;
 800b38c:	2300      	movs	r3, #0
 800b38e:	e08f      	b.n	800b4b0 <mem_trim+0x1d4>
  }
  if (newsize == size) {
 800b390:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b392:	69bb      	ldr	r3, [r7, #24]
 800b394:	429a      	cmp	r2, r3
 800b396:	d101      	bne.n	800b39c <mem_trim+0xc0>
    /* No change in size, simply return */
    return rmem;
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	e089      	b.n	800b4b0 <mem_trim+0x1d4>
  }

  /* protect the heap from concurrent access */
  LWIP_MEM_FREE_PROTECT();
 800b39c:	484d      	ldr	r0, [pc, #308]	@ (800b4d4 <mem_trim+0x1f8>)
 800b39e:	f009 fbfd 	bl	8014b9c <sys_mutex_lock>

  mem2 = ptr_to_mem(mem->next);
 800b3a2:	6a3b      	ldr	r3, [r7, #32]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	4618      	mov	r0, r3
 800b3a8:	f7ff fdba 	bl	800af20 <ptr_to_mem>
 800b3ac:	6178      	str	r0, [r7, #20]
  if (mem2->used == 0) {
 800b3ae:	697b      	ldr	r3, [r7, #20]
 800b3b0:	7a1b      	ldrb	r3, [r3, #8]
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d13c      	bne.n	800b430 <mem_trim+0x154>
    /* The next struct is unused, we can simply move it at little */
    mem_size_t next;
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800b3b6:	6a3b      	ldr	r3, [r7, #32]
 800b3b8:	681b      	ldr	r3, [r3, #0]
 800b3ba:	4a3f      	ldr	r2, [pc, #252]	@ (800b4b8 <mem_trim+0x1dc>)
 800b3bc:	4293      	cmp	r3, r2
 800b3be:	d106      	bne.n	800b3ce <mem_trim+0xf2>
 800b3c0:	4b40      	ldr	r3, [pc, #256]	@ (800b4c4 <mem_trim+0x1e8>)
 800b3c2:	f240 22f5 	movw	r2, #757	@ 0x2f5
 800b3c6:	4944      	ldr	r1, [pc, #272]	@ (800b4d8 <mem_trim+0x1fc>)
 800b3c8:	4840      	ldr	r0, [pc, #256]	@ (800b4cc <mem_trim+0x1f0>)
 800b3ca:	f009 fd41 	bl	8014e50 <iprintf>
    /* remember the old next pointer */
    next = mem2->next;
 800b3ce:	697b      	ldr	r3, [r7, #20]
 800b3d0:	681b      	ldr	r3, [r3, #0]
 800b3d2:	60fb      	str	r3, [r7, #12]
    /* create new struct mem which is moved directly after the shrinked mem */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800b3d4:	69fa      	ldr	r2, [r7, #28]
 800b3d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3d8:	4413      	add	r3, r2
 800b3da:	330c      	adds	r3, #12
 800b3dc:	613b      	str	r3, [r7, #16]
    if (lfree == mem2) {
 800b3de:	4b3f      	ldr	r3, [pc, #252]	@ (800b4dc <mem_trim+0x200>)
 800b3e0:	681b      	ldr	r3, [r3, #0]
 800b3e2:	697a      	ldr	r2, [r7, #20]
 800b3e4:	429a      	cmp	r2, r3
 800b3e6:	d105      	bne.n	800b3f4 <mem_trim+0x118>
      lfree = ptr_to_mem(ptr2);
 800b3e8:	6938      	ldr	r0, [r7, #16]
 800b3ea:	f7ff fd99 	bl	800af20 <ptr_to_mem>
 800b3ee:	4603      	mov	r3, r0
 800b3f0:	4a3a      	ldr	r2, [pc, #232]	@ (800b4dc <mem_trim+0x200>)
 800b3f2:	6013      	str	r3, [r2, #0]
    }
    mem2 = ptr_to_mem(ptr2);
 800b3f4:	6938      	ldr	r0, [r7, #16]
 800b3f6:	f7ff fd93 	bl	800af20 <ptr_to_mem>
 800b3fa:	6178      	str	r0, [r7, #20]
    mem2->used = 0;
 800b3fc:	697b      	ldr	r3, [r7, #20]
 800b3fe:	2200      	movs	r2, #0
 800b400:	721a      	strb	r2, [r3, #8]
    /* restore the next pointer */
    mem2->next = next;
 800b402:	697b      	ldr	r3, [r7, #20]
 800b404:	68fa      	ldr	r2, [r7, #12]
 800b406:	601a      	str	r2, [r3, #0]
    /* link it back to mem */
    mem2->prev = ptr;
 800b408:	697b      	ldr	r3, [r7, #20]
 800b40a:	69fa      	ldr	r2, [r7, #28]
 800b40c:	605a      	str	r2, [r3, #4]
    /* link mem to it */
    mem->next = ptr2;
 800b40e:	6a3b      	ldr	r3, [r7, #32]
 800b410:	693a      	ldr	r2, [r7, #16]
 800b412:	601a      	str	r2, [r3, #0]
    /* last thing to restore linked list: as we have moved mem2,
     * let 'mem2->next->prev' point to mem2 again. but only if mem2->next is not
     * the end of the heap */
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800b414:	697b      	ldr	r3, [r7, #20]
 800b416:	681b      	ldr	r3, [r3, #0]
 800b418:	4a27      	ldr	r2, [pc, #156]	@ (800b4b8 <mem_trim+0x1dc>)
 800b41a:	4293      	cmp	r3, r2
 800b41c:	d044      	beq.n	800b4a8 <mem_trim+0x1cc>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800b41e:	697b      	ldr	r3, [r7, #20]
 800b420:	681b      	ldr	r3, [r3, #0]
 800b422:	4618      	mov	r0, r3
 800b424:	f7ff fd7c 	bl	800af20 <ptr_to_mem>
 800b428:	4602      	mov	r2, r0
 800b42a:	693b      	ldr	r3, [r7, #16]
 800b42c:	6053      	str	r3, [r2, #4]
 800b42e:	e03b      	b.n	800b4a8 <mem_trim+0x1cc>
    }
    MEM_STATS_DEC_USED(used, (size - newsize));
    /* no need to plug holes, we've already done that */
  } else if (newsize + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED <= size) {
 800b430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b432:	3318      	adds	r3, #24
 800b434:	69ba      	ldr	r2, [r7, #24]
 800b436:	429a      	cmp	r2, r3
 800b438:	d336      	bcc.n	800b4a8 <mem_trim+0x1cc>
     * Old size ('size') must be big enough to contain at least 'newsize' plus a struct mem
     * ('SIZEOF_STRUCT_MEM') with some data ('MIN_SIZE_ALIGNED').
     * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
     *       region that couldn't hold data, but when mem->next gets freed,
     *       the 2 regions would be combined, resulting in more free memory */
    ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + newsize);
 800b43a:	69fa      	ldr	r2, [r7, #28]
 800b43c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b43e:	4413      	add	r3, r2
 800b440:	330c      	adds	r3, #12
 800b442:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("invalid next ptr", mem->next != MEM_SIZE_ALIGNED);
 800b444:	6a3b      	ldr	r3, [r7, #32]
 800b446:	681b      	ldr	r3, [r3, #0]
 800b448:	4a1b      	ldr	r2, [pc, #108]	@ (800b4b8 <mem_trim+0x1dc>)
 800b44a:	4293      	cmp	r3, r2
 800b44c:	d106      	bne.n	800b45c <mem_trim+0x180>
 800b44e:	4b1d      	ldr	r3, [pc, #116]	@ (800b4c4 <mem_trim+0x1e8>)
 800b450:	f240 3216 	movw	r2, #790	@ 0x316
 800b454:	4920      	ldr	r1, [pc, #128]	@ (800b4d8 <mem_trim+0x1fc>)
 800b456:	481d      	ldr	r0, [pc, #116]	@ (800b4cc <mem_trim+0x1f0>)
 800b458:	f009 fcfa 	bl	8014e50 <iprintf>
    mem2 = ptr_to_mem(ptr2);
 800b45c:	6938      	ldr	r0, [r7, #16]
 800b45e:	f7ff fd5f 	bl	800af20 <ptr_to_mem>
 800b462:	6178      	str	r0, [r7, #20]
    if (mem2 < lfree) {
 800b464:	4b1d      	ldr	r3, [pc, #116]	@ (800b4dc <mem_trim+0x200>)
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	697a      	ldr	r2, [r7, #20]
 800b46a:	429a      	cmp	r2, r3
 800b46c:	d202      	bcs.n	800b474 <mem_trim+0x198>
      lfree = mem2;
 800b46e:	4a1b      	ldr	r2, [pc, #108]	@ (800b4dc <mem_trim+0x200>)
 800b470:	697b      	ldr	r3, [r7, #20]
 800b472:	6013      	str	r3, [r2, #0]
    }
    mem2->used = 0;
 800b474:	697b      	ldr	r3, [r7, #20]
 800b476:	2200      	movs	r2, #0
 800b478:	721a      	strb	r2, [r3, #8]
    mem2->next = mem->next;
 800b47a:	6a3b      	ldr	r3, [r7, #32]
 800b47c:	681a      	ldr	r2, [r3, #0]
 800b47e:	697b      	ldr	r3, [r7, #20]
 800b480:	601a      	str	r2, [r3, #0]
    mem2->prev = ptr;
 800b482:	697b      	ldr	r3, [r7, #20]
 800b484:	69fa      	ldr	r2, [r7, #28]
 800b486:	605a      	str	r2, [r3, #4]
    mem->next = ptr2;
 800b488:	6a3b      	ldr	r3, [r7, #32]
 800b48a:	693a      	ldr	r2, [r7, #16]
 800b48c:	601a      	str	r2, [r3, #0]
    if (mem2->next != MEM_SIZE_ALIGNED) {
 800b48e:	697b      	ldr	r3, [r7, #20]
 800b490:	681b      	ldr	r3, [r3, #0]
 800b492:	4a09      	ldr	r2, [pc, #36]	@ (800b4b8 <mem_trim+0x1dc>)
 800b494:	4293      	cmp	r3, r2
 800b496:	d007      	beq.n	800b4a8 <mem_trim+0x1cc>
      ptr_to_mem(mem2->next)->prev = ptr2;
 800b498:	697b      	ldr	r3, [r7, #20]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	4618      	mov	r0, r3
 800b49e:	f7ff fd3f 	bl	800af20 <ptr_to_mem>
 800b4a2:	4602      	mov	r2, r0
 800b4a4:	693b      	ldr	r3, [r7, #16]
 800b4a6:	6053      	str	r3, [r2, #4]
#endif
  MEM_SANITY();
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  mem_free_count = 1;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_FREE_UNPROTECT();
 800b4a8:	480a      	ldr	r0, [pc, #40]	@ (800b4d4 <mem_trim+0x1f8>)
 800b4aa:	f009 fb86 	bl	8014bba <sys_mutex_unlock>
  return rmem;
 800b4ae:	687b      	ldr	r3, [r7, #4]
}
 800b4b0:	4618      	mov	r0, r3
 800b4b2:	3728      	adds	r7, #40	@ 0x28
 800b4b4:	46bd      	mov	sp, r7
 800b4b6:	bd80      	pop	{r7, pc}
 800b4b8:	0001ffe8 	.word	0x0001ffe8
 800b4bc:	24004c50 	.word	0x24004c50
 800b4c0:	24004c54 	.word	0x24004c54
 800b4c4:	08015de0 	.word	0x08015de0
 800b4c8:	08015f6c 	.word	0x08015f6c
 800b4cc:	08015e28 	.word	0x08015e28
 800b4d0:	08015f84 	.word	0x08015f84
 800b4d4:	24004c58 	.word	0x24004c58
 800b4d8:	08015fa4 	.word	0x08015fa4
 800b4dc:	24004c5c 	.word	0x24004c5c

0800b4e0 <mem_malloc>:
 *
 * Note that the returned value will always be aligned (as defined by MEM_ALIGNMENT).
 */
void *
mem_malloc(mem_size_t size_in)
{
 800b4e0:	b580      	push	{r7, lr}
 800b4e2:	b088      	sub	sp, #32
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	6078      	str	r0, [r7, #4]
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
  u8_t local_mem_free_count = 0;
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  LWIP_MEM_ALLOC_DECL_PROTECT();

  if (size_in == 0) {
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	2b00      	cmp	r3, #0
 800b4ec:	d101      	bne.n	800b4f2 <mem_malloc+0x12>
    return NULL;
 800b4ee:	2300      	movs	r3, #0
 800b4f0:	e0d9      	b.n	800b6a6 <mem_malloc+0x1c6>
  }

  /* Expand the size of the allocated memory region so that we can
     adjust for alignment. */
  size = (mem_size_t)LWIP_MEM_ALIGN_SIZE(size_in);
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	3303      	adds	r3, #3
 800b4f6:	f023 0303 	bic.w	r3, r3, #3
 800b4fa:	61bb      	str	r3, [r7, #24]
  if (size < MIN_SIZE_ALIGNED) {
 800b4fc:	69bb      	ldr	r3, [r7, #24]
 800b4fe:	2b0b      	cmp	r3, #11
 800b500:	d801      	bhi.n	800b506 <mem_malloc+0x26>
    /* every data block must be at least MIN_SIZE_ALIGNED long */
    size = MIN_SIZE_ALIGNED;
 800b502:	230c      	movs	r3, #12
 800b504:	61bb      	str	r3, [r7, #24]
  }
#if MEM_OVERFLOW_CHECK
  size += MEM_SANITY_REGION_BEFORE_ALIGNED + MEM_SANITY_REGION_AFTER_ALIGNED;
#endif
  if ((size > MEM_SIZE_ALIGNED) || (size < size_in)) {
 800b506:	69bb      	ldr	r3, [r7, #24]
 800b508:	4a69      	ldr	r2, [pc, #420]	@ (800b6b0 <mem_malloc+0x1d0>)
 800b50a:	4293      	cmp	r3, r2
 800b50c:	d803      	bhi.n	800b516 <mem_malloc+0x36>
 800b50e:	69ba      	ldr	r2, [r7, #24]
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	429a      	cmp	r2, r3
 800b514:	d201      	bcs.n	800b51a <mem_malloc+0x3a>
    return NULL;
 800b516:	2300      	movs	r3, #0
 800b518:	e0c5      	b.n	800b6a6 <mem_malloc+0x1c6>
  }

  /* protect the heap from concurrent access */
  sys_mutex_lock(&mem_mutex);
 800b51a:	4866      	ldr	r0, [pc, #408]	@ (800b6b4 <mem_malloc+0x1d4>)
 800b51c:	f009 fb3e 	bl	8014b9c <sys_mutex_lock>
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

    /* Scan through the heap searching for a free block that is big enough,
     * beginning with the lowest free block.
     */
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800b520:	4b65      	ldr	r3, [pc, #404]	@ (800b6b8 <mem_malloc+0x1d8>)
 800b522:	681b      	ldr	r3, [r3, #0]
 800b524:	4618      	mov	r0, r3
 800b526:	f7ff fd0b 	bl	800af40 <mem_to_ptr>
 800b52a:	61f8      	str	r0, [r7, #28]
 800b52c:	e0b0      	b.n	800b690 <mem_malloc+0x1b0>
         ptr = ptr_to_mem(ptr)->next) {
      mem = ptr_to_mem(ptr);
 800b52e:	69f8      	ldr	r0, [r7, #28]
 800b530:	f7ff fcf6 	bl	800af20 <ptr_to_mem>
 800b534:	6138      	str	r0, [r7, #16]
        local_mem_free_count = 1;
        break;
      }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */

      if ((!mem->used) &&
 800b536:	693b      	ldr	r3, [r7, #16]
 800b538:	7a1b      	ldrb	r3, [r3, #8]
 800b53a:	2b00      	cmp	r3, #0
 800b53c:	f040 80a2 	bne.w	800b684 <mem_malloc+0x1a4>
          (mem->next - (ptr + SIZEOF_STRUCT_MEM)) >= size) {
 800b540:	693b      	ldr	r3, [r7, #16]
 800b542:	681a      	ldr	r2, [r3, #0]
 800b544:	69fb      	ldr	r3, [r7, #28]
 800b546:	1ad3      	subs	r3, r2, r3
 800b548:	3b0c      	subs	r3, #12
      if ((!mem->used) &&
 800b54a:	69ba      	ldr	r2, [r7, #24]
 800b54c:	429a      	cmp	r2, r3
 800b54e:	f200 8099 	bhi.w	800b684 <mem_malloc+0x1a4>
        /* mem is not used and at least perfect fit is possible:
         * mem->next - (ptr + SIZEOF_STRUCT_MEM) gives us the 'user data size' of mem */

        if (mem->next - (ptr + SIZEOF_STRUCT_MEM) >= (size + SIZEOF_STRUCT_MEM + MIN_SIZE_ALIGNED)) {
 800b552:	693b      	ldr	r3, [r7, #16]
 800b554:	681a      	ldr	r2, [r3, #0]
 800b556:	69fb      	ldr	r3, [r7, #28]
 800b558:	1ad3      	subs	r3, r2, r3
 800b55a:	f1a3 020c 	sub.w	r2, r3, #12
 800b55e:	69bb      	ldr	r3, [r7, #24]
 800b560:	3318      	adds	r3, #24
 800b562:	429a      	cmp	r2, r3
 800b564:	d331      	bcc.n	800b5ca <mem_malloc+0xea>
           * struct mem would fit in but no data between mem2 and mem2->next
           * @todo we could leave out MIN_SIZE_ALIGNED. We would create an empty
           *       region that couldn't hold data, but when mem->next gets freed,
           *       the 2 regions would be combined, resulting in more free memory
           */
          ptr2 = (mem_size_t)(ptr + SIZEOF_STRUCT_MEM + size);
 800b566:	69fa      	ldr	r2, [r7, #28]
 800b568:	69bb      	ldr	r3, [r7, #24]
 800b56a:	4413      	add	r3, r2
 800b56c:	330c      	adds	r3, #12
 800b56e:	60fb      	str	r3, [r7, #12]
          LWIP_ASSERT("invalid next ptr",ptr2 != MEM_SIZE_ALIGNED);
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	4a4f      	ldr	r2, [pc, #316]	@ (800b6b0 <mem_malloc+0x1d0>)
 800b574:	4293      	cmp	r3, r2
 800b576:	d106      	bne.n	800b586 <mem_malloc+0xa6>
 800b578:	4b50      	ldr	r3, [pc, #320]	@ (800b6bc <mem_malloc+0x1dc>)
 800b57a:	f240 3287 	movw	r2, #903	@ 0x387
 800b57e:	4950      	ldr	r1, [pc, #320]	@ (800b6c0 <mem_malloc+0x1e0>)
 800b580:	4850      	ldr	r0, [pc, #320]	@ (800b6c4 <mem_malloc+0x1e4>)
 800b582:	f009 fc65 	bl	8014e50 <iprintf>
          /* create mem2 struct */
          mem2 = ptr_to_mem(ptr2);
 800b586:	68f8      	ldr	r0, [r7, #12]
 800b588:	f7ff fcca 	bl	800af20 <ptr_to_mem>
 800b58c:	60b8      	str	r0, [r7, #8]
          mem2->used = 0;
 800b58e:	68bb      	ldr	r3, [r7, #8]
 800b590:	2200      	movs	r2, #0
 800b592:	721a      	strb	r2, [r3, #8]
          mem2->next = mem->next;
 800b594:	693b      	ldr	r3, [r7, #16]
 800b596:	681a      	ldr	r2, [r3, #0]
 800b598:	68bb      	ldr	r3, [r7, #8]
 800b59a:	601a      	str	r2, [r3, #0]
          mem2->prev = ptr;
 800b59c:	68bb      	ldr	r3, [r7, #8]
 800b59e:	69fa      	ldr	r2, [r7, #28]
 800b5a0:	605a      	str	r2, [r3, #4]
          /* and insert it between mem and mem->next */
          mem->next = ptr2;
 800b5a2:	693b      	ldr	r3, [r7, #16]
 800b5a4:	68fa      	ldr	r2, [r7, #12]
 800b5a6:	601a      	str	r2, [r3, #0]
          mem->used = 1;
 800b5a8:	693b      	ldr	r3, [r7, #16]
 800b5aa:	2201      	movs	r2, #1
 800b5ac:	721a      	strb	r2, [r3, #8]

          if (mem2->next != MEM_SIZE_ALIGNED) {
 800b5ae:	68bb      	ldr	r3, [r7, #8]
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	4a3f      	ldr	r2, [pc, #252]	@ (800b6b0 <mem_malloc+0x1d0>)
 800b5b4:	4293      	cmp	r3, r2
 800b5b6:	d00b      	beq.n	800b5d0 <mem_malloc+0xf0>
            ptr_to_mem(mem2->next)->prev = ptr2;
 800b5b8:	68bb      	ldr	r3, [r7, #8]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	4618      	mov	r0, r3
 800b5be:	f7ff fcaf 	bl	800af20 <ptr_to_mem>
 800b5c2:	4602      	mov	r2, r0
 800b5c4:	68fb      	ldr	r3, [r7, #12]
 800b5c6:	6053      	str	r3, [r2, #4]
 800b5c8:	e002      	b.n	800b5d0 <mem_malloc+0xf0>
           * take care of this).
           * -> near fit or exact fit: do not split, no mem2 creation
           * also can't move mem->next directly behind mem, since mem->next
           * will always be used at this point!
           */
          mem->used = 1;
 800b5ca:	693b      	ldr	r3, [r7, #16]
 800b5cc:	2201      	movs	r2, #1
 800b5ce:	721a      	strb	r2, [r3, #8]
          MEM_STATS_INC_USED(used, mem->next - mem_to_ptr(mem));
        }
#if LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT
mem_malloc_adjust_lfree:
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
        if (mem == lfree) {
 800b5d0:	4b39      	ldr	r3, [pc, #228]	@ (800b6b8 <mem_malloc+0x1d8>)
 800b5d2:	681b      	ldr	r3, [r3, #0]
 800b5d4:	693a      	ldr	r2, [r7, #16]
 800b5d6:	429a      	cmp	r2, r3
 800b5d8:	d127      	bne.n	800b62a <mem_malloc+0x14a>
          struct mem *cur = lfree;
 800b5da:	4b37      	ldr	r3, [pc, #220]	@ (800b6b8 <mem_malloc+0x1d8>)
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	617b      	str	r3, [r7, #20]
          /* Find next free block after mem and update lowest free pointer */
          while (cur->used && cur != ram_end) {
 800b5e0:	e005      	b.n	800b5ee <mem_malloc+0x10e>
              /* If mem_free or mem_trim have run, we have to restart since they
                 could have altered our current struct mem or lfree. */
              goto mem_malloc_adjust_lfree;
            }
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
            cur = ptr_to_mem(cur->next);
 800b5e2:	697b      	ldr	r3, [r7, #20]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	4618      	mov	r0, r3
 800b5e8:	f7ff fc9a 	bl	800af20 <ptr_to_mem>
 800b5ec:	6178      	str	r0, [r7, #20]
          while (cur->used && cur != ram_end) {
 800b5ee:	697b      	ldr	r3, [r7, #20]
 800b5f0:	7a1b      	ldrb	r3, [r3, #8]
 800b5f2:	2b00      	cmp	r3, #0
 800b5f4:	d004      	beq.n	800b600 <mem_malloc+0x120>
 800b5f6:	4b34      	ldr	r3, [pc, #208]	@ (800b6c8 <mem_malloc+0x1e8>)
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	697a      	ldr	r2, [r7, #20]
 800b5fc:	429a      	cmp	r2, r3
 800b5fe:	d1f0      	bne.n	800b5e2 <mem_malloc+0x102>
          }
          lfree = cur;
 800b600:	4a2d      	ldr	r2, [pc, #180]	@ (800b6b8 <mem_malloc+0x1d8>)
 800b602:	697b      	ldr	r3, [r7, #20]
 800b604:	6013      	str	r3, [r2, #0]
          LWIP_ASSERT("mem_malloc: !lfree->used", ((lfree == ram_end) || (!lfree->used)));
 800b606:	4b2c      	ldr	r3, [pc, #176]	@ (800b6b8 <mem_malloc+0x1d8>)
 800b608:	681a      	ldr	r2, [r3, #0]
 800b60a:	4b2f      	ldr	r3, [pc, #188]	@ (800b6c8 <mem_malloc+0x1e8>)
 800b60c:	681b      	ldr	r3, [r3, #0]
 800b60e:	429a      	cmp	r2, r3
 800b610:	d00b      	beq.n	800b62a <mem_malloc+0x14a>
 800b612:	4b29      	ldr	r3, [pc, #164]	@ (800b6b8 <mem_malloc+0x1d8>)
 800b614:	681b      	ldr	r3, [r3, #0]
 800b616:	7a1b      	ldrb	r3, [r3, #8]
 800b618:	2b00      	cmp	r3, #0
 800b61a:	d006      	beq.n	800b62a <mem_malloc+0x14a>
 800b61c:	4b27      	ldr	r3, [pc, #156]	@ (800b6bc <mem_malloc+0x1dc>)
 800b61e:	f240 32b5 	movw	r2, #949	@ 0x3b5
 800b622:	492a      	ldr	r1, [pc, #168]	@ (800b6cc <mem_malloc+0x1ec>)
 800b624:	4827      	ldr	r0, [pc, #156]	@ (800b6c4 <mem_malloc+0x1e4>)
 800b626:	f009 fc13 	bl	8014e50 <iprintf>
        }
        LWIP_MEM_ALLOC_UNPROTECT();
        sys_mutex_unlock(&mem_mutex);
 800b62a:	4822      	ldr	r0, [pc, #136]	@ (800b6b4 <mem_malloc+0x1d4>)
 800b62c:	f009 fac5 	bl	8014bba <sys_mutex_unlock>
        LWIP_ASSERT("mem_malloc: allocated memory not above ram_end.",
 800b630:	693a      	ldr	r2, [r7, #16]
 800b632:	69bb      	ldr	r3, [r7, #24]
 800b634:	4413      	add	r3, r2
 800b636:	330c      	adds	r3, #12
 800b638:	4a23      	ldr	r2, [pc, #140]	@ (800b6c8 <mem_malloc+0x1e8>)
 800b63a:	6812      	ldr	r2, [r2, #0]
 800b63c:	4293      	cmp	r3, r2
 800b63e:	d906      	bls.n	800b64e <mem_malloc+0x16e>
 800b640:	4b1e      	ldr	r3, [pc, #120]	@ (800b6bc <mem_malloc+0x1dc>)
 800b642:	f240 32b9 	movw	r2, #953	@ 0x3b9
 800b646:	4922      	ldr	r1, [pc, #136]	@ (800b6d0 <mem_malloc+0x1f0>)
 800b648:	481e      	ldr	r0, [pc, #120]	@ (800b6c4 <mem_malloc+0x1e4>)
 800b64a:	f009 fc01 	bl	8014e50 <iprintf>
                    (mem_ptr_t)mem + SIZEOF_STRUCT_MEM + size <= (mem_ptr_t)ram_end);
        LWIP_ASSERT("mem_malloc: allocated memory properly aligned.",
 800b64e:	693b      	ldr	r3, [r7, #16]
 800b650:	f003 0303 	and.w	r3, r3, #3
 800b654:	2b00      	cmp	r3, #0
 800b656:	d006      	beq.n	800b666 <mem_malloc+0x186>
 800b658:	4b18      	ldr	r3, [pc, #96]	@ (800b6bc <mem_malloc+0x1dc>)
 800b65a:	f240 32bb 	movw	r2, #955	@ 0x3bb
 800b65e:	491d      	ldr	r1, [pc, #116]	@ (800b6d4 <mem_malloc+0x1f4>)
 800b660:	4818      	ldr	r0, [pc, #96]	@ (800b6c4 <mem_malloc+0x1e4>)
 800b662:	f009 fbf5 	bl	8014e50 <iprintf>
                    ((mem_ptr_t)mem + SIZEOF_STRUCT_MEM) % MEM_ALIGNMENT == 0);
        LWIP_ASSERT("mem_malloc: sanity check alignment",
 800b666:	693b      	ldr	r3, [r7, #16]
 800b668:	f003 0303 	and.w	r3, r3, #3
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d006      	beq.n	800b67e <mem_malloc+0x19e>
 800b670:	4b12      	ldr	r3, [pc, #72]	@ (800b6bc <mem_malloc+0x1dc>)
 800b672:	f240 32bd 	movw	r2, #957	@ 0x3bd
 800b676:	4918      	ldr	r1, [pc, #96]	@ (800b6d8 <mem_malloc+0x1f8>)
 800b678:	4812      	ldr	r0, [pc, #72]	@ (800b6c4 <mem_malloc+0x1e4>)
 800b67a:	f009 fbe9 	bl	8014e50 <iprintf>

#if MEM_OVERFLOW_CHECK
        mem_overflow_init_element(mem, size_in);
#endif
        MEM_SANITY();
        return (u8_t *)mem + SIZEOF_STRUCT_MEM + MEM_SANITY_OFFSET;
 800b67e:	693b      	ldr	r3, [r7, #16]
 800b680:	330c      	adds	r3, #12
 800b682:	e010      	b.n	800b6a6 <mem_malloc+0x1c6>
         ptr = ptr_to_mem(ptr)->next) {
 800b684:	69f8      	ldr	r0, [r7, #28]
 800b686:	f7ff fc4b 	bl	800af20 <ptr_to_mem>
 800b68a:	4603      	mov	r3, r0
 800b68c:	681b      	ldr	r3, [r3, #0]
 800b68e:	61fb      	str	r3, [r7, #28]
    for (ptr = mem_to_ptr(lfree); ptr < MEM_SIZE_ALIGNED - size;
 800b690:	69ba      	ldr	r2, [r7, #24]
 800b692:	4b07      	ldr	r3, [pc, #28]	@ (800b6b0 <mem_malloc+0x1d0>)
 800b694:	1a9b      	subs	r3, r3, r2
 800b696:	69fa      	ldr	r2, [r7, #28]
 800b698:	429a      	cmp	r2, r3
 800b69a:	f4ff af48 	bcc.w	800b52e <mem_malloc+0x4e>
    /* if we got interrupted by a mem_free, try again */
  } while (local_mem_free_count != 0);
#endif /* LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT */
  MEM_STATS_INC(err);
  LWIP_MEM_ALLOC_UNPROTECT();
  sys_mutex_unlock(&mem_mutex);
 800b69e:	4805      	ldr	r0, [pc, #20]	@ (800b6b4 <mem_malloc+0x1d4>)
 800b6a0:	f009 fa8b 	bl	8014bba <sys_mutex_unlock>
  LWIP_DEBUGF(MEM_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("mem_malloc: could not allocate %"S16_F" bytes\n", (s16_t)size));
  return NULL;
 800b6a4:	2300      	movs	r3, #0
}
 800b6a6:	4618      	mov	r0, r3
 800b6a8:	3720      	adds	r7, #32
 800b6aa:	46bd      	mov	sp, r7
 800b6ac:	bd80      	pop	{r7, pc}
 800b6ae:	bf00      	nop
 800b6b0:	0001ffe8 	.word	0x0001ffe8
 800b6b4:	24004c58 	.word	0x24004c58
 800b6b8:	24004c5c 	.word	0x24004c5c
 800b6bc:	08015de0 	.word	0x08015de0
 800b6c0:	08015fa4 	.word	0x08015fa4
 800b6c4:	08015e28 	.word	0x08015e28
 800b6c8:	24004c54 	.word	0x24004c54
 800b6cc:	08015fb8 	.word	0x08015fb8
 800b6d0:	08015fd4 	.word	0x08015fd4
 800b6d4:	08016004 	.word	0x08016004
 800b6d8:	08016034 	.word	0x08016034

0800b6dc <memp_init_pool>:
 *
 * @param desc pool to initialize
 */
void
memp_init_pool(const struct memp_desc *desc)
{
 800b6dc:	b480      	push	{r7}
 800b6de:	b085      	sub	sp, #20
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(desc);
#else
  int i;
  struct memp *memp;

  *desc->tab = NULL;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	689b      	ldr	r3, [r3, #8]
 800b6e8:	2200      	movs	r2, #0
 800b6ea:	601a      	str	r2, [r3, #0]
  memp = (struct memp *)LWIP_MEM_ALIGN(desc->base);
 800b6ec:	687b      	ldr	r3, [r7, #4]
 800b6ee:	685b      	ldr	r3, [r3, #4]
 800b6f0:	3303      	adds	r3, #3
 800b6f2:	f023 0303 	bic.w	r3, r3, #3
 800b6f6:	60bb      	str	r3, [r7, #8]
                                       + MEM_SANITY_REGION_AFTER_ALIGNED
#endif
                                      ));
#endif
  /* create a linked list of memp elements */
  for (i = 0; i < desc->num; ++i) {
 800b6f8:	2300      	movs	r3, #0
 800b6fa:	60fb      	str	r3, [r7, #12]
 800b6fc:	e011      	b.n	800b722 <memp_init_pool+0x46>
    memp->next = *desc->tab;
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	689b      	ldr	r3, [r3, #8]
 800b702:	681a      	ldr	r2, [r3, #0]
 800b704:	68bb      	ldr	r3, [r7, #8]
 800b706:	601a      	str	r2, [r3, #0]
    *desc->tab = memp;
 800b708:	687b      	ldr	r3, [r7, #4]
 800b70a:	689b      	ldr	r3, [r3, #8]
 800b70c:	68ba      	ldr	r2, [r7, #8]
 800b70e:	601a      	str	r2, [r3, #0]
#if MEMP_OVERFLOW_CHECK
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */
    /* cast through void* to get rid of alignment warnings */
    memp = (struct memp *)(void *)((u8_t *)memp + MEMP_SIZE + desc->size
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	881b      	ldrh	r3, [r3, #0]
 800b714:	461a      	mov	r2, r3
 800b716:	68bb      	ldr	r3, [r7, #8]
 800b718:	4413      	add	r3, r2
 800b71a:	60bb      	str	r3, [r7, #8]
  for (i = 0; i < desc->num; ++i) {
 800b71c:	68fb      	ldr	r3, [r7, #12]
 800b71e:	3301      	adds	r3, #1
 800b720:	60fb      	str	r3, [r7, #12]
 800b722:	687b      	ldr	r3, [r7, #4]
 800b724:	885b      	ldrh	r3, [r3, #2]
 800b726:	461a      	mov	r2, r3
 800b728:	68fb      	ldr	r3, [r7, #12]
 800b72a:	4293      	cmp	r3, r2
 800b72c:	dbe7      	blt.n	800b6fe <memp_init_pool+0x22>
#endif /* !MEMP_MEM_MALLOC */

#if MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY)
  desc->stats->name  = desc->desc;
#endif /* MEMP_STATS && (defined(LWIP_DEBUG) || LWIP_STATS_DISPLAY) */
}
 800b72e:	bf00      	nop
 800b730:	bf00      	nop
 800b732:	3714      	adds	r7, #20
 800b734:	46bd      	mov	sp, r7
 800b736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b73a:	4770      	bx	lr

0800b73c <memp_init>:
 *
 * Carves out memp_memory into linked lists for each pool-type.
 */
void
memp_init(void)
{
 800b73c:	b580      	push	{r7, lr}
 800b73e:	b082      	sub	sp, #8
 800b740:	af00      	add	r7, sp, #0
  u16_t i;

  /* for every pool: */
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800b742:	2300      	movs	r3, #0
 800b744:	80fb      	strh	r3, [r7, #6]
 800b746:	e009      	b.n	800b75c <memp_init+0x20>
    memp_init_pool(memp_pools[i]);
 800b748:	88fb      	ldrh	r3, [r7, #6]
 800b74a:	4a08      	ldr	r2, [pc, #32]	@ (800b76c <memp_init+0x30>)
 800b74c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b750:	4618      	mov	r0, r3
 800b752:	f7ff ffc3 	bl	800b6dc <memp_init_pool>
  for (i = 0; i < LWIP_ARRAYSIZE(memp_pools); i++) {
 800b756:	88fb      	ldrh	r3, [r7, #6]
 800b758:	3301      	adds	r3, #1
 800b75a:	80fb      	strh	r3, [r7, #6]
 800b75c:	88fb      	ldrh	r3, [r7, #6]
 800b75e:	2b0c      	cmp	r3, #12
 800b760:	d9f2      	bls.n	800b748 <memp_init+0xc>

#if MEMP_OVERFLOW_CHECK >= 2
  /* check everything a first time to see if it worked */
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */
}
 800b762:	bf00      	nop
 800b764:	bf00      	nop
 800b766:	3708      	adds	r7, #8
 800b768:	46bd      	mov	sp, r7
 800b76a:	bd80      	pop	{r7, pc}
 800b76c:	08018864 	.word	0x08018864

0800b770 <do_memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
do_memp_malloc_pool(const struct memp_desc *desc)
#else
do_memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800b770:	b580      	push	{r7, lr}
 800b772:	b084      	sub	sp, #16
 800b774:	af00      	add	r7, sp, #0
 800b776:	6078      	str	r0, [r7, #4]

#if MEMP_MEM_MALLOC
  memp = (struct memp *)mem_malloc(MEMP_SIZE + MEMP_ALIGN_SIZE(desc->size));
  SYS_ARCH_PROTECT(old_level);
#else /* MEMP_MEM_MALLOC */
  SYS_ARCH_PROTECT(old_level);
 800b778:	f009 fa4c 	bl	8014c14 <sys_arch_protect>
 800b77c:	60f8      	str	r0, [r7, #12]

  memp = *desc->tab;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	689b      	ldr	r3, [r3, #8]
 800b782:	681b      	ldr	r3, [r3, #0]
 800b784:	60bb      	str	r3, [r7, #8]
#endif /* MEMP_MEM_MALLOC */

  if (memp != NULL) {
 800b786:	68bb      	ldr	r3, [r7, #8]
 800b788:	2b00      	cmp	r3, #0
 800b78a:	d015      	beq.n	800b7b8 <do_memp_malloc_pool+0x48>
#if !MEMP_MEM_MALLOC
#if MEMP_OVERFLOW_CHECK == 1
    memp_overflow_check_element(memp, desc);
#endif /* MEMP_OVERFLOW_CHECK */

    *desc->tab = memp->next;
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	689b      	ldr	r3, [r3, #8]
 800b790:	68ba      	ldr	r2, [r7, #8]
 800b792:	6812      	ldr	r2, [r2, #0]
 800b794:	601a      	str	r2, [r3, #0]
    memp->line = line;
#if MEMP_MEM_MALLOC
    memp_overflow_init_element(memp, desc);
#endif /* MEMP_MEM_MALLOC */
#endif /* MEMP_OVERFLOW_CHECK */
    LWIP_ASSERT("memp_malloc: memp properly aligned",
 800b796:	68bb      	ldr	r3, [r7, #8]
 800b798:	f003 0303 	and.w	r3, r3, #3
 800b79c:	2b00      	cmp	r3, #0
 800b79e:	d006      	beq.n	800b7ae <do_memp_malloc_pool+0x3e>
 800b7a0:	4b09      	ldr	r3, [pc, #36]	@ (800b7c8 <do_memp_malloc_pool+0x58>)
 800b7a2:	f44f 728c 	mov.w	r2, #280	@ 0x118
 800b7a6:	4909      	ldr	r1, [pc, #36]	@ (800b7cc <do_memp_malloc_pool+0x5c>)
 800b7a8:	4809      	ldr	r0, [pc, #36]	@ (800b7d0 <do_memp_malloc_pool+0x60>)
 800b7aa:	f009 fb51 	bl	8014e50 <iprintf>
    desc->stats->used++;
    if (desc->stats->used > desc->stats->max) {
      desc->stats->max = desc->stats->used;
    }
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800b7ae:	68f8      	ldr	r0, [r7, #12]
 800b7b0:	f009 fa3e 	bl	8014c30 <sys_arch_unprotect>
    /* cast through u8_t* to get rid of alignment warnings */
    return ((u8_t *)memp + MEMP_SIZE);
 800b7b4:	68bb      	ldr	r3, [r7, #8]
 800b7b6:	e003      	b.n	800b7c0 <do_memp_malloc_pool+0x50>
  } else {
#if MEMP_STATS
    desc->stats->err++;
#endif
    SYS_ARCH_UNPROTECT(old_level);
 800b7b8:	68f8      	ldr	r0, [r7, #12]
 800b7ba:	f009 fa39 	bl	8014c30 <sys_arch_unprotect>
    LWIP_DEBUGF(MEMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("memp_malloc: out of memory in pool %s\n", desc->desc));
  }

  return NULL;
 800b7be:	2300      	movs	r3, #0
}
 800b7c0:	4618      	mov	r0, r3
 800b7c2:	3710      	adds	r7, #16
 800b7c4:	46bd      	mov	sp, r7
 800b7c6:	bd80      	pop	{r7, pc}
 800b7c8:	08016058 	.word	0x08016058
 800b7cc:	08016088 	.word	0x08016088
 800b7d0:	080160ac 	.word	0x080160ac

0800b7d4 <memp_malloc_pool>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc_pool(const struct memp_desc *desc)
#else
memp_malloc_pool_fn(const struct memp_desc *desc, const char *file, const int line)
#endif
{
 800b7d4:	b580      	push	{r7, lr}
 800b7d6:	b082      	sub	sp, #8
 800b7d8:	af00      	add	r7, sp, #0
 800b7da:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800b7dc:	687b      	ldr	r3, [r7, #4]
 800b7de:	2b00      	cmp	r3, #0
 800b7e0:	d106      	bne.n	800b7f0 <memp_malloc_pool+0x1c>
 800b7e2:	4b0a      	ldr	r3, [pc, #40]	@ (800b80c <memp_malloc_pool+0x38>)
 800b7e4:	f44f 729e 	mov.w	r2, #316	@ 0x13c
 800b7e8:	4909      	ldr	r1, [pc, #36]	@ (800b810 <memp_malloc_pool+0x3c>)
 800b7ea:	480a      	ldr	r0, [pc, #40]	@ (800b814 <memp_malloc_pool+0x40>)
 800b7ec:	f009 fb30 	bl	8014e50 <iprintf>
  if (desc == NULL) {
 800b7f0:	687b      	ldr	r3, [r7, #4]
 800b7f2:	2b00      	cmp	r3, #0
 800b7f4:	d101      	bne.n	800b7fa <memp_malloc_pool+0x26>
    return NULL;
 800b7f6:	2300      	movs	r3, #0
 800b7f8:	e003      	b.n	800b802 <memp_malloc_pool+0x2e>
  }

#if !MEMP_OVERFLOW_CHECK
  return do_memp_malloc_pool(desc);
 800b7fa:	6878      	ldr	r0, [r7, #4]
 800b7fc:	f7ff ffb8 	bl	800b770 <do_memp_malloc_pool>
 800b800:	4603      	mov	r3, r0
#else
  return do_memp_malloc_pool_fn(desc, file, line);
#endif
}
 800b802:	4618      	mov	r0, r3
 800b804:	3708      	adds	r7, #8
 800b806:	46bd      	mov	sp, r7
 800b808:	bd80      	pop	{r7, pc}
 800b80a:	bf00      	nop
 800b80c:	08016058 	.word	0x08016058
 800b810:	080160d4 	.word	0x080160d4
 800b814:	080160ac 	.word	0x080160ac

0800b818 <memp_malloc>:
#if !MEMP_OVERFLOW_CHECK
memp_malloc(memp_t type)
#else
memp_malloc_fn(memp_t type, const char *file, const int line)
#endif
{
 800b818:	b580      	push	{r7, lr}
 800b81a:	b084      	sub	sp, #16
 800b81c:	af00      	add	r7, sp, #0
 800b81e:	4603      	mov	r3, r0
 800b820:	71fb      	strb	r3, [r7, #7]
  void *memp;
  LWIP_ERROR("memp_malloc: type < MEMP_MAX", (type < MEMP_MAX), return NULL;);
 800b822:	79fb      	ldrb	r3, [r7, #7]
 800b824:	2b0c      	cmp	r3, #12
 800b826:	d908      	bls.n	800b83a <memp_malloc+0x22>
 800b828:	4b0a      	ldr	r3, [pc, #40]	@ (800b854 <memp_malloc+0x3c>)
 800b82a:	f240 1257 	movw	r2, #343	@ 0x157
 800b82e:	490a      	ldr	r1, [pc, #40]	@ (800b858 <memp_malloc+0x40>)
 800b830:	480a      	ldr	r0, [pc, #40]	@ (800b85c <memp_malloc+0x44>)
 800b832:	f009 fb0d 	bl	8014e50 <iprintf>
 800b836:	2300      	movs	r3, #0
 800b838:	e008      	b.n	800b84c <memp_malloc+0x34>
#if MEMP_OVERFLOW_CHECK >= 2
  memp_overflow_check_all();
#endif /* MEMP_OVERFLOW_CHECK >= 2 */

#if !MEMP_OVERFLOW_CHECK
  memp = do_memp_malloc_pool(memp_pools[type]);
 800b83a:	79fb      	ldrb	r3, [r7, #7]
 800b83c:	4a08      	ldr	r2, [pc, #32]	@ (800b860 <memp_malloc+0x48>)
 800b83e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b842:	4618      	mov	r0, r3
 800b844:	f7ff ff94 	bl	800b770 <do_memp_malloc_pool>
 800b848:	60f8      	str	r0, [r7, #12]
#else
  memp = do_memp_malloc_pool_fn(memp_pools[type], file, line);
#endif

  return memp;
 800b84a:	68fb      	ldr	r3, [r7, #12]
}
 800b84c:	4618      	mov	r0, r3
 800b84e:	3710      	adds	r7, #16
 800b850:	46bd      	mov	sp, r7
 800b852:	bd80      	pop	{r7, pc}
 800b854:	08016058 	.word	0x08016058
 800b858:	080160e8 	.word	0x080160e8
 800b85c:	080160ac 	.word	0x080160ac
 800b860:	08018864 	.word	0x08018864

0800b864 <do_memp_free_pool>:

static void
do_memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800b864:	b580      	push	{r7, lr}
 800b866:	b084      	sub	sp, #16
 800b868:	af00      	add	r7, sp, #0
 800b86a:	6078      	str	r0, [r7, #4]
 800b86c:	6039      	str	r1, [r7, #0]
  struct memp *memp;
  SYS_ARCH_DECL_PROTECT(old_level);

  LWIP_ASSERT("memp_free: mem properly aligned",
 800b86e:	683b      	ldr	r3, [r7, #0]
 800b870:	f003 0303 	and.w	r3, r3, #3
 800b874:	2b00      	cmp	r3, #0
 800b876:	d006      	beq.n	800b886 <do_memp_free_pool+0x22>
 800b878:	4b0d      	ldr	r3, [pc, #52]	@ (800b8b0 <do_memp_free_pool+0x4c>)
 800b87a:	f44f 72b6 	mov.w	r2, #364	@ 0x16c
 800b87e:	490d      	ldr	r1, [pc, #52]	@ (800b8b4 <do_memp_free_pool+0x50>)
 800b880:	480d      	ldr	r0, [pc, #52]	@ (800b8b8 <do_memp_free_pool+0x54>)
 800b882:	f009 fae5 	bl	8014e50 <iprintf>
              ((mem_ptr_t)mem % MEM_ALIGNMENT) == 0);

  /* cast through void* to get rid of alignment warnings */
  memp = (struct memp *)(void *)((u8_t *)mem - MEMP_SIZE);
 800b886:	683b      	ldr	r3, [r7, #0]
 800b888:	60fb      	str	r3, [r7, #12]

  SYS_ARCH_PROTECT(old_level);
 800b88a:	f009 f9c3 	bl	8014c14 <sys_arch_protect>
 800b88e:	60b8      	str	r0, [r7, #8]
#if MEMP_MEM_MALLOC
  LWIP_UNUSED_ARG(desc);
  SYS_ARCH_UNPROTECT(old_level);
  mem_free(memp);
#else /* MEMP_MEM_MALLOC */
  memp->next = *desc->tab;
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	689b      	ldr	r3, [r3, #8]
 800b894:	681a      	ldr	r2, [r3, #0]
 800b896:	68fb      	ldr	r3, [r7, #12]
 800b898:	601a      	str	r2, [r3, #0]
  *desc->tab = memp;
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	689b      	ldr	r3, [r3, #8]
 800b89e:	68fa      	ldr	r2, [r7, #12]
 800b8a0:	601a      	str	r2, [r3, #0]

#if MEMP_SANITY_CHECK
  LWIP_ASSERT("memp sanity", memp_sanity(desc));
#endif /* MEMP_SANITY_CHECK */

  SYS_ARCH_UNPROTECT(old_level);
 800b8a2:	68b8      	ldr	r0, [r7, #8]
 800b8a4:	f009 f9c4 	bl	8014c30 <sys_arch_unprotect>
#endif /* !MEMP_MEM_MALLOC */
}
 800b8a8:	bf00      	nop
 800b8aa:	3710      	adds	r7, #16
 800b8ac:	46bd      	mov	sp, r7
 800b8ae:	bd80      	pop	{r7, pc}
 800b8b0:	08016058 	.word	0x08016058
 800b8b4:	08016108 	.word	0x08016108
 800b8b8:	080160ac 	.word	0x080160ac

0800b8bc <memp_free_pool>:
 * @param desc the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free_pool(const struct memp_desc *desc, void *mem)
{
 800b8bc:	b580      	push	{r7, lr}
 800b8be:	b082      	sub	sp, #8
 800b8c0:	af00      	add	r7, sp, #0
 800b8c2:	6078      	str	r0, [r7, #4]
 800b8c4:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("invalid pool desc", desc != NULL);
 800b8c6:	687b      	ldr	r3, [r7, #4]
 800b8c8:	2b00      	cmp	r3, #0
 800b8ca:	d106      	bne.n	800b8da <memp_free_pool+0x1e>
 800b8cc:	4b0a      	ldr	r3, [pc, #40]	@ (800b8f8 <memp_free_pool+0x3c>)
 800b8ce:	f240 1295 	movw	r2, #405	@ 0x195
 800b8d2:	490a      	ldr	r1, [pc, #40]	@ (800b8fc <memp_free_pool+0x40>)
 800b8d4:	480a      	ldr	r0, [pc, #40]	@ (800b900 <memp_free_pool+0x44>)
 800b8d6:	f009 fabb 	bl	8014e50 <iprintf>
  if ((desc == NULL) || (mem == NULL)) {
 800b8da:	687b      	ldr	r3, [r7, #4]
 800b8dc:	2b00      	cmp	r3, #0
 800b8de:	d007      	beq.n	800b8f0 <memp_free_pool+0x34>
 800b8e0:	683b      	ldr	r3, [r7, #0]
 800b8e2:	2b00      	cmp	r3, #0
 800b8e4:	d004      	beq.n	800b8f0 <memp_free_pool+0x34>
    return;
  }

  do_memp_free_pool(desc, mem);
 800b8e6:	6839      	ldr	r1, [r7, #0]
 800b8e8:	6878      	ldr	r0, [r7, #4]
 800b8ea:	f7ff ffbb 	bl	800b864 <do_memp_free_pool>
 800b8ee:	e000      	b.n	800b8f2 <memp_free_pool+0x36>
    return;
 800b8f0:	bf00      	nop
}
 800b8f2:	3708      	adds	r7, #8
 800b8f4:	46bd      	mov	sp, r7
 800b8f6:	bd80      	pop	{r7, pc}
 800b8f8:	08016058 	.word	0x08016058
 800b8fc:	080160d4 	.word	0x080160d4
 800b900:	080160ac 	.word	0x080160ac

0800b904 <memp_free>:
 * @param type the pool where to put mem
 * @param mem the memp element to free
 */
void
memp_free(memp_t type, void *mem)
{
 800b904:	b580      	push	{r7, lr}
 800b906:	b082      	sub	sp, #8
 800b908:	af00      	add	r7, sp, #0
 800b90a:	4603      	mov	r3, r0
 800b90c:	6039      	str	r1, [r7, #0]
 800b90e:	71fb      	strb	r3, [r7, #7]
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  struct memp *old_first;
#endif

  LWIP_ERROR("memp_free: type < MEMP_MAX", (type < MEMP_MAX), return;);
 800b910:	79fb      	ldrb	r3, [r7, #7]
 800b912:	2b0c      	cmp	r3, #12
 800b914:	d907      	bls.n	800b926 <memp_free+0x22>
 800b916:	4b0c      	ldr	r3, [pc, #48]	@ (800b948 <memp_free+0x44>)
 800b918:	f44f 72d5 	mov.w	r2, #426	@ 0x1aa
 800b91c:	490b      	ldr	r1, [pc, #44]	@ (800b94c <memp_free+0x48>)
 800b91e:	480c      	ldr	r0, [pc, #48]	@ (800b950 <memp_free+0x4c>)
 800b920:	f009 fa96 	bl	8014e50 <iprintf>
 800b924:	e00c      	b.n	800b940 <memp_free+0x3c>

  if (mem == NULL) {
 800b926:	683b      	ldr	r3, [r7, #0]
 800b928:	2b00      	cmp	r3, #0
 800b92a:	d008      	beq.n	800b93e <memp_free+0x3a>

#ifdef LWIP_HOOK_MEMP_AVAILABLE
  old_first = *memp_pools[type]->tab;
#endif

  do_memp_free_pool(memp_pools[type], mem);
 800b92c:	79fb      	ldrb	r3, [r7, #7]
 800b92e:	4a09      	ldr	r2, [pc, #36]	@ (800b954 <memp_free+0x50>)
 800b930:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b934:	6839      	ldr	r1, [r7, #0]
 800b936:	4618      	mov	r0, r3
 800b938:	f7ff ff94 	bl	800b864 <do_memp_free_pool>
 800b93c:	e000      	b.n	800b940 <memp_free+0x3c>
    return;
 800b93e:	bf00      	nop
#ifdef LWIP_HOOK_MEMP_AVAILABLE
  if (old_first == NULL) {
    LWIP_HOOK_MEMP_AVAILABLE(type);
  }
#endif
}
 800b940:	3708      	adds	r7, #8
 800b942:	46bd      	mov	sp, r7
 800b944:	bd80      	pop	{r7, pc}
 800b946:	bf00      	nop
 800b948:	08016058 	.word	0x08016058
 800b94c:	08016128 	.word	0x08016128
 800b950:	080160ac 	.word	0x080160ac
 800b954:	08018864 	.word	0x08018864

0800b958 <netif_init>:
}
#endif /* LWIP_HAVE_LOOPIF */

void
netif_init(void)
{
 800b958:	b480      	push	{r7}
 800b95a:	af00      	add	r7, sp, #0

  netif_set_link_up(&loop_netif);
  netif_set_up(&loop_netif);

#endif /* LWIP_HAVE_LOOPIF */
}
 800b95c:	bf00      	nop
 800b95e:	46bd      	mov	sp, r7
 800b960:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b964:	4770      	bx	lr
	...

0800b968 <netif_add>:
netif_add(struct netif *netif,
#if LWIP_IPV4
          const ip4_addr_t *ipaddr, const ip4_addr_t *netmask, const ip4_addr_t *gw,
#endif /* LWIP_IPV4 */
          void *state, netif_init_fn init, netif_input_fn input)
{
 800b968:	b580      	push	{r7, lr}
 800b96a:	b086      	sub	sp, #24
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	60f8      	str	r0, [r7, #12]
 800b970:	60b9      	str	r1, [r7, #8]
 800b972:	607a      	str	r2, [r7, #4]
 800b974:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("single netif already set", 0);
    return NULL;
  }
#endif

  LWIP_ERROR("netif_add: invalid netif", netif != NULL, return NULL);
 800b976:	68fb      	ldr	r3, [r7, #12]
 800b978:	2b00      	cmp	r3, #0
 800b97a:	d108      	bne.n	800b98e <netif_add+0x26>
 800b97c:	4b57      	ldr	r3, [pc, #348]	@ (800badc <netif_add+0x174>)
 800b97e:	f240 1227 	movw	r2, #295	@ 0x127
 800b982:	4957      	ldr	r1, [pc, #348]	@ (800bae0 <netif_add+0x178>)
 800b984:	4857      	ldr	r0, [pc, #348]	@ (800bae4 <netif_add+0x17c>)
 800b986:	f009 fa63 	bl	8014e50 <iprintf>
 800b98a:	2300      	movs	r3, #0
 800b98c:	e0a2      	b.n	800bad4 <netif_add+0x16c>
  LWIP_ERROR("netif_add: No init function given", init != NULL, return NULL);
 800b98e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b990:	2b00      	cmp	r3, #0
 800b992:	d108      	bne.n	800b9a6 <netif_add+0x3e>
 800b994:	4b51      	ldr	r3, [pc, #324]	@ (800badc <netif_add+0x174>)
 800b996:	f44f 7294 	mov.w	r2, #296	@ 0x128
 800b99a:	4953      	ldr	r1, [pc, #332]	@ (800bae8 <netif_add+0x180>)
 800b99c:	4851      	ldr	r0, [pc, #324]	@ (800bae4 <netif_add+0x17c>)
 800b99e:	f009 fa57 	bl	8014e50 <iprintf>
 800b9a2:	2300      	movs	r3, #0
 800b9a4:	e096      	b.n	800bad4 <netif_add+0x16c>

#if LWIP_IPV4
  if (ipaddr == NULL) {
 800b9a6:	68bb      	ldr	r3, [r7, #8]
 800b9a8:	2b00      	cmp	r3, #0
 800b9aa:	d101      	bne.n	800b9b0 <netif_add+0x48>
    ipaddr = ip_2_ip4(IP4_ADDR_ANY);
 800b9ac:	4b4f      	ldr	r3, [pc, #316]	@ (800baec <netif_add+0x184>)
 800b9ae:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800b9b0:	687b      	ldr	r3, [r7, #4]
 800b9b2:	2b00      	cmp	r3, #0
 800b9b4:	d101      	bne.n	800b9ba <netif_add+0x52>
    netmask = ip_2_ip4(IP4_ADDR_ANY);
 800b9b6:	4b4d      	ldr	r3, [pc, #308]	@ (800baec <netif_add+0x184>)
 800b9b8:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800b9ba:	683b      	ldr	r3, [r7, #0]
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d101      	bne.n	800b9c4 <netif_add+0x5c>
    gw = ip_2_ip4(IP4_ADDR_ANY);
 800b9c0:	4b4a      	ldr	r3, [pc, #296]	@ (800baec <netif_add+0x184>)
 800b9c2:	603b      	str	r3, [r7, #0]
  }

  /* reset new interface configuration state */
  ip_addr_set_zero_ip4(&netif->ip_addr);
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	2200      	movs	r2, #0
 800b9c8:	605a      	str	r2, [r3, #4]
  ip_addr_set_zero_ip4(&netif->netmask);
 800b9ca:	68fb      	ldr	r3, [r7, #12]
 800b9cc:	2200      	movs	r2, #0
 800b9ce:	609a      	str	r2, [r3, #8]
  ip_addr_set_zero_ip4(&netif->gw);
 800b9d0:	68fb      	ldr	r3, [r7, #12]
 800b9d2:	2200      	movs	r2, #0
 800b9d4:	60da      	str	r2, [r3, #12]
  netif->output = netif_null_output_ip4;
 800b9d6:	68fb      	ldr	r3, [r7, #12]
 800b9d8:	4a45      	ldr	r2, [pc, #276]	@ (800baf0 <netif_add+0x188>)
 800b9da:	615a      	str	r2, [r3, #20]
#endif /* LWIP_IPV6_ADDRESS_LIFETIMES */
  }
  netif->output_ip6 = netif_null_output_ip6;
#endif /* LWIP_IPV6 */
  NETIF_SET_CHECKSUM_CTRL(netif, NETIF_CHECKSUM_ENABLE_ALL);
  netif->mtu = 0;
 800b9dc:	68fb      	ldr	r3, [r7, #12]
 800b9de:	2200      	movs	r2, #0
 800b9e0:	849a      	strh	r2, [r3, #36]	@ 0x24
  netif->flags = 0;
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	2200      	movs	r2, #0
 800b9e6:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
#endif /* LWIP_IPV6 */
#if LWIP_NETIF_STATUS_CALLBACK
  netif->status_callback = NULL;
#endif /* LWIP_NETIF_STATUS_CALLBACK */
#if LWIP_NETIF_LINK_CALLBACK
  netif->link_callback = NULL;
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	2200      	movs	r2, #0
 800b9ee:	61da      	str	r2, [r3, #28]
  netif->loop_first = NULL;
  netif->loop_last = NULL;
#endif /* ENABLE_LOOPBACK */

  /* remember netif specific state information data */
  netif->state = state;
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	6a3a      	ldr	r2, [r7, #32]
 800b9f4:	621a      	str	r2, [r3, #32]
  netif->num = netif_num;
 800b9f6:	4b3f      	ldr	r3, [pc, #252]	@ (800baf4 <netif_add+0x18c>)
 800b9f8:	781a      	ldrb	r2, [r3, #0]
 800b9fa:	68fb      	ldr	r3, [r7, #12]
 800b9fc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  netif->input = input;
 800ba00:	68fb      	ldr	r3, [r7, #12]
 800ba02:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ba04:	611a      	str	r2, [r3, #16]
#if ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS
  netif->loop_cnt_current = 0;
#endif /* ENABLE_LOOPBACK && LWIP_LOOPBACK_MAX_PBUFS */

#if LWIP_IPV4
  netif_set_addr(netif, ipaddr, netmask, gw);
 800ba06:	683b      	ldr	r3, [r7, #0]
 800ba08:	687a      	ldr	r2, [r7, #4]
 800ba0a:	68b9      	ldr	r1, [r7, #8]
 800ba0c:	68f8      	ldr	r0, [r7, #12]
 800ba0e:	f000 f913 	bl	800bc38 <netif_set_addr>
#endif /* LWIP_IPV4 */

  /* call user specified initialization function for netif */
  if (init(netif) != ERR_OK) {
 800ba12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba14:	68f8      	ldr	r0, [r7, #12]
 800ba16:	4798      	blx	r3
 800ba18:	4603      	mov	r3, r0
 800ba1a:	2b00      	cmp	r3, #0
 800ba1c:	d001      	beq.n	800ba22 <netif_add+0xba>
    return NULL;
 800ba1e:	2300      	movs	r3, #0
 800ba20:	e058      	b.n	800bad4 <netif_add+0x16c>
     */
  {
    struct netif *netif2;
    int num_netifs;
    do {
      if (netif->num == 255) {
 800ba22:	68fb      	ldr	r3, [r7, #12]
 800ba24:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ba28:	2bff      	cmp	r3, #255	@ 0xff
 800ba2a:	d103      	bne.n	800ba34 <netif_add+0xcc>
        netif->num = 0;
 800ba2c:	68fb      	ldr	r3, [r7, #12]
 800ba2e:	2200      	movs	r2, #0
 800ba30:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
      }
      num_netifs = 0;
 800ba34:	2300      	movs	r3, #0
 800ba36:	613b      	str	r3, [r7, #16]
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800ba38:	4b2f      	ldr	r3, [pc, #188]	@ (800baf8 <netif_add+0x190>)
 800ba3a:	681b      	ldr	r3, [r3, #0]
 800ba3c:	617b      	str	r3, [r7, #20]
 800ba3e:	e02b      	b.n	800ba98 <netif_add+0x130>
        LWIP_ASSERT("netif already added", netif2 != netif);
 800ba40:	697a      	ldr	r2, [r7, #20]
 800ba42:	68fb      	ldr	r3, [r7, #12]
 800ba44:	429a      	cmp	r2, r3
 800ba46:	d106      	bne.n	800ba56 <netif_add+0xee>
 800ba48:	4b24      	ldr	r3, [pc, #144]	@ (800badc <netif_add+0x174>)
 800ba4a:	f240 128b 	movw	r2, #395	@ 0x18b
 800ba4e:	492b      	ldr	r1, [pc, #172]	@ (800bafc <netif_add+0x194>)
 800ba50:	4824      	ldr	r0, [pc, #144]	@ (800bae4 <netif_add+0x17c>)
 800ba52:	f009 f9fd 	bl	8014e50 <iprintf>
        num_netifs++;
 800ba56:	693b      	ldr	r3, [r7, #16]
 800ba58:	3301      	adds	r3, #1
 800ba5a:	613b      	str	r3, [r7, #16]
        LWIP_ASSERT("too many netifs, max. supported number is 255", num_netifs <= 255);
 800ba5c:	693b      	ldr	r3, [r7, #16]
 800ba5e:	2bff      	cmp	r3, #255	@ 0xff
 800ba60:	dd06      	ble.n	800ba70 <netif_add+0x108>
 800ba62:	4b1e      	ldr	r3, [pc, #120]	@ (800badc <netif_add+0x174>)
 800ba64:	f240 128d 	movw	r2, #397	@ 0x18d
 800ba68:	4925      	ldr	r1, [pc, #148]	@ (800bb00 <netif_add+0x198>)
 800ba6a:	481e      	ldr	r0, [pc, #120]	@ (800bae4 <netif_add+0x17c>)
 800ba6c:	f009 f9f0 	bl	8014e50 <iprintf>
        if (netif2->num == netif->num) {
 800ba70:	697b      	ldr	r3, [r7, #20]
 800ba72:	f893 2030 	ldrb.w	r2, [r3, #48]	@ 0x30
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ba7c:	429a      	cmp	r2, r3
 800ba7e:	d108      	bne.n	800ba92 <netif_add+0x12a>
          netif->num++;
 800ba80:	68fb      	ldr	r3, [r7, #12]
 800ba82:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800ba86:	3301      	adds	r3, #1
 800ba88:	b2da      	uxtb	r2, r3
 800ba8a:	68fb      	ldr	r3, [r7, #12]
 800ba8c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
          break;
 800ba90:	e005      	b.n	800ba9e <netif_add+0x136>
      for (netif2 = netif_list; netif2 != NULL; netif2 = netif2->next) {
 800ba92:	697b      	ldr	r3, [r7, #20]
 800ba94:	681b      	ldr	r3, [r3, #0]
 800ba96:	617b      	str	r3, [r7, #20]
 800ba98:	697b      	ldr	r3, [r7, #20]
 800ba9a:	2b00      	cmp	r3, #0
 800ba9c:	d1d0      	bne.n	800ba40 <netif_add+0xd8>
        }
      }
    } while (netif2 != NULL);
 800ba9e:	697b      	ldr	r3, [r7, #20]
 800baa0:	2b00      	cmp	r3, #0
 800baa2:	d1be      	bne.n	800ba22 <netif_add+0xba>
  }
  if (netif->num == 254) {
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800baaa:	2bfe      	cmp	r3, #254	@ 0xfe
 800baac:	d103      	bne.n	800bab6 <netif_add+0x14e>
    netif_num = 0;
 800baae:	4b11      	ldr	r3, [pc, #68]	@ (800baf4 <netif_add+0x18c>)
 800bab0:	2200      	movs	r2, #0
 800bab2:	701a      	strb	r2, [r3, #0]
 800bab4:	e006      	b.n	800bac4 <netif_add+0x15c>
  } else {
    netif_num = (u8_t)(netif->num + 1);
 800bab6:	68fb      	ldr	r3, [r7, #12]
 800bab8:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800babc:	3301      	adds	r3, #1
 800babe:	b2da      	uxtb	r2, r3
 800bac0:	4b0c      	ldr	r3, [pc, #48]	@ (800baf4 <netif_add+0x18c>)
 800bac2:	701a      	strb	r2, [r3, #0]
  }

  /* add this netif to the list */
  netif->next = netif_list;
 800bac4:	4b0c      	ldr	r3, [pc, #48]	@ (800baf8 <netif_add+0x190>)
 800bac6:	681a      	ldr	r2, [r3, #0]
 800bac8:	68fb      	ldr	r3, [r7, #12]
 800baca:	601a      	str	r2, [r3, #0]
  netif_list = netif;
 800bacc:	4a0a      	ldr	r2, [pc, #40]	@ (800baf8 <netif_add+0x190>)
 800bace:	68fb      	ldr	r3, [r7, #12]
 800bad0:	6013      	str	r3, [r2, #0]
#endif /* LWIP_IPV4 */
  LWIP_DEBUGF(NETIF_DEBUG, ("\n"));

  netif_invoke_ext_callback(netif, LWIP_NSC_NETIF_ADDED, NULL);

  return netif;
 800bad2:	68fb      	ldr	r3, [r7, #12]
}
 800bad4:	4618      	mov	r0, r3
 800bad6:	3718      	adds	r7, #24
 800bad8:	46bd      	mov	sp, r7
 800bada:	bd80      	pop	{r7, pc}
 800badc:	08016144 	.word	0x08016144
 800bae0:	080161d8 	.word	0x080161d8
 800bae4:	08016194 	.word	0x08016194
 800bae8:	080161f4 	.word	0x080161f4
 800baec:	080188d8 	.word	0x080188d8
 800baf0:	0800bf13 	.word	0x0800bf13
 800baf4:	24007d34 	.word	0x24007d34
 800baf8:	24007d2c 	.word	0x24007d2c
 800bafc:	08016218 	.word	0x08016218
 800bb00:	0801622c 	.word	0x0801622c

0800bb04 <netif_do_ip_addr_changed>:

static void
netif_do_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800bb04:	b580      	push	{r7, lr}
 800bb06:	b082      	sub	sp, #8
 800bb08:	af00      	add	r7, sp, #0
 800bb0a:	6078      	str	r0, [r7, #4]
 800bb0c:	6039      	str	r1, [r7, #0]
#if LWIP_TCP
  tcp_netif_ip_addr_changed(old_addr, new_addr);
 800bb0e:	6839      	ldr	r1, [r7, #0]
 800bb10:	6878      	ldr	r0, [r7, #4]
 800bb12:	f002 fb7d 	bl	800e210 <tcp_netif_ip_addr_changed>
#endif /* LWIP_TCP */
#if LWIP_UDP
  udp_netif_ip_addr_changed(old_addr, new_addr);
 800bb16:	6839      	ldr	r1, [r7, #0]
 800bb18:	6878      	ldr	r0, [r7, #4]
 800bb1a:	f006 fc8b 	bl	8012434 <udp_netif_ip_addr_changed>
#endif /* LWIP_UDP */
#if LWIP_RAW
  raw_netif_ip_addr_changed(old_addr, new_addr);
#endif /* LWIP_RAW */
}
 800bb1e:	bf00      	nop
 800bb20:	3708      	adds	r7, #8
 800bb22:	46bd      	mov	sp, r7
 800bb24:	bd80      	pop	{r7, pc}
	...

0800bb28 <netif_do_set_ipaddr>:

#if LWIP_IPV4
static int
netif_do_set_ipaddr(struct netif *netif, const ip4_addr_t *ipaddr, ip_addr_t *old_addr)
{
 800bb28:	b580      	push	{r7, lr}
 800bb2a:	b086      	sub	sp, #24
 800bb2c:	af00      	add	r7, sp, #0
 800bb2e:	60f8      	str	r0, [r7, #12]
 800bb30:	60b9      	str	r1, [r7, #8]
 800bb32:	607a      	str	r2, [r7, #4]
  LWIP_ASSERT("invalid pointer", ipaddr != NULL);
 800bb34:	68bb      	ldr	r3, [r7, #8]
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d106      	bne.n	800bb48 <netif_do_set_ipaddr+0x20>
 800bb3a:	4b1d      	ldr	r3, [pc, #116]	@ (800bbb0 <netif_do_set_ipaddr+0x88>)
 800bb3c:	f240 12cb 	movw	r2, #459	@ 0x1cb
 800bb40:	491c      	ldr	r1, [pc, #112]	@ (800bbb4 <netif_do_set_ipaddr+0x8c>)
 800bb42:	481d      	ldr	r0, [pc, #116]	@ (800bbb8 <netif_do_set_ipaddr+0x90>)
 800bb44:	f009 f984 	bl	8014e50 <iprintf>
  LWIP_ASSERT("invalid pointer", old_addr != NULL);
 800bb48:	687b      	ldr	r3, [r7, #4]
 800bb4a:	2b00      	cmp	r3, #0
 800bb4c:	d106      	bne.n	800bb5c <netif_do_set_ipaddr+0x34>
 800bb4e:	4b18      	ldr	r3, [pc, #96]	@ (800bbb0 <netif_do_set_ipaddr+0x88>)
 800bb50:	f44f 72e6 	mov.w	r2, #460	@ 0x1cc
 800bb54:	4917      	ldr	r1, [pc, #92]	@ (800bbb4 <netif_do_set_ipaddr+0x8c>)
 800bb56:	4818      	ldr	r0, [pc, #96]	@ (800bbb8 <netif_do_set_ipaddr+0x90>)
 800bb58:	f009 f97a 	bl	8014e50 <iprintf>

  /* address is actually being changed? */
  if (ip4_addr_cmp(ipaddr, netif_ip4_addr(netif)) == 0) {
 800bb5c:	68bb      	ldr	r3, [r7, #8]
 800bb5e:	681a      	ldr	r2, [r3, #0]
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	3304      	adds	r3, #4
 800bb64:	681b      	ldr	r3, [r3, #0]
 800bb66:	429a      	cmp	r2, r3
 800bb68:	d01c      	beq.n	800bba4 <netif_do_set_ipaddr+0x7c>
    ip_addr_t new_addr;
    *ip_2_ip4(&new_addr) = *ipaddr;
 800bb6a:	68bb      	ldr	r3, [r7, #8]
 800bb6c:	681b      	ldr	r3, [r3, #0]
 800bb6e:	617b      	str	r3, [r7, #20]
    IP_SET_TYPE_VAL(new_addr, IPADDR_TYPE_V4);

    ip_addr_copy(*old_addr, *netif_ip_addr4(netif));
 800bb70:	68fb      	ldr	r3, [r7, #12]
 800bb72:	3304      	adds	r3, #4
 800bb74:	681a      	ldr	r2, [r3, #0]
 800bb76:	687b      	ldr	r3, [r7, #4]
 800bb78:	601a      	str	r2, [r3, #0]

    LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: netif address being changed\n"));
    netif_do_ip_addr_changed(old_addr, &new_addr);
 800bb7a:	f107 0314 	add.w	r3, r7, #20
 800bb7e:	4619      	mov	r1, r3
 800bb80:	6878      	ldr	r0, [r7, #4]
 800bb82:	f7ff ffbf 	bl	800bb04 <netif_do_ip_addr_changed>

    mib2_remove_ip4(netif);
    mib2_remove_route_ip4(0, netif);
    /* set new IP address to netif */
    ip4_addr_set(ip_2_ip4(&netif->ip_addr), ipaddr);
 800bb86:	68bb      	ldr	r3, [r7, #8]
 800bb88:	2b00      	cmp	r3, #0
 800bb8a:	d002      	beq.n	800bb92 <netif_do_set_ipaddr+0x6a>
 800bb8c:	68bb      	ldr	r3, [r7, #8]
 800bb8e:	681b      	ldr	r3, [r3, #0]
 800bb90:	e000      	b.n	800bb94 <netif_do_set_ipaddr+0x6c>
 800bb92:	2300      	movs	r3, #0
 800bb94:	68fa      	ldr	r2, [r7, #12]
 800bb96:	6053      	str	r3, [r2, #4]
    IP_SET_TYPE_VAL(netif->ip_addr, IPADDR_TYPE_V4);
    mib2_add_ip4(netif);
    mib2_add_route_ip4(0, netif);

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4);
 800bb98:	2101      	movs	r1, #1
 800bb9a:	68f8      	ldr	r0, [r7, #12]
 800bb9c:	f000 f8d2 	bl	800bd44 <netif_issue_reports>

    NETIF_STATUS_CALLBACK(netif);
    return 1; /* address changed */
 800bba0:	2301      	movs	r3, #1
 800bba2:	e000      	b.n	800bba6 <netif_do_set_ipaddr+0x7e>
  }
  return 0; /* address unchanged */
 800bba4:	2300      	movs	r3, #0
}
 800bba6:	4618      	mov	r0, r3
 800bba8:	3718      	adds	r7, #24
 800bbaa:	46bd      	mov	sp, r7
 800bbac:	bd80      	pop	{r7, pc}
 800bbae:	bf00      	nop
 800bbb0:	08016144 	.word	0x08016144
 800bbb4:	0801625c 	.word	0x0801625c
 800bbb8:	08016194 	.word	0x08016194

0800bbbc <netif_do_set_netmask>:
  }
}

static int
netif_do_set_netmask(struct netif *netif, const ip4_addr_t *netmask, ip_addr_t *old_nm)
{
 800bbbc:	b480      	push	{r7}
 800bbbe:	b085      	sub	sp, #20
 800bbc0:	af00      	add	r7, sp, #0
 800bbc2:	60f8      	str	r0, [r7, #12]
 800bbc4:	60b9      	str	r1, [r7, #8]
 800bbc6:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(netmask, netif_ip4_netmask(netif)) == 0) {
 800bbc8:	68bb      	ldr	r3, [r7, #8]
 800bbca:	681a      	ldr	r2, [r3, #0]
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	3308      	adds	r3, #8
 800bbd0:	681b      	ldr	r3, [r3, #0]
 800bbd2:	429a      	cmp	r2, r3
 800bbd4:	d00a      	beq.n	800bbec <netif_do_set_netmask+0x30>
#else
    LWIP_UNUSED_ARG(old_nm);
#endif
    mib2_remove_route_ip4(0, netif);
    /* set new netmask to netif */
    ip4_addr_set(ip_2_ip4(&netif->netmask), netmask);
 800bbd6:	68bb      	ldr	r3, [r7, #8]
 800bbd8:	2b00      	cmp	r3, #0
 800bbda:	d002      	beq.n	800bbe2 <netif_do_set_netmask+0x26>
 800bbdc:	68bb      	ldr	r3, [r7, #8]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	e000      	b.n	800bbe4 <netif_do_set_netmask+0x28>
 800bbe2:	2300      	movs	r3, #0
 800bbe4:	68fa      	ldr	r2, [r7, #12]
 800bbe6:	6093      	str	r3, [r2, #8]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_netmask(netif)),
                ip4_addr2_16(netif_ip4_netmask(netif)),
                ip4_addr3_16(netif_ip4_netmask(netif)),
                ip4_addr4_16(netif_ip4_netmask(netif))));
    return 1; /* netmask changed */
 800bbe8:	2301      	movs	r3, #1
 800bbea:	e000      	b.n	800bbee <netif_do_set_netmask+0x32>
  }
  return 0; /* netmask unchanged */
 800bbec:	2300      	movs	r3, #0
}
 800bbee:	4618      	mov	r0, r3
 800bbf0:	3714      	adds	r7, #20
 800bbf2:	46bd      	mov	sp, r7
 800bbf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbf8:	4770      	bx	lr

0800bbfa <netif_do_set_gw>:
  }
}

static int
netif_do_set_gw(struct netif *netif, const ip4_addr_t *gw, ip_addr_t *old_gw)
{
 800bbfa:	b480      	push	{r7}
 800bbfc:	b085      	sub	sp, #20
 800bbfe:	af00      	add	r7, sp, #0
 800bc00:	60f8      	str	r0, [r7, #12]
 800bc02:	60b9      	str	r1, [r7, #8]
 800bc04:	607a      	str	r2, [r7, #4]
  /* address is actually being changed? */
  if (ip4_addr_cmp(gw, netif_ip4_gw(netif)) == 0) {
 800bc06:	68bb      	ldr	r3, [r7, #8]
 800bc08:	681a      	ldr	r2, [r3, #0]
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	330c      	adds	r3, #12
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	429a      	cmp	r2, r3
 800bc12:	d00a      	beq.n	800bc2a <netif_do_set_gw+0x30>
    ip_addr_copy(*old_gw, *netif_ip_gw4(netif));
#else
    LWIP_UNUSED_ARG(old_gw);
#endif

    ip4_addr_set(ip_2_ip4(&netif->gw), gw);
 800bc14:	68bb      	ldr	r3, [r7, #8]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d002      	beq.n	800bc20 <netif_do_set_gw+0x26>
 800bc1a:	68bb      	ldr	r3, [r7, #8]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	e000      	b.n	800bc22 <netif_do_set_gw+0x28>
 800bc20:	2300      	movs	r3, #0
 800bc22:	68fa      	ldr	r2, [r7, #12]
 800bc24:	60d3      	str	r3, [r2, #12]
                netif->name[0], netif->name[1],
                ip4_addr1_16(netif_ip4_gw(netif)),
                ip4_addr2_16(netif_ip4_gw(netif)),
                ip4_addr3_16(netif_ip4_gw(netif)),
                ip4_addr4_16(netif_ip4_gw(netif))));
    return 1; /* gateway changed */
 800bc26:	2301      	movs	r3, #1
 800bc28:	e000      	b.n	800bc2c <netif_do_set_gw+0x32>
  }
  return 0; /* gateway unchanged */
 800bc2a:	2300      	movs	r3, #0
}
 800bc2c:	4618      	mov	r0, r3
 800bc2e:	3714      	adds	r7, #20
 800bc30:	46bd      	mov	sp, r7
 800bc32:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc36:	4770      	bx	lr

0800bc38 <netif_set_addr>:
 * @param gw the new default gateway
 */
void
netif_set_addr(struct netif *netif, const ip4_addr_t *ipaddr, const ip4_addr_t *netmask,
               const ip4_addr_t *gw)
{
 800bc38:	b580      	push	{r7, lr}
 800bc3a:	b088      	sub	sp, #32
 800bc3c:	af00      	add	r7, sp, #0
 800bc3e:	60f8      	str	r0, [r7, #12]
 800bc40:	60b9      	str	r1, [r7, #8]
 800bc42:	607a      	str	r2, [r7, #4]
 800bc44:	603b      	str	r3, [r7, #0]
  ip_addr_t old_nm_val;
  ip_addr_t old_gw_val;
  ip_addr_t *old_nm = &old_nm_val;
  ip_addr_t *old_gw = &old_gw_val;
#else
  ip_addr_t *old_nm = NULL;
 800bc46:	2300      	movs	r3, #0
 800bc48:	61fb      	str	r3, [r7, #28]
  ip_addr_t *old_gw = NULL;
 800bc4a:	2300      	movs	r3, #0
 800bc4c:	61bb      	str	r3, [r7, #24]
  int remove;

  LWIP_ASSERT_CORE_LOCKED();

  /* Don't propagate NULL pointer (IPv4 ANY) to subsequent functions */
  if (ipaddr == NULL) {
 800bc4e:	68bb      	ldr	r3, [r7, #8]
 800bc50:	2b00      	cmp	r3, #0
 800bc52:	d101      	bne.n	800bc58 <netif_set_addr+0x20>
    ipaddr = IP4_ADDR_ANY4;
 800bc54:	4b1c      	ldr	r3, [pc, #112]	@ (800bcc8 <netif_set_addr+0x90>)
 800bc56:	60bb      	str	r3, [r7, #8]
  }
  if (netmask == NULL) {
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	2b00      	cmp	r3, #0
 800bc5c:	d101      	bne.n	800bc62 <netif_set_addr+0x2a>
    netmask = IP4_ADDR_ANY4;
 800bc5e:	4b1a      	ldr	r3, [pc, #104]	@ (800bcc8 <netif_set_addr+0x90>)
 800bc60:	607b      	str	r3, [r7, #4]
  }
  if (gw == NULL) {
 800bc62:	683b      	ldr	r3, [r7, #0]
 800bc64:	2b00      	cmp	r3, #0
 800bc66:	d101      	bne.n	800bc6c <netif_set_addr+0x34>
    gw = IP4_ADDR_ANY4;
 800bc68:	4b17      	ldr	r3, [pc, #92]	@ (800bcc8 <netif_set_addr+0x90>)
 800bc6a:	603b      	str	r3, [r7, #0]
  }

  remove = ip4_addr_isany(ipaddr);
 800bc6c:	68bb      	ldr	r3, [r7, #8]
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d003      	beq.n	800bc7a <netif_set_addr+0x42>
 800bc72:	68bb      	ldr	r3, [r7, #8]
 800bc74:	681b      	ldr	r3, [r3, #0]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d101      	bne.n	800bc7e <netif_set_addr+0x46>
 800bc7a:	2301      	movs	r3, #1
 800bc7c:	e000      	b.n	800bc80 <netif_set_addr+0x48>
 800bc7e:	2300      	movs	r3, #0
 800bc80:	617b      	str	r3, [r7, #20]
  if (remove) {
 800bc82:	697b      	ldr	r3, [r7, #20]
 800bc84:	2b00      	cmp	r3, #0
 800bc86:	d006      	beq.n	800bc96 <netif_set_addr+0x5e>
    /* when removing an address, we have to remove it *before* changing netmask/gw
       to ensure that tcp RST segment can be sent correctly */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800bc88:	f107 0310 	add.w	r3, r7, #16
 800bc8c:	461a      	mov	r2, r3
 800bc8e:	68b9      	ldr	r1, [r7, #8]
 800bc90:	68f8      	ldr	r0, [r7, #12]
 800bc92:	f7ff ff49 	bl	800bb28 <netif_do_set_ipaddr>
      change_reason |= LWIP_NSC_IPV4_ADDRESS_CHANGED;
      cb_args.ipv4_changed.old_address = &old_addr;
#endif
    }
  }
  if (netif_do_set_netmask(netif, netmask, old_nm)) {
 800bc96:	69fa      	ldr	r2, [r7, #28]
 800bc98:	6879      	ldr	r1, [r7, #4]
 800bc9a:	68f8      	ldr	r0, [r7, #12]
 800bc9c:	f7ff ff8e 	bl	800bbbc <netif_do_set_netmask>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_NETMASK_CHANGED;
    cb_args.ipv4_changed.old_netmask = old_nm;
#endif
  }
  if (netif_do_set_gw(netif, gw, old_gw)) {
 800bca0:	69ba      	ldr	r2, [r7, #24]
 800bca2:	6839      	ldr	r1, [r7, #0]
 800bca4:	68f8      	ldr	r0, [r7, #12]
 800bca6:	f7ff ffa8 	bl	800bbfa <netif_do_set_gw>
#if LWIP_NETIF_EXT_STATUS_CALLBACK
    change_reason |= LWIP_NSC_IPV4_GATEWAY_CHANGED;
    cb_args.ipv4_changed.old_gw = old_gw;
#endif
  }
  if (!remove) {
 800bcaa:	697b      	ldr	r3, [r7, #20]
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	d106      	bne.n	800bcbe <netif_set_addr+0x86>
    /* set ipaddr last to ensure netmask/gw have been set when status callback is called */
    if (netif_do_set_ipaddr(netif, ipaddr, &old_addr)) {
 800bcb0:	f107 0310 	add.w	r3, r7, #16
 800bcb4:	461a      	mov	r2, r3
 800bcb6:	68b9      	ldr	r1, [r7, #8]
 800bcb8:	68f8      	ldr	r0, [r7, #12]
 800bcba:	f7ff ff35 	bl	800bb28 <netif_do_set_ipaddr>
  if (change_reason != LWIP_NSC_NONE) {
    change_reason |= LWIP_NSC_IPV4_SETTINGS_CHANGED;
    netif_invoke_ext_callback(netif, change_reason, &cb_args);
  }
#endif
}
 800bcbe:	bf00      	nop
 800bcc0:	3720      	adds	r7, #32
 800bcc2:	46bd      	mov	sp, r7
 800bcc4:	bd80      	pop	{r7, pc}
 800bcc6:	bf00      	nop
 800bcc8:	080188d8 	.word	0x080188d8

0800bccc <netif_set_default>:
 *
 * @param netif the default network interface
 */
void
netif_set_default(struct netif *netif)
{
 800bccc:	b480      	push	{r7}
 800bcce:	b083      	sub	sp, #12
 800bcd0:	af00      	add	r7, sp, #0
 800bcd2:	6078      	str	r0, [r7, #4]
    mib2_remove_route_ip4(1, netif);
  } else {
    /* install default route */
    mib2_add_route_ip4(1, netif);
  }
  netif_default = netif;
 800bcd4:	4a04      	ldr	r2, [pc, #16]	@ (800bce8 <netif_set_default+0x1c>)
 800bcd6:	687b      	ldr	r3, [r7, #4]
 800bcd8:	6013      	str	r3, [r2, #0]
  LWIP_DEBUGF(NETIF_DEBUG, ("netif: setting default interface %c%c\n",
                            netif ? netif->name[0] : '\'', netif ? netif->name[1] : '\''));
}
 800bcda:	bf00      	nop
 800bcdc:	370c      	adds	r7, #12
 800bcde:	46bd      	mov	sp, r7
 800bce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bce4:	4770      	bx	lr
 800bce6:	bf00      	nop
 800bce8:	24007d30 	.word	0x24007d30

0800bcec <netif_set_up>:
 * Bring an interface up, available for processing
 * traffic.
 */
void
netif_set_up(struct netif *netif)
{
 800bcec:	b580      	push	{r7, lr}
 800bcee:	b082      	sub	sp, #8
 800bcf0:	af00      	add	r7, sp, #0
 800bcf2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_up: invalid netif", netif != NULL, return);
 800bcf4:	687b      	ldr	r3, [r7, #4]
 800bcf6:	2b00      	cmp	r3, #0
 800bcf8:	d107      	bne.n	800bd0a <netif_set_up+0x1e>
 800bcfa:	4b0f      	ldr	r3, [pc, #60]	@ (800bd38 <netif_set_up+0x4c>)
 800bcfc:	f44f 7254 	mov.w	r2, #848	@ 0x350
 800bd00:	490e      	ldr	r1, [pc, #56]	@ (800bd3c <netif_set_up+0x50>)
 800bd02:	480f      	ldr	r0, [pc, #60]	@ (800bd40 <netif_set_up+0x54>)
 800bd04:	f009 f8a4 	bl	8014e50 <iprintf>
 800bd08:	e013      	b.n	800bd32 <netif_set_up+0x46>

  if (!(netif->flags & NETIF_FLAG_UP)) {
 800bd0a:	687b      	ldr	r3, [r7, #4]
 800bd0c:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800bd10:	f003 0301 	and.w	r3, r3, #1
 800bd14:	2b00      	cmp	r3, #0
 800bd16:	d10c      	bne.n	800bd32 <netif_set_up+0x46>
    netif_set_flags(netif, NETIF_FLAG_UP);
 800bd18:	687b      	ldr	r3, [r7, #4]
 800bd1a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800bd1e:	f043 0301 	orr.w	r3, r3, #1
 800bd22:	b2da      	uxtb	r2, r3
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
      args.status_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800bd2a:	2103      	movs	r1, #3
 800bd2c:	6878      	ldr	r0, [r7, #4]
 800bd2e:	f000 f809 	bl	800bd44 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */
  }
}
 800bd32:	3708      	adds	r7, #8
 800bd34:	46bd      	mov	sp, r7
 800bd36:	bd80      	pop	{r7, pc}
 800bd38:	08016144 	.word	0x08016144
 800bd3c:	080162cc 	.word	0x080162cc
 800bd40:	08016194 	.word	0x08016194

0800bd44 <netif_issue_reports>:

/** Send ARP/IGMP/MLD/RS events, e.g. on link-up/netif-up or addr-change
 */
static void
netif_issue_reports(struct netif *netif, u8_t report_type)
{
 800bd44:	b580      	push	{r7, lr}
 800bd46:	b082      	sub	sp, #8
 800bd48:	af00      	add	r7, sp, #0
 800bd4a:	6078      	str	r0, [r7, #4]
 800bd4c:	460b      	mov	r3, r1
 800bd4e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("netif_issue_reports: invalid netif", netif != NULL);
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d106      	bne.n	800bd64 <netif_issue_reports+0x20>
 800bd56:	4b18      	ldr	r3, [pc, #96]	@ (800bdb8 <netif_issue_reports+0x74>)
 800bd58:	f240 326d 	movw	r2, #877	@ 0x36d
 800bd5c:	4917      	ldr	r1, [pc, #92]	@ (800bdbc <netif_issue_reports+0x78>)
 800bd5e:	4818      	ldr	r0, [pc, #96]	@ (800bdc0 <netif_issue_reports+0x7c>)
 800bd60:	f009 f876 	bl	8014e50 <iprintf>

  /* Only send reports when both link and admin states are up */
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800bd6a:	f003 0304 	and.w	r3, r3, #4
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d01e      	beq.n	800bdb0 <netif_issue_reports+0x6c>
      !(netif->flags & NETIF_FLAG_UP)) {
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800bd78:	f003 0301 	and.w	r3, r3, #1
  if (!(netif->flags & NETIF_FLAG_LINK_UP) ||
 800bd7c:	2b00      	cmp	r3, #0
 800bd7e:	d017      	beq.n	800bdb0 <netif_issue_reports+0x6c>
    return;
  }

#if LWIP_IPV4
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800bd80:	78fb      	ldrb	r3, [r7, #3]
 800bd82:	f003 0301 	and.w	r3, r3, #1
 800bd86:	2b00      	cmp	r3, #0
 800bd88:	d013      	beq.n	800bdb2 <netif_issue_reports+0x6e>
      !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	3304      	adds	r3, #4
 800bd8e:	681b      	ldr	r3, [r3, #0]
  if ((report_type & NETIF_REPORT_TYPE_IPV4) &&
 800bd90:	2b00      	cmp	r3, #0
 800bd92:	d00e      	beq.n	800bdb2 <netif_issue_reports+0x6e>
#if LWIP_ARP
    /* For Ethernet network interfaces, we would like to send a "gratuitous ARP" */
    if (netif->flags & (NETIF_FLAG_ETHARP)) {
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800bd9a:	f003 0308 	and.w	r3, r3, #8
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d007      	beq.n	800bdb2 <netif_issue_reports+0x6e>
      etharp_gratuitous(netif);
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	3304      	adds	r3, #4
 800bda6:	4619      	mov	r1, r3
 800bda8:	6878      	ldr	r0, [r7, #4]
 800bdaa:	f007 faad 	bl	8013308 <etharp_request>
 800bdae:	e000      	b.n	800bdb2 <netif_issue_reports+0x6e>
    return;
 800bdb0:	bf00      	nop
    /* send mld memberships */
    mld6_report_groups(netif);
#endif /* LWIP_IPV6_MLD */
  }
#endif /* LWIP_IPV6 */
}
 800bdb2:	3708      	adds	r7, #8
 800bdb4:	46bd      	mov	sp, r7
 800bdb6:	bd80      	pop	{r7, pc}
 800bdb8:	08016144 	.word	0x08016144
 800bdbc:	080162e8 	.word	0x080162e8
 800bdc0:	08016194 	.word	0x08016194

0800bdc4 <netif_set_down>:
 * @ingroup netif
 * Bring an interface down, disabling any traffic processing.
 */
void
netif_set_down(struct netif *netif)
{
 800bdc4:	b580      	push	{r7, lr}
 800bdc6:	b082      	sub	sp, #8
 800bdc8:	af00      	add	r7, sp, #0
 800bdca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_down: invalid netif", netif != NULL, return);
 800bdcc:	687b      	ldr	r3, [r7, #4]
 800bdce:	2b00      	cmp	r3, #0
 800bdd0:	d107      	bne.n	800bde2 <netif_set_down+0x1e>
 800bdd2:	4b12      	ldr	r3, [pc, #72]	@ (800be1c <netif_set_down+0x58>)
 800bdd4:	f240 329b 	movw	r2, #923	@ 0x39b
 800bdd8:	4911      	ldr	r1, [pc, #68]	@ (800be20 <netif_set_down+0x5c>)
 800bdda:	4812      	ldr	r0, [pc, #72]	@ (800be24 <netif_set_down+0x60>)
 800bddc:	f009 f838 	bl	8014e50 <iprintf>
 800bde0:	e019      	b.n	800be16 <netif_set_down+0x52>

  if (netif->flags & NETIF_FLAG_UP) {
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800bde8:	f003 0301 	and.w	r3, r3, #1
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d012      	beq.n	800be16 <netif_set_down+0x52>
      args.status_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_STATUS_CHANGED, &args);
    }
#endif

    netif_clear_flags(netif, NETIF_FLAG_UP);
 800bdf0:	687b      	ldr	r3, [r7, #4]
 800bdf2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800bdf6:	f023 0301 	bic.w	r3, r3, #1
 800bdfa:	b2da      	uxtb	r2, r3
 800bdfc:	687b      	ldr	r3, [r7, #4]
 800bdfe:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    MIB2_COPY_SYSUPTIME_TO(&netif->ts);

#if LWIP_IPV4 && LWIP_ARP
    if (netif->flags & NETIF_FLAG_ETHARP) {
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800be08:	f003 0308 	and.w	r3, r3, #8
 800be0c:	2b00      	cmp	r3, #0
 800be0e:	d002      	beq.n	800be16 <netif_set_down+0x52>
      etharp_cleanup_netif(netif);
 800be10:	6878      	ldr	r0, [r7, #4]
 800be12:	f006 fe37 	bl	8012a84 <etharp_cleanup_netif>
    nd6_cleanup_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_STATUS_CALLBACK(netif);
  }
}
 800be16:	3708      	adds	r7, #8
 800be18:	46bd      	mov	sp, r7
 800be1a:	bd80      	pop	{r7, pc}
 800be1c:	08016144 	.word	0x08016144
 800be20:	0801630c 	.word	0x0801630c
 800be24:	08016194 	.word	0x08016194

0800be28 <netif_set_link_up>:
 * @ingroup netif
 * Called by a driver when its link goes up
 */
void
netif_set_link_up(struct netif *netif)
{
 800be28:	b580      	push	{r7, lr}
 800be2a:	b082      	sub	sp, #8
 800be2c:	af00      	add	r7, sp, #0
 800be2e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_up: invalid netif", netif != NULL, return);
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	2b00      	cmp	r3, #0
 800be34:	d107      	bne.n	800be46 <netif_set_link_up+0x1e>
 800be36:	4b13      	ldr	r3, [pc, #76]	@ (800be84 <netif_set_link_up+0x5c>)
 800be38:	f44f 7278 	mov.w	r2, #992	@ 0x3e0
 800be3c:	4912      	ldr	r1, [pc, #72]	@ (800be88 <netif_set_link_up+0x60>)
 800be3e:	4813      	ldr	r0, [pc, #76]	@ (800be8c <netif_set_link_up+0x64>)
 800be40:	f009 f806 	bl	8014e50 <iprintf>
 800be44:	e01b      	b.n	800be7e <netif_set_link_up+0x56>

  if (!(netif->flags & NETIF_FLAG_LINK_UP)) {
 800be46:	687b      	ldr	r3, [r7, #4]
 800be48:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800be4c:	f003 0304 	and.w	r3, r3, #4
 800be50:	2b00      	cmp	r3, #0
 800be52:	d114      	bne.n	800be7e <netif_set_link_up+0x56>
    netif_set_flags(netif, NETIF_FLAG_LINK_UP);
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800be5a:	f043 0304 	orr.w	r3, r3, #4
 800be5e:	b2da      	uxtb	r2, r3
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

#if LWIP_AUTOIP
    autoip_network_changed(netif);
#endif /* LWIP_AUTOIP */

    netif_issue_reports(netif, NETIF_REPORT_TYPE_IPV4 | NETIF_REPORT_TYPE_IPV6);
 800be66:	2103      	movs	r1, #3
 800be68:	6878      	ldr	r0, [r7, #4]
 800be6a:	f7ff ff6b 	bl	800bd44 <netif_issue_reports>
#if LWIP_IPV6
    nd6_restart_netif(netif);
#endif /* LWIP_IPV6 */

    NETIF_LINK_CALLBACK(netif);
 800be6e:	687b      	ldr	r3, [r7, #4]
 800be70:	69db      	ldr	r3, [r3, #28]
 800be72:	2b00      	cmp	r3, #0
 800be74:	d003      	beq.n	800be7e <netif_set_link_up+0x56>
 800be76:	687b      	ldr	r3, [r7, #4]
 800be78:	69db      	ldr	r3, [r3, #28]
 800be7a:	6878      	ldr	r0, [r7, #4]
 800be7c:	4798      	blx	r3
      args.link_changed.state = 1;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800be7e:	3708      	adds	r7, #8
 800be80:	46bd      	mov	sp, r7
 800be82:	bd80      	pop	{r7, pc}
 800be84:	08016144 	.word	0x08016144
 800be88:	0801632c 	.word	0x0801632c
 800be8c:	08016194 	.word	0x08016194

0800be90 <netif_set_link_down>:
 * @ingroup netif
 * Called by a driver when its link goes down
 */
void
netif_set_link_down(struct netif *netif)
{
 800be90:	b580      	push	{r7, lr}
 800be92:	b082      	sub	sp, #8
 800be94:	af00      	add	r7, sp, #0
 800be96:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif_set_link_down: invalid netif", netif != NULL, return);
 800be98:	687b      	ldr	r3, [r7, #4]
 800be9a:	2b00      	cmp	r3, #0
 800be9c:	d107      	bne.n	800beae <netif_set_link_down+0x1e>
 800be9e:	4b11      	ldr	r3, [pc, #68]	@ (800bee4 <netif_set_link_down+0x54>)
 800bea0:	f240 4206 	movw	r2, #1030	@ 0x406
 800bea4:	4910      	ldr	r1, [pc, #64]	@ (800bee8 <netif_set_link_down+0x58>)
 800bea6:	4811      	ldr	r0, [pc, #68]	@ (800beec <netif_set_link_down+0x5c>)
 800bea8:	f008 ffd2 	bl	8014e50 <iprintf>
 800beac:	e017      	b.n	800bede <netif_set_link_down+0x4e>

  if (netif->flags & NETIF_FLAG_LINK_UP) {
 800beae:	687b      	ldr	r3, [r7, #4]
 800beb0:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800beb4:	f003 0304 	and.w	r3, r3, #4
 800beb8:	2b00      	cmp	r3, #0
 800beba:	d010      	beq.n	800bede <netif_set_link_down+0x4e>
    netif_clear_flags(netif, NETIF_FLAG_LINK_UP);
 800bebc:	687b      	ldr	r3, [r7, #4]
 800bebe:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 800bec2:	f023 0304 	bic.w	r3, r3, #4
 800bec6:	b2da      	uxtb	r2, r3
 800bec8:	687b      	ldr	r3, [r7, #4]
 800beca:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d
    NETIF_LINK_CALLBACK(netif);
 800bece:	687b      	ldr	r3, [r7, #4]
 800bed0:	69db      	ldr	r3, [r3, #28]
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d003      	beq.n	800bede <netif_set_link_down+0x4e>
 800bed6:	687b      	ldr	r3, [r7, #4]
 800bed8:	69db      	ldr	r3, [r3, #28]
 800beda:	6878      	ldr	r0, [r7, #4]
 800bedc:	4798      	blx	r3
      args.link_changed.state = 0;
      netif_invoke_ext_callback(netif, LWIP_NSC_LINK_CHANGED, &args);
    }
#endif
  }
}
 800bede:	3708      	adds	r7, #8
 800bee0:	46bd      	mov	sp, r7
 800bee2:	bd80      	pop	{r7, pc}
 800bee4:	08016144 	.word	0x08016144
 800bee8:	08016350 	.word	0x08016350
 800beec:	08016194 	.word	0x08016194

0800bef0 <netif_set_link_callback>:
 * @ingroup netif
 * Set callback to be called when link is brought up/down
 */
void
netif_set_link_callback(struct netif *netif, netif_status_callback_fn link_callback)
{
 800bef0:	b480      	push	{r7}
 800bef2:	b083      	sub	sp, #12
 800bef4:	af00      	add	r7, sp, #0
 800bef6:	6078      	str	r0, [r7, #4]
 800bef8:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT_CORE_LOCKED();

  if (netif) {
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	2b00      	cmp	r3, #0
 800befe:	d002      	beq.n	800bf06 <netif_set_link_callback+0x16>
    netif->link_callback = link_callback;
 800bf00:	687b      	ldr	r3, [r7, #4]
 800bf02:	683a      	ldr	r2, [r7, #0]
 800bf04:	61da      	str	r2, [r3, #28]
  }
}
 800bf06:	bf00      	nop
 800bf08:	370c      	adds	r7, #12
 800bf0a:	46bd      	mov	sp, r7
 800bf0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf10:	4770      	bx	lr

0800bf12 <netif_null_output_ip4>:
#if LWIP_IPV4
/** Dummy IPv4 output function for netifs not supporting IPv4
 */
static err_t
netif_null_output_ip4(struct netif *netif, struct pbuf *p, const ip4_addr_t *ipaddr)
{
 800bf12:	b480      	push	{r7}
 800bf14:	b085      	sub	sp, #20
 800bf16:	af00      	add	r7, sp, #0
 800bf18:	60f8      	str	r0, [r7, #12]
 800bf1a:	60b9      	str	r1, [r7, #8]
 800bf1c:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(netif);
  LWIP_UNUSED_ARG(p);
  LWIP_UNUSED_ARG(ipaddr);

  return ERR_IF;
 800bf1e:	f06f 030b 	mvn.w	r3, #11
}
 800bf22:	4618      	mov	r0, r3
 800bf24:	3714      	adds	r7, #20
 800bf26:	46bd      	mov	sp, r7
 800bf28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf2c:	4770      	bx	lr
	...

0800bf30 <netif_get_by_index>:
*
* @param idx index of netif to find
*/
struct netif *
netif_get_by_index(u8_t idx)
{
 800bf30:	b480      	push	{r7}
 800bf32:	b085      	sub	sp, #20
 800bf34:	af00      	add	r7, sp, #0
 800bf36:	4603      	mov	r3, r0
 800bf38:	71fb      	strb	r3, [r7, #7]
  struct netif *netif;

  LWIP_ASSERT_CORE_LOCKED();

  if (idx != NETIF_NO_INDEX) {
 800bf3a:	79fb      	ldrb	r3, [r7, #7]
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d013      	beq.n	800bf68 <netif_get_by_index+0x38>
    NETIF_FOREACH(netif) {
 800bf40:	4b0d      	ldr	r3, [pc, #52]	@ (800bf78 <netif_get_by_index+0x48>)
 800bf42:	681b      	ldr	r3, [r3, #0]
 800bf44:	60fb      	str	r3, [r7, #12]
 800bf46:	e00c      	b.n	800bf62 <netif_get_by_index+0x32>
      if (idx == netif_get_index(netif)) {
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800bf4e:	3301      	adds	r3, #1
 800bf50:	b2db      	uxtb	r3, r3
 800bf52:	79fa      	ldrb	r2, [r7, #7]
 800bf54:	429a      	cmp	r2, r3
 800bf56:	d101      	bne.n	800bf5c <netif_get_by_index+0x2c>
        return netif; /* found! */
 800bf58:	68fb      	ldr	r3, [r7, #12]
 800bf5a:	e006      	b.n	800bf6a <netif_get_by_index+0x3a>
    NETIF_FOREACH(netif) {
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	681b      	ldr	r3, [r3, #0]
 800bf60:	60fb      	str	r3, [r7, #12]
 800bf62:	68fb      	ldr	r3, [r7, #12]
 800bf64:	2b00      	cmp	r3, #0
 800bf66:	d1ef      	bne.n	800bf48 <netif_get_by_index+0x18>
      }
    }
  }

  return NULL;
 800bf68:	2300      	movs	r3, #0
}
 800bf6a:	4618      	mov	r0, r3
 800bf6c:	3714      	adds	r7, #20
 800bf6e:	46bd      	mov	sp, r7
 800bf70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf74:	4770      	bx	lr
 800bf76:	bf00      	nop
 800bf78:	24007d2c 	.word	0x24007d2c

0800bf7c <pbuf_free_ooseq>:
#if !NO_SYS
static
#endif /* !NO_SYS */
void
pbuf_free_ooseq(void)
{
 800bf7c:	b580      	push	{r7, lr}
 800bf7e:	b082      	sub	sp, #8
 800bf80:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 0);
 800bf82:	f008 fe47 	bl	8014c14 <sys_arch_protect>
 800bf86:	6038      	str	r0, [r7, #0]
 800bf88:	4b0d      	ldr	r3, [pc, #52]	@ (800bfc0 <pbuf_free_ooseq+0x44>)
 800bf8a:	2200      	movs	r2, #0
 800bf8c:	701a      	strb	r2, [r3, #0]
 800bf8e:	6838      	ldr	r0, [r7, #0]
 800bf90:	f008 fe4e 	bl	8014c30 <sys_arch_unprotect>

  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800bf94:	4b0b      	ldr	r3, [pc, #44]	@ (800bfc4 <pbuf_free_ooseq+0x48>)
 800bf96:	681b      	ldr	r3, [r3, #0]
 800bf98:	607b      	str	r3, [r7, #4]
 800bf9a:	e00a      	b.n	800bfb2 <pbuf_free_ooseq+0x36>
    if (pcb->ooseq != NULL) {
 800bf9c:	687b      	ldr	r3, [r7, #4]
 800bf9e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800bfa0:	2b00      	cmp	r3, #0
 800bfa2:	d003      	beq.n	800bfac <pbuf_free_ooseq+0x30>
      /** Free the ooseq pbufs of one PCB only */
      LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free_ooseq: freeing out-of-sequence pbufs\n"));
      tcp_free_ooseq(pcb);
 800bfa4:	6878      	ldr	r0, [r7, #4]
 800bfa6:	f002 f971 	bl	800e28c <tcp_free_ooseq>
      return;
 800bfaa:	e005      	b.n	800bfb8 <pbuf_free_ooseq+0x3c>
  for (pcb = tcp_active_pcbs; NULL != pcb; pcb = pcb->next) {
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	68db      	ldr	r3, [r3, #12]
 800bfb0:	607b      	str	r3, [r7, #4]
 800bfb2:	687b      	ldr	r3, [r7, #4]
 800bfb4:	2b00      	cmp	r3, #0
 800bfb6:	d1f1      	bne.n	800bf9c <pbuf_free_ooseq+0x20>
    }
  }
}
 800bfb8:	3708      	adds	r7, #8
 800bfba:	46bd      	mov	sp, r7
 800bfbc:	bd80      	pop	{r7, pc}
 800bfbe:	bf00      	nop
 800bfc0:	24007d35 	.word	0x24007d35
 800bfc4:	24007d44 	.word	0x24007d44

0800bfc8 <pbuf_free_ooseq_callback>:
/**
 * Just a callback function for tcpip_callback() that calls pbuf_free_ooseq().
 */
static void
pbuf_free_ooseq_callback(void *arg)
{
 800bfc8:	b580      	push	{r7, lr}
 800bfca:	b082      	sub	sp, #8
 800bfcc:	af00      	add	r7, sp, #0
 800bfce:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);
  pbuf_free_ooseq();
 800bfd0:	f7ff ffd4 	bl	800bf7c <pbuf_free_ooseq>
}
 800bfd4:	bf00      	nop
 800bfd6:	3708      	adds	r7, #8
 800bfd8:	46bd      	mov	sp, r7
 800bfda:	bd80      	pop	{r7, pc}

0800bfdc <pbuf_pool_is_empty>:
#endif /* !NO_SYS */

/** Queue a call to pbuf_free_ooseq if not already queued. */
static void
pbuf_pool_is_empty(void)
{
 800bfdc:	b580      	push	{r7, lr}
 800bfde:	b082      	sub	sp, #8
 800bfe0:	af00      	add	r7, sp, #0
#ifndef PBUF_POOL_FREE_OOSEQ_QUEUE_CALL
  SYS_ARCH_SET(pbuf_free_ooseq_pending, 1);
#else /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
  u8_t queued;
  SYS_ARCH_DECL_PROTECT(old_level);
  SYS_ARCH_PROTECT(old_level);
 800bfe2:	f008 fe17 	bl	8014c14 <sys_arch_protect>
 800bfe6:	6078      	str	r0, [r7, #4]
  queued = pbuf_free_ooseq_pending;
 800bfe8:	4b0f      	ldr	r3, [pc, #60]	@ (800c028 <pbuf_pool_is_empty+0x4c>)
 800bfea:	781b      	ldrb	r3, [r3, #0]
 800bfec:	70fb      	strb	r3, [r7, #3]
  pbuf_free_ooseq_pending = 1;
 800bfee:	4b0e      	ldr	r3, [pc, #56]	@ (800c028 <pbuf_pool_is_empty+0x4c>)
 800bff0:	2201      	movs	r2, #1
 800bff2:	701a      	strb	r2, [r3, #0]
  SYS_ARCH_UNPROTECT(old_level);
 800bff4:	6878      	ldr	r0, [r7, #4]
 800bff6:	f008 fe1b 	bl	8014c30 <sys_arch_unprotect>

  if (!queued) {
 800bffa:	78fb      	ldrb	r3, [r7, #3]
 800bffc:	2b00      	cmp	r3, #0
 800bffe:	d10f      	bne.n	800c020 <pbuf_pool_is_empty+0x44>
    /* queue a call to pbuf_free_ooseq if not already queued */
    PBUF_POOL_FREE_OOSEQ_QUEUE_CALL();
 800c000:	2100      	movs	r1, #0
 800c002:	480a      	ldr	r0, [pc, #40]	@ (800c02c <pbuf_pool_is_empty+0x50>)
 800c004:	f7fe fe00 	bl	800ac08 <tcpip_try_callback>
 800c008:	4603      	mov	r3, r0
 800c00a:	2b00      	cmp	r3, #0
 800c00c:	d008      	beq.n	800c020 <pbuf_pool_is_empty+0x44>
 800c00e:	f008 fe01 	bl	8014c14 <sys_arch_protect>
 800c012:	6078      	str	r0, [r7, #4]
 800c014:	4b04      	ldr	r3, [pc, #16]	@ (800c028 <pbuf_pool_is_empty+0x4c>)
 800c016:	2200      	movs	r2, #0
 800c018:	701a      	strb	r2, [r3, #0]
 800c01a:	6878      	ldr	r0, [r7, #4]
 800c01c:	f008 fe08 	bl	8014c30 <sys_arch_unprotect>
  }
#endif /* PBUF_POOL_FREE_OOSEQ_QUEUE_CALL */
}
 800c020:	bf00      	nop
 800c022:	3708      	adds	r7, #8
 800c024:	46bd      	mov	sp, r7
 800c026:	bd80      	pop	{r7, pc}
 800c028:	24007d35 	.word	0x24007d35
 800c02c:	0800bfc9 	.word	0x0800bfc9

0800c030 <pbuf_init_alloced_pbuf>:
#endif /* !LWIP_TCP || !TCP_QUEUE_OOSEQ || !PBUF_POOL_FREE_OOSEQ */

/* Initialize members of struct pbuf after allocation */
static void
pbuf_init_alloced_pbuf(struct pbuf *p, void *payload, u16_t tot_len, u16_t len, pbuf_type type, u8_t flags)
{
 800c030:	b480      	push	{r7}
 800c032:	b085      	sub	sp, #20
 800c034:	af00      	add	r7, sp, #0
 800c036:	60f8      	str	r0, [r7, #12]
 800c038:	60b9      	str	r1, [r7, #8]
 800c03a:	4611      	mov	r1, r2
 800c03c:	461a      	mov	r2, r3
 800c03e:	460b      	mov	r3, r1
 800c040:	80fb      	strh	r3, [r7, #6]
 800c042:	4613      	mov	r3, r2
 800c044:	80bb      	strh	r3, [r7, #4]
  p->next = NULL;
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	2200      	movs	r2, #0
 800c04a:	601a      	str	r2, [r3, #0]
  p->payload = payload;
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	68ba      	ldr	r2, [r7, #8]
 800c050:	605a      	str	r2, [r3, #4]
  p->tot_len = tot_len;
 800c052:	68fb      	ldr	r3, [r7, #12]
 800c054:	88fa      	ldrh	r2, [r7, #6]
 800c056:	811a      	strh	r2, [r3, #8]
  p->len = len;
 800c058:	68fb      	ldr	r3, [r7, #12]
 800c05a:	88ba      	ldrh	r2, [r7, #4]
 800c05c:	815a      	strh	r2, [r3, #10]
  p->type_internal = (u8_t)type;
 800c05e:	8b3b      	ldrh	r3, [r7, #24]
 800c060:	b2da      	uxtb	r2, r3
 800c062:	68fb      	ldr	r3, [r7, #12]
 800c064:	731a      	strb	r2, [r3, #12]
  p->flags = flags;
 800c066:	68fb      	ldr	r3, [r7, #12]
 800c068:	7f3a      	ldrb	r2, [r7, #28]
 800c06a:	735a      	strb	r2, [r3, #13]
  p->ref = 1;
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	2201      	movs	r2, #1
 800c070:	739a      	strb	r2, [r3, #14]
  p->if_idx = NETIF_NO_INDEX;
 800c072:	68fb      	ldr	r3, [r7, #12]
 800c074:	2200      	movs	r2, #0
 800c076:	73da      	strb	r2, [r3, #15]
}
 800c078:	bf00      	nop
 800c07a:	3714      	adds	r7, #20
 800c07c:	46bd      	mov	sp, r7
 800c07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c082:	4770      	bx	lr

0800c084 <pbuf_alloc>:
 * @return the allocated pbuf. If multiple pbufs where allocated, this
 * is the first pbuf of a pbuf chain.
 */
struct pbuf *
pbuf_alloc(pbuf_layer layer, u16_t length, pbuf_type type)
{
 800c084:	b580      	push	{r7, lr}
 800c086:	b08c      	sub	sp, #48	@ 0x30
 800c088:	af02      	add	r7, sp, #8
 800c08a:	4603      	mov	r3, r0
 800c08c:	71fb      	strb	r3, [r7, #7]
 800c08e:	460b      	mov	r3, r1
 800c090:	80bb      	strh	r3, [r7, #4]
 800c092:	4613      	mov	r3, r2
 800c094:	807b      	strh	r3, [r7, #2]
  struct pbuf *p;
  u16_t offset = (u16_t)layer;
 800c096:	79fb      	ldrb	r3, [r7, #7]
 800c098:	847b      	strh	r3, [r7, #34]	@ 0x22
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F")\n", length));

  switch (type) {
 800c09a:	887b      	ldrh	r3, [r7, #2]
 800c09c:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800c0a0:	d07f      	beq.n	800c1a2 <pbuf_alloc+0x11e>
 800c0a2:	f5b3 7f20 	cmp.w	r3, #640	@ 0x280
 800c0a6:	f300 80c7 	bgt.w	800c238 <pbuf_alloc+0x1b4>
 800c0aa:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800c0ae:	d010      	beq.n	800c0d2 <pbuf_alloc+0x4e>
 800c0b0:	f5b3 7fc1 	cmp.w	r3, #386	@ 0x182
 800c0b4:	f300 80c0 	bgt.w	800c238 <pbuf_alloc+0x1b4>
 800c0b8:	2b01      	cmp	r3, #1
 800c0ba:	d002      	beq.n	800c0c2 <pbuf_alloc+0x3e>
 800c0bc:	2b41      	cmp	r3, #65	@ 0x41
 800c0be:	f040 80bb 	bne.w	800c238 <pbuf_alloc+0x1b4>
    case PBUF_REF: /* fall through */
    case PBUF_ROM:
      p = pbuf_alloc_reference(NULL, length, type);
 800c0c2:	887a      	ldrh	r2, [r7, #2]
 800c0c4:	88bb      	ldrh	r3, [r7, #4]
 800c0c6:	4619      	mov	r1, r3
 800c0c8:	2000      	movs	r0, #0
 800c0ca:	f000 f8d1 	bl	800c270 <pbuf_alloc_reference>
 800c0ce:	6278      	str	r0, [r7, #36]	@ 0x24
      break;
 800c0d0:	e0bc      	b.n	800c24c <pbuf_alloc+0x1c8>
    case PBUF_POOL: {
      struct pbuf *q, *last;
      u16_t rem_len; /* remaining length */
      p = NULL;
 800c0d2:	2300      	movs	r3, #0
 800c0d4:	627b      	str	r3, [r7, #36]	@ 0x24
      last = NULL;
 800c0d6:	2300      	movs	r3, #0
 800c0d8:	61fb      	str	r3, [r7, #28]
      rem_len = length;
 800c0da:	88bb      	ldrh	r3, [r7, #4]
 800c0dc:	837b      	strh	r3, [r7, #26]
      do {
        u16_t qlen;
        q = (struct pbuf *)memp_malloc(MEMP_PBUF_POOL);
 800c0de:	200c      	movs	r0, #12
 800c0e0:	f7ff fb9a 	bl	800b818 <memp_malloc>
 800c0e4:	6138      	str	r0, [r7, #16]
        if (q == NULL) {
 800c0e6:	693b      	ldr	r3, [r7, #16]
 800c0e8:	2b00      	cmp	r3, #0
 800c0ea:	d109      	bne.n	800c100 <pbuf_alloc+0x7c>
          PBUF_POOL_IS_EMPTY();
 800c0ec:	f7ff ff76 	bl	800bfdc <pbuf_pool_is_empty>
          /* free chain so far allocated */
          if (p) {
 800c0f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c0f2:	2b00      	cmp	r3, #0
 800c0f4:	d002      	beq.n	800c0fc <pbuf_alloc+0x78>
            pbuf_free(p);
 800c0f6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c0f8:	f000 faa6 	bl	800c648 <pbuf_free>
          }
          /* bail out unsuccessfully */
          return NULL;
 800c0fc:	2300      	movs	r3, #0
 800c0fe:	e0a6      	b.n	800c24e <pbuf_alloc+0x1ca>
        }
        qlen = LWIP_MIN(rem_len, (u16_t)(PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)));
 800c100:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c102:	3303      	adds	r3, #3
 800c104:	b29b      	uxth	r3, r3
 800c106:	f023 0303 	bic.w	r3, r3, #3
 800c10a:	b29b      	uxth	r3, r3
 800c10c:	f5c3 7314 	rsb	r3, r3, #592	@ 0x250
 800c110:	b29b      	uxth	r3, r3
 800c112:	8b7a      	ldrh	r2, [r7, #26]
 800c114:	4293      	cmp	r3, r2
 800c116:	bf28      	it	cs
 800c118:	4613      	movcs	r3, r2
 800c11a:	81fb      	strh	r3, [r7, #14]
        pbuf_init_alloced_pbuf(q, LWIP_MEM_ALIGN((void *)((u8_t *)q + SIZEOF_STRUCT_PBUF + offset)),
 800c11c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c11e:	3310      	adds	r3, #16
 800c120:	693a      	ldr	r2, [r7, #16]
 800c122:	4413      	add	r3, r2
 800c124:	3303      	adds	r3, #3
 800c126:	f023 0303 	bic.w	r3, r3, #3
 800c12a:	4618      	mov	r0, r3
 800c12c:	89f9      	ldrh	r1, [r7, #14]
 800c12e:	8b7a      	ldrh	r2, [r7, #26]
 800c130:	2300      	movs	r3, #0
 800c132:	9301      	str	r3, [sp, #4]
 800c134:	887b      	ldrh	r3, [r7, #2]
 800c136:	9300      	str	r3, [sp, #0]
 800c138:	460b      	mov	r3, r1
 800c13a:	4601      	mov	r1, r0
 800c13c:	6938      	ldr	r0, [r7, #16]
 800c13e:	f7ff ff77 	bl	800c030 <pbuf_init_alloced_pbuf>
                               rem_len, qlen, type, 0);
        LWIP_ASSERT("pbuf_alloc: pbuf q->payload properly aligned",
 800c142:	693b      	ldr	r3, [r7, #16]
 800c144:	685b      	ldr	r3, [r3, #4]
 800c146:	f003 0303 	and.w	r3, r3, #3
 800c14a:	2b00      	cmp	r3, #0
 800c14c:	d006      	beq.n	800c15c <pbuf_alloc+0xd8>
 800c14e:	4b42      	ldr	r3, [pc, #264]	@ (800c258 <pbuf_alloc+0x1d4>)
 800c150:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800c154:	4941      	ldr	r1, [pc, #260]	@ (800c25c <pbuf_alloc+0x1d8>)
 800c156:	4842      	ldr	r0, [pc, #264]	@ (800c260 <pbuf_alloc+0x1dc>)
 800c158:	f008 fe7a 	bl	8014e50 <iprintf>
                    ((mem_ptr_t)q->payload % MEM_ALIGNMENT) == 0);
        LWIP_ASSERT("PBUF_POOL_BUFSIZE must be bigger than MEM_ALIGNMENT",
 800c15c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c15e:	3303      	adds	r3, #3
 800c160:	f023 0303 	bic.w	r3, r3, #3
 800c164:	f5b3 7f14 	cmp.w	r3, #592	@ 0x250
 800c168:	d106      	bne.n	800c178 <pbuf_alloc+0xf4>
 800c16a:	4b3b      	ldr	r3, [pc, #236]	@ (800c258 <pbuf_alloc+0x1d4>)
 800c16c:	f44f 7281 	mov.w	r2, #258	@ 0x102
 800c170:	493c      	ldr	r1, [pc, #240]	@ (800c264 <pbuf_alloc+0x1e0>)
 800c172:	483b      	ldr	r0, [pc, #236]	@ (800c260 <pbuf_alloc+0x1dc>)
 800c174:	f008 fe6c 	bl	8014e50 <iprintf>
                    (PBUF_POOL_BUFSIZE_ALIGNED - LWIP_MEM_ALIGN_SIZE(offset)) > 0 );
        if (p == NULL) {
 800c178:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c17a:	2b00      	cmp	r3, #0
 800c17c:	d102      	bne.n	800c184 <pbuf_alloc+0x100>
          /* allocated head of pbuf chain (into p) */
          p = q;
 800c17e:	693b      	ldr	r3, [r7, #16]
 800c180:	627b      	str	r3, [r7, #36]	@ 0x24
 800c182:	e002      	b.n	800c18a <pbuf_alloc+0x106>
        } else {
          /* make previous pbuf point to this pbuf */
          last->next = q;
 800c184:	69fb      	ldr	r3, [r7, #28]
 800c186:	693a      	ldr	r2, [r7, #16]
 800c188:	601a      	str	r2, [r3, #0]
        }
        last = q;
 800c18a:	693b      	ldr	r3, [r7, #16]
 800c18c:	61fb      	str	r3, [r7, #28]
        rem_len = (u16_t)(rem_len - qlen);
 800c18e:	8b7a      	ldrh	r2, [r7, #26]
 800c190:	89fb      	ldrh	r3, [r7, #14]
 800c192:	1ad3      	subs	r3, r2, r3
 800c194:	837b      	strh	r3, [r7, #26]
        offset = 0;
 800c196:	2300      	movs	r3, #0
 800c198:	847b      	strh	r3, [r7, #34]	@ 0x22
      } while (rem_len > 0);
 800c19a:	8b7b      	ldrh	r3, [r7, #26]
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d19e      	bne.n	800c0de <pbuf_alloc+0x5a>
      break;
 800c1a0:	e054      	b.n	800c24c <pbuf_alloc+0x1c8>
    }
    case PBUF_RAM: {
      u16_t payload_len = (u16_t)(LWIP_MEM_ALIGN_SIZE(offset) + LWIP_MEM_ALIGN_SIZE(length));
 800c1a2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c1a4:	3303      	adds	r3, #3
 800c1a6:	b29b      	uxth	r3, r3
 800c1a8:	f023 0303 	bic.w	r3, r3, #3
 800c1ac:	b29a      	uxth	r2, r3
 800c1ae:	88bb      	ldrh	r3, [r7, #4]
 800c1b0:	3303      	adds	r3, #3
 800c1b2:	b29b      	uxth	r3, r3
 800c1b4:	f023 0303 	bic.w	r3, r3, #3
 800c1b8:	b29b      	uxth	r3, r3
 800c1ba:	4413      	add	r3, r2
 800c1bc:	833b      	strh	r3, [r7, #24]
      mem_size_t alloc_len = (mem_size_t)(LWIP_MEM_ALIGN_SIZE(SIZEOF_STRUCT_PBUF) + payload_len);
 800c1be:	8b3b      	ldrh	r3, [r7, #24]
 800c1c0:	3310      	adds	r3, #16
 800c1c2:	617b      	str	r3, [r7, #20]

      /* bug #50040: Check for integer overflow when calculating alloc_len */
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800c1c4:	8b3a      	ldrh	r2, [r7, #24]
 800c1c6:	88bb      	ldrh	r3, [r7, #4]
 800c1c8:	3303      	adds	r3, #3
 800c1ca:	f023 0303 	bic.w	r3, r3, #3
 800c1ce:	429a      	cmp	r2, r3
 800c1d0:	d306      	bcc.n	800c1e0 <pbuf_alloc+0x15c>
          (alloc_len < LWIP_MEM_ALIGN_SIZE(length))) {
 800c1d2:	88bb      	ldrh	r3, [r7, #4]
 800c1d4:	3303      	adds	r3, #3
 800c1d6:	f023 0303 	bic.w	r3, r3, #3
      if ((payload_len < LWIP_MEM_ALIGN_SIZE(length)) ||
 800c1da:	697a      	ldr	r2, [r7, #20]
 800c1dc:	429a      	cmp	r2, r3
 800c1de:	d201      	bcs.n	800c1e4 <pbuf_alloc+0x160>
        return NULL;
 800c1e0:	2300      	movs	r3, #0
 800c1e2:	e034      	b.n	800c24e <pbuf_alloc+0x1ca>
      }

      /* If pbuf is to be allocated in RAM, allocate memory for it. */
      p = (struct pbuf *)mem_malloc(alloc_len);
 800c1e4:	6978      	ldr	r0, [r7, #20]
 800c1e6:	f7ff f97b 	bl	800b4e0 <mem_malloc>
 800c1ea:	6278      	str	r0, [r7, #36]	@ 0x24
      if (p == NULL) {
 800c1ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d101      	bne.n	800c1f6 <pbuf_alloc+0x172>
        return NULL;
 800c1f2:	2300      	movs	r3, #0
 800c1f4:	e02b      	b.n	800c24e <pbuf_alloc+0x1ca>
      }
      pbuf_init_alloced_pbuf(p, LWIP_MEM_ALIGN((void *)((u8_t *)p + SIZEOF_STRUCT_PBUF + offset)),
 800c1f6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800c1f8:	3310      	adds	r3, #16
 800c1fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c1fc:	4413      	add	r3, r2
 800c1fe:	3303      	adds	r3, #3
 800c200:	f023 0303 	bic.w	r3, r3, #3
 800c204:	4618      	mov	r0, r3
 800c206:	88b9      	ldrh	r1, [r7, #4]
 800c208:	88ba      	ldrh	r2, [r7, #4]
 800c20a:	2300      	movs	r3, #0
 800c20c:	9301      	str	r3, [sp, #4]
 800c20e:	887b      	ldrh	r3, [r7, #2]
 800c210:	9300      	str	r3, [sp, #0]
 800c212:	460b      	mov	r3, r1
 800c214:	4601      	mov	r1, r0
 800c216:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800c218:	f7ff ff0a 	bl	800c030 <pbuf_init_alloced_pbuf>
                             length, length, type, 0);
      LWIP_ASSERT("pbuf_alloc: pbuf->payload properly aligned",
 800c21c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c21e:	685b      	ldr	r3, [r3, #4]
 800c220:	f003 0303 	and.w	r3, r3, #3
 800c224:	2b00      	cmp	r3, #0
 800c226:	d010      	beq.n	800c24a <pbuf_alloc+0x1c6>
 800c228:	4b0b      	ldr	r3, [pc, #44]	@ (800c258 <pbuf_alloc+0x1d4>)
 800c22a:	f44f 7291 	mov.w	r2, #290	@ 0x122
 800c22e:	490e      	ldr	r1, [pc, #56]	@ (800c268 <pbuf_alloc+0x1e4>)
 800c230:	480b      	ldr	r0, [pc, #44]	@ (800c260 <pbuf_alloc+0x1dc>)
 800c232:	f008 fe0d 	bl	8014e50 <iprintf>
                  ((mem_ptr_t)p->payload % MEM_ALIGNMENT) == 0);
      break;
 800c236:	e008      	b.n	800c24a <pbuf_alloc+0x1c6>
    }
    default:
      LWIP_ASSERT("pbuf_alloc: erroneous type", 0);
 800c238:	4b07      	ldr	r3, [pc, #28]	@ (800c258 <pbuf_alloc+0x1d4>)
 800c23a:	f240 1227 	movw	r2, #295	@ 0x127
 800c23e:	490b      	ldr	r1, [pc, #44]	@ (800c26c <pbuf_alloc+0x1e8>)
 800c240:	4807      	ldr	r0, [pc, #28]	@ (800c260 <pbuf_alloc+0x1dc>)
 800c242:	f008 fe05 	bl	8014e50 <iprintf>
      return NULL;
 800c246:	2300      	movs	r3, #0
 800c248:	e001      	b.n	800c24e <pbuf_alloc+0x1ca>
      break;
 800c24a:	bf00      	nop
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloc(length=%"U16_F") == %p\n", length, (void *)p));
  return p;
 800c24c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800c24e:	4618      	mov	r0, r3
 800c250:	3728      	adds	r7, #40	@ 0x28
 800c252:	46bd      	mov	sp, r7
 800c254:	bd80      	pop	{r7, pc}
 800c256:	bf00      	nop
 800c258:	08016374 	.word	0x08016374
 800c25c:	080163a4 	.word	0x080163a4
 800c260:	080163d4 	.word	0x080163d4
 800c264:	080163fc 	.word	0x080163fc
 800c268:	08016430 	.word	0x08016430
 800c26c:	0801645c 	.word	0x0801645c

0800c270 <pbuf_alloc_reference>:
 *
 * @return the allocated pbuf.
 */
struct pbuf *
pbuf_alloc_reference(void *payload, u16_t length, pbuf_type type)
{
 800c270:	b580      	push	{r7, lr}
 800c272:	b086      	sub	sp, #24
 800c274:	af02      	add	r7, sp, #8
 800c276:	6078      	str	r0, [r7, #4]
 800c278:	460b      	mov	r3, r1
 800c27a:	807b      	strh	r3, [r7, #2]
 800c27c:	4613      	mov	r3, r2
 800c27e:	803b      	strh	r3, [r7, #0]
  struct pbuf *p;
  LWIP_ASSERT("invalid pbuf_type", (type == PBUF_REF) || (type == PBUF_ROM));
 800c280:	883b      	ldrh	r3, [r7, #0]
 800c282:	2b41      	cmp	r3, #65	@ 0x41
 800c284:	d009      	beq.n	800c29a <pbuf_alloc_reference+0x2a>
 800c286:	883b      	ldrh	r3, [r7, #0]
 800c288:	2b01      	cmp	r3, #1
 800c28a:	d006      	beq.n	800c29a <pbuf_alloc_reference+0x2a>
 800c28c:	4b0f      	ldr	r3, [pc, #60]	@ (800c2cc <pbuf_alloc_reference+0x5c>)
 800c28e:	f44f 72a5 	mov.w	r2, #330	@ 0x14a
 800c292:	490f      	ldr	r1, [pc, #60]	@ (800c2d0 <pbuf_alloc_reference+0x60>)
 800c294:	480f      	ldr	r0, [pc, #60]	@ (800c2d4 <pbuf_alloc_reference+0x64>)
 800c296:	f008 fddb 	bl	8014e50 <iprintf>
  /* only allocate memory for the pbuf structure */
  p = (struct pbuf *)memp_malloc(MEMP_PBUF);
 800c29a:	200b      	movs	r0, #11
 800c29c:	f7ff fabc 	bl	800b818 <memp_malloc>
 800c2a0:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 800c2a2:	68fb      	ldr	r3, [r7, #12]
 800c2a4:	2b00      	cmp	r3, #0
 800c2a6:	d101      	bne.n	800c2ac <pbuf_alloc_reference+0x3c>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_alloc_reference: Could not allocate MEMP_PBUF for PBUF_%s.\n",
                 (type == PBUF_ROM) ? "ROM" : "REF"));
    return NULL;
 800c2a8:	2300      	movs	r3, #0
 800c2aa:	e00b      	b.n	800c2c4 <pbuf_alloc_reference+0x54>
  }
  pbuf_init_alloced_pbuf(p, payload, length, length, type, 0);
 800c2ac:	8879      	ldrh	r1, [r7, #2]
 800c2ae:	887a      	ldrh	r2, [r7, #2]
 800c2b0:	2300      	movs	r3, #0
 800c2b2:	9301      	str	r3, [sp, #4]
 800c2b4:	883b      	ldrh	r3, [r7, #0]
 800c2b6:	9300      	str	r3, [sp, #0]
 800c2b8:	460b      	mov	r3, r1
 800c2ba:	6879      	ldr	r1, [r7, #4]
 800c2bc:	68f8      	ldr	r0, [r7, #12]
 800c2be:	f7ff feb7 	bl	800c030 <pbuf_init_alloced_pbuf>
  return p;
 800c2c2:	68fb      	ldr	r3, [r7, #12]
}
 800c2c4:	4618      	mov	r0, r3
 800c2c6:	3710      	adds	r7, #16
 800c2c8:	46bd      	mov	sp, r7
 800c2ca:	bd80      	pop	{r7, pc}
 800c2cc:	08016374 	.word	0x08016374
 800c2d0:	08016478 	.word	0x08016478
 800c2d4:	080163d4 	.word	0x080163d4

0800c2d8 <pbuf_alloced_custom>:
 *        big enough to hold 'length' plus the header size
 */
struct pbuf *
pbuf_alloced_custom(pbuf_layer l, u16_t length, pbuf_type type, struct pbuf_custom *p,
                    void *payload_mem, u16_t payload_mem_len)
{
 800c2d8:	b580      	push	{r7, lr}
 800c2da:	b088      	sub	sp, #32
 800c2dc:	af02      	add	r7, sp, #8
 800c2de:	607b      	str	r3, [r7, #4]
 800c2e0:	4603      	mov	r3, r0
 800c2e2:	73fb      	strb	r3, [r7, #15]
 800c2e4:	460b      	mov	r3, r1
 800c2e6:	81bb      	strh	r3, [r7, #12]
 800c2e8:	4613      	mov	r3, r2
 800c2ea:	817b      	strh	r3, [r7, #10]
  u16_t offset = (u16_t)l;
 800c2ec:	7bfb      	ldrb	r3, [r7, #15]
 800c2ee:	827b      	strh	r3, [r7, #18]
  void *payload;
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_alloced_custom(length=%"U16_F")\n", length));

  if (LWIP_MEM_ALIGN_SIZE(offset) + length > payload_mem_len) {
 800c2f0:	8a7b      	ldrh	r3, [r7, #18]
 800c2f2:	3303      	adds	r3, #3
 800c2f4:	f023 0203 	bic.w	r2, r3, #3
 800c2f8:	89bb      	ldrh	r3, [r7, #12]
 800c2fa:	441a      	add	r2, r3
 800c2fc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800c2fe:	429a      	cmp	r2, r3
 800c300:	d901      	bls.n	800c306 <pbuf_alloced_custom+0x2e>
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_WARNING, ("pbuf_alloced_custom(length=%"U16_F") buffer too short\n", length));
    return NULL;
 800c302:	2300      	movs	r3, #0
 800c304:	e018      	b.n	800c338 <pbuf_alloced_custom+0x60>
  }

  if (payload_mem != NULL) {
 800c306:	6a3b      	ldr	r3, [r7, #32]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d007      	beq.n	800c31c <pbuf_alloced_custom+0x44>
    payload = (u8_t *)payload_mem + LWIP_MEM_ALIGN_SIZE(offset);
 800c30c:	8a7b      	ldrh	r3, [r7, #18]
 800c30e:	3303      	adds	r3, #3
 800c310:	f023 0303 	bic.w	r3, r3, #3
 800c314:	6a3a      	ldr	r2, [r7, #32]
 800c316:	4413      	add	r3, r2
 800c318:	617b      	str	r3, [r7, #20]
 800c31a:	e001      	b.n	800c320 <pbuf_alloced_custom+0x48>
  } else {
    payload = NULL;
 800c31c:	2300      	movs	r3, #0
 800c31e:	617b      	str	r3, [r7, #20]
  }
  pbuf_init_alloced_pbuf(&p->pbuf, payload, length, length, type, PBUF_FLAG_IS_CUSTOM);
 800c320:	6878      	ldr	r0, [r7, #4]
 800c322:	89b9      	ldrh	r1, [r7, #12]
 800c324:	89ba      	ldrh	r2, [r7, #12]
 800c326:	2302      	movs	r3, #2
 800c328:	9301      	str	r3, [sp, #4]
 800c32a:	897b      	ldrh	r3, [r7, #10]
 800c32c:	9300      	str	r3, [sp, #0]
 800c32e:	460b      	mov	r3, r1
 800c330:	6979      	ldr	r1, [r7, #20]
 800c332:	f7ff fe7d 	bl	800c030 <pbuf_init_alloced_pbuf>
  return &p->pbuf;
 800c336:	687b      	ldr	r3, [r7, #4]
}
 800c338:	4618      	mov	r0, r3
 800c33a:	3718      	adds	r7, #24
 800c33c:	46bd      	mov	sp, r7
 800c33e:	bd80      	pop	{r7, pc}

0800c340 <pbuf_realloc>:
 *
 * @note Despite its name, pbuf_realloc cannot grow the size of a pbuf (chain).
 */
void
pbuf_realloc(struct pbuf *p, u16_t new_len)
{
 800c340:	b580      	push	{r7, lr}
 800c342:	b084      	sub	sp, #16
 800c344:	af00      	add	r7, sp, #0
 800c346:	6078      	str	r0, [r7, #4]
 800c348:	460b      	mov	r3, r1
 800c34a:	807b      	strh	r3, [r7, #2]
  struct pbuf *q;
  u16_t rem_len; /* remaining length */
  u16_t shrink;

  LWIP_ASSERT("pbuf_realloc: p != NULL", p != NULL);
 800c34c:	687b      	ldr	r3, [r7, #4]
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d106      	bne.n	800c360 <pbuf_realloc+0x20>
 800c352:	4b39      	ldr	r3, [pc, #228]	@ (800c438 <pbuf_realloc+0xf8>)
 800c354:	f44f 72cc 	mov.w	r2, #408	@ 0x198
 800c358:	4938      	ldr	r1, [pc, #224]	@ (800c43c <pbuf_realloc+0xfc>)
 800c35a:	4839      	ldr	r0, [pc, #228]	@ (800c440 <pbuf_realloc+0x100>)
 800c35c:	f008 fd78 	bl	8014e50 <iprintf>

  /* desired length larger than current length? */
  if (new_len >= p->tot_len) {
 800c360:	687b      	ldr	r3, [r7, #4]
 800c362:	891b      	ldrh	r3, [r3, #8]
 800c364:	887a      	ldrh	r2, [r7, #2]
 800c366:	429a      	cmp	r2, r3
 800c368:	d261      	bcs.n	800c42e <pbuf_realloc+0xee>
    return;
  }

  /* the pbuf chain grows by (new_len - p->tot_len) bytes
   * (which may be negative in case of shrinking) */
  shrink = (u16_t)(p->tot_len - new_len);
 800c36a:	687b      	ldr	r3, [r7, #4]
 800c36c:	891a      	ldrh	r2, [r3, #8]
 800c36e:	887b      	ldrh	r3, [r7, #2]
 800c370:	1ad3      	subs	r3, r2, r3
 800c372:	813b      	strh	r3, [r7, #8]

  /* first, step over any pbufs that should remain in the chain */
  rem_len = new_len;
 800c374:	887b      	ldrh	r3, [r7, #2]
 800c376:	817b      	strh	r3, [r7, #10]
  q = p;
 800c378:	687b      	ldr	r3, [r7, #4]
 800c37a:	60fb      	str	r3, [r7, #12]
  /* should this pbuf be kept? */
  while (rem_len > q->len) {
 800c37c:	e018      	b.n	800c3b0 <pbuf_realloc+0x70>
    /* decrease remaining length by pbuf length */
    rem_len = (u16_t)(rem_len - q->len);
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	895b      	ldrh	r3, [r3, #10]
 800c382:	897a      	ldrh	r2, [r7, #10]
 800c384:	1ad3      	subs	r3, r2, r3
 800c386:	817b      	strh	r3, [r7, #10]
    /* decrease total length indicator */
    q->tot_len = (u16_t)(q->tot_len - shrink);
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	891a      	ldrh	r2, [r3, #8]
 800c38c:	893b      	ldrh	r3, [r7, #8]
 800c38e:	1ad3      	subs	r3, r2, r3
 800c390:	b29a      	uxth	r2, r3
 800c392:	68fb      	ldr	r3, [r7, #12]
 800c394:	811a      	strh	r2, [r3, #8]
    /* proceed to next pbuf in chain */
    q = q->next;
 800c396:	68fb      	ldr	r3, [r7, #12]
 800c398:	681b      	ldr	r3, [r3, #0]
 800c39a:	60fb      	str	r3, [r7, #12]
    LWIP_ASSERT("pbuf_realloc: q != NULL", q != NULL);
 800c39c:	68fb      	ldr	r3, [r7, #12]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d106      	bne.n	800c3b0 <pbuf_realloc+0x70>
 800c3a2:	4b25      	ldr	r3, [pc, #148]	@ (800c438 <pbuf_realloc+0xf8>)
 800c3a4:	f240 12af 	movw	r2, #431	@ 0x1af
 800c3a8:	4926      	ldr	r1, [pc, #152]	@ (800c444 <pbuf_realloc+0x104>)
 800c3aa:	4825      	ldr	r0, [pc, #148]	@ (800c440 <pbuf_realloc+0x100>)
 800c3ac:	f008 fd50 	bl	8014e50 <iprintf>
  while (rem_len > q->len) {
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	895b      	ldrh	r3, [r3, #10]
 800c3b4:	897a      	ldrh	r2, [r7, #10]
 800c3b6:	429a      	cmp	r2, r3
 800c3b8:	d8e1      	bhi.n	800c37e <pbuf_realloc+0x3e>
  /* we have now reached the new last pbuf (in q) */
  /* rem_len == desired length for pbuf q */

  /* shrink allocated memory for PBUF_RAM */
  /* (other types merely adjust their length fields */
  if (pbuf_match_allocsrc(q, PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) && (rem_len != q->len)
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	7b1b      	ldrb	r3, [r3, #12]
 800c3be:	f003 030f 	and.w	r3, r3, #15
 800c3c2:	2b00      	cmp	r3, #0
 800c3c4:	d11f      	bne.n	800c406 <pbuf_realloc+0xc6>
 800c3c6:	68fb      	ldr	r3, [r7, #12]
 800c3c8:	895b      	ldrh	r3, [r3, #10]
 800c3ca:	897a      	ldrh	r2, [r7, #10]
 800c3cc:	429a      	cmp	r2, r3
 800c3ce:	d01a      	beq.n	800c406 <pbuf_realloc+0xc6>
#if LWIP_SUPPORT_CUSTOM_PBUF
      && ((q->flags & PBUF_FLAG_IS_CUSTOM) == 0)
 800c3d0:	68fb      	ldr	r3, [r7, #12]
 800c3d2:	7b5b      	ldrb	r3, [r3, #13]
 800c3d4:	f003 0302 	and.w	r3, r3, #2
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d114      	bne.n	800c406 <pbuf_realloc+0xc6>
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
     ) {
    /* reallocate and adjust the length of the pbuf that will be split */
    q = (struct pbuf *)mem_trim(q, (mem_size_t)(((u8_t *)q->payload - (u8_t *)q) + rem_len));
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	685a      	ldr	r2, [r3, #4]
 800c3e0:	68fb      	ldr	r3, [r7, #12]
 800c3e2:	1ad2      	subs	r2, r2, r3
 800c3e4:	897b      	ldrh	r3, [r7, #10]
 800c3e6:	4413      	add	r3, r2
 800c3e8:	4619      	mov	r1, r3
 800c3ea:	68f8      	ldr	r0, [r7, #12]
 800c3ec:	f7fe ff76 	bl	800b2dc <mem_trim>
 800c3f0:	60f8      	str	r0, [r7, #12]
    LWIP_ASSERT("mem_trim returned q == NULL", q != NULL);
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d106      	bne.n	800c406 <pbuf_realloc+0xc6>
 800c3f8:	4b0f      	ldr	r3, [pc, #60]	@ (800c438 <pbuf_realloc+0xf8>)
 800c3fa:	f240 12bd 	movw	r2, #445	@ 0x1bd
 800c3fe:	4912      	ldr	r1, [pc, #72]	@ (800c448 <pbuf_realloc+0x108>)
 800c400:	480f      	ldr	r0, [pc, #60]	@ (800c440 <pbuf_realloc+0x100>)
 800c402:	f008 fd25 	bl	8014e50 <iprintf>
  }
  /* adjust length fields for new last pbuf */
  q->len = rem_len;
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	897a      	ldrh	r2, [r7, #10]
 800c40a:	815a      	strh	r2, [r3, #10]
  q->tot_len = q->len;
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	895a      	ldrh	r2, [r3, #10]
 800c410:	68fb      	ldr	r3, [r7, #12]
 800c412:	811a      	strh	r2, [r3, #8]

  /* any remaining pbufs in chain? */
  if (q->next != NULL) {
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	2b00      	cmp	r3, #0
 800c41a:	d004      	beq.n	800c426 <pbuf_realloc+0xe6>
    /* free remaining pbufs in chain */
    pbuf_free(q->next);
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	4618      	mov	r0, r3
 800c422:	f000 f911 	bl	800c648 <pbuf_free>
  }
  /* q is last packet in chain */
  q->next = NULL;
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	2200      	movs	r2, #0
 800c42a:	601a      	str	r2, [r3, #0]
 800c42c:	e000      	b.n	800c430 <pbuf_realloc+0xf0>
    return;
 800c42e:	bf00      	nop

}
 800c430:	3710      	adds	r7, #16
 800c432:	46bd      	mov	sp, r7
 800c434:	bd80      	pop	{r7, pc}
 800c436:	bf00      	nop
 800c438:	08016374 	.word	0x08016374
 800c43c:	0801648c 	.word	0x0801648c
 800c440:	080163d4 	.word	0x080163d4
 800c444:	080164a4 	.word	0x080164a4
 800c448:	080164bc 	.word	0x080164bc

0800c44c <pbuf_add_header_impl>:
 * @return non-zero on failure, zero on success.
 *
 */
static u8_t
pbuf_add_header_impl(struct pbuf *p, size_t header_size_increment, u8_t force)
{
 800c44c:	b580      	push	{r7, lr}
 800c44e:	b086      	sub	sp, #24
 800c450:	af00      	add	r7, sp, #0
 800c452:	60f8      	str	r0, [r7, #12]
 800c454:	60b9      	str	r1, [r7, #8]
 800c456:	4613      	mov	r3, r2
 800c458:	71fb      	strb	r3, [r7, #7]
  u16_t type_internal;
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800c45a:	68fb      	ldr	r3, [r7, #12]
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	d106      	bne.n	800c46e <pbuf_add_header_impl+0x22>
 800c460:	4b2b      	ldr	r3, [pc, #172]	@ (800c510 <pbuf_add_header_impl+0xc4>)
 800c462:	f240 12df 	movw	r2, #479	@ 0x1df
 800c466:	492b      	ldr	r1, [pc, #172]	@ (800c514 <pbuf_add_header_impl+0xc8>)
 800c468:	482b      	ldr	r0, [pc, #172]	@ (800c518 <pbuf_add_header_impl+0xcc>)
 800c46a:	f008 fcf1 	bl	8014e50 <iprintf>
  if ((p == NULL) || (header_size_increment > 0xFFFF)) {
 800c46e:	68fb      	ldr	r3, [r7, #12]
 800c470:	2b00      	cmp	r3, #0
 800c472:	d003      	beq.n	800c47c <pbuf_add_header_impl+0x30>
 800c474:	68bb      	ldr	r3, [r7, #8]
 800c476:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c47a:	d301      	bcc.n	800c480 <pbuf_add_header_impl+0x34>
    return 1;
 800c47c:	2301      	movs	r3, #1
 800c47e:	e043      	b.n	800c508 <pbuf_add_header_impl+0xbc>
  }
  if (header_size_increment == 0) {
 800c480:	68bb      	ldr	r3, [r7, #8]
 800c482:	2b00      	cmp	r3, #0
 800c484:	d101      	bne.n	800c48a <pbuf_add_header_impl+0x3e>
    return 0;
 800c486:	2300      	movs	r3, #0
 800c488:	e03e      	b.n	800c508 <pbuf_add_header_impl+0xbc>
  }

  increment_magnitude = (u16_t)header_size_increment;
 800c48a:	68bb      	ldr	r3, [r7, #8]
 800c48c:	827b      	strh	r3, [r7, #18]
  /* Do not allow tot_len to wrap as a result. */
  if ((u16_t)(increment_magnitude + p->tot_len) < increment_magnitude) {
 800c48e:	68fb      	ldr	r3, [r7, #12]
 800c490:	891a      	ldrh	r2, [r3, #8]
 800c492:	8a7b      	ldrh	r3, [r7, #18]
 800c494:	4413      	add	r3, r2
 800c496:	b29b      	uxth	r3, r3
 800c498:	8a7a      	ldrh	r2, [r7, #18]
 800c49a:	429a      	cmp	r2, r3
 800c49c:	d901      	bls.n	800c4a2 <pbuf_add_header_impl+0x56>
    return 1;
 800c49e:	2301      	movs	r3, #1
 800c4a0:	e032      	b.n	800c508 <pbuf_add_header_impl+0xbc>
  }

  type_internal = p->type_internal;
 800c4a2:	68fb      	ldr	r3, [r7, #12]
 800c4a4:	7b1b      	ldrb	r3, [r3, #12]
 800c4a6:	823b      	strh	r3, [r7, #16]

  /* pbuf types containing payloads? */
  if (type_internal & PBUF_TYPE_FLAG_STRUCT_DATA_CONTIGUOUS) {
 800c4a8:	8a3b      	ldrh	r3, [r7, #16]
 800c4aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d00c      	beq.n	800c4cc <pbuf_add_header_impl+0x80>
    /* set new payload pointer */
    payload = (u8_t *)p->payload - header_size_increment;
 800c4b2:	68fb      	ldr	r3, [r7, #12]
 800c4b4:	685a      	ldr	r2, [r3, #4]
 800c4b6:	68bb      	ldr	r3, [r7, #8]
 800c4b8:	425b      	negs	r3, r3
 800c4ba:	4413      	add	r3, r2
 800c4bc:	617b      	str	r3, [r7, #20]
    /* boundary check fails? */
    if ((u8_t *)payload < (u8_t *)p + SIZEOF_STRUCT_PBUF) {
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	3310      	adds	r3, #16
 800c4c2:	697a      	ldr	r2, [r7, #20]
 800c4c4:	429a      	cmp	r2, r3
 800c4c6:	d20d      	bcs.n	800c4e4 <pbuf_add_header_impl+0x98>
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE,
                   ("pbuf_add_header: failed as %p < %p (not enough space for new header size)\n",
                    (void *)payload, (void *)((u8_t *)p + SIZEOF_STRUCT_PBUF)));
      /* bail out unsuccessfully */
      return 1;
 800c4c8:	2301      	movs	r3, #1
 800c4ca:	e01d      	b.n	800c508 <pbuf_add_header_impl+0xbc>
    }
    /* pbuf types referring to external payloads? */
  } else {
    /* hide a header in the payload? */
    if (force) {
 800c4cc:	79fb      	ldrb	r3, [r7, #7]
 800c4ce:	2b00      	cmp	r3, #0
 800c4d0:	d006      	beq.n	800c4e0 <pbuf_add_header_impl+0x94>
      payload = (u8_t *)p->payload - header_size_increment;
 800c4d2:	68fb      	ldr	r3, [r7, #12]
 800c4d4:	685a      	ldr	r2, [r3, #4]
 800c4d6:	68bb      	ldr	r3, [r7, #8]
 800c4d8:	425b      	negs	r3, r3
 800c4da:	4413      	add	r3, r2
 800c4dc:	617b      	str	r3, [r7, #20]
 800c4de:	e001      	b.n	800c4e4 <pbuf_add_header_impl+0x98>
    } else {
      /* cannot expand payload to front (yet!)
       * bail out unsuccessfully */
      return 1;
 800c4e0:	2301      	movs	r3, #1
 800c4e2:	e011      	b.n	800c508 <pbuf_add_header_impl+0xbc>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_add_header: old %p new %p (%"U16_F")\n",
              (void *)p->payload, (void *)payload, increment_magnitude));

  /* modify pbuf fields */
  p->payload = payload;
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	697a      	ldr	r2, [r7, #20]
 800c4e8:	605a      	str	r2, [r3, #4]
  p->len = (u16_t)(p->len + increment_magnitude);
 800c4ea:	68fb      	ldr	r3, [r7, #12]
 800c4ec:	895a      	ldrh	r2, [r3, #10]
 800c4ee:	8a7b      	ldrh	r3, [r7, #18]
 800c4f0:	4413      	add	r3, r2
 800c4f2:	b29a      	uxth	r2, r3
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len + increment_magnitude);
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	891a      	ldrh	r2, [r3, #8]
 800c4fc:	8a7b      	ldrh	r3, [r7, #18]
 800c4fe:	4413      	add	r3, r2
 800c500:	b29a      	uxth	r2, r3
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	811a      	strh	r2, [r3, #8]


  return 0;
 800c506:	2300      	movs	r3, #0
}
 800c508:	4618      	mov	r0, r3
 800c50a:	3718      	adds	r7, #24
 800c50c:	46bd      	mov	sp, r7
 800c50e:	bd80      	pop	{r7, pc}
 800c510:	08016374 	.word	0x08016374
 800c514:	080164d8 	.word	0x080164d8
 800c518:	080163d4 	.word	0x080163d4

0800c51c <pbuf_add_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_add_header(struct pbuf *p, size_t header_size_increment)
{
 800c51c:	b580      	push	{r7, lr}
 800c51e:	b082      	sub	sp, #8
 800c520:	af00      	add	r7, sp, #0
 800c522:	6078      	str	r0, [r7, #4]
 800c524:	6039      	str	r1, [r7, #0]
  return pbuf_add_header_impl(p, header_size_increment, 0);
 800c526:	2200      	movs	r2, #0
 800c528:	6839      	ldr	r1, [r7, #0]
 800c52a:	6878      	ldr	r0, [r7, #4]
 800c52c:	f7ff ff8e 	bl	800c44c <pbuf_add_header_impl>
 800c530:	4603      	mov	r3, r0
}
 800c532:	4618      	mov	r0, r3
 800c534:	3708      	adds	r7, #8
 800c536:	46bd      	mov	sp, r7
 800c538:	bd80      	pop	{r7, pc}
	...

0800c53c <pbuf_remove_header>:
 * @return non-zero on failure, zero on success.
 *
 */
u8_t
pbuf_remove_header(struct pbuf *p, size_t header_size_decrement)
{
 800c53c:	b580      	push	{r7, lr}
 800c53e:	b084      	sub	sp, #16
 800c540:	af00      	add	r7, sp, #0
 800c542:	6078      	str	r0, [r7, #4]
 800c544:	6039      	str	r1, [r7, #0]
  void *payload;
  u16_t increment_magnitude;

  LWIP_ASSERT("p != NULL", p != NULL);
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	2b00      	cmp	r3, #0
 800c54a:	d106      	bne.n	800c55a <pbuf_remove_header+0x1e>
 800c54c:	4b20      	ldr	r3, [pc, #128]	@ (800c5d0 <pbuf_remove_header+0x94>)
 800c54e:	f240 224b 	movw	r2, #587	@ 0x24b
 800c552:	4920      	ldr	r1, [pc, #128]	@ (800c5d4 <pbuf_remove_header+0x98>)
 800c554:	4820      	ldr	r0, [pc, #128]	@ (800c5d8 <pbuf_remove_header+0x9c>)
 800c556:	f008 fc7b 	bl	8014e50 <iprintf>
  if ((p == NULL) || (header_size_decrement > 0xFFFF)) {
 800c55a:	687b      	ldr	r3, [r7, #4]
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d003      	beq.n	800c568 <pbuf_remove_header+0x2c>
 800c560:	683b      	ldr	r3, [r7, #0]
 800c562:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c566:	d301      	bcc.n	800c56c <pbuf_remove_header+0x30>
    return 1;
 800c568:	2301      	movs	r3, #1
 800c56a:	e02c      	b.n	800c5c6 <pbuf_remove_header+0x8a>
  }
  if (header_size_decrement == 0) {
 800c56c:	683b      	ldr	r3, [r7, #0]
 800c56e:	2b00      	cmp	r3, #0
 800c570:	d101      	bne.n	800c576 <pbuf_remove_header+0x3a>
    return 0;
 800c572:	2300      	movs	r3, #0
 800c574:	e027      	b.n	800c5c6 <pbuf_remove_header+0x8a>
  }

  increment_magnitude = (u16_t)header_size_decrement;
 800c576:	683b      	ldr	r3, [r7, #0]
 800c578:	81fb      	strh	r3, [r7, #14]
  /* Check that we aren't going to move off the end of the pbuf */
  LWIP_ERROR("increment_magnitude <= p->len", (increment_magnitude <= p->len), return 1;);
 800c57a:	687b      	ldr	r3, [r7, #4]
 800c57c:	895b      	ldrh	r3, [r3, #10]
 800c57e:	89fa      	ldrh	r2, [r7, #14]
 800c580:	429a      	cmp	r2, r3
 800c582:	d908      	bls.n	800c596 <pbuf_remove_header+0x5a>
 800c584:	4b12      	ldr	r3, [pc, #72]	@ (800c5d0 <pbuf_remove_header+0x94>)
 800c586:	f240 2255 	movw	r2, #597	@ 0x255
 800c58a:	4914      	ldr	r1, [pc, #80]	@ (800c5dc <pbuf_remove_header+0xa0>)
 800c58c:	4812      	ldr	r0, [pc, #72]	@ (800c5d8 <pbuf_remove_header+0x9c>)
 800c58e:	f008 fc5f 	bl	8014e50 <iprintf>
 800c592:	2301      	movs	r3, #1
 800c594:	e017      	b.n	800c5c6 <pbuf_remove_header+0x8a>

  /* remember current payload pointer */
  payload = p->payload;
 800c596:	687b      	ldr	r3, [r7, #4]
 800c598:	685b      	ldr	r3, [r3, #4]
 800c59a:	60bb      	str	r3, [r7, #8]
  LWIP_UNUSED_ARG(payload); /* only used in LWIP_DEBUGF below */

  /* increase payload pointer (guarded by length check above) */
  p->payload = (u8_t *)p->payload + header_size_decrement;
 800c59c:	687b      	ldr	r3, [r7, #4]
 800c59e:	685a      	ldr	r2, [r3, #4]
 800c5a0:	683b      	ldr	r3, [r7, #0]
 800c5a2:	441a      	add	r2, r3
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	605a      	str	r2, [r3, #4]
  /* modify pbuf length fields */
  p->len = (u16_t)(p->len - increment_magnitude);
 800c5a8:	687b      	ldr	r3, [r7, #4]
 800c5aa:	895a      	ldrh	r2, [r3, #10]
 800c5ac:	89fb      	ldrh	r3, [r7, #14]
 800c5ae:	1ad3      	subs	r3, r2, r3
 800c5b0:	b29a      	uxth	r2, r3
 800c5b2:	687b      	ldr	r3, [r7, #4]
 800c5b4:	815a      	strh	r2, [r3, #10]
  p->tot_len = (u16_t)(p->tot_len - increment_magnitude);
 800c5b6:	687b      	ldr	r3, [r7, #4]
 800c5b8:	891a      	ldrh	r2, [r3, #8]
 800c5ba:	89fb      	ldrh	r3, [r7, #14]
 800c5bc:	1ad3      	subs	r3, r2, r3
 800c5be:	b29a      	uxth	r2, r3
 800c5c0:	687b      	ldr	r3, [r7, #4]
 800c5c2:	811a      	strh	r2, [r3, #8]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_remove_header: old %p new %p (%"U16_F")\n",
              (void *)payload, (void *)p->payload, increment_magnitude));

  return 0;
 800c5c4:	2300      	movs	r3, #0
}
 800c5c6:	4618      	mov	r0, r3
 800c5c8:	3710      	adds	r7, #16
 800c5ca:	46bd      	mov	sp, r7
 800c5cc:	bd80      	pop	{r7, pc}
 800c5ce:	bf00      	nop
 800c5d0:	08016374 	.word	0x08016374
 800c5d4:	080164d8 	.word	0x080164d8
 800c5d8:	080163d4 	.word	0x080163d4
 800c5dc:	080164e4 	.word	0x080164e4

0800c5e0 <pbuf_header_impl>:

static u8_t
pbuf_header_impl(struct pbuf *p, s16_t header_size_increment, u8_t force)
{
 800c5e0:	b580      	push	{r7, lr}
 800c5e2:	b082      	sub	sp, #8
 800c5e4:	af00      	add	r7, sp, #0
 800c5e6:	6078      	str	r0, [r7, #4]
 800c5e8:	460b      	mov	r3, r1
 800c5ea:	807b      	strh	r3, [r7, #2]
 800c5ec:	4613      	mov	r3, r2
 800c5ee:	707b      	strb	r3, [r7, #1]
  if (header_size_increment < 0) {
 800c5f0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c5f4:	2b00      	cmp	r3, #0
 800c5f6:	da08      	bge.n	800c60a <pbuf_header_impl+0x2a>
    return pbuf_remove_header(p, (size_t) - header_size_increment);
 800c5f8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c5fc:	425b      	negs	r3, r3
 800c5fe:	4619      	mov	r1, r3
 800c600:	6878      	ldr	r0, [r7, #4]
 800c602:	f7ff ff9b 	bl	800c53c <pbuf_remove_header>
 800c606:	4603      	mov	r3, r0
 800c608:	e007      	b.n	800c61a <pbuf_header_impl+0x3a>
  } else {
    return pbuf_add_header_impl(p, (size_t)header_size_increment, force);
 800c60a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c60e:	787a      	ldrb	r2, [r7, #1]
 800c610:	4619      	mov	r1, r3
 800c612:	6878      	ldr	r0, [r7, #4]
 800c614:	f7ff ff1a 	bl	800c44c <pbuf_add_header_impl>
 800c618:	4603      	mov	r3, r0
  }
}
 800c61a:	4618      	mov	r0, r3
 800c61c:	3708      	adds	r7, #8
 800c61e:	46bd      	mov	sp, r7
 800c620:	bd80      	pop	{r7, pc}

0800c622 <pbuf_header_force>:
 * Same as pbuf_header but does not check if 'header_size > 0' is allowed.
 * This is used internally only, to allow PBUF_REF for RX.
 */
u8_t
pbuf_header_force(struct pbuf *p, s16_t header_size_increment)
{
 800c622:	b580      	push	{r7, lr}
 800c624:	b082      	sub	sp, #8
 800c626:	af00      	add	r7, sp, #0
 800c628:	6078      	str	r0, [r7, #4]
 800c62a:	460b      	mov	r3, r1
 800c62c:	807b      	strh	r3, [r7, #2]
  return pbuf_header_impl(p, header_size_increment, 1);
 800c62e:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 800c632:	2201      	movs	r2, #1
 800c634:	4619      	mov	r1, r3
 800c636:	6878      	ldr	r0, [r7, #4]
 800c638:	f7ff ffd2 	bl	800c5e0 <pbuf_header_impl>
 800c63c:	4603      	mov	r3, r0
}
 800c63e:	4618      	mov	r0, r3
 800c640:	3708      	adds	r7, #8
 800c642:	46bd      	mov	sp, r7
 800c644:	bd80      	pop	{r7, pc}
	...

0800c648 <pbuf_free>:
 * 1->1->1 becomes .......
 *
 */
u8_t
pbuf_free(struct pbuf *p)
{
 800c648:	b580      	push	{r7, lr}
 800c64a:	b088      	sub	sp, #32
 800c64c:	af00      	add	r7, sp, #0
 800c64e:	6078      	str	r0, [r7, #4]
  u8_t alloc_src;
  struct pbuf *q;
  u8_t count;

  if (p == NULL) {
 800c650:	687b      	ldr	r3, [r7, #4]
 800c652:	2b00      	cmp	r3, #0
 800c654:	d10b      	bne.n	800c66e <pbuf_free+0x26>
    LWIP_ASSERT("p != NULL", p != NULL);
 800c656:	687b      	ldr	r3, [r7, #4]
 800c658:	2b00      	cmp	r3, #0
 800c65a:	d106      	bne.n	800c66a <pbuf_free+0x22>
 800c65c:	4b3b      	ldr	r3, [pc, #236]	@ (800c74c <pbuf_free+0x104>)
 800c65e:	f44f 7237 	mov.w	r2, #732	@ 0x2dc
 800c662:	493b      	ldr	r1, [pc, #236]	@ (800c750 <pbuf_free+0x108>)
 800c664:	483b      	ldr	r0, [pc, #236]	@ (800c754 <pbuf_free+0x10c>)
 800c666:	f008 fbf3 	bl	8014e50 <iprintf>
    /* if assertions are disabled, proceed with debug output */
    LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                ("pbuf_free(p == NULL) was called.\n"));
    return 0;
 800c66a:	2300      	movs	r3, #0
 800c66c:	e069      	b.n	800c742 <pbuf_free+0xfa>
  }
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free(%p)\n", (void *)p));

  PERF_START;

  count = 0;
 800c66e:	2300      	movs	r3, #0
 800c670:	77fb      	strb	r3, [r7, #31]
  /* de-allocate all consecutive pbufs from the head of the chain that
   * obtain a zero reference count after decrementing*/
  while (p != NULL) {
 800c672:	e062      	b.n	800c73a <pbuf_free+0xf2>
    LWIP_PBUF_REF_T ref;
    SYS_ARCH_DECL_PROTECT(old_level);
    /* Since decrementing ref cannot be guaranteed to be a single machine operation
     * we must protect it. We put the new ref into a local variable to prevent
     * further protection. */
    SYS_ARCH_PROTECT(old_level);
 800c674:	f008 face 	bl	8014c14 <sys_arch_protect>
 800c678:	61b8      	str	r0, [r7, #24]
    /* all pbufs in a chain are referenced at least once */
    LWIP_ASSERT("pbuf_free: p->ref > 0", p->ref > 0);
 800c67a:	687b      	ldr	r3, [r7, #4]
 800c67c:	7b9b      	ldrb	r3, [r3, #14]
 800c67e:	2b00      	cmp	r3, #0
 800c680:	d106      	bne.n	800c690 <pbuf_free+0x48>
 800c682:	4b32      	ldr	r3, [pc, #200]	@ (800c74c <pbuf_free+0x104>)
 800c684:	f240 22f1 	movw	r2, #753	@ 0x2f1
 800c688:	4933      	ldr	r1, [pc, #204]	@ (800c758 <pbuf_free+0x110>)
 800c68a:	4832      	ldr	r0, [pc, #200]	@ (800c754 <pbuf_free+0x10c>)
 800c68c:	f008 fbe0 	bl	8014e50 <iprintf>
    /* decrease reference count (number of pointers to pbuf) */
    ref = --(p->ref);
 800c690:	687b      	ldr	r3, [r7, #4]
 800c692:	7b9b      	ldrb	r3, [r3, #14]
 800c694:	3b01      	subs	r3, #1
 800c696:	b2da      	uxtb	r2, r3
 800c698:	687b      	ldr	r3, [r7, #4]
 800c69a:	739a      	strb	r2, [r3, #14]
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	7b9b      	ldrb	r3, [r3, #14]
 800c6a0:	75fb      	strb	r3, [r7, #23]
    SYS_ARCH_UNPROTECT(old_level);
 800c6a2:	69b8      	ldr	r0, [r7, #24]
 800c6a4:	f008 fac4 	bl	8014c30 <sys_arch_unprotect>
    /* this pbuf is no longer referenced to? */
    if (ref == 0) {
 800c6a8:	7dfb      	ldrb	r3, [r7, #23]
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d143      	bne.n	800c736 <pbuf_free+0xee>
      /* remember next pbuf in chain for next iteration */
      q = p->next;
 800c6ae:	687b      	ldr	r3, [r7, #4]
 800c6b0:	681b      	ldr	r3, [r3, #0]
 800c6b2:	613b      	str	r3, [r7, #16]
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: deallocating %p\n", (void *)p));
      alloc_src = pbuf_get_allocsrc(p);
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	7b1b      	ldrb	r3, [r3, #12]
 800c6b8:	f003 030f 	and.w	r3, r3, #15
 800c6bc:	73fb      	strb	r3, [r7, #15]
#if LWIP_SUPPORT_CUSTOM_PBUF
      /* is this a custom pbuf? */
      if ((p->flags & PBUF_FLAG_IS_CUSTOM) != 0) {
 800c6be:	687b      	ldr	r3, [r7, #4]
 800c6c0:	7b5b      	ldrb	r3, [r3, #13]
 800c6c2:	f003 0302 	and.w	r3, r3, #2
 800c6c6:	2b00      	cmp	r3, #0
 800c6c8:	d011      	beq.n	800c6ee <pbuf_free+0xa6>
        struct pbuf_custom *pc = (struct pbuf_custom *)p;
 800c6ca:	687b      	ldr	r3, [r7, #4]
 800c6cc:	60bb      	str	r3, [r7, #8]
        LWIP_ASSERT("pc->custom_free_function != NULL", pc->custom_free_function != NULL);
 800c6ce:	68bb      	ldr	r3, [r7, #8]
 800c6d0:	691b      	ldr	r3, [r3, #16]
 800c6d2:	2b00      	cmp	r3, #0
 800c6d4:	d106      	bne.n	800c6e4 <pbuf_free+0x9c>
 800c6d6:	4b1d      	ldr	r3, [pc, #116]	@ (800c74c <pbuf_free+0x104>)
 800c6d8:	f240 22ff 	movw	r2, #767	@ 0x2ff
 800c6dc:	491f      	ldr	r1, [pc, #124]	@ (800c75c <pbuf_free+0x114>)
 800c6de:	481d      	ldr	r0, [pc, #116]	@ (800c754 <pbuf_free+0x10c>)
 800c6e0:	f008 fbb6 	bl	8014e50 <iprintf>
        pc->custom_free_function(p);
 800c6e4:	68bb      	ldr	r3, [r7, #8]
 800c6e6:	691b      	ldr	r3, [r3, #16]
 800c6e8:	6878      	ldr	r0, [r7, #4]
 800c6ea:	4798      	blx	r3
 800c6ec:	e01d      	b.n	800c72a <pbuf_free+0xe2>
      } else
#endif /* LWIP_SUPPORT_CUSTOM_PBUF */
      {
        /* is this a pbuf from the pool? */
        if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF_POOL) {
 800c6ee:	7bfb      	ldrb	r3, [r7, #15]
 800c6f0:	2b02      	cmp	r3, #2
 800c6f2:	d104      	bne.n	800c6fe <pbuf_free+0xb6>
          memp_free(MEMP_PBUF_POOL, p);
 800c6f4:	6879      	ldr	r1, [r7, #4]
 800c6f6:	200c      	movs	r0, #12
 800c6f8:	f7ff f904 	bl	800b904 <memp_free>
 800c6fc:	e015      	b.n	800c72a <pbuf_free+0xe2>
          /* is this a ROM or RAM referencing pbuf? */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_MEMP_PBUF) {
 800c6fe:	7bfb      	ldrb	r3, [r7, #15]
 800c700:	2b01      	cmp	r3, #1
 800c702:	d104      	bne.n	800c70e <pbuf_free+0xc6>
          memp_free(MEMP_PBUF, p);
 800c704:	6879      	ldr	r1, [r7, #4]
 800c706:	200b      	movs	r0, #11
 800c708:	f7ff f8fc 	bl	800b904 <memp_free>
 800c70c:	e00d      	b.n	800c72a <pbuf_free+0xe2>
          /* type == PBUF_RAM */
        } else if (alloc_src == PBUF_TYPE_ALLOC_SRC_MASK_STD_HEAP) {
 800c70e:	7bfb      	ldrb	r3, [r7, #15]
 800c710:	2b00      	cmp	r3, #0
 800c712:	d103      	bne.n	800c71c <pbuf_free+0xd4>
          mem_free(p);
 800c714:	6878      	ldr	r0, [r7, #4]
 800c716:	f7fe fd51 	bl	800b1bc <mem_free>
 800c71a:	e006      	b.n	800c72a <pbuf_free+0xe2>
        } else {
          /* @todo: support freeing other types */
          LWIP_ASSERT("invalid pbuf type", 0);
 800c71c:	4b0b      	ldr	r3, [pc, #44]	@ (800c74c <pbuf_free+0x104>)
 800c71e:	f240 320f 	movw	r2, #783	@ 0x30f
 800c722:	490f      	ldr	r1, [pc, #60]	@ (800c760 <pbuf_free+0x118>)
 800c724:	480b      	ldr	r0, [pc, #44]	@ (800c754 <pbuf_free+0x10c>)
 800c726:	f008 fb93 	bl	8014e50 <iprintf>
        }
      }
      count++;
 800c72a:	7ffb      	ldrb	r3, [r7, #31]
 800c72c:	3301      	adds	r3, #1
 800c72e:	77fb      	strb	r3, [r7, #31]
      /* proceed to next pbuf */
      p = q;
 800c730:	693b      	ldr	r3, [r7, #16]
 800c732:	607b      	str	r3, [r7, #4]
 800c734:	e001      	b.n	800c73a <pbuf_free+0xf2>
      /* p->ref > 0, this pbuf is still referenced to */
      /* (and so the remaining pbufs in chain as well) */
    } else {
      LWIP_DEBUGF( PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_free: %p has ref %"U16_F", ending here.\n", (void *)p, (u16_t)ref));
      /* stop walking through the chain */
      p = NULL;
 800c736:	2300      	movs	r3, #0
 800c738:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800c73a:	687b      	ldr	r3, [r7, #4]
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d199      	bne.n	800c674 <pbuf_free+0x2c>
    }
  }
  PERF_STOP("pbuf_free");
  /* return number of de-allocated pbufs */
  return count;
 800c740:	7ffb      	ldrb	r3, [r7, #31]
}
 800c742:	4618      	mov	r0, r3
 800c744:	3720      	adds	r7, #32
 800c746:	46bd      	mov	sp, r7
 800c748:	bd80      	pop	{r7, pc}
 800c74a:	bf00      	nop
 800c74c:	08016374 	.word	0x08016374
 800c750:	080164d8 	.word	0x080164d8
 800c754:	080163d4 	.word	0x080163d4
 800c758:	08016504 	.word	0x08016504
 800c75c:	0801651c 	.word	0x0801651c
 800c760:	08016540 	.word	0x08016540

0800c764 <pbuf_clen>:
 * @param p first pbuf of chain
 * @return the number of pbufs in a chain
 */
u16_t
pbuf_clen(const struct pbuf *p)
{
 800c764:	b480      	push	{r7}
 800c766:	b085      	sub	sp, #20
 800c768:	af00      	add	r7, sp, #0
 800c76a:	6078      	str	r0, [r7, #4]
  u16_t len;

  len = 0;
 800c76c:	2300      	movs	r3, #0
 800c76e:	81fb      	strh	r3, [r7, #14]
  while (p != NULL) {
 800c770:	e005      	b.n	800c77e <pbuf_clen+0x1a>
    ++len;
 800c772:	89fb      	ldrh	r3, [r7, #14]
 800c774:	3301      	adds	r3, #1
 800c776:	81fb      	strh	r3, [r7, #14]
    p = p->next;
 800c778:	687b      	ldr	r3, [r7, #4]
 800c77a:	681b      	ldr	r3, [r3, #0]
 800c77c:	607b      	str	r3, [r7, #4]
  while (p != NULL) {
 800c77e:	687b      	ldr	r3, [r7, #4]
 800c780:	2b00      	cmp	r3, #0
 800c782:	d1f6      	bne.n	800c772 <pbuf_clen+0xe>
  }
  return len;
 800c784:	89fb      	ldrh	r3, [r7, #14]
}
 800c786:	4618      	mov	r0, r3
 800c788:	3714      	adds	r7, #20
 800c78a:	46bd      	mov	sp, r7
 800c78c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c790:	4770      	bx	lr
	...

0800c794 <pbuf_ref>:
 * @param p pbuf to increase reference counter of
 *
 */
void
pbuf_ref(struct pbuf *p)
{
 800c794:	b580      	push	{r7, lr}
 800c796:	b084      	sub	sp, #16
 800c798:	af00      	add	r7, sp, #0
 800c79a:	6078      	str	r0, [r7, #4]
  /* pbuf given? */
  if (p != NULL) {
 800c79c:	687b      	ldr	r3, [r7, #4]
 800c79e:	2b00      	cmp	r3, #0
 800c7a0:	d016      	beq.n	800c7d0 <pbuf_ref+0x3c>
    SYS_ARCH_SET(p->ref, (LWIP_PBUF_REF_T)(p->ref + 1));
 800c7a2:	f008 fa37 	bl	8014c14 <sys_arch_protect>
 800c7a6:	60f8      	str	r0, [r7, #12]
 800c7a8:	687b      	ldr	r3, [r7, #4]
 800c7aa:	7b9b      	ldrb	r3, [r3, #14]
 800c7ac:	3301      	adds	r3, #1
 800c7ae:	b2da      	uxtb	r2, r3
 800c7b0:	687b      	ldr	r3, [r7, #4]
 800c7b2:	739a      	strb	r2, [r3, #14]
 800c7b4:	68f8      	ldr	r0, [r7, #12]
 800c7b6:	f008 fa3b 	bl	8014c30 <sys_arch_unprotect>
    LWIP_ASSERT("pbuf ref overflow", p->ref > 0);
 800c7ba:	687b      	ldr	r3, [r7, #4]
 800c7bc:	7b9b      	ldrb	r3, [r3, #14]
 800c7be:	2b00      	cmp	r3, #0
 800c7c0:	d106      	bne.n	800c7d0 <pbuf_ref+0x3c>
 800c7c2:	4b05      	ldr	r3, [pc, #20]	@ (800c7d8 <pbuf_ref+0x44>)
 800c7c4:	f240 3242 	movw	r2, #834	@ 0x342
 800c7c8:	4904      	ldr	r1, [pc, #16]	@ (800c7dc <pbuf_ref+0x48>)
 800c7ca:	4805      	ldr	r0, [pc, #20]	@ (800c7e0 <pbuf_ref+0x4c>)
 800c7cc:	f008 fb40 	bl	8014e50 <iprintf>
  }
}
 800c7d0:	bf00      	nop
 800c7d2:	3710      	adds	r7, #16
 800c7d4:	46bd      	mov	sp, r7
 800c7d6:	bd80      	pop	{r7, pc}
 800c7d8:	08016374 	.word	0x08016374
 800c7dc:	08016554 	.word	0x08016554
 800c7e0:	080163d4 	.word	0x080163d4

0800c7e4 <pbuf_cat>:
 *
 * @see pbuf_chain()
 */
void
pbuf_cat(struct pbuf *h, struct pbuf *t)
{
 800c7e4:	b580      	push	{r7, lr}
 800c7e6:	b084      	sub	sp, #16
 800c7e8:	af00      	add	r7, sp, #0
 800c7ea:	6078      	str	r0, [r7, #4]
 800c7ec:	6039      	str	r1, [r7, #0]
  struct pbuf *p;

  LWIP_ERROR("(h != NULL) && (t != NULL) (programmer violates API)",
 800c7ee:	687b      	ldr	r3, [r7, #4]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d002      	beq.n	800c7fa <pbuf_cat+0x16>
 800c7f4:	683b      	ldr	r3, [r7, #0]
 800c7f6:	2b00      	cmp	r3, #0
 800c7f8:	d107      	bne.n	800c80a <pbuf_cat+0x26>
 800c7fa:	4b20      	ldr	r3, [pc, #128]	@ (800c87c <pbuf_cat+0x98>)
 800c7fc:	f240 3259 	movw	r2, #857	@ 0x359
 800c800:	491f      	ldr	r1, [pc, #124]	@ (800c880 <pbuf_cat+0x9c>)
 800c802:	4820      	ldr	r0, [pc, #128]	@ (800c884 <pbuf_cat+0xa0>)
 800c804:	f008 fb24 	bl	8014e50 <iprintf>
 800c808:	e034      	b.n	800c874 <pbuf_cat+0x90>
             ((h != NULL) && (t != NULL)), return;);

  /* proceed to last pbuf of chain */
  for (p = h; p->next != NULL; p = p->next) {
 800c80a:	687b      	ldr	r3, [r7, #4]
 800c80c:	60fb      	str	r3, [r7, #12]
 800c80e:	e00a      	b.n	800c826 <pbuf_cat+0x42>
    /* add total length of second chain to all totals of first chain */
    p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800c810:	68fb      	ldr	r3, [r7, #12]
 800c812:	891a      	ldrh	r2, [r3, #8]
 800c814:	683b      	ldr	r3, [r7, #0]
 800c816:	891b      	ldrh	r3, [r3, #8]
 800c818:	4413      	add	r3, r2
 800c81a:	b29a      	uxth	r2, r3
 800c81c:	68fb      	ldr	r3, [r7, #12]
 800c81e:	811a      	strh	r2, [r3, #8]
  for (p = h; p->next != NULL; p = p->next) {
 800c820:	68fb      	ldr	r3, [r7, #12]
 800c822:	681b      	ldr	r3, [r3, #0]
 800c824:	60fb      	str	r3, [r7, #12]
 800c826:	68fb      	ldr	r3, [r7, #12]
 800c828:	681b      	ldr	r3, [r3, #0]
 800c82a:	2b00      	cmp	r3, #0
 800c82c:	d1f0      	bne.n	800c810 <pbuf_cat+0x2c>
  }
  /* { p is last pbuf of first h chain, p->next == NULL } */
  LWIP_ASSERT("p->tot_len == p->len (of last pbuf in chain)", p->tot_len == p->len);
 800c82e:	68fb      	ldr	r3, [r7, #12]
 800c830:	891a      	ldrh	r2, [r3, #8]
 800c832:	68fb      	ldr	r3, [r7, #12]
 800c834:	895b      	ldrh	r3, [r3, #10]
 800c836:	429a      	cmp	r2, r3
 800c838:	d006      	beq.n	800c848 <pbuf_cat+0x64>
 800c83a:	4b10      	ldr	r3, [pc, #64]	@ (800c87c <pbuf_cat+0x98>)
 800c83c:	f240 3262 	movw	r2, #866	@ 0x362
 800c840:	4911      	ldr	r1, [pc, #68]	@ (800c888 <pbuf_cat+0xa4>)
 800c842:	4810      	ldr	r0, [pc, #64]	@ (800c884 <pbuf_cat+0xa0>)
 800c844:	f008 fb04 	bl	8014e50 <iprintf>
  LWIP_ASSERT("p->next == NULL", p->next == NULL);
 800c848:	68fb      	ldr	r3, [r7, #12]
 800c84a:	681b      	ldr	r3, [r3, #0]
 800c84c:	2b00      	cmp	r3, #0
 800c84e:	d006      	beq.n	800c85e <pbuf_cat+0x7a>
 800c850:	4b0a      	ldr	r3, [pc, #40]	@ (800c87c <pbuf_cat+0x98>)
 800c852:	f240 3263 	movw	r2, #867	@ 0x363
 800c856:	490d      	ldr	r1, [pc, #52]	@ (800c88c <pbuf_cat+0xa8>)
 800c858:	480a      	ldr	r0, [pc, #40]	@ (800c884 <pbuf_cat+0xa0>)
 800c85a:	f008 faf9 	bl	8014e50 <iprintf>
  /* add total length of second chain to last pbuf total of first chain */
  p->tot_len = (u16_t)(p->tot_len + t->tot_len);
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	891a      	ldrh	r2, [r3, #8]
 800c862:	683b      	ldr	r3, [r7, #0]
 800c864:	891b      	ldrh	r3, [r3, #8]
 800c866:	4413      	add	r3, r2
 800c868:	b29a      	uxth	r2, r3
 800c86a:	68fb      	ldr	r3, [r7, #12]
 800c86c:	811a      	strh	r2, [r3, #8]
  /* chain last pbuf of head (p) with first of tail (t) */
  p->next = t;
 800c86e:	68fb      	ldr	r3, [r7, #12]
 800c870:	683a      	ldr	r2, [r7, #0]
 800c872:	601a      	str	r2, [r3, #0]
  /* p->next now references t, but the caller will drop its reference to t,
   * so netto there is no change to the reference count of t.
   */
}
 800c874:	3710      	adds	r7, #16
 800c876:	46bd      	mov	sp, r7
 800c878:	bd80      	pop	{r7, pc}
 800c87a:	bf00      	nop
 800c87c:	08016374 	.word	0x08016374
 800c880:	08016568 	.word	0x08016568
 800c884:	080163d4 	.word	0x080163d4
 800c888:	080165a0 	.word	0x080165a0
 800c88c:	080165d0 	.word	0x080165d0

0800c890 <pbuf_copy>:
 *         ERR_ARG if one of the pbufs is NULL or p_to is not big
 *                 enough to hold p_from
 */
err_t
pbuf_copy(struct pbuf *p_to, const struct pbuf *p_from)
{
 800c890:	b580      	push	{r7, lr}
 800c892:	b086      	sub	sp, #24
 800c894:	af00      	add	r7, sp, #0
 800c896:	6078      	str	r0, [r7, #4]
 800c898:	6039      	str	r1, [r7, #0]
  size_t offset_to = 0, offset_from = 0, len;
 800c89a:	2300      	movs	r3, #0
 800c89c:	617b      	str	r3, [r7, #20]
 800c89e:	2300      	movs	r3, #0
 800c8a0:	613b      	str	r3, [r7, #16]

  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy(%p, %p)\n",
              (const void *)p_to, (const void *)p_from));

  /* is the target big enough to hold the source? */
  LWIP_ERROR("pbuf_copy: target not big enough to hold source", ((p_to != NULL) &&
 800c8a2:	687b      	ldr	r3, [r7, #4]
 800c8a4:	2b00      	cmp	r3, #0
 800c8a6:	d008      	beq.n	800c8ba <pbuf_copy+0x2a>
 800c8a8:	683b      	ldr	r3, [r7, #0]
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	d005      	beq.n	800c8ba <pbuf_copy+0x2a>
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	891a      	ldrh	r2, [r3, #8]
 800c8b2:	683b      	ldr	r3, [r7, #0]
 800c8b4:	891b      	ldrh	r3, [r3, #8]
 800c8b6:	429a      	cmp	r2, r3
 800c8b8:	d209      	bcs.n	800c8ce <pbuf_copy+0x3e>
 800c8ba:	4b57      	ldr	r3, [pc, #348]	@ (800ca18 <pbuf_copy+0x188>)
 800c8bc:	f240 32c9 	movw	r2, #969	@ 0x3c9
 800c8c0:	4956      	ldr	r1, [pc, #344]	@ (800ca1c <pbuf_copy+0x18c>)
 800c8c2:	4857      	ldr	r0, [pc, #348]	@ (800ca20 <pbuf_copy+0x190>)
 800c8c4:	f008 fac4 	bl	8014e50 <iprintf>
 800c8c8:	f06f 030f 	mvn.w	r3, #15
 800c8cc:	e09f      	b.n	800ca0e <pbuf_copy+0x17e>
             (p_from != NULL) && (p_to->tot_len >= p_from->tot_len)), return ERR_ARG;);

  /* iterate through pbuf chain */
  do {
    /* copy one part of the original chain */
    if ((p_to->len - offset_to) >= (p_from->len - offset_from)) {
 800c8ce:	687b      	ldr	r3, [r7, #4]
 800c8d0:	895b      	ldrh	r3, [r3, #10]
 800c8d2:	461a      	mov	r2, r3
 800c8d4:	697b      	ldr	r3, [r7, #20]
 800c8d6:	1ad2      	subs	r2, r2, r3
 800c8d8:	683b      	ldr	r3, [r7, #0]
 800c8da:	895b      	ldrh	r3, [r3, #10]
 800c8dc:	4619      	mov	r1, r3
 800c8de:	693b      	ldr	r3, [r7, #16]
 800c8e0:	1acb      	subs	r3, r1, r3
 800c8e2:	429a      	cmp	r2, r3
 800c8e4:	d306      	bcc.n	800c8f4 <pbuf_copy+0x64>
      /* complete current p_from fits into current p_to */
      len = p_from->len - offset_from;
 800c8e6:	683b      	ldr	r3, [r7, #0]
 800c8e8:	895b      	ldrh	r3, [r3, #10]
 800c8ea:	461a      	mov	r2, r3
 800c8ec:	693b      	ldr	r3, [r7, #16]
 800c8ee:	1ad3      	subs	r3, r2, r3
 800c8f0:	60fb      	str	r3, [r7, #12]
 800c8f2:	e005      	b.n	800c900 <pbuf_copy+0x70>
    } else {
      /* current p_from does not fit into current p_to */
      len = p_to->len - offset_to;
 800c8f4:	687b      	ldr	r3, [r7, #4]
 800c8f6:	895b      	ldrh	r3, [r3, #10]
 800c8f8:	461a      	mov	r2, r3
 800c8fa:	697b      	ldr	r3, [r7, #20]
 800c8fc:	1ad3      	subs	r3, r2, r3
 800c8fe:	60fb      	str	r3, [r7, #12]
    }
    MEMCPY((u8_t *)p_to->payload + offset_to, (u8_t *)p_from->payload + offset_from, len);
 800c900:	687b      	ldr	r3, [r7, #4]
 800c902:	685a      	ldr	r2, [r3, #4]
 800c904:	697b      	ldr	r3, [r7, #20]
 800c906:	18d0      	adds	r0, r2, r3
 800c908:	683b      	ldr	r3, [r7, #0]
 800c90a:	685a      	ldr	r2, [r3, #4]
 800c90c:	693b      	ldr	r3, [r7, #16]
 800c90e:	4413      	add	r3, r2
 800c910:	68fa      	ldr	r2, [r7, #12]
 800c912:	4619      	mov	r1, r3
 800c914:	f008 fb77 	bl	8015006 <memcpy>
    offset_to += len;
 800c918:	697a      	ldr	r2, [r7, #20]
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	4413      	add	r3, r2
 800c91e:	617b      	str	r3, [r7, #20]
    offset_from += len;
 800c920:	693a      	ldr	r2, [r7, #16]
 800c922:	68fb      	ldr	r3, [r7, #12]
 800c924:	4413      	add	r3, r2
 800c926:	613b      	str	r3, [r7, #16]
    LWIP_ASSERT("offset_to <= p_to->len", offset_to <= p_to->len);
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	895b      	ldrh	r3, [r3, #10]
 800c92c:	461a      	mov	r2, r3
 800c92e:	697b      	ldr	r3, [r7, #20]
 800c930:	4293      	cmp	r3, r2
 800c932:	d906      	bls.n	800c942 <pbuf_copy+0xb2>
 800c934:	4b38      	ldr	r3, [pc, #224]	@ (800ca18 <pbuf_copy+0x188>)
 800c936:	f240 32d9 	movw	r2, #985	@ 0x3d9
 800c93a:	493a      	ldr	r1, [pc, #232]	@ (800ca24 <pbuf_copy+0x194>)
 800c93c:	4838      	ldr	r0, [pc, #224]	@ (800ca20 <pbuf_copy+0x190>)
 800c93e:	f008 fa87 	bl	8014e50 <iprintf>
    LWIP_ASSERT("offset_from <= p_from->len", offset_from <= p_from->len);
 800c942:	683b      	ldr	r3, [r7, #0]
 800c944:	895b      	ldrh	r3, [r3, #10]
 800c946:	461a      	mov	r2, r3
 800c948:	693b      	ldr	r3, [r7, #16]
 800c94a:	4293      	cmp	r3, r2
 800c94c:	d906      	bls.n	800c95c <pbuf_copy+0xcc>
 800c94e:	4b32      	ldr	r3, [pc, #200]	@ (800ca18 <pbuf_copy+0x188>)
 800c950:	f240 32da 	movw	r2, #986	@ 0x3da
 800c954:	4934      	ldr	r1, [pc, #208]	@ (800ca28 <pbuf_copy+0x198>)
 800c956:	4832      	ldr	r0, [pc, #200]	@ (800ca20 <pbuf_copy+0x190>)
 800c958:	f008 fa7a 	bl	8014e50 <iprintf>
    if (offset_from >= p_from->len) {
 800c95c:	683b      	ldr	r3, [r7, #0]
 800c95e:	895b      	ldrh	r3, [r3, #10]
 800c960:	461a      	mov	r2, r3
 800c962:	693b      	ldr	r3, [r7, #16]
 800c964:	4293      	cmp	r3, r2
 800c966:	d304      	bcc.n	800c972 <pbuf_copy+0xe2>
      /* on to next p_from (if any) */
      offset_from = 0;
 800c968:	2300      	movs	r3, #0
 800c96a:	613b      	str	r3, [r7, #16]
      p_from = p_from->next;
 800c96c:	683b      	ldr	r3, [r7, #0]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	603b      	str	r3, [r7, #0]
    }
    if (offset_to == p_to->len) {
 800c972:	687b      	ldr	r3, [r7, #4]
 800c974:	895b      	ldrh	r3, [r3, #10]
 800c976:	461a      	mov	r2, r3
 800c978:	697b      	ldr	r3, [r7, #20]
 800c97a:	4293      	cmp	r3, r2
 800c97c:	d114      	bne.n	800c9a8 <pbuf_copy+0x118>
      /* on to next p_to (if any) */
      offset_to = 0;
 800c97e:	2300      	movs	r3, #0
 800c980:	617b      	str	r3, [r7, #20]
      p_to = p_to->next;
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	681b      	ldr	r3, [r3, #0]
 800c986:	607b      	str	r3, [r7, #4]
      LWIP_ERROR("p_to != NULL", (p_to != NULL) || (p_from == NULL), return ERR_ARG;);
 800c988:	687b      	ldr	r3, [r7, #4]
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d10c      	bne.n	800c9a8 <pbuf_copy+0x118>
 800c98e:	683b      	ldr	r3, [r7, #0]
 800c990:	2b00      	cmp	r3, #0
 800c992:	d009      	beq.n	800c9a8 <pbuf_copy+0x118>
 800c994:	4b20      	ldr	r3, [pc, #128]	@ (800ca18 <pbuf_copy+0x188>)
 800c996:	f44f 7279 	mov.w	r2, #996	@ 0x3e4
 800c99a:	4924      	ldr	r1, [pc, #144]	@ (800ca2c <pbuf_copy+0x19c>)
 800c99c:	4820      	ldr	r0, [pc, #128]	@ (800ca20 <pbuf_copy+0x190>)
 800c99e:	f008 fa57 	bl	8014e50 <iprintf>
 800c9a2:	f06f 030f 	mvn.w	r3, #15
 800c9a6:	e032      	b.n	800ca0e <pbuf_copy+0x17e>
    }

    if ((p_from != NULL) && (p_from->len == p_from->tot_len)) {
 800c9a8:	683b      	ldr	r3, [r7, #0]
 800c9aa:	2b00      	cmp	r3, #0
 800c9ac:	d013      	beq.n	800c9d6 <pbuf_copy+0x146>
 800c9ae:	683b      	ldr	r3, [r7, #0]
 800c9b0:	895a      	ldrh	r2, [r3, #10]
 800c9b2:	683b      	ldr	r3, [r7, #0]
 800c9b4:	891b      	ldrh	r3, [r3, #8]
 800c9b6:	429a      	cmp	r2, r3
 800c9b8:	d10d      	bne.n	800c9d6 <pbuf_copy+0x146>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800c9ba:	683b      	ldr	r3, [r7, #0]
 800c9bc:	681b      	ldr	r3, [r3, #0]
 800c9be:	2b00      	cmp	r3, #0
 800c9c0:	d009      	beq.n	800c9d6 <pbuf_copy+0x146>
 800c9c2:	4b15      	ldr	r3, [pc, #84]	@ (800ca18 <pbuf_copy+0x188>)
 800c9c4:	f240 32e9 	movw	r2, #1001	@ 0x3e9
 800c9c8:	4919      	ldr	r1, [pc, #100]	@ (800ca30 <pbuf_copy+0x1a0>)
 800c9ca:	4815      	ldr	r0, [pc, #84]	@ (800ca20 <pbuf_copy+0x190>)
 800c9cc:	f008 fa40 	bl	8014e50 <iprintf>
 800c9d0:	f06f 0305 	mvn.w	r3, #5
 800c9d4:	e01b      	b.n	800ca0e <pbuf_copy+0x17e>
                 (p_from->next == NULL), return ERR_VAL;);
    }
    if ((p_to != NULL) && (p_to->len == p_to->tot_len)) {
 800c9d6:	687b      	ldr	r3, [r7, #4]
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d013      	beq.n	800ca04 <pbuf_copy+0x174>
 800c9dc:	687b      	ldr	r3, [r7, #4]
 800c9de:	895a      	ldrh	r2, [r3, #10]
 800c9e0:	687b      	ldr	r3, [r7, #4]
 800c9e2:	891b      	ldrh	r3, [r3, #8]
 800c9e4:	429a      	cmp	r2, r3
 800c9e6:	d10d      	bne.n	800ca04 <pbuf_copy+0x174>
      /* don't copy more than one packet! */
      LWIP_ERROR("pbuf_copy() does not allow packet queues!",
 800c9e8:	687b      	ldr	r3, [r7, #4]
 800c9ea:	681b      	ldr	r3, [r3, #0]
 800c9ec:	2b00      	cmp	r3, #0
 800c9ee:	d009      	beq.n	800ca04 <pbuf_copy+0x174>
 800c9f0:	4b09      	ldr	r3, [pc, #36]	@ (800ca18 <pbuf_copy+0x188>)
 800c9f2:	f240 32ee 	movw	r2, #1006	@ 0x3ee
 800c9f6:	490e      	ldr	r1, [pc, #56]	@ (800ca30 <pbuf_copy+0x1a0>)
 800c9f8:	4809      	ldr	r0, [pc, #36]	@ (800ca20 <pbuf_copy+0x190>)
 800c9fa:	f008 fa29 	bl	8014e50 <iprintf>
 800c9fe:	f06f 0305 	mvn.w	r3, #5
 800ca02:	e004      	b.n	800ca0e <pbuf_copy+0x17e>
                 (p_to->next == NULL), return ERR_VAL;);
    }
  } while (p_from);
 800ca04:	683b      	ldr	r3, [r7, #0]
 800ca06:	2b00      	cmp	r3, #0
 800ca08:	f47f af61 	bne.w	800c8ce <pbuf_copy+0x3e>
  LWIP_DEBUGF(PBUF_DEBUG | LWIP_DBG_TRACE, ("pbuf_copy: end of chain reached.\n"));
  return ERR_OK;
 800ca0c:	2300      	movs	r3, #0
}
 800ca0e:	4618      	mov	r0, r3
 800ca10:	3718      	adds	r7, #24
 800ca12:	46bd      	mov	sp, r7
 800ca14:	bd80      	pop	{r7, pc}
 800ca16:	bf00      	nop
 800ca18:	08016374 	.word	0x08016374
 800ca1c:	0801661c 	.word	0x0801661c
 800ca20:	080163d4 	.word	0x080163d4
 800ca24:	0801664c 	.word	0x0801664c
 800ca28:	08016664 	.word	0x08016664
 800ca2c:	08016680 	.word	0x08016680
 800ca30:	08016690 	.word	0x08016690

0800ca34 <pbuf_copy_partial>:
 * @param offset offset into the packet buffer from where to begin copying len bytes
 * @return the number of bytes copied, or 0 on failure
 */
u16_t
pbuf_copy_partial(const struct pbuf *buf, void *dataptr, u16_t len, u16_t offset)
{
 800ca34:	b580      	push	{r7, lr}
 800ca36:	b088      	sub	sp, #32
 800ca38:	af00      	add	r7, sp, #0
 800ca3a:	60f8      	str	r0, [r7, #12]
 800ca3c:	60b9      	str	r1, [r7, #8]
 800ca3e:	4611      	mov	r1, r2
 800ca40:	461a      	mov	r2, r3
 800ca42:	460b      	mov	r3, r1
 800ca44:	80fb      	strh	r3, [r7, #6]
 800ca46:	4613      	mov	r3, r2
 800ca48:	80bb      	strh	r3, [r7, #4]
  const struct pbuf *p;
  u16_t left = 0;
 800ca4a:	2300      	movs	r3, #0
 800ca4c:	837b      	strh	r3, [r7, #26]
  u16_t buf_copy_len;
  u16_t copied_total = 0;
 800ca4e:	2300      	movs	r3, #0
 800ca50:	82fb      	strh	r3, [r7, #22]

  LWIP_ERROR("pbuf_copy_partial: invalid buf", (buf != NULL), return 0;);
 800ca52:	68fb      	ldr	r3, [r7, #12]
 800ca54:	2b00      	cmp	r3, #0
 800ca56:	d108      	bne.n	800ca6a <pbuf_copy_partial+0x36>
 800ca58:	4b2b      	ldr	r3, [pc, #172]	@ (800cb08 <pbuf_copy_partial+0xd4>)
 800ca5a:	f240 420a 	movw	r2, #1034	@ 0x40a
 800ca5e:	492b      	ldr	r1, [pc, #172]	@ (800cb0c <pbuf_copy_partial+0xd8>)
 800ca60:	482b      	ldr	r0, [pc, #172]	@ (800cb10 <pbuf_copy_partial+0xdc>)
 800ca62:	f008 f9f5 	bl	8014e50 <iprintf>
 800ca66:	2300      	movs	r3, #0
 800ca68:	e04a      	b.n	800cb00 <pbuf_copy_partial+0xcc>
  LWIP_ERROR("pbuf_copy_partial: invalid dataptr", (dataptr != NULL), return 0;);
 800ca6a:	68bb      	ldr	r3, [r7, #8]
 800ca6c:	2b00      	cmp	r3, #0
 800ca6e:	d108      	bne.n	800ca82 <pbuf_copy_partial+0x4e>
 800ca70:	4b25      	ldr	r3, [pc, #148]	@ (800cb08 <pbuf_copy_partial+0xd4>)
 800ca72:	f240 420b 	movw	r2, #1035	@ 0x40b
 800ca76:	4927      	ldr	r1, [pc, #156]	@ (800cb14 <pbuf_copy_partial+0xe0>)
 800ca78:	4825      	ldr	r0, [pc, #148]	@ (800cb10 <pbuf_copy_partial+0xdc>)
 800ca7a:	f008 f9e9 	bl	8014e50 <iprintf>
 800ca7e:	2300      	movs	r3, #0
 800ca80:	e03e      	b.n	800cb00 <pbuf_copy_partial+0xcc>

  /* Note some systems use byte copy if dataptr or one of the pbuf payload pointers are unaligned. */
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800ca82:	68fb      	ldr	r3, [r7, #12]
 800ca84:	61fb      	str	r3, [r7, #28]
 800ca86:	e034      	b.n	800caf2 <pbuf_copy_partial+0xbe>
    if ((offset != 0) && (offset >= p->len)) {
 800ca88:	88bb      	ldrh	r3, [r7, #4]
 800ca8a:	2b00      	cmp	r3, #0
 800ca8c:	d00a      	beq.n	800caa4 <pbuf_copy_partial+0x70>
 800ca8e:	69fb      	ldr	r3, [r7, #28]
 800ca90:	895b      	ldrh	r3, [r3, #10]
 800ca92:	88ba      	ldrh	r2, [r7, #4]
 800ca94:	429a      	cmp	r2, r3
 800ca96:	d305      	bcc.n	800caa4 <pbuf_copy_partial+0x70>
      /* don't copy from this buffer -> on to the next */
      offset = (u16_t)(offset - p->len);
 800ca98:	69fb      	ldr	r3, [r7, #28]
 800ca9a:	895b      	ldrh	r3, [r3, #10]
 800ca9c:	88ba      	ldrh	r2, [r7, #4]
 800ca9e:	1ad3      	subs	r3, r2, r3
 800caa0:	80bb      	strh	r3, [r7, #4]
 800caa2:	e023      	b.n	800caec <pbuf_copy_partial+0xb8>
    } else {
      /* copy from this buffer. maybe only partially. */
      buf_copy_len = (u16_t)(p->len - offset);
 800caa4:	69fb      	ldr	r3, [r7, #28]
 800caa6:	895a      	ldrh	r2, [r3, #10]
 800caa8:	88bb      	ldrh	r3, [r7, #4]
 800caaa:	1ad3      	subs	r3, r2, r3
 800caac:	833b      	strh	r3, [r7, #24]
      if (buf_copy_len > len) {
 800caae:	8b3a      	ldrh	r2, [r7, #24]
 800cab0:	88fb      	ldrh	r3, [r7, #6]
 800cab2:	429a      	cmp	r2, r3
 800cab4:	d901      	bls.n	800caba <pbuf_copy_partial+0x86>
        buf_copy_len = len;
 800cab6:	88fb      	ldrh	r3, [r7, #6]
 800cab8:	833b      	strh	r3, [r7, #24]
      }
      /* copy the necessary parts of the buffer */
      MEMCPY(&((char *)dataptr)[left], &((char *)p->payload)[offset], buf_copy_len);
 800caba:	8b7b      	ldrh	r3, [r7, #26]
 800cabc:	68ba      	ldr	r2, [r7, #8]
 800cabe:	18d0      	adds	r0, r2, r3
 800cac0:	69fb      	ldr	r3, [r7, #28]
 800cac2:	685a      	ldr	r2, [r3, #4]
 800cac4:	88bb      	ldrh	r3, [r7, #4]
 800cac6:	4413      	add	r3, r2
 800cac8:	8b3a      	ldrh	r2, [r7, #24]
 800caca:	4619      	mov	r1, r3
 800cacc:	f008 fa9b 	bl	8015006 <memcpy>
      copied_total = (u16_t)(copied_total + buf_copy_len);
 800cad0:	8afa      	ldrh	r2, [r7, #22]
 800cad2:	8b3b      	ldrh	r3, [r7, #24]
 800cad4:	4413      	add	r3, r2
 800cad6:	82fb      	strh	r3, [r7, #22]
      left = (u16_t)(left + buf_copy_len);
 800cad8:	8b7a      	ldrh	r2, [r7, #26]
 800cada:	8b3b      	ldrh	r3, [r7, #24]
 800cadc:	4413      	add	r3, r2
 800cade:	837b      	strh	r3, [r7, #26]
      len = (u16_t)(len - buf_copy_len);
 800cae0:	88fa      	ldrh	r2, [r7, #6]
 800cae2:	8b3b      	ldrh	r3, [r7, #24]
 800cae4:	1ad3      	subs	r3, r2, r3
 800cae6:	80fb      	strh	r3, [r7, #6]
      offset = 0;
 800cae8:	2300      	movs	r3, #0
 800caea:	80bb      	strh	r3, [r7, #4]
  for (p = buf; len != 0 && p != NULL; p = p->next) {
 800caec:	69fb      	ldr	r3, [r7, #28]
 800caee:	681b      	ldr	r3, [r3, #0]
 800caf0:	61fb      	str	r3, [r7, #28]
 800caf2:	88fb      	ldrh	r3, [r7, #6]
 800caf4:	2b00      	cmp	r3, #0
 800caf6:	d002      	beq.n	800cafe <pbuf_copy_partial+0xca>
 800caf8:	69fb      	ldr	r3, [r7, #28]
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d1c4      	bne.n	800ca88 <pbuf_copy_partial+0x54>
    }
  }
  return copied_total;
 800cafe:	8afb      	ldrh	r3, [r7, #22]
}
 800cb00:	4618      	mov	r0, r3
 800cb02:	3720      	adds	r7, #32
 800cb04:	46bd      	mov	sp, r7
 800cb06:	bd80      	pop	{r7, pc}
 800cb08:	08016374 	.word	0x08016374
 800cb0c:	080166bc 	.word	0x080166bc
 800cb10:	080163d4 	.word	0x080163d4
 800cb14:	080166dc 	.word	0x080166dc

0800cb18 <pbuf_clone>:
 *
 * @return a new pbuf or NULL if allocation fails
 */
struct pbuf *
pbuf_clone(pbuf_layer layer, pbuf_type type, struct pbuf *p)
{
 800cb18:	b580      	push	{r7, lr}
 800cb1a:	b084      	sub	sp, #16
 800cb1c:	af00      	add	r7, sp, #0
 800cb1e:	4603      	mov	r3, r0
 800cb20:	603a      	str	r2, [r7, #0]
 800cb22:	71fb      	strb	r3, [r7, #7]
 800cb24:	460b      	mov	r3, r1
 800cb26:	80bb      	strh	r3, [r7, #4]
  struct pbuf *q;
  err_t err;
  q = pbuf_alloc(layer, p->tot_len, type);
 800cb28:	683b      	ldr	r3, [r7, #0]
 800cb2a:	8919      	ldrh	r1, [r3, #8]
 800cb2c:	88ba      	ldrh	r2, [r7, #4]
 800cb2e:	79fb      	ldrb	r3, [r7, #7]
 800cb30:	4618      	mov	r0, r3
 800cb32:	f7ff faa7 	bl	800c084 <pbuf_alloc>
 800cb36:	60f8      	str	r0, [r7, #12]
  if (q == NULL) {
 800cb38:	68fb      	ldr	r3, [r7, #12]
 800cb3a:	2b00      	cmp	r3, #0
 800cb3c:	d101      	bne.n	800cb42 <pbuf_clone+0x2a>
    return NULL;
 800cb3e:	2300      	movs	r3, #0
 800cb40:	e011      	b.n	800cb66 <pbuf_clone+0x4e>
  }
  err = pbuf_copy(q, p);
 800cb42:	6839      	ldr	r1, [r7, #0]
 800cb44:	68f8      	ldr	r0, [r7, #12]
 800cb46:	f7ff fea3 	bl	800c890 <pbuf_copy>
 800cb4a:	4603      	mov	r3, r0
 800cb4c:	72fb      	strb	r3, [r7, #11]
  LWIP_UNUSED_ARG(err); /* in case of LWIP_NOASSERT */
  LWIP_ASSERT("pbuf_copy failed", err == ERR_OK);
 800cb4e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	d006      	beq.n	800cb64 <pbuf_clone+0x4c>
 800cb56:	4b06      	ldr	r3, [pc, #24]	@ (800cb70 <pbuf_clone+0x58>)
 800cb58:	f240 5224 	movw	r2, #1316	@ 0x524
 800cb5c:	4905      	ldr	r1, [pc, #20]	@ (800cb74 <pbuf_clone+0x5c>)
 800cb5e:	4806      	ldr	r0, [pc, #24]	@ (800cb78 <pbuf_clone+0x60>)
 800cb60:	f008 f976 	bl	8014e50 <iprintf>
  return q;
 800cb64:	68fb      	ldr	r3, [r7, #12]
}
 800cb66:	4618      	mov	r0, r3
 800cb68:	3710      	adds	r7, #16
 800cb6a:	46bd      	mov	sp, r7
 800cb6c:	bd80      	pop	{r7, pc}
 800cb6e:	bf00      	nop
 800cb70:	08016374 	.word	0x08016374
 800cb74:	080167e8 	.word	0x080167e8
 800cb78:	080163d4 	.word	0x080163d4

0800cb7c <tcp_init>:
/**
 * Initialize this module.
 */
void
tcp_init(void)
{
 800cb7c:	b580      	push	{r7, lr}
 800cb7e:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  tcp_port = TCP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 800cb80:	f008 f866 	bl	8014c50 <rand>
 800cb84:	4603      	mov	r3, r0
 800cb86:	b29b      	uxth	r3, r3
 800cb88:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800cb8c:	b29b      	uxth	r3, r3
 800cb8e:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 800cb92:	b29a      	uxth	r2, r3
 800cb94:	4b01      	ldr	r3, [pc, #4]	@ (800cb9c <tcp_init+0x20>)
 800cb96:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 800cb98:	bf00      	nop
 800cb9a:	bd80      	pop	{r7, pc}
 800cb9c:	24000028 	.word	0x24000028

0800cba0 <tcp_free>:

/** Free a tcp pcb */
void
tcp_free(struct tcp_pcb *pcb)
{
 800cba0:	b580      	push	{r7, lr}
 800cba2:	b082      	sub	sp, #8
 800cba4:	af00      	add	r7, sp, #0
 800cba6:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free: LISTEN", pcb->state != LISTEN);
 800cba8:	687b      	ldr	r3, [r7, #4]
 800cbaa:	7d1b      	ldrb	r3, [r3, #20]
 800cbac:	2b01      	cmp	r3, #1
 800cbae:	d105      	bne.n	800cbbc <tcp_free+0x1c>
 800cbb0:	4b06      	ldr	r3, [pc, #24]	@ (800cbcc <tcp_free+0x2c>)
 800cbb2:	22d4      	movs	r2, #212	@ 0xd4
 800cbb4:	4906      	ldr	r1, [pc, #24]	@ (800cbd0 <tcp_free+0x30>)
 800cbb6:	4807      	ldr	r0, [pc, #28]	@ (800cbd4 <tcp_free+0x34>)
 800cbb8:	f008 f94a 	bl	8014e50 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB, pcb);
 800cbbc:	6879      	ldr	r1, [r7, #4]
 800cbbe:	2001      	movs	r0, #1
 800cbc0:	f7fe fea0 	bl	800b904 <memp_free>
}
 800cbc4:	bf00      	nop
 800cbc6:	3708      	adds	r7, #8
 800cbc8:	46bd      	mov	sp, r7
 800cbca:	bd80      	pop	{r7, pc}
 800cbcc:	08016874 	.word	0x08016874
 800cbd0:	080168a4 	.word	0x080168a4
 800cbd4:	080168b8 	.word	0x080168b8

0800cbd8 <tcp_free_listen>:

/** Free a tcp listen pcb */
static void
tcp_free_listen(struct tcp_pcb *pcb)
{
 800cbd8:	b580      	push	{r7, lr}
 800cbda:	b082      	sub	sp, #8
 800cbdc:	af00      	add	r7, sp, #0
 800cbde:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_free_listen: !LISTEN", pcb->state != LISTEN);
 800cbe0:	687b      	ldr	r3, [r7, #4]
 800cbe2:	7d1b      	ldrb	r3, [r3, #20]
 800cbe4:	2b01      	cmp	r3, #1
 800cbe6:	d105      	bne.n	800cbf4 <tcp_free_listen+0x1c>
 800cbe8:	4b06      	ldr	r3, [pc, #24]	@ (800cc04 <tcp_free_listen+0x2c>)
 800cbea:	22df      	movs	r2, #223	@ 0xdf
 800cbec:	4906      	ldr	r1, [pc, #24]	@ (800cc08 <tcp_free_listen+0x30>)
 800cbee:	4807      	ldr	r0, [pc, #28]	@ (800cc0c <tcp_free_listen+0x34>)
 800cbf0:	f008 f92e 	bl	8014e50 <iprintf>
#if LWIP_TCP_PCB_NUM_EXT_ARGS
  tcp_ext_arg_invoke_callbacks_destroyed(pcb->ext_args);
#endif
  memp_free(MEMP_TCP_PCB_LISTEN, pcb);
 800cbf4:	6879      	ldr	r1, [r7, #4]
 800cbf6:	2002      	movs	r0, #2
 800cbf8:	f7fe fe84 	bl	800b904 <memp_free>
}
 800cbfc:	bf00      	nop
 800cbfe:	3708      	adds	r7, #8
 800cc00:	46bd      	mov	sp, r7
 800cc02:	bd80      	pop	{r7, pc}
 800cc04:	08016874 	.word	0x08016874
 800cc08:	080168e0 	.word	0x080168e0
 800cc0c:	080168b8 	.word	0x080168b8

0800cc10 <tcp_tmr>:
/**
 * Called periodically to dispatch TCP timers.
 */
void
tcp_tmr(void)
{
 800cc10:	b580      	push	{r7, lr}
 800cc12:	af00      	add	r7, sp, #0
  /* Call tcp_fasttmr() every 250 ms */
  tcp_fasttmr();
 800cc14:	f000 fea4 	bl	800d960 <tcp_fasttmr>

  if (++tcp_timer & 1) {
 800cc18:	4b07      	ldr	r3, [pc, #28]	@ (800cc38 <tcp_tmr+0x28>)
 800cc1a:	781b      	ldrb	r3, [r3, #0]
 800cc1c:	3301      	adds	r3, #1
 800cc1e:	b2da      	uxtb	r2, r3
 800cc20:	4b05      	ldr	r3, [pc, #20]	@ (800cc38 <tcp_tmr+0x28>)
 800cc22:	701a      	strb	r2, [r3, #0]
 800cc24:	4b04      	ldr	r3, [pc, #16]	@ (800cc38 <tcp_tmr+0x28>)
 800cc26:	781b      	ldrb	r3, [r3, #0]
 800cc28:	f003 0301 	and.w	r3, r3, #1
 800cc2c:	2b00      	cmp	r3, #0
 800cc2e:	d001      	beq.n	800cc34 <tcp_tmr+0x24>
    /* Call tcp_slowtmr() every 500 ms, i.e., every other timer
       tcp_tmr() is called. */
    tcp_slowtmr();
 800cc30:	f000 fb54 	bl	800d2dc <tcp_slowtmr>
  }
}
 800cc34:	bf00      	nop
 800cc36:	bd80      	pop	{r7, pc}
 800cc38:	24007d4d 	.word	0x24007d4d

0800cc3c <tcp_remove_listener>:
/** Called when a listen pcb is closed. Iterates one pcb list and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_remove_listener(struct tcp_pcb *list, struct tcp_pcb_listen *lpcb)
{
 800cc3c:	b580      	push	{r7, lr}
 800cc3e:	b084      	sub	sp, #16
 800cc40:	af00      	add	r7, sp, #0
 800cc42:	6078      	str	r0, [r7, #4]
 800cc44:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;

  LWIP_ASSERT("tcp_remove_listener: invalid listener", lpcb != NULL);
 800cc46:	683b      	ldr	r3, [r7, #0]
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d105      	bne.n	800cc58 <tcp_remove_listener+0x1c>
 800cc4c:	4b0d      	ldr	r3, [pc, #52]	@ (800cc84 <tcp_remove_listener+0x48>)
 800cc4e:	22ff      	movs	r2, #255	@ 0xff
 800cc50:	490d      	ldr	r1, [pc, #52]	@ (800cc88 <tcp_remove_listener+0x4c>)
 800cc52:	480e      	ldr	r0, [pc, #56]	@ (800cc8c <tcp_remove_listener+0x50>)
 800cc54:	f008 f8fc 	bl	8014e50 <iprintf>

  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	60fb      	str	r3, [r7, #12]
 800cc5c:	e00a      	b.n	800cc74 <tcp_remove_listener+0x38>
    if (pcb->listener == lpcb) {
 800cc5e:	68fb      	ldr	r3, [r7, #12]
 800cc60:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800cc62:	683a      	ldr	r2, [r7, #0]
 800cc64:	429a      	cmp	r2, r3
 800cc66:	d102      	bne.n	800cc6e <tcp_remove_listener+0x32>
      pcb->listener = NULL;
 800cc68:	68fb      	ldr	r3, [r7, #12]
 800cc6a:	2200      	movs	r2, #0
 800cc6c:	67da      	str	r2, [r3, #124]	@ 0x7c
  for (pcb = list; pcb != NULL; pcb = pcb->next) {
 800cc6e:	68fb      	ldr	r3, [r7, #12]
 800cc70:	68db      	ldr	r3, [r3, #12]
 800cc72:	60fb      	str	r3, [r7, #12]
 800cc74:	68fb      	ldr	r3, [r7, #12]
 800cc76:	2b00      	cmp	r3, #0
 800cc78:	d1f1      	bne.n	800cc5e <tcp_remove_listener+0x22>
    }
  }
}
 800cc7a:	bf00      	nop
 800cc7c:	bf00      	nop
 800cc7e:	3710      	adds	r7, #16
 800cc80:	46bd      	mov	sp, r7
 800cc82:	bd80      	pop	{r7, pc}
 800cc84:	08016874 	.word	0x08016874
 800cc88:	080168fc 	.word	0x080168fc
 800cc8c:	080168b8 	.word	0x080168b8

0800cc90 <tcp_listen_closed>:
/** Called when a listen pcb is closed. Iterates all pcb lists and removes the
 * closed listener pcb from pcb->listener if matching.
 */
static void
tcp_listen_closed(struct tcp_pcb *pcb)
{
 800cc90:	b580      	push	{r7, lr}
 800cc92:	b084      	sub	sp, #16
 800cc94:	af00      	add	r7, sp, #0
 800cc96:	6078      	str	r0, [r7, #4]
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
  size_t i;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800cc98:	687b      	ldr	r3, [r7, #4]
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d106      	bne.n	800ccac <tcp_listen_closed+0x1c>
 800cc9e:	4b14      	ldr	r3, [pc, #80]	@ (800ccf0 <tcp_listen_closed+0x60>)
 800cca0:	f240 1211 	movw	r2, #273	@ 0x111
 800cca4:	4913      	ldr	r1, [pc, #76]	@ (800ccf4 <tcp_listen_closed+0x64>)
 800cca6:	4814      	ldr	r0, [pc, #80]	@ (800ccf8 <tcp_listen_closed+0x68>)
 800cca8:	f008 f8d2 	bl	8014e50 <iprintf>
  LWIP_ASSERT("pcb->state == LISTEN", pcb->state == LISTEN);
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	7d1b      	ldrb	r3, [r3, #20]
 800ccb0:	2b01      	cmp	r3, #1
 800ccb2:	d006      	beq.n	800ccc2 <tcp_listen_closed+0x32>
 800ccb4:	4b0e      	ldr	r3, [pc, #56]	@ (800ccf0 <tcp_listen_closed+0x60>)
 800ccb6:	f44f 7289 	mov.w	r2, #274	@ 0x112
 800ccba:	4910      	ldr	r1, [pc, #64]	@ (800ccfc <tcp_listen_closed+0x6c>)
 800ccbc:	480e      	ldr	r0, [pc, #56]	@ (800ccf8 <tcp_listen_closed+0x68>)
 800ccbe:	f008 f8c7 	bl	8014e50 <iprintf>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800ccc2:	2301      	movs	r3, #1
 800ccc4:	60fb      	str	r3, [r7, #12]
 800ccc6:	e00b      	b.n	800cce0 <tcp_listen_closed+0x50>
    tcp_remove_listener(*tcp_pcb_lists[i], (struct tcp_pcb_listen *)pcb);
 800ccc8:	4a0d      	ldr	r2, [pc, #52]	@ (800cd00 <tcp_listen_closed+0x70>)
 800ccca:	68fb      	ldr	r3, [r7, #12]
 800cccc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ccd0:	681b      	ldr	r3, [r3, #0]
 800ccd2:	6879      	ldr	r1, [r7, #4]
 800ccd4:	4618      	mov	r0, r3
 800ccd6:	f7ff ffb1 	bl	800cc3c <tcp_remove_listener>
  for (i = 1; i < LWIP_ARRAYSIZE(tcp_pcb_lists); i++) {
 800ccda:	68fb      	ldr	r3, [r7, #12]
 800ccdc:	3301      	adds	r3, #1
 800ccde:	60fb      	str	r3, [r7, #12]
 800cce0:	68fb      	ldr	r3, [r7, #12]
 800cce2:	2b03      	cmp	r3, #3
 800cce4:	d9f0      	bls.n	800ccc8 <tcp_listen_closed+0x38>
  }
#endif
  LWIP_UNUSED_ARG(pcb);
}
 800cce6:	bf00      	nop
 800cce8:	bf00      	nop
 800ccea:	3710      	adds	r7, #16
 800ccec:	46bd      	mov	sp, r7
 800ccee:	bd80      	pop	{r7, pc}
 800ccf0:	08016874 	.word	0x08016874
 800ccf4:	08016924 	.word	0x08016924
 800ccf8:	080168b8 	.word	0x080168b8
 800ccfc:	08016930 	.word	0x08016930
 800cd00:	080188b0 	.word	0x080188b0

0800cd04 <tcp_close_shutdown>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
static err_t
tcp_close_shutdown(struct tcp_pcb *pcb, u8_t rst_on_unacked_data)
{
 800cd04:	b5b0      	push	{r4, r5, r7, lr}
 800cd06:	b088      	sub	sp, #32
 800cd08:	af04      	add	r7, sp, #16
 800cd0a:	6078      	str	r0, [r7, #4]
 800cd0c:	460b      	mov	r3, r1
 800cd0e:	70fb      	strb	r3, [r7, #3]
  LWIP_ASSERT("tcp_close_shutdown: invalid pcb", pcb != NULL);
 800cd10:	687b      	ldr	r3, [r7, #4]
 800cd12:	2b00      	cmp	r3, #0
 800cd14:	d106      	bne.n	800cd24 <tcp_close_shutdown+0x20>
 800cd16:	4b63      	ldr	r3, [pc, #396]	@ (800cea4 <tcp_close_shutdown+0x1a0>)
 800cd18:	f44f 72af 	mov.w	r2, #350	@ 0x15e
 800cd1c:	4962      	ldr	r1, [pc, #392]	@ (800cea8 <tcp_close_shutdown+0x1a4>)
 800cd1e:	4863      	ldr	r0, [pc, #396]	@ (800ceac <tcp_close_shutdown+0x1a8>)
 800cd20:	f008 f896 	bl	8014e50 <iprintf>

  if (rst_on_unacked_data && ((pcb->state == ESTABLISHED) || (pcb->state == CLOSE_WAIT))) {
 800cd24:	78fb      	ldrb	r3, [r7, #3]
 800cd26:	2b00      	cmp	r3, #0
 800cd28:	d066      	beq.n	800cdf8 <tcp_close_shutdown+0xf4>
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	7d1b      	ldrb	r3, [r3, #20]
 800cd2e:	2b04      	cmp	r3, #4
 800cd30:	d003      	beq.n	800cd3a <tcp_close_shutdown+0x36>
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	7d1b      	ldrb	r3, [r3, #20]
 800cd36:	2b07      	cmp	r3, #7
 800cd38:	d15e      	bne.n	800cdf8 <tcp_close_shutdown+0xf4>
    if ((pcb->refused_data != NULL) || (pcb->rcv_wnd != TCP_WND_MAX(pcb))) {
 800cd3a:	687b      	ldr	r3, [r7, #4]
 800cd3c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800cd3e:	2b00      	cmp	r3, #0
 800cd40:	d104      	bne.n	800cd4c <tcp_close_shutdown+0x48>
 800cd42:	687b      	ldr	r3, [r7, #4]
 800cd44:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800cd46:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800cd4a:	d055      	beq.n	800cdf8 <tcp_close_shutdown+0xf4>
      /* Not all data received by application, send RST to tell the remote
         side about this. */
      LWIP_ASSERT("pcb->flags & TF_RXCLOSED", pcb->flags & TF_RXCLOSED);
 800cd4c:	687b      	ldr	r3, [r7, #4]
 800cd4e:	8b5b      	ldrh	r3, [r3, #26]
 800cd50:	f003 0310 	and.w	r3, r3, #16
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d106      	bne.n	800cd66 <tcp_close_shutdown+0x62>
 800cd58:	4b52      	ldr	r3, [pc, #328]	@ (800cea4 <tcp_close_shutdown+0x1a0>)
 800cd5a:	f44f 72b2 	mov.w	r2, #356	@ 0x164
 800cd5e:	4954      	ldr	r1, [pc, #336]	@ (800ceb0 <tcp_close_shutdown+0x1ac>)
 800cd60:	4852      	ldr	r0, [pc, #328]	@ (800ceac <tcp_close_shutdown+0x1a8>)
 800cd62:	f008 f875 	bl	8014e50 <iprintf>

      /* don't call tcp_abort here: we must not deallocate the pcb since
         that might not be expected when calling tcp_close */
      tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800cd66:	687b      	ldr	r3, [r7, #4]
 800cd68:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800cd6a:	687b      	ldr	r3, [r7, #4]
 800cd6c:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800cd6e:	687d      	ldr	r5, [r7, #4]
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	3304      	adds	r3, #4
 800cd74:	687a      	ldr	r2, [r7, #4]
 800cd76:	8ad2      	ldrh	r2, [r2, #22]
 800cd78:	6879      	ldr	r1, [r7, #4]
 800cd7a:	8b09      	ldrh	r1, [r1, #24]
 800cd7c:	9102      	str	r1, [sp, #8]
 800cd7e:	9201      	str	r2, [sp, #4]
 800cd80:	9300      	str	r3, [sp, #0]
 800cd82:	462b      	mov	r3, r5
 800cd84:	4622      	mov	r2, r4
 800cd86:	4601      	mov	r1, r0
 800cd88:	6878      	ldr	r0, [r7, #4]
 800cd8a:	f004 fe8d 	bl	8011aa8 <tcp_rst>
              pcb->local_port, pcb->remote_port);

      tcp_pcb_purge(pcb);
 800cd8e:	6878      	ldr	r0, [r7, #4]
 800cd90:	f001 f8c8 	bl	800df24 <tcp_pcb_purge>
      TCP_RMV_ACTIVE(pcb);
 800cd94:	4b47      	ldr	r3, [pc, #284]	@ (800ceb4 <tcp_close_shutdown+0x1b0>)
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	687a      	ldr	r2, [r7, #4]
 800cd9a:	429a      	cmp	r2, r3
 800cd9c:	d105      	bne.n	800cdaa <tcp_close_shutdown+0xa6>
 800cd9e:	4b45      	ldr	r3, [pc, #276]	@ (800ceb4 <tcp_close_shutdown+0x1b0>)
 800cda0:	681b      	ldr	r3, [r3, #0]
 800cda2:	68db      	ldr	r3, [r3, #12]
 800cda4:	4a43      	ldr	r2, [pc, #268]	@ (800ceb4 <tcp_close_shutdown+0x1b0>)
 800cda6:	6013      	str	r3, [r2, #0]
 800cda8:	e013      	b.n	800cdd2 <tcp_close_shutdown+0xce>
 800cdaa:	4b42      	ldr	r3, [pc, #264]	@ (800ceb4 <tcp_close_shutdown+0x1b0>)
 800cdac:	681b      	ldr	r3, [r3, #0]
 800cdae:	60fb      	str	r3, [r7, #12]
 800cdb0:	e00c      	b.n	800cdcc <tcp_close_shutdown+0xc8>
 800cdb2:	68fb      	ldr	r3, [r7, #12]
 800cdb4:	68db      	ldr	r3, [r3, #12]
 800cdb6:	687a      	ldr	r2, [r7, #4]
 800cdb8:	429a      	cmp	r2, r3
 800cdba:	d104      	bne.n	800cdc6 <tcp_close_shutdown+0xc2>
 800cdbc:	687b      	ldr	r3, [r7, #4]
 800cdbe:	68da      	ldr	r2, [r3, #12]
 800cdc0:	68fb      	ldr	r3, [r7, #12]
 800cdc2:	60da      	str	r2, [r3, #12]
 800cdc4:	e005      	b.n	800cdd2 <tcp_close_shutdown+0xce>
 800cdc6:	68fb      	ldr	r3, [r7, #12]
 800cdc8:	68db      	ldr	r3, [r3, #12]
 800cdca:	60fb      	str	r3, [r7, #12]
 800cdcc:	68fb      	ldr	r3, [r7, #12]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d1ef      	bne.n	800cdb2 <tcp_close_shutdown+0xae>
 800cdd2:	687b      	ldr	r3, [r7, #4]
 800cdd4:	2200      	movs	r2, #0
 800cdd6:	60da      	str	r2, [r3, #12]
 800cdd8:	4b37      	ldr	r3, [pc, #220]	@ (800ceb8 <tcp_close_shutdown+0x1b4>)
 800cdda:	2201      	movs	r2, #1
 800cddc:	701a      	strb	r2, [r3, #0]
      /* Deallocate the pcb since we already sent a RST for it */
      if (tcp_input_pcb == pcb) {
 800cdde:	4b37      	ldr	r3, [pc, #220]	@ (800cebc <tcp_close_shutdown+0x1b8>)
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	687a      	ldr	r2, [r7, #4]
 800cde4:	429a      	cmp	r2, r3
 800cde6:	d102      	bne.n	800cdee <tcp_close_shutdown+0xea>
        /* prevent using a deallocated pcb: free it from tcp_input later */
        tcp_trigger_input_pcb_close();
 800cde8:	f003 fd5c 	bl	80108a4 <tcp_trigger_input_pcb_close>
 800cdec:	e002      	b.n	800cdf4 <tcp_close_shutdown+0xf0>
      } else {
        tcp_free(pcb);
 800cdee:	6878      	ldr	r0, [r7, #4]
 800cdf0:	f7ff fed6 	bl	800cba0 <tcp_free>
      }
      return ERR_OK;
 800cdf4:	2300      	movs	r3, #0
 800cdf6:	e050      	b.n	800ce9a <tcp_close_shutdown+0x196>
    }
  }

  /* - states which free the pcb are handled here,
     - states which send FIN and change state are handled in tcp_close_shutdown_fin() */
  switch (pcb->state) {
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	7d1b      	ldrb	r3, [r3, #20]
 800cdfc:	2b02      	cmp	r3, #2
 800cdfe:	d03b      	beq.n	800ce78 <tcp_close_shutdown+0x174>
 800ce00:	2b02      	cmp	r3, #2
 800ce02:	dc44      	bgt.n	800ce8e <tcp_close_shutdown+0x18a>
 800ce04:	2b00      	cmp	r3, #0
 800ce06:	d002      	beq.n	800ce0e <tcp_close_shutdown+0x10a>
 800ce08:	2b01      	cmp	r3, #1
 800ce0a:	d02a      	beq.n	800ce62 <tcp_close_shutdown+0x15e>
 800ce0c:	e03f      	b.n	800ce8e <tcp_close_shutdown+0x18a>
       * and the user needs some way to free it should the need arise.
       * Calling tcp_close() with a pcb that has already been closed, (i.e. twice)
       * or for a pcb that has been used and then entered the CLOSED state
       * is erroneous, but this should never happen as the pcb has in those cases
       * been freed, and so any remaining handles are bogus. */
      if (pcb->local_port != 0) {
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	8adb      	ldrh	r3, [r3, #22]
 800ce12:	2b00      	cmp	r3, #0
 800ce14:	d021      	beq.n	800ce5a <tcp_close_shutdown+0x156>
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800ce16:	4b2a      	ldr	r3, [pc, #168]	@ (800cec0 <tcp_close_shutdown+0x1bc>)
 800ce18:	681b      	ldr	r3, [r3, #0]
 800ce1a:	687a      	ldr	r2, [r7, #4]
 800ce1c:	429a      	cmp	r2, r3
 800ce1e:	d105      	bne.n	800ce2c <tcp_close_shutdown+0x128>
 800ce20:	4b27      	ldr	r3, [pc, #156]	@ (800cec0 <tcp_close_shutdown+0x1bc>)
 800ce22:	681b      	ldr	r3, [r3, #0]
 800ce24:	68db      	ldr	r3, [r3, #12]
 800ce26:	4a26      	ldr	r2, [pc, #152]	@ (800cec0 <tcp_close_shutdown+0x1bc>)
 800ce28:	6013      	str	r3, [r2, #0]
 800ce2a:	e013      	b.n	800ce54 <tcp_close_shutdown+0x150>
 800ce2c:	4b24      	ldr	r3, [pc, #144]	@ (800cec0 <tcp_close_shutdown+0x1bc>)
 800ce2e:	681b      	ldr	r3, [r3, #0]
 800ce30:	60bb      	str	r3, [r7, #8]
 800ce32:	e00c      	b.n	800ce4e <tcp_close_shutdown+0x14a>
 800ce34:	68bb      	ldr	r3, [r7, #8]
 800ce36:	68db      	ldr	r3, [r3, #12]
 800ce38:	687a      	ldr	r2, [r7, #4]
 800ce3a:	429a      	cmp	r2, r3
 800ce3c:	d104      	bne.n	800ce48 <tcp_close_shutdown+0x144>
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	68da      	ldr	r2, [r3, #12]
 800ce42:	68bb      	ldr	r3, [r7, #8]
 800ce44:	60da      	str	r2, [r3, #12]
 800ce46:	e005      	b.n	800ce54 <tcp_close_shutdown+0x150>
 800ce48:	68bb      	ldr	r3, [r7, #8]
 800ce4a:	68db      	ldr	r3, [r3, #12]
 800ce4c:	60bb      	str	r3, [r7, #8]
 800ce4e:	68bb      	ldr	r3, [r7, #8]
 800ce50:	2b00      	cmp	r3, #0
 800ce52:	d1ef      	bne.n	800ce34 <tcp_close_shutdown+0x130>
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	2200      	movs	r2, #0
 800ce58:	60da      	str	r2, [r3, #12]
      }
      tcp_free(pcb);
 800ce5a:	6878      	ldr	r0, [r7, #4]
 800ce5c:	f7ff fea0 	bl	800cba0 <tcp_free>
      break;
 800ce60:	e01a      	b.n	800ce98 <tcp_close_shutdown+0x194>
    case LISTEN:
      tcp_listen_closed(pcb);
 800ce62:	6878      	ldr	r0, [r7, #4]
 800ce64:	f7ff ff14 	bl	800cc90 <tcp_listen_closed>
      tcp_pcb_remove(&tcp_listen_pcbs.pcbs, pcb);
 800ce68:	6879      	ldr	r1, [r7, #4]
 800ce6a:	4816      	ldr	r0, [pc, #88]	@ (800cec4 <tcp_close_shutdown+0x1c0>)
 800ce6c:	f001 f8aa 	bl	800dfc4 <tcp_pcb_remove>
      tcp_free_listen(pcb);
 800ce70:	6878      	ldr	r0, [r7, #4]
 800ce72:	f7ff feb1 	bl	800cbd8 <tcp_free_listen>
      break;
 800ce76:	e00f      	b.n	800ce98 <tcp_close_shutdown+0x194>
    case SYN_SENT:
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800ce78:	6879      	ldr	r1, [r7, #4]
 800ce7a:	480e      	ldr	r0, [pc, #56]	@ (800ceb4 <tcp_close_shutdown+0x1b0>)
 800ce7c:	f001 f8a2 	bl	800dfc4 <tcp_pcb_remove>
 800ce80:	4b0d      	ldr	r3, [pc, #52]	@ (800ceb8 <tcp_close_shutdown+0x1b4>)
 800ce82:	2201      	movs	r2, #1
 800ce84:	701a      	strb	r2, [r3, #0]
      tcp_free(pcb);
 800ce86:	6878      	ldr	r0, [r7, #4]
 800ce88:	f7ff fe8a 	bl	800cba0 <tcp_free>
      MIB2_STATS_INC(mib2.tcpattemptfails);
      break;
 800ce8c:	e004      	b.n	800ce98 <tcp_close_shutdown+0x194>
    default:
      return tcp_close_shutdown_fin(pcb);
 800ce8e:	6878      	ldr	r0, [r7, #4]
 800ce90:	f000 f81a 	bl	800cec8 <tcp_close_shutdown_fin>
 800ce94:	4603      	mov	r3, r0
 800ce96:	e000      	b.n	800ce9a <tcp_close_shutdown+0x196>
  }
  return ERR_OK;
 800ce98:	2300      	movs	r3, #0
}
 800ce9a:	4618      	mov	r0, r3
 800ce9c:	3710      	adds	r7, #16
 800ce9e:	46bd      	mov	sp, r7
 800cea0:	bdb0      	pop	{r4, r5, r7, pc}
 800cea2:	bf00      	nop
 800cea4:	08016874 	.word	0x08016874
 800cea8:	08016948 	.word	0x08016948
 800ceac:	080168b8 	.word	0x080168b8
 800ceb0:	08016968 	.word	0x08016968
 800ceb4:	24007d44 	.word	0x24007d44
 800ceb8:	24007d4c 	.word	0x24007d4c
 800cebc:	24007d84 	.word	0x24007d84
 800cec0:	24007d3c 	.word	0x24007d3c
 800cec4:	24007d40 	.word	0x24007d40

0800cec8 <tcp_close_shutdown_fin>:

static err_t
tcp_close_shutdown_fin(struct tcp_pcb *pcb)
{
 800cec8:	b580      	push	{r7, lr}
 800ceca:	b084      	sub	sp, #16
 800cecc:	af00      	add	r7, sp, #0
 800cece:	6078      	str	r0, [r7, #4]
  err_t err;
  LWIP_ASSERT("pcb != NULL", pcb != NULL);
 800ced0:	687b      	ldr	r3, [r7, #4]
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d106      	bne.n	800cee4 <tcp_close_shutdown_fin+0x1c>
 800ced6:	4b2e      	ldr	r3, [pc, #184]	@ (800cf90 <tcp_close_shutdown_fin+0xc8>)
 800ced8:	f44f 72ce 	mov.w	r2, #412	@ 0x19c
 800cedc:	492d      	ldr	r1, [pc, #180]	@ (800cf94 <tcp_close_shutdown_fin+0xcc>)
 800cede:	482e      	ldr	r0, [pc, #184]	@ (800cf98 <tcp_close_shutdown_fin+0xd0>)
 800cee0:	f007 ffb6 	bl	8014e50 <iprintf>

  switch (pcb->state) {
 800cee4:	687b      	ldr	r3, [r7, #4]
 800cee6:	7d1b      	ldrb	r3, [r3, #20]
 800cee8:	2b07      	cmp	r3, #7
 800ceea:	d020      	beq.n	800cf2e <tcp_close_shutdown_fin+0x66>
 800ceec:	2b07      	cmp	r3, #7
 800ceee:	dc2b      	bgt.n	800cf48 <tcp_close_shutdown_fin+0x80>
 800cef0:	2b03      	cmp	r3, #3
 800cef2:	d002      	beq.n	800cefa <tcp_close_shutdown_fin+0x32>
 800cef4:	2b04      	cmp	r3, #4
 800cef6:	d00d      	beq.n	800cf14 <tcp_close_shutdown_fin+0x4c>
 800cef8:	e026      	b.n	800cf48 <tcp_close_shutdown_fin+0x80>
    case SYN_RCVD:
      err = tcp_send_fin(pcb);
 800cefa:	6878      	ldr	r0, [r7, #4]
 800cefc:	f003 fee2 	bl	8010cc4 <tcp_send_fin>
 800cf00:	4603      	mov	r3, r0
 800cf02:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800cf04:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	d11f      	bne.n	800cf4c <tcp_close_shutdown_fin+0x84>
        tcp_backlog_accepted(pcb);
        MIB2_STATS_INC(mib2.tcpattemptfails);
        pcb->state = FIN_WAIT_1;
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	2205      	movs	r2, #5
 800cf10:	751a      	strb	r2, [r3, #20]
      }
      break;
 800cf12:	e01b      	b.n	800cf4c <tcp_close_shutdown_fin+0x84>
    case ESTABLISHED:
      err = tcp_send_fin(pcb);
 800cf14:	6878      	ldr	r0, [r7, #4]
 800cf16:	f003 fed5 	bl	8010cc4 <tcp_send_fin>
 800cf1a:	4603      	mov	r3, r0
 800cf1c:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800cf1e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cf22:	2b00      	cmp	r3, #0
 800cf24:	d114      	bne.n	800cf50 <tcp_close_shutdown_fin+0x88>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = FIN_WAIT_1;
 800cf26:	687b      	ldr	r3, [r7, #4]
 800cf28:	2205      	movs	r2, #5
 800cf2a:	751a      	strb	r2, [r3, #20]
      }
      break;
 800cf2c:	e010      	b.n	800cf50 <tcp_close_shutdown_fin+0x88>
    case CLOSE_WAIT:
      err = tcp_send_fin(pcb);
 800cf2e:	6878      	ldr	r0, [r7, #4]
 800cf30:	f003 fec8 	bl	8010cc4 <tcp_send_fin>
 800cf34:	4603      	mov	r3, r0
 800cf36:	73fb      	strb	r3, [r7, #15]
      if (err == ERR_OK) {
 800cf38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d109      	bne.n	800cf54 <tcp_close_shutdown_fin+0x8c>
        MIB2_STATS_INC(mib2.tcpestabresets);
        pcb->state = LAST_ACK;
 800cf40:	687b      	ldr	r3, [r7, #4]
 800cf42:	2209      	movs	r2, #9
 800cf44:	751a      	strb	r2, [r3, #20]
      }
      break;
 800cf46:	e005      	b.n	800cf54 <tcp_close_shutdown_fin+0x8c>
    default:
      /* Has already been closed, do nothing. */
      return ERR_OK;
 800cf48:	2300      	movs	r3, #0
 800cf4a:	e01c      	b.n	800cf86 <tcp_close_shutdown_fin+0xbe>
      break;
 800cf4c:	bf00      	nop
 800cf4e:	e002      	b.n	800cf56 <tcp_close_shutdown_fin+0x8e>
      break;
 800cf50:	bf00      	nop
 800cf52:	e000      	b.n	800cf56 <tcp_close_shutdown_fin+0x8e>
      break;
 800cf54:	bf00      	nop
  }

  if (err == ERR_OK) {
 800cf56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cf5a:	2b00      	cmp	r3, #0
 800cf5c:	d103      	bne.n	800cf66 <tcp_close_shutdown_fin+0x9e>
    /* To ensure all data has been sent when tcp_close returns, we have
       to make sure tcp_output doesn't fail.
       Since we don't really have to ensure all data has been sent when tcp_close
       returns (unsent data is sent from tcp timer functions, also), we don't care
       for the return value of tcp_output for now. */
    tcp_output(pcb);
 800cf5e:	6878      	ldr	r0, [r7, #4]
 800cf60:	f003 ffee 	bl	8010f40 <tcp_output>
 800cf64:	e00d      	b.n	800cf82 <tcp_close_shutdown_fin+0xba>
  } else if (err == ERR_MEM) {
 800cf66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800cf6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800cf6e:	d108      	bne.n	800cf82 <tcp_close_shutdown_fin+0xba>
    /* Mark this pcb for closing. Closing is retried from tcp_tmr. */
    tcp_set_flags(pcb, TF_CLOSEPEND);
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	8b5b      	ldrh	r3, [r3, #26]
 800cf74:	f043 0308 	orr.w	r3, r3, #8
 800cf78:	b29a      	uxth	r2, r3
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	835a      	strh	r2, [r3, #26]
    /* We have to return ERR_OK from here to indicate to the callers that this
       pcb should not be used any more as it will be freed soon via tcp_tmr.
       This is OK here since sending FIN does not guarantee a time frime for
       actually freeing the pcb, either (it is left in closure states for
       remote ACK or timeout) */
    return ERR_OK;
 800cf7e:	2300      	movs	r3, #0
 800cf80:	e001      	b.n	800cf86 <tcp_close_shutdown_fin+0xbe>
  }
  return err;
 800cf82:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800cf86:	4618      	mov	r0, r3
 800cf88:	3710      	adds	r7, #16
 800cf8a:	46bd      	mov	sp, r7
 800cf8c:	bd80      	pop	{r7, pc}
 800cf8e:	bf00      	nop
 800cf90:	08016874 	.word	0x08016874
 800cf94:	08016924 	.word	0x08016924
 800cf98:	080168b8 	.word	0x080168b8

0800cf9c <tcp_close>:
 * @return ERR_OK if connection has been closed
 *         another err_t if closing failed and pcb is not freed
 */
err_t
tcp_close(struct tcp_pcb *pcb)
{
 800cf9c:	b580      	push	{r7, lr}
 800cf9e:	b082      	sub	sp, #8
 800cfa0:	af00      	add	r7, sp, #0
 800cfa2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_close: invalid pcb", pcb != NULL, return ERR_ARG);
 800cfa4:	687b      	ldr	r3, [r7, #4]
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d109      	bne.n	800cfbe <tcp_close+0x22>
 800cfaa:	4b0f      	ldr	r3, [pc, #60]	@ (800cfe8 <tcp_close+0x4c>)
 800cfac:	f44f 72f4 	mov.w	r2, #488	@ 0x1e8
 800cfb0:	490e      	ldr	r1, [pc, #56]	@ (800cfec <tcp_close+0x50>)
 800cfb2:	480f      	ldr	r0, [pc, #60]	@ (800cff0 <tcp_close+0x54>)
 800cfb4:	f007 ff4c 	bl	8014e50 <iprintf>
 800cfb8:	f06f 030f 	mvn.w	r3, #15
 800cfbc:	e00f      	b.n	800cfde <tcp_close+0x42>
  LWIP_DEBUGF(TCP_DEBUG, ("tcp_close: closing in "));

  tcp_debug_print_state(pcb->state);

  if (pcb->state != LISTEN) {
 800cfbe:	687b      	ldr	r3, [r7, #4]
 800cfc0:	7d1b      	ldrb	r3, [r3, #20]
 800cfc2:	2b01      	cmp	r3, #1
 800cfc4:	d006      	beq.n	800cfd4 <tcp_close+0x38>
    /* Set a flag not to receive any more data... */
    tcp_set_flags(pcb, TF_RXCLOSED);
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	8b5b      	ldrh	r3, [r3, #26]
 800cfca:	f043 0310 	orr.w	r3, r3, #16
 800cfce:	b29a      	uxth	r2, r3
 800cfd0:	687b      	ldr	r3, [r7, #4]
 800cfd2:	835a      	strh	r2, [r3, #26]
  }
  /* ... and close */
  return tcp_close_shutdown(pcb, 1);
 800cfd4:	2101      	movs	r1, #1
 800cfd6:	6878      	ldr	r0, [r7, #4]
 800cfd8:	f7ff fe94 	bl	800cd04 <tcp_close_shutdown>
 800cfdc:	4603      	mov	r3, r0
}
 800cfde:	4618      	mov	r0, r3
 800cfe0:	3708      	adds	r7, #8
 800cfe2:	46bd      	mov	sp, r7
 800cfe4:	bd80      	pop	{r7, pc}
 800cfe6:	bf00      	nop
 800cfe8:	08016874 	.word	0x08016874
 800cfec:	08016984 	.word	0x08016984
 800cff0:	080168b8 	.word	0x080168b8

0800cff4 <tcp_abandon>:
 * @param pcb the tcp_pcb to abort
 * @param reset boolean to indicate whether a reset should be sent
 */
void
tcp_abandon(struct tcp_pcb *pcb, int reset)
{
 800cff4:	b580      	push	{r7, lr}
 800cff6:	b08e      	sub	sp, #56	@ 0x38
 800cff8:	af04      	add	r7, sp, #16
 800cffa:	6078      	str	r0, [r7, #4]
 800cffc:	6039      	str	r1, [r7, #0]
#endif /* LWIP_CALLBACK_API */
  void *errf_arg;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_abandon: invalid pcb", pcb != NULL, return);
 800cffe:	687b      	ldr	r3, [r7, #4]
 800d000:	2b00      	cmp	r3, #0
 800d002:	d107      	bne.n	800d014 <tcp_abandon+0x20>
 800d004:	4b52      	ldr	r3, [pc, #328]	@ (800d150 <tcp_abandon+0x15c>)
 800d006:	f240 223d 	movw	r2, #573	@ 0x23d
 800d00a:	4952      	ldr	r1, [pc, #328]	@ (800d154 <tcp_abandon+0x160>)
 800d00c:	4852      	ldr	r0, [pc, #328]	@ (800d158 <tcp_abandon+0x164>)
 800d00e:	f007 ff1f 	bl	8014e50 <iprintf>
 800d012:	e099      	b.n	800d148 <tcp_abandon+0x154>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_abort/tcp_abandon for listen-pcbs",
 800d014:	687b      	ldr	r3, [r7, #4]
 800d016:	7d1b      	ldrb	r3, [r3, #20]
 800d018:	2b01      	cmp	r3, #1
 800d01a:	d106      	bne.n	800d02a <tcp_abandon+0x36>
 800d01c:	4b4c      	ldr	r3, [pc, #304]	@ (800d150 <tcp_abandon+0x15c>)
 800d01e:	f44f 7210 	mov.w	r2, #576	@ 0x240
 800d022:	494e      	ldr	r1, [pc, #312]	@ (800d15c <tcp_abandon+0x168>)
 800d024:	484c      	ldr	r0, [pc, #304]	@ (800d158 <tcp_abandon+0x164>)
 800d026:	f007 ff13 	bl	8014e50 <iprintf>
              pcb->state != LISTEN);
  /* Figure out on which TCP PCB list we are, and remove us. If we
     are in an active state, call the receive function associated with
     the PCB with a NULL argument, and send an RST to the remote end. */
  if (pcb->state == TIME_WAIT) {
 800d02a:	687b      	ldr	r3, [r7, #4]
 800d02c:	7d1b      	ldrb	r3, [r3, #20]
 800d02e:	2b0a      	cmp	r3, #10
 800d030:	d107      	bne.n	800d042 <tcp_abandon+0x4e>
    tcp_pcb_remove(&tcp_tw_pcbs, pcb);
 800d032:	6879      	ldr	r1, [r7, #4]
 800d034:	484a      	ldr	r0, [pc, #296]	@ (800d160 <tcp_abandon+0x16c>)
 800d036:	f000 ffc5 	bl	800dfc4 <tcp_pcb_remove>
    tcp_free(pcb);
 800d03a:	6878      	ldr	r0, [r7, #4]
 800d03c:	f7ff fdb0 	bl	800cba0 <tcp_free>
 800d040:	e082      	b.n	800d148 <tcp_abandon+0x154>
  } else {
    int send_rst = 0;
 800d042:	2300      	movs	r3, #0
 800d044:	627b      	str	r3, [r7, #36]	@ 0x24
    u16_t local_port = 0;
 800d046:	2300      	movs	r3, #0
 800d048:	847b      	strh	r3, [r7, #34]	@ 0x22
    enum tcp_state last_state;
    seqno = pcb->snd_nxt;
 800d04a:	687b      	ldr	r3, [r7, #4]
 800d04c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d04e:	61bb      	str	r3, [r7, #24]
    ackno = pcb->rcv_nxt;
 800d050:	687b      	ldr	r3, [r7, #4]
 800d052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d054:	617b      	str	r3, [r7, #20]
#if LWIP_CALLBACK_API
    errf = pcb->errf;
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d05c:	613b      	str	r3, [r7, #16]
#endif /* LWIP_CALLBACK_API */
    errf_arg = pcb->callback_arg;
 800d05e:	687b      	ldr	r3, [r7, #4]
 800d060:	691b      	ldr	r3, [r3, #16]
 800d062:	60fb      	str	r3, [r7, #12]
    if (pcb->state == CLOSED) {
 800d064:	687b      	ldr	r3, [r7, #4]
 800d066:	7d1b      	ldrb	r3, [r3, #20]
 800d068:	2b00      	cmp	r3, #0
 800d06a:	d126      	bne.n	800d0ba <tcp_abandon+0xc6>
      if (pcb->local_port != 0) {
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	8adb      	ldrh	r3, [r3, #22]
 800d070:	2b00      	cmp	r3, #0
 800d072:	d02e      	beq.n	800d0d2 <tcp_abandon+0xde>
        /* bound, not yet opened */
        TCP_RMV(&tcp_bound_pcbs, pcb);
 800d074:	4b3b      	ldr	r3, [pc, #236]	@ (800d164 <tcp_abandon+0x170>)
 800d076:	681b      	ldr	r3, [r3, #0]
 800d078:	687a      	ldr	r2, [r7, #4]
 800d07a:	429a      	cmp	r2, r3
 800d07c:	d105      	bne.n	800d08a <tcp_abandon+0x96>
 800d07e:	4b39      	ldr	r3, [pc, #228]	@ (800d164 <tcp_abandon+0x170>)
 800d080:	681b      	ldr	r3, [r3, #0]
 800d082:	68db      	ldr	r3, [r3, #12]
 800d084:	4a37      	ldr	r2, [pc, #220]	@ (800d164 <tcp_abandon+0x170>)
 800d086:	6013      	str	r3, [r2, #0]
 800d088:	e013      	b.n	800d0b2 <tcp_abandon+0xbe>
 800d08a:	4b36      	ldr	r3, [pc, #216]	@ (800d164 <tcp_abandon+0x170>)
 800d08c:	681b      	ldr	r3, [r3, #0]
 800d08e:	61fb      	str	r3, [r7, #28]
 800d090:	e00c      	b.n	800d0ac <tcp_abandon+0xb8>
 800d092:	69fb      	ldr	r3, [r7, #28]
 800d094:	68db      	ldr	r3, [r3, #12]
 800d096:	687a      	ldr	r2, [r7, #4]
 800d098:	429a      	cmp	r2, r3
 800d09a:	d104      	bne.n	800d0a6 <tcp_abandon+0xb2>
 800d09c:	687b      	ldr	r3, [r7, #4]
 800d09e:	68da      	ldr	r2, [r3, #12]
 800d0a0:	69fb      	ldr	r3, [r7, #28]
 800d0a2:	60da      	str	r2, [r3, #12]
 800d0a4:	e005      	b.n	800d0b2 <tcp_abandon+0xbe>
 800d0a6:	69fb      	ldr	r3, [r7, #28]
 800d0a8:	68db      	ldr	r3, [r3, #12]
 800d0aa:	61fb      	str	r3, [r7, #28]
 800d0ac:	69fb      	ldr	r3, [r7, #28]
 800d0ae:	2b00      	cmp	r3, #0
 800d0b0:	d1ef      	bne.n	800d092 <tcp_abandon+0x9e>
 800d0b2:	687b      	ldr	r3, [r7, #4]
 800d0b4:	2200      	movs	r2, #0
 800d0b6:	60da      	str	r2, [r3, #12]
 800d0b8:	e00b      	b.n	800d0d2 <tcp_abandon+0xde>
      }
    } else {
      send_rst = reset;
 800d0ba:	683b      	ldr	r3, [r7, #0]
 800d0bc:	627b      	str	r3, [r7, #36]	@ 0x24
      local_port = pcb->local_port;
 800d0be:	687b      	ldr	r3, [r7, #4]
 800d0c0:	8adb      	ldrh	r3, [r3, #22]
 800d0c2:	847b      	strh	r3, [r7, #34]	@ 0x22
      TCP_PCB_REMOVE_ACTIVE(pcb);
 800d0c4:	6879      	ldr	r1, [r7, #4]
 800d0c6:	4828      	ldr	r0, [pc, #160]	@ (800d168 <tcp_abandon+0x174>)
 800d0c8:	f000 ff7c 	bl	800dfc4 <tcp_pcb_remove>
 800d0cc:	4b27      	ldr	r3, [pc, #156]	@ (800d16c <tcp_abandon+0x178>)
 800d0ce:	2201      	movs	r2, #1
 800d0d0:	701a      	strb	r2, [r3, #0]
    }
    if (pcb->unacked != NULL) {
 800d0d2:	687b      	ldr	r3, [r7, #4]
 800d0d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d0d6:	2b00      	cmp	r3, #0
 800d0d8:	d004      	beq.n	800d0e4 <tcp_abandon+0xf0>
      tcp_segs_free(pcb->unacked);
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d0de:	4618      	mov	r0, r3
 800d0e0:	f000 fd1e 	bl	800db20 <tcp_segs_free>
    }
    if (pcb->unsent != NULL) {
 800d0e4:	687b      	ldr	r3, [r7, #4]
 800d0e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d0e8:	2b00      	cmp	r3, #0
 800d0ea:	d004      	beq.n	800d0f6 <tcp_abandon+0x102>
      tcp_segs_free(pcb->unsent);
 800d0ec:	687b      	ldr	r3, [r7, #4]
 800d0ee:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d0f0:	4618      	mov	r0, r3
 800d0f2:	f000 fd15 	bl	800db20 <tcp_segs_free>
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800d0f6:	687b      	ldr	r3, [r7, #4]
 800d0f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	d004      	beq.n	800d108 <tcp_abandon+0x114>
      tcp_segs_free(pcb->ooseq);
 800d0fe:	687b      	ldr	r3, [r7, #4]
 800d100:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d102:	4618      	mov	r0, r3
 800d104:	f000 fd0c 	bl	800db20 <tcp_segs_free>
    }
#endif /* TCP_QUEUE_OOSEQ */
    tcp_backlog_accepted(pcb);
    if (send_rst) {
 800d108:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d10a:	2b00      	cmp	r3, #0
 800d10c:	d00e      	beq.n	800d12c <tcp_abandon+0x138>
      LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_abandon: sending RST\n"));
      tcp_rst(pcb, seqno, ackno, &pcb->local_ip, &pcb->remote_ip, local_port, pcb->remote_port);
 800d10e:	6879      	ldr	r1, [r7, #4]
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	3304      	adds	r3, #4
 800d114:	687a      	ldr	r2, [r7, #4]
 800d116:	8b12      	ldrh	r2, [r2, #24]
 800d118:	9202      	str	r2, [sp, #8]
 800d11a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800d11c:	9201      	str	r2, [sp, #4]
 800d11e:	9300      	str	r3, [sp, #0]
 800d120:	460b      	mov	r3, r1
 800d122:	697a      	ldr	r2, [r7, #20]
 800d124:	69b9      	ldr	r1, [r7, #24]
 800d126:	6878      	ldr	r0, [r7, #4]
 800d128:	f004 fcbe 	bl	8011aa8 <tcp_rst>
    }
    last_state = pcb->state;
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	7d1b      	ldrb	r3, [r3, #20]
 800d130:	72fb      	strb	r3, [r7, #11]
    tcp_free(pcb);
 800d132:	6878      	ldr	r0, [r7, #4]
 800d134:	f7ff fd34 	bl	800cba0 <tcp_free>
    TCP_EVENT_ERR(last_state, errf, errf_arg, ERR_ABRT);
 800d138:	693b      	ldr	r3, [r7, #16]
 800d13a:	2b00      	cmp	r3, #0
 800d13c:	d004      	beq.n	800d148 <tcp_abandon+0x154>
 800d13e:	693b      	ldr	r3, [r7, #16]
 800d140:	f06f 010c 	mvn.w	r1, #12
 800d144:	68f8      	ldr	r0, [r7, #12]
 800d146:	4798      	blx	r3
  }
}
 800d148:	3728      	adds	r7, #40	@ 0x28
 800d14a:	46bd      	mov	sp, r7
 800d14c:	bd80      	pop	{r7, pc}
 800d14e:	bf00      	nop
 800d150:	08016874 	.word	0x08016874
 800d154:	080169b8 	.word	0x080169b8
 800d158:	080168b8 	.word	0x080168b8
 800d15c:	080169d4 	.word	0x080169d4
 800d160:	24007d48 	.word	0x24007d48
 800d164:	24007d3c 	.word	0x24007d3c
 800d168:	24007d44 	.word	0x24007d44
 800d16c:	24007d4c 	.word	0x24007d4c

0800d170 <tcp_abort>:
 *
 * @param pcb the tcp pcb to abort
 */
void
tcp_abort(struct tcp_pcb *pcb)
{
 800d170:	b580      	push	{r7, lr}
 800d172:	b082      	sub	sp, #8
 800d174:	af00      	add	r7, sp, #0
 800d176:	6078      	str	r0, [r7, #4]
  tcp_abandon(pcb, 1);
 800d178:	2101      	movs	r1, #1
 800d17a:	6878      	ldr	r0, [r7, #4]
 800d17c:	f7ff ff3a 	bl	800cff4 <tcp_abandon>
}
 800d180:	bf00      	nop
 800d182:	3708      	adds	r7, #8
 800d184:	46bd      	mov	sp, r7
 800d186:	bd80      	pop	{r7, pc}

0800d188 <tcp_update_rcv_ann_wnd>:
 * Returns how much extra window would be advertised if we sent an
 * update now.
 */
u32_t
tcp_update_rcv_ann_wnd(struct tcp_pcb *pcb)
{
 800d188:	b580      	push	{r7, lr}
 800d18a:	b084      	sub	sp, #16
 800d18c:	af00      	add	r7, sp, #0
 800d18e:	6078      	str	r0, [r7, #4]
  u32_t new_right_edge;

  LWIP_ASSERT("tcp_update_rcv_ann_wnd: invalid pcb", pcb != NULL);
 800d190:	687b      	ldr	r3, [r7, #4]
 800d192:	2b00      	cmp	r3, #0
 800d194:	d106      	bne.n	800d1a4 <tcp_update_rcv_ann_wnd+0x1c>
 800d196:	4b25      	ldr	r3, [pc, #148]	@ (800d22c <tcp_update_rcv_ann_wnd+0xa4>)
 800d198:	f240 32a6 	movw	r2, #934	@ 0x3a6
 800d19c:	4924      	ldr	r1, [pc, #144]	@ (800d230 <tcp_update_rcv_ann_wnd+0xa8>)
 800d19e:	4825      	ldr	r0, [pc, #148]	@ (800d234 <tcp_update_rcv_ann_wnd+0xac>)
 800d1a0:	f007 fe56 	bl	8014e50 <iprintf>
  new_right_edge = pcb->rcv_nxt + pcb->rcv_wnd;
 800d1a4:	687b      	ldr	r3, [r7, #4]
 800d1a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d1a8:	687a      	ldr	r2, [r7, #4]
 800d1aa:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 800d1ac:	4413      	add	r3, r2
 800d1ae:	60fb      	str	r3, [r7, #12]

  if (TCP_SEQ_GEQ(new_right_edge, pcb->rcv_ann_right_edge + LWIP_MIN((TCP_WND / 2), pcb->mss))) {
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1b4:	687a      	ldr	r2, [r7, #4]
 800d1b6:	8e52      	ldrh	r2, [r2, #50]	@ 0x32
 800d1b8:	f5b2 6f86 	cmp.w	r2, #1072	@ 0x430
 800d1bc:	bf28      	it	cs
 800d1be:	f44f 6286 	movcs.w	r2, #1072	@ 0x430
 800d1c2:	b292      	uxth	r2, r2
 800d1c4:	4413      	add	r3, r2
 800d1c6:	68fa      	ldr	r2, [r7, #12]
 800d1c8:	1ad3      	subs	r3, r2, r3
 800d1ca:	2b00      	cmp	r3, #0
 800d1cc:	db08      	blt.n	800d1e0 <tcp_update_rcv_ann_wnd+0x58>
    /* we can advertise more window */
    pcb->rcv_ann_wnd = pcb->rcv_wnd;
 800d1ce:	687b      	ldr	r3, [r7, #4]
 800d1d0:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    return new_right_edge - pcb->rcv_ann_right_edge;
 800d1d6:	687b      	ldr	r3, [r7, #4]
 800d1d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1da:	68fa      	ldr	r2, [r7, #12]
 800d1dc:	1ad3      	subs	r3, r2, r3
 800d1de:	e020      	b.n	800d222 <tcp_update_rcv_ann_wnd+0x9a>
  } else {
    if (TCP_SEQ_GT(pcb->rcv_nxt, pcb->rcv_ann_right_edge)) {
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d1e4:	687b      	ldr	r3, [r7, #4]
 800d1e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d1e8:	1ad3      	subs	r3, r2, r3
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	dd03      	ble.n	800d1f6 <tcp_update_rcv_ann_wnd+0x6e>
      /* Can happen due to other end sending out of advertised window,
       * but within actual available (but not yet advertised) window */
      pcb->rcv_ann_wnd = 0;
 800d1ee:	687b      	ldr	r3, [r7, #4]
 800d1f0:	2200      	movs	r2, #0
 800d1f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800d1f4:	e014      	b.n	800d220 <tcp_update_rcv_ann_wnd+0x98>
    } else {
      /* keep the right edge of window constant */
      u32_t new_rcv_ann_wnd = pcb->rcv_ann_right_edge - pcb->rcv_nxt;
 800d1f6:	687b      	ldr	r3, [r7, #4]
 800d1f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800d1fa:	687b      	ldr	r3, [r7, #4]
 800d1fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d1fe:	1ad3      	subs	r3, r2, r3
 800d200:	60bb      	str	r3, [r7, #8]
#if !LWIP_WND_SCALE
      LWIP_ASSERT("new_rcv_ann_wnd <= 0xffff", new_rcv_ann_wnd <= 0xffff);
 800d202:	68bb      	ldr	r3, [r7, #8]
 800d204:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800d208:	d306      	bcc.n	800d218 <tcp_update_rcv_ann_wnd+0x90>
 800d20a:	4b08      	ldr	r3, [pc, #32]	@ (800d22c <tcp_update_rcv_ann_wnd+0xa4>)
 800d20c:	f240 32b6 	movw	r2, #950	@ 0x3b6
 800d210:	4909      	ldr	r1, [pc, #36]	@ (800d238 <tcp_update_rcv_ann_wnd+0xb0>)
 800d212:	4808      	ldr	r0, [pc, #32]	@ (800d234 <tcp_update_rcv_ann_wnd+0xac>)
 800d214:	f007 fe1c 	bl	8014e50 <iprintf>
#endif
      pcb->rcv_ann_wnd = (tcpwnd_size_t)new_rcv_ann_wnd;
 800d218:	68bb      	ldr	r3, [r7, #8]
 800d21a:	b29a      	uxth	r2, r3
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
    return 0;
 800d220:	2300      	movs	r3, #0
  }
}
 800d222:	4618      	mov	r0, r3
 800d224:	3710      	adds	r7, #16
 800d226:	46bd      	mov	sp, r7
 800d228:	bd80      	pop	{r7, pc}
 800d22a:	bf00      	nop
 800d22c:	08016874 	.word	0x08016874
 800d230:	08016ad0 	.word	0x08016ad0
 800d234:	080168b8 	.word	0x080168b8
 800d238:	08016af4 	.word	0x08016af4

0800d23c <tcp_recved>:
 * @param pcb the tcp_pcb for which data is read
 * @param len the amount of bytes that have been read by the application
 */
void
tcp_recved(struct tcp_pcb *pcb, u16_t len)
{
 800d23c:	b580      	push	{r7, lr}
 800d23e:	b084      	sub	sp, #16
 800d240:	af00      	add	r7, sp, #0
 800d242:	6078      	str	r0, [r7, #4]
 800d244:	460b      	mov	r3, r1
 800d246:	807b      	strh	r3, [r7, #2]
  u32_t wnd_inflation;
  tcpwnd_size_t rcv_wnd;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("tcp_recved: invalid pcb", pcb != NULL, return);
 800d248:	687b      	ldr	r3, [r7, #4]
 800d24a:	2b00      	cmp	r3, #0
 800d24c:	d107      	bne.n	800d25e <tcp_recved+0x22>
 800d24e:	4b1f      	ldr	r3, [pc, #124]	@ (800d2cc <tcp_recved+0x90>)
 800d250:	f240 32cf 	movw	r2, #975	@ 0x3cf
 800d254:	491e      	ldr	r1, [pc, #120]	@ (800d2d0 <tcp_recved+0x94>)
 800d256:	481f      	ldr	r0, [pc, #124]	@ (800d2d4 <tcp_recved+0x98>)
 800d258:	f007 fdfa 	bl	8014e50 <iprintf>
 800d25c:	e032      	b.n	800d2c4 <tcp_recved+0x88>

  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_recved for listen-pcbs",
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	7d1b      	ldrb	r3, [r3, #20]
 800d262:	2b01      	cmp	r3, #1
 800d264:	d106      	bne.n	800d274 <tcp_recved+0x38>
 800d266:	4b19      	ldr	r3, [pc, #100]	@ (800d2cc <tcp_recved+0x90>)
 800d268:	f240 32d2 	movw	r2, #978	@ 0x3d2
 800d26c:	491a      	ldr	r1, [pc, #104]	@ (800d2d8 <tcp_recved+0x9c>)
 800d26e:	4819      	ldr	r0, [pc, #100]	@ (800d2d4 <tcp_recved+0x98>)
 800d270:	f007 fdee 	bl	8014e50 <iprintf>
              pcb->state != LISTEN);

  rcv_wnd = (tcpwnd_size_t)(pcb->rcv_wnd + len);
 800d274:	687b      	ldr	r3, [r7, #4]
 800d276:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800d278:	887b      	ldrh	r3, [r7, #2]
 800d27a:	4413      	add	r3, r2
 800d27c:	81fb      	strh	r3, [r7, #14]
  if ((rcv_wnd > TCP_WND_MAX(pcb)) || (rcv_wnd < pcb->rcv_wnd)) {
 800d27e:	89fb      	ldrh	r3, [r7, #14]
 800d280:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800d284:	d804      	bhi.n	800d290 <tcp_recved+0x54>
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800d28a:	89fa      	ldrh	r2, [r7, #14]
 800d28c:	429a      	cmp	r2, r3
 800d28e:	d204      	bcs.n	800d29a <tcp_recved+0x5e>
    /* window got too big or tcpwnd_size_t overflow */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: window got too big or tcpwnd_size_t overflow\n"));
    pcb->rcv_wnd = TCP_WND_MAX(pcb);
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800d296:	851a      	strh	r2, [r3, #40]	@ 0x28
 800d298:	e002      	b.n	800d2a0 <tcp_recved+0x64>
  } else  {
    pcb->rcv_wnd = rcv_wnd;
 800d29a:	687b      	ldr	r3, [r7, #4]
 800d29c:	89fa      	ldrh	r2, [r7, #14]
 800d29e:	851a      	strh	r2, [r3, #40]	@ 0x28
  }

  wnd_inflation = tcp_update_rcv_ann_wnd(pcb);
 800d2a0:	6878      	ldr	r0, [r7, #4]
 800d2a2:	f7ff ff71 	bl	800d188 <tcp_update_rcv_ann_wnd>
 800d2a6:	60b8      	str	r0, [r7, #8]

  /* If the change in the right edge of window is significant (default
   * watermark is TCP_WND/4), then send an explicit update now.
   * Otherwise wait for a packet to be sent in the normal course of
   * events (or more window to be available later) */
  if (wnd_inflation >= TCP_WND_UPDATE_THRESHOLD) {
 800d2a8:	68bb      	ldr	r3, [r7, #8]
 800d2aa:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 800d2ae:	d309      	bcc.n	800d2c4 <tcp_recved+0x88>
    tcp_ack_now(pcb);
 800d2b0:	687b      	ldr	r3, [r7, #4]
 800d2b2:	8b5b      	ldrh	r3, [r3, #26]
 800d2b4:	f043 0302 	orr.w	r3, r3, #2
 800d2b8:	b29a      	uxth	r2, r3
 800d2ba:	687b      	ldr	r3, [r7, #4]
 800d2bc:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800d2be:	6878      	ldr	r0, [r7, #4]
 800d2c0:	f003 fe3e 	bl	8010f40 <tcp_output>
  }

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_recved: received %"U16_F" bytes, wnd %"TCPWNDSIZE_F" (%"TCPWNDSIZE_F").\n",
                          len, pcb->rcv_wnd, (u16_t)(TCP_WND_MAX(pcb) - pcb->rcv_wnd)));
}
 800d2c4:	3710      	adds	r7, #16
 800d2c6:	46bd      	mov	sp, r7
 800d2c8:	bd80      	pop	{r7, pc}
 800d2ca:	bf00      	nop
 800d2cc:	08016874 	.word	0x08016874
 800d2d0:	08016b10 	.word	0x08016b10
 800d2d4:	080168b8 	.word	0x080168b8
 800d2d8:	08016b28 	.word	0x08016b28

0800d2dc <tcp_slowtmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_slowtmr(void)
{
 800d2dc:	b5b0      	push	{r4, r5, r7, lr}
 800d2de:	b090      	sub	sp, #64	@ 0x40
 800d2e0:	af04      	add	r7, sp, #16
  tcpwnd_size_t eff_wnd;
  u8_t pcb_remove;      /* flag if a PCB should be removed */
  u8_t pcb_reset;       /* flag if a RST should be sent when removing */
  err_t err;

  err = ERR_OK;
 800d2e2:	2300      	movs	r3, #0
 800d2e4:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  ++tcp_ticks;
 800d2e8:	4b95      	ldr	r3, [pc, #596]	@ (800d540 <tcp_slowtmr+0x264>)
 800d2ea:	681b      	ldr	r3, [r3, #0]
 800d2ec:	3301      	adds	r3, #1
 800d2ee:	4a94      	ldr	r2, [pc, #592]	@ (800d540 <tcp_slowtmr+0x264>)
 800d2f0:	6013      	str	r3, [r2, #0]
  ++tcp_timer_ctr;
 800d2f2:	4b94      	ldr	r3, [pc, #592]	@ (800d544 <tcp_slowtmr+0x268>)
 800d2f4:	781b      	ldrb	r3, [r3, #0]
 800d2f6:	3301      	adds	r3, #1
 800d2f8:	b2da      	uxtb	r2, r3
 800d2fa:	4b92      	ldr	r3, [pc, #584]	@ (800d544 <tcp_slowtmr+0x268>)
 800d2fc:	701a      	strb	r2, [r3, #0]
 800d2fe:	e000      	b.n	800d302 <tcp_slowtmr+0x26>
        prev->polltmr = 0;
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_slowtmr: polling application\n"));
        tcp_active_pcbs_changed = 0;
        TCP_EVENT_POLL(prev, err);
        if (tcp_active_pcbs_changed) {
          goto tcp_slowtmr_start;
 800d300:	bf00      	nop
  prev = NULL;
 800d302:	2300      	movs	r3, #0
 800d304:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_active_pcbs;
 800d306:	4b90      	ldr	r3, [pc, #576]	@ (800d548 <tcp_slowtmr+0x26c>)
 800d308:	681b      	ldr	r3, [r3, #0]
 800d30a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800d30c:	e29d      	b.n	800d84a <tcp_slowtmr+0x56e>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != CLOSED\n", pcb->state != CLOSED);
 800d30e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d310:	7d1b      	ldrb	r3, [r3, #20]
 800d312:	2b00      	cmp	r3, #0
 800d314:	d106      	bne.n	800d324 <tcp_slowtmr+0x48>
 800d316:	4b8d      	ldr	r3, [pc, #564]	@ (800d54c <tcp_slowtmr+0x270>)
 800d318:	f240 42be 	movw	r2, #1214	@ 0x4be
 800d31c:	498c      	ldr	r1, [pc, #560]	@ (800d550 <tcp_slowtmr+0x274>)
 800d31e:	488d      	ldr	r0, [pc, #564]	@ (800d554 <tcp_slowtmr+0x278>)
 800d320:	f007 fd96 	bl	8014e50 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != LISTEN\n", pcb->state != LISTEN);
 800d324:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d326:	7d1b      	ldrb	r3, [r3, #20]
 800d328:	2b01      	cmp	r3, #1
 800d32a:	d106      	bne.n	800d33a <tcp_slowtmr+0x5e>
 800d32c:	4b87      	ldr	r3, [pc, #540]	@ (800d54c <tcp_slowtmr+0x270>)
 800d32e:	f240 42bf 	movw	r2, #1215	@ 0x4bf
 800d332:	4989      	ldr	r1, [pc, #548]	@ (800d558 <tcp_slowtmr+0x27c>)
 800d334:	4887      	ldr	r0, [pc, #540]	@ (800d554 <tcp_slowtmr+0x278>)
 800d336:	f007 fd8b 	bl	8014e50 <iprintf>
    LWIP_ASSERT("tcp_slowtmr: active pcb->state != TIME-WAIT\n", pcb->state != TIME_WAIT);
 800d33a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d33c:	7d1b      	ldrb	r3, [r3, #20]
 800d33e:	2b0a      	cmp	r3, #10
 800d340:	d106      	bne.n	800d350 <tcp_slowtmr+0x74>
 800d342:	4b82      	ldr	r3, [pc, #520]	@ (800d54c <tcp_slowtmr+0x270>)
 800d344:	f44f 6298 	mov.w	r2, #1216	@ 0x4c0
 800d348:	4984      	ldr	r1, [pc, #528]	@ (800d55c <tcp_slowtmr+0x280>)
 800d34a:	4882      	ldr	r0, [pc, #520]	@ (800d554 <tcp_slowtmr+0x278>)
 800d34c:	f007 fd80 	bl	8014e50 <iprintf>
    if (pcb->last_timer == tcp_timer_ctr) {
 800d350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d352:	7f9a      	ldrb	r2, [r3, #30]
 800d354:	4b7b      	ldr	r3, [pc, #492]	@ (800d544 <tcp_slowtmr+0x268>)
 800d356:	781b      	ldrb	r3, [r3, #0]
 800d358:	429a      	cmp	r2, r3
 800d35a:	d105      	bne.n	800d368 <tcp_slowtmr+0x8c>
      prev = pcb;
 800d35c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d35e:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800d360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d362:	68db      	ldr	r3, [r3, #12]
 800d364:	62fb      	str	r3, [r7, #44]	@ 0x2c
      continue;
 800d366:	e270      	b.n	800d84a <tcp_slowtmr+0x56e>
    pcb->last_timer = tcp_timer_ctr;
 800d368:	4b76      	ldr	r3, [pc, #472]	@ (800d544 <tcp_slowtmr+0x268>)
 800d36a:	781a      	ldrb	r2, [r3, #0]
 800d36c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d36e:	779a      	strb	r2, [r3, #30]
    pcb_remove = 0;
 800d370:	2300      	movs	r3, #0
 800d372:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    pcb_reset = 0;
 800d376:	2300      	movs	r3, #0
 800d378:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
    if (pcb->state == SYN_SENT && pcb->nrtx >= TCP_SYNMAXRTX) {
 800d37c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d37e:	7d1b      	ldrb	r3, [r3, #20]
 800d380:	2b02      	cmp	r3, #2
 800d382:	d10a      	bne.n	800d39a <tcp_slowtmr+0xbe>
 800d384:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d386:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d38a:	2b05      	cmp	r3, #5
 800d38c:	d905      	bls.n	800d39a <tcp_slowtmr+0xbe>
      ++pcb_remove;
 800d38e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d392:	3301      	adds	r3, #1
 800d394:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d398:	e11e      	b.n	800d5d8 <tcp_slowtmr+0x2fc>
    } else if (pcb->nrtx >= TCP_MAXRTX) {
 800d39a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d39c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d3a0:	2b0b      	cmp	r3, #11
 800d3a2:	d905      	bls.n	800d3b0 <tcp_slowtmr+0xd4>
      ++pcb_remove;
 800d3a4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d3a8:	3301      	adds	r3, #1
 800d3aa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d3ae:	e113      	b.n	800d5d8 <tcp_slowtmr+0x2fc>
      if (pcb->persist_backoff > 0) {
 800d3b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3b2:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800d3b6:	2b00      	cmp	r3, #0
 800d3b8:	d075      	beq.n	800d4a6 <tcp_slowtmr+0x1ca>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with in-flight data", pcb->unacked == NULL);
 800d3ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d3be:	2b00      	cmp	r3, #0
 800d3c0:	d006      	beq.n	800d3d0 <tcp_slowtmr+0xf4>
 800d3c2:	4b62      	ldr	r3, [pc, #392]	@ (800d54c <tcp_slowtmr+0x270>)
 800d3c4:	f240 42d4 	movw	r2, #1236	@ 0x4d4
 800d3c8:	4965      	ldr	r1, [pc, #404]	@ (800d560 <tcp_slowtmr+0x284>)
 800d3ca:	4862      	ldr	r0, [pc, #392]	@ (800d554 <tcp_slowtmr+0x278>)
 800d3cc:	f007 fd40 	bl	8014e50 <iprintf>
        LWIP_ASSERT("tcp_slowtimr: persist ticking with empty send buffer", pcb->unsent != NULL);
 800d3d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3d2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d106      	bne.n	800d3e6 <tcp_slowtmr+0x10a>
 800d3d8:	4b5c      	ldr	r3, [pc, #368]	@ (800d54c <tcp_slowtmr+0x270>)
 800d3da:	f240 42d5 	movw	r2, #1237	@ 0x4d5
 800d3de:	4961      	ldr	r1, [pc, #388]	@ (800d564 <tcp_slowtmr+0x288>)
 800d3e0:	485c      	ldr	r0, [pc, #368]	@ (800d554 <tcp_slowtmr+0x278>)
 800d3e2:	f007 fd35 	bl	8014e50 <iprintf>
        if (pcb->persist_probe >= TCP_MAXRTX) {
 800d3e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3e8:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 800d3ec:	2b0b      	cmp	r3, #11
 800d3ee:	d905      	bls.n	800d3fc <tcp_slowtmr+0x120>
          ++pcb_remove; /* max probes reached */
 800d3f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d3f4:	3301      	adds	r3, #1
 800d3f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800d3fa:	e0ed      	b.n	800d5d8 <tcp_slowtmr+0x2fc>
          u8_t backoff_cnt = tcp_persist_backoff[pcb->persist_backoff - 1];
 800d3fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d3fe:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800d402:	3b01      	subs	r3, #1
 800d404:	4a58      	ldr	r2, [pc, #352]	@ (800d568 <tcp_slowtmr+0x28c>)
 800d406:	5cd3      	ldrb	r3, [r2, r3]
 800d408:	747b      	strb	r3, [r7, #17]
          if (pcb->persist_cnt < backoff_cnt) {
 800d40a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d40c:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800d410:	7c7a      	ldrb	r2, [r7, #17]
 800d412:	429a      	cmp	r2, r3
 800d414:	d907      	bls.n	800d426 <tcp_slowtmr+0x14a>
            pcb->persist_cnt++;
 800d416:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d418:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800d41c:	3301      	adds	r3, #1
 800d41e:	b2da      	uxtb	r2, r3
 800d420:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d422:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
          if (pcb->persist_cnt >= backoff_cnt) {
 800d426:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d428:	f893 3098 	ldrb.w	r3, [r3, #152]	@ 0x98
 800d42c:	7c7a      	ldrb	r2, [r7, #17]
 800d42e:	429a      	cmp	r2, r3
 800d430:	f200 80d2 	bhi.w	800d5d8 <tcp_slowtmr+0x2fc>
            int next_slot = 1; /* increment timer to next slot */
 800d434:	2301      	movs	r3, #1
 800d436:	623b      	str	r3, [r7, #32]
            if (pcb->snd_wnd == 0) {
 800d438:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d43a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d43e:	2b00      	cmp	r3, #0
 800d440:	d108      	bne.n	800d454 <tcp_slowtmr+0x178>
              if (tcp_zero_window_probe(pcb) != ERR_OK) {
 800d442:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d444:	f004 fc24 	bl	8011c90 <tcp_zero_window_probe>
 800d448:	4603      	mov	r3, r0
 800d44a:	2b00      	cmp	r3, #0
 800d44c:	d014      	beq.n	800d478 <tcp_slowtmr+0x19c>
                next_slot = 0; /* try probe again with current slot */
 800d44e:	2300      	movs	r3, #0
 800d450:	623b      	str	r3, [r7, #32]
 800d452:	e011      	b.n	800d478 <tcp_slowtmr+0x19c>
              if (tcp_split_unsent_seg(pcb, (u16_t)pcb->snd_wnd) == ERR_OK) {
 800d454:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d456:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800d45a:	4619      	mov	r1, r3
 800d45c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d45e:	f003 fae9 	bl	8010a34 <tcp_split_unsent_seg>
 800d462:	4603      	mov	r3, r0
 800d464:	2b00      	cmp	r3, #0
 800d466:	d107      	bne.n	800d478 <tcp_slowtmr+0x19c>
                if (tcp_output(pcb) == ERR_OK) {
 800d468:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d46a:	f003 fd69 	bl	8010f40 <tcp_output>
 800d46e:	4603      	mov	r3, r0
 800d470:	2b00      	cmp	r3, #0
 800d472:	d101      	bne.n	800d478 <tcp_slowtmr+0x19c>
                  next_slot = 0;
 800d474:	2300      	movs	r3, #0
 800d476:	623b      	str	r3, [r7, #32]
            if (next_slot) {
 800d478:	6a3b      	ldr	r3, [r7, #32]
 800d47a:	2b00      	cmp	r3, #0
 800d47c:	f000 80ac 	beq.w	800d5d8 <tcp_slowtmr+0x2fc>
              pcb->persist_cnt = 0;
 800d480:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d482:	2200      	movs	r2, #0
 800d484:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
              if (pcb->persist_backoff < sizeof(tcp_persist_backoff)) {
 800d488:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d48a:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800d48e:	2b06      	cmp	r3, #6
 800d490:	f200 80a2 	bhi.w	800d5d8 <tcp_slowtmr+0x2fc>
                pcb->persist_backoff++;
 800d494:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d496:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 800d49a:	3301      	adds	r3, #1
 800d49c:	b2da      	uxtb	r2, r3
 800d49e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4a0:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
 800d4a4:	e098      	b.n	800d5d8 <tcp_slowtmr+0x2fc>
        if ((pcb->rtime >= 0) && (pcb->rtime < 0x7FFF)) {
 800d4a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4a8:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800d4ac:	2b00      	cmp	r3, #0
 800d4ae:	db0f      	blt.n	800d4d0 <tcp_slowtmr+0x1f4>
 800d4b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4b2:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800d4b6:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800d4ba:	4293      	cmp	r3, r2
 800d4bc:	d008      	beq.n	800d4d0 <tcp_slowtmr+0x1f4>
          ++pcb->rtime;
 800d4be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4c0:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800d4c4:	b29b      	uxth	r3, r3
 800d4c6:	3301      	adds	r3, #1
 800d4c8:	b29b      	uxth	r3, r3
 800d4ca:	b21a      	sxth	r2, r3
 800d4cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4ce:	861a      	strh	r2, [r3, #48]	@ 0x30
        if (pcb->rtime >= pcb->rto) {
 800d4d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4d2:	f9b3 2030 	ldrsh.w	r2, [r3, #48]	@ 0x30
 800d4d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4d8:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800d4dc:	429a      	cmp	r2, r3
 800d4de:	db7b      	blt.n	800d5d8 <tcp_slowtmr+0x2fc>
          if ((tcp_rexmit_rto_prepare(pcb) == ERR_OK) || ((pcb->unacked == NULL) && (pcb->unsent != NULL))) {
 800d4e0:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d4e2:	f004 f821 	bl	8011528 <tcp_rexmit_rto_prepare>
 800d4e6:	4603      	mov	r3, r0
 800d4e8:	2b00      	cmp	r3, #0
 800d4ea:	d007      	beq.n	800d4fc <tcp_slowtmr+0x220>
 800d4ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800d4f0:	2b00      	cmp	r3, #0
 800d4f2:	d171      	bne.n	800d5d8 <tcp_slowtmr+0x2fc>
 800d4f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d06d      	beq.n	800d5d8 <tcp_slowtmr+0x2fc>
            if (pcb->state != SYN_SENT) {
 800d4fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4fe:	7d1b      	ldrb	r3, [r3, #20]
 800d500:	2b02      	cmp	r3, #2
 800d502:	d03a      	beq.n	800d57a <tcp_slowtmr+0x29e>
              u8_t backoff_idx = LWIP_MIN(pcb->nrtx, sizeof(tcp_backoff) - 1);
 800d504:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d506:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800d50a:	2b0c      	cmp	r3, #12
 800d50c:	bf28      	it	cs
 800d50e:	230c      	movcs	r3, #12
 800d510:	76fb      	strb	r3, [r7, #27]
              int calc_rto = ((pcb->sa >> 3) + pcb->sv) << tcp_backoff[backoff_idx];
 800d512:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d514:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800d518:	10db      	asrs	r3, r3, #3
 800d51a:	b21b      	sxth	r3, r3
 800d51c:	461a      	mov	r2, r3
 800d51e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d520:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800d524:	4413      	add	r3, r2
 800d526:	7efa      	ldrb	r2, [r7, #27]
 800d528:	4910      	ldr	r1, [pc, #64]	@ (800d56c <tcp_slowtmr+0x290>)
 800d52a:	5c8a      	ldrb	r2, [r1, r2]
 800d52c:	4093      	lsls	r3, r2
 800d52e:	617b      	str	r3, [r7, #20]
              pcb->rto = (s16_t)LWIP_MIN(calc_rto, 0x7FFF);
 800d530:	697b      	ldr	r3, [r7, #20]
 800d532:	f647 72fe 	movw	r2, #32766	@ 0x7ffe
 800d536:	4293      	cmp	r3, r2
 800d538:	dc1a      	bgt.n	800d570 <tcp_slowtmr+0x294>
 800d53a:	697b      	ldr	r3, [r7, #20]
 800d53c:	b21a      	sxth	r2, r3
 800d53e:	e019      	b.n	800d574 <tcp_slowtmr+0x298>
 800d540:	24007d38 	.word	0x24007d38
 800d544:	24007d4e 	.word	0x24007d4e
 800d548:	24007d44 	.word	0x24007d44
 800d54c:	08016874 	.word	0x08016874
 800d550:	08016bb8 	.word	0x08016bb8
 800d554:	080168b8 	.word	0x080168b8
 800d558:	08016be4 	.word	0x08016be4
 800d55c:	08016c10 	.word	0x08016c10
 800d560:	08016c40 	.word	0x08016c40
 800d564:	08016c74 	.word	0x08016c74
 800d568:	080188a8 	.word	0x080188a8
 800d56c:	08018898 	.word	0x08018898
 800d570:	f647 72ff 	movw	r2, #32767	@ 0x7fff
 800d574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d576:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
            pcb->rtime = 0;
 800d57a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d57c:	2200      	movs	r2, #0
 800d57e:	861a      	strh	r2, [r3, #48]	@ 0x30
            eff_wnd = LWIP_MIN(pcb->cwnd, pcb->snd_wnd);
 800d580:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d582:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800d586:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d588:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800d58c:	4293      	cmp	r3, r2
 800d58e:	bf28      	it	cs
 800d590:	4613      	movcs	r3, r2
 800d592:	827b      	strh	r3, [r7, #18]
            pcb->ssthresh = eff_wnd >> 1;
 800d594:	8a7b      	ldrh	r3, [r7, #18]
 800d596:	085b      	lsrs	r3, r3, #1
 800d598:	b29a      	uxth	r2, r3
 800d59a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d59c:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            if (pcb->ssthresh < (tcpwnd_size_t)(pcb->mss << 1)) {
 800d5a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5a2:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800d5a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5a8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800d5aa:	005b      	lsls	r3, r3, #1
 800d5ac:	b29b      	uxth	r3, r3
 800d5ae:	429a      	cmp	r2, r3
 800d5b0:	d206      	bcs.n	800d5c0 <tcp_slowtmr+0x2e4>
              pcb->ssthresh = (tcpwnd_size_t)(pcb->mss << 1);
 800d5b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5b4:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800d5b6:	005b      	lsls	r3, r3, #1
 800d5b8:	b29a      	uxth	r2, r3
 800d5ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5bc:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
            pcb->cwnd = pcb->mss;
 800d5c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5c2:	8e5a      	ldrh	r2, [r3, #50]	@ 0x32
 800d5c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5c6:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
            pcb->bytes_acked = 0;
 800d5ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5cc:	2200      	movs	r2, #0
 800d5ce:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            tcp_rexmit_rto_commit(pcb);
 800d5d2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d5d4:	f004 f818 	bl	8011608 <tcp_rexmit_rto_commit>
    if (pcb->state == FIN_WAIT_2) {
 800d5d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5da:	7d1b      	ldrb	r3, [r3, #20]
 800d5dc:	2b06      	cmp	r3, #6
 800d5de:	d111      	bne.n	800d604 <tcp_slowtmr+0x328>
      if (pcb->flags & TF_RXCLOSED) {
 800d5e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5e2:	8b5b      	ldrh	r3, [r3, #26]
 800d5e4:	f003 0310 	and.w	r3, r3, #16
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	d00b      	beq.n	800d604 <tcp_slowtmr+0x328>
        if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d5ec:	4b9c      	ldr	r3, [pc, #624]	@ (800d860 <tcp_slowtmr+0x584>)
 800d5ee:	681a      	ldr	r2, [r3, #0]
 800d5f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d5f2:	6a1b      	ldr	r3, [r3, #32]
 800d5f4:	1ad3      	subs	r3, r2, r3
 800d5f6:	2b28      	cmp	r3, #40	@ 0x28
 800d5f8:	d904      	bls.n	800d604 <tcp_slowtmr+0x328>
          ++pcb_remove;
 800d5fa:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d5fe:	3301      	adds	r3, #1
 800d600:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800d604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d606:	7a5b      	ldrb	r3, [r3, #9]
 800d608:	f003 0308 	and.w	r3, r3, #8
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	d04a      	beq.n	800d6a6 <tcp_slowtmr+0x3ca>
        ((pcb->state == ESTABLISHED) ||
 800d610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d612:	7d1b      	ldrb	r3, [r3, #20]
    if (ip_get_option(pcb, SOF_KEEPALIVE) &&
 800d614:	2b04      	cmp	r3, #4
 800d616:	d003      	beq.n	800d620 <tcp_slowtmr+0x344>
         (pcb->state == CLOSE_WAIT))) {
 800d618:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d61a:	7d1b      	ldrb	r3, [r3, #20]
        ((pcb->state == ESTABLISHED) ||
 800d61c:	2b07      	cmp	r3, #7
 800d61e:	d142      	bne.n	800d6a6 <tcp_slowtmr+0x3ca>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d620:	4b8f      	ldr	r3, [pc, #572]	@ (800d860 <tcp_slowtmr+0x584>)
 800d622:	681a      	ldr	r2, [r3, #0]
 800d624:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d626:	6a1b      	ldr	r3, [r3, #32]
 800d628:	1ad2      	subs	r2, r2, r3
          (pcb->keep_idle + TCP_KEEP_DUR(pcb)) / TCP_SLOW_INTERVAL) {
 800d62a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d62c:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800d630:	4b8c      	ldr	r3, [pc, #560]	@ (800d864 <tcp_slowtmr+0x588>)
 800d632:	440b      	add	r3, r1
 800d634:	498c      	ldr	r1, [pc, #560]	@ (800d868 <tcp_slowtmr+0x58c>)
 800d636:	fba1 1303 	umull	r1, r3, r1, r3
 800d63a:	095b      	lsrs	r3, r3, #5
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d63c:	429a      	cmp	r2, r3
 800d63e:	d90a      	bls.n	800d656 <tcp_slowtmr+0x37a>
        ++pcb_remove;
 800d640:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d644:	3301      	adds	r3, #1
 800d646:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        ++pcb_reset;
 800d64a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d64e:	3301      	adds	r3, #1
 800d650:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 800d654:	e027      	b.n	800d6a6 <tcp_slowtmr+0x3ca>
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d656:	4b82      	ldr	r3, [pc, #520]	@ (800d860 <tcp_slowtmr+0x584>)
 800d658:	681a      	ldr	r2, [r3, #0]
 800d65a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d65c:	6a1b      	ldr	r3, [r3, #32]
 800d65e:	1ad2      	subs	r2, r2, r3
                 (pcb->keep_idle + pcb->keep_cnt_sent * TCP_KEEP_INTVL(pcb))
 800d660:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d662:	f8d3 1094 	ldr.w	r1, [r3, #148]	@ 0x94
 800d666:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d668:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800d66c:	4618      	mov	r0, r3
 800d66e:	4b7f      	ldr	r3, [pc, #508]	@ (800d86c <tcp_slowtmr+0x590>)
 800d670:	fb00 f303 	mul.w	r3, r0, r3
 800d674:	440b      	add	r3, r1
                 / TCP_SLOW_INTERVAL) {
 800d676:	497c      	ldr	r1, [pc, #496]	@ (800d868 <tcp_slowtmr+0x58c>)
 800d678:	fba1 1303 	umull	r1, r3, r1, r3
 800d67c:	095b      	lsrs	r3, r3, #5
      } else if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d67e:	429a      	cmp	r2, r3
 800d680:	d911      	bls.n	800d6a6 <tcp_slowtmr+0x3ca>
        err = tcp_keepalive(pcb);
 800d682:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d684:	f004 fac4 	bl	8011c10 <tcp_keepalive>
 800d688:	4603      	mov	r3, r0
 800d68a:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (err == ERR_OK) {
 800d68e:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800d692:	2b00      	cmp	r3, #0
 800d694:	d107      	bne.n	800d6a6 <tcp_slowtmr+0x3ca>
          pcb->keep_cnt_sent++;
 800d696:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d698:	f893 309b 	ldrb.w	r3, [r3, #155]	@ 0x9b
 800d69c:	3301      	adds	r3, #1
 800d69e:	b2da      	uxtb	r2, r3
 800d6a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6a2:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
    if (pcb->ooseq != NULL &&
 800d6a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800d6aa:	2b00      	cmp	r3, #0
 800d6ac:	d011      	beq.n	800d6d2 <tcp_slowtmr+0x3f6>
        (tcp_ticks - pcb->tmr >= (u32_t)pcb->rto * TCP_OOSEQ_TIMEOUT)) {
 800d6ae:	4b6c      	ldr	r3, [pc, #432]	@ (800d860 <tcp_slowtmr+0x584>)
 800d6b0:	681a      	ldr	r2, [r3, #0]
 800d6b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6b4:	6a1b      	ldr	r3, [r3, #32]
 800d6b6:	1ad2      	subs	r2, r2, r3
 800d6b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6ba:	f9b3 3040 	ldrsh.w	r3, [r3, #64]	@ 0x40
 800d6be:	4619      	mov	r1, r3
 800d6c0:	460b      	mov	r3, r1
 800d6c2:	005b      	lsls	r3, r3, #1
 800d6c4:	440b      	add	r3, r1
 800d6c6:	005b      	lsls	r3, r3, #1
    if (pcb->ooseq != NULL &&
 800d6c8:	429a      	cmp	r2, r3
 800d6ca:	d302      	bcc.n	800d6d2 <tcp_slowtmr+0x3f6>
      tcp_free_ooseq(pcb);
 800d6cc:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d6ce:	f000 fddd 	bl	800e28c <tcp_free_ooseq>
    if (pcb->state == SYN_RCVD) {
 800d6d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6d4:	7d1b      	ldrb	r3, [r3, #20]
 800d6d6:	2b03      	cmp	r3, #3
 800d6d8:	d10b      	bne.n	800d6f2 <tcp_slowtmr+0x416>
      if ((u32_t)(tcp_ticks - pcb->tmr) >
 800d6da:	4b61      	ldr	r3, [pc, #388]	@ (800d860 <tcp_slowtmr+0x584>)
 800d6dc:	681a      	ldr	r2, [r3, #0]
 800d6de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6e0:	6a1b      	ldr	r3, [r3, #32]
 800d6e2:	1ad3      	subs	r3, r2, r3
 800d6e4:	2b28      	cmp	r3, #40	@ 0x28
 800d6e6:	d904      	bls.n	800d6f2 <tcp_slowtmr+0x416>
        ++pcb_remove;
 800d6e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d6ec:	3301      	adds	r3, #1
 800d6ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb->state == LAST_ACK) {
 800d6f2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d6f4:	7d1b      	ldrb	r3, [r3, #20]
 800d6f6:	2b09      	cmp	r3, #9
 800d6f8:	d10b      	bne.n	800d712 <tcp_slowtmr+0x436>
      if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800d6fa:	4b59      	ldr	r3, [pc, #356]	@ (800d860 <tcp_slowtmr+0x584>)
 800d6fc:	681a      	ldr	r2, [r3, #0]
 800d6fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d700:	6a1b      	ldr	r3, [r3, #32]
 800d702:	1ad3      	subs	r3, r2, r3
 800d704:	2bf0      	cmp	r3, #240	@ 0xf0
 800d706:	d904      	bls.n	800d712 <tcp_slowtmr+0x436>
        ++pcb_remove;
 800d708:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d70c:	3301      	adds	r3, #1
 800d70e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (pcb_remove) {
 800d712:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d716:	2b00      	cmp	r3, #0
 800d718:	d060      	beq.n	800d7dc <tcp_slowtmr+0x500>
      tcp_err_fn err_fn = pcb->errf;
 800d71a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d71c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d720:	60fb      	str	r3, [r7, #12]
      tcp_pcb_purge(pcb);
 800d722:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d724:	f000 fbfe 	bl	800df24 <tcp_pcb_purge>
      if (prev != NULL) {
 800d728:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d72a:	2b00      	cmp	r3, #0
 800d72c:	d010      	beq.n	800d750 <tcp_slowtmr+0x474>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_active_pcbs", pcb != tcp_active_pcbs);
 800d72e:	4b50      	ldr	r3, [pc, #320]	@ (800d870 <tcp_slowtmr+0x594>)
 800d730:	681b      	ldr	r3, [r3, #0]
 800d732:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d734:	429a      	cmp	r2, r3
 800d736:	d106      	bne.n	800d746 <tcp_slowtmr+0x46a>
 800d738:	4b4e      	ldr	r3, [pc, #312]	@ (800d874 <tcp_slowtmr+0x598>)
 800d73a:	f240 526d 	movw	r2, #1389	@ 0x56d
 800d73e:	494e      	ldr	r1, [pc, #312]	@ (800d878 <tcp_slowtmr+0x59c>)
 800d740:	484e      	ldr	r0, [pc, #312]	@ (800d87c <tcp_slowtmr+0x5a0>)
 800d742:	f007 fb85 	bl	8014e50 <iprintf>
        prev->next = pcb->next;
 800d746:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d748:	68da      	ldr	r2, [r3, #12]
 800d74a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d74c:	60da      	str	r2, [r3, #12]
 800d74e:	e00f      	b.n	800d770 <tcp_slowtmr+0x494>
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_active_pcbs", tcp_active_pcbs == pcb);
 800d750:	4b47      	ldr	r3, [pc, #284]	@ (800d870 <tcp_slowtmr+0x594>)
 800d752:	681b      	ldr	r3, [r3, #0]
 800d754:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d756:	429a      	cmp	r2, r3
 800d758:	d006      	beq.n	800d768 <tcp_slowtmr+0x48c>
 800d75a:	4b46      	ldr	r3, [pc, #280]	@ (800d874 <tcp_slowtmr+0x598>)
 800d75c:	f240 5271 	movw	r2, #1393	@ 0x571
 800d760:	4947      	ldr	r1, [pc, #284]	@ (800d880 <tcp_slowtmr+0x5a4>)
 800d762:	4846      	ldr	r0, [pc, #280]	@ (800d87c <tcp_slowtmr+0x5a0>)
 800d764:	f007 fb74 	bl	8014e50 <iprintf>
        tcp_active_pcbs = pcb->next;
 800d768:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d76a:	68db      	ldr	r3, [r3, #12]
 800d76c:	4a40      	ldr	r2, [pc, #256]	@ (800d870 <tcp_slowtmr+0x594>)
 800d76e:	6013      	str	r3, [r2, #0]
      if (pcb_reset) {
 800d770:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800d774:	2b00      	cmp	r3, #0
 800d776:	d013      	beq.n	800d7a0 <tcp_slowtmr+0x4c4>
        tcp_rst(pcb, pcb->snd_nxt, pcb->rcv_nxt, &pcb->local_ip, &pcb->remote_ip,
 800d778:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d77a:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 800d77c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d77e:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800d780:	6afd      	ldr	r5, [r7, #44]	@ 0x2c
 800d782:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d784:	3304      	adds	r3, #4
 800d786:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d788:	8ad2      	ldrh	r2, [r2, #22]
 800d78a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d78c:	8b09      	ldrh	r1, [r1, #24]
 800d78e:	9102      	str	r1, [sp, #8]
 800d790:	9201      	str	r2, [sp, #4]
 800d792:	9300      	str	r3, [sp, #0]
 800d794:	462b      	mov	r3, r5
 800d796:	4622      	mov	r2, r4
 800d798:	4601      	mov	r1, r0
 800d79a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d79c:	f004 f984 	bl	8011aa8 <tcp_rst>
      err_arg = pcb->callback_arg;
 800d7a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7a2:	691b      	ldr	r3, [r3, #16]
 800d7a4:	60bb      	str	r3, [r7, #8]
      last_state = pcb->state;
 800d7a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7a8:	7d1b      	ldrb	r3, [r3, #20]
 800d7aa:	71fb      	strb	r3, [r7, #7]
      pcb2 = pcb;
 800d7ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7ae:	603b      	str	r3, [r7, #0]
      pcb = pcb->next;
 800d7b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7b2:	68db      	ldr	r3, [r3, #12]
 800d7b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800d7b6:	6838      	ldr	r0, [r7, #0]
 800d7b8:	f7ff f9f2 	bl	800cba0 <tcp_free>
      tcp_active_pcbs_changed = 0;
 800d7bc:	4b31      	ldr	r3, [pc, #196]	@ (800d884 <tcp_slowtmr+0x5a8>)
 800d7be:	2200      	movs	r2, #0
 800d7c0:	701a      	strb	r2, [r3, #0]
      TCP_EVENT_ERR(last_state, err_fn, err_arg, ERR_ABRT);
 800d7c2:	68fb      	ldr	r3, [r7, #12]
 800d7c4:	2b00      	cmp	r3, #0
 800d7c6:	d004      	beq.n	800d7d2 <tcp_slowtmr+0x4f6>
 800d7c8:	68fb      	ldr	r3, [r7, #12]
 800d7ca:	f06f 010c 	mvn.w	r1, #12
 800d7ce:	68b8      	ldr	r0, [r7, #8]
 800d7d0:	4798      	blx	r3
      if (tcp_active_pcbs_changed) {
 800d7d2:	4b2c      	ldr	r3, [pc, #176]	@ (800d884 <tcp_slowtmr+0x5a8>)
 800d7d4:	781b      	ldrb	r3, [r3, #0]
 800d7d6:	2b00      	cmp	r3, #0
 800d7d8:	d037      	beq.n	800d84a <tcp_slowtmr+0x56e>
        goto tcp_slowtmr_start;
 800d7da:	e592      	b.n	800d302 <tcp_slowtmr+0x26>
      prev = pcb;
 800d7dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7de:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800d7e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d7e2:	68db      	ldr	r3, [r3, #12]
 800d7e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      ++prev->polltmr;
 800d7e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7e8:	7f1b      	ldrb	r3, [r3, #28]
 800d7ea:	3301      	adds	r3, #1
 800d7ec:	b2da      	uxtb	r2, r3
 800d7ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7f0:	771a      	strb	r2, [r3, #28]
      if (prev->polltmr >= prev->pollinterval) {
 800d7f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7f4:	7f1a      	ldrb	r2, [r3, #28]
 800d7f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d7f8:	7f5b      	ldrb	r3, [r3, #29]
 800d7fa:	429a      	cmp	r2, r3
 800d7fc:	d325      	bcc.n	800d84a <tcp_slowtmr+0x56e>
        prev->polltmr = 0;
 800d7fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d800:	2200      	movs	r2, #0
 800d802:	771a      	strb	r2, [r3, #28]
        tcp_active_pcbs_changed = 0;
 800d804:	4b1f      	ldr	r3, [pc, #124]	@ (800d884 <tcp_slowtmr+0x5a8>)
 800d806:	2200      	movs	r2, #0
 800d808:	701a      	strb	r2, [r3, #0]
        TCP_EVENT_POLL(prev, err);
 800d80a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d80c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d810:	2b00      	cmp	r3, #0
 800d812:	d00b      	beq.n	800d82c <tcp_slowtmr+0x550>
 800d814:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d816:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d81a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d81c:	6912      	ldr	r2, [r2, #16]
 800d81e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d820:	4610      	mov	r0, r2
 800d822:	4798      	blx	r3
 800d824:	4603      	mov	r3, r0
 800d826:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800d82a:	e002      	b.n	800d832 <tcp_slowtmr+0x556>
 800d82c:	2300      	movs	r3, #0
 800d82e:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
        if (tcp_active_pcbs_changed) {
 800d832:	4b14      	ldr	r3, [pc, #80]	@ (800d884 <tcp_slowtmr+0x5a8>)
 800d834:	781b      	ldrb	r3, [r3, #0]
 800d836:	2b00      	cmp	r3, #0
 800d838:	f47f ad62 	bne.w	800d300 <tcp_slowtmr+0x24>
        }
        /* if err == ERR_ABRT, 'prev' is already deallocated */
        if (err == ERR_OK) {
 800d83c:	f997 3025 	ldrsb.w	r3, [r7, #37]	@ 0x25
 800d840:	2b00      	cmp	r3, #0
 800d842:	d102      	bne.n	800d84a <tcp_slowtmr+0x56e>
          tcp_output(prev);
 800d844:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d846:	f003 fb7b 	bl	8010f40 <tcp_output>
  while (pcb != NULL) {
 800d84a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	f47f ad5e 	bne.w	800d30e <tcp_slowtmr+0x32>
    }
  }


  /* Steps through all of the TIME-WAIT PCBs. */
  prev = NULL;
 800d852:	2300      	movs	r3, #0
 800d854:	62bb      	str	r3, [r7, #40]	@ 0x28
  pcb = tcp_tw_pcbs;
 800d856:	4b0c      	ldr	r3, [pc, #48]	@ (800d888 <tcp_slowtmr+0x5ac>)
 800d858:	681b      	ldr	r3, [r3, #0]
 800d85a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800d85c:	e069      	b.n	800d932 <tcp_slowtmr+0x656>
 800d85e:	bf00      	nop
 800d860:	24007d38 	.word	0x24007d38
 800d864:	000a4cb8 	.word	0x000a4cb8
 800d868:	10624dd3 	.word	0x10624dd3
 800d86c:	000124f8 	.word	0x000124f8
 800d870:	24007d44 	.word	0x24007d44
 800d874:	08016874 	.word	0x08016874
 800d878:	08016cac 	.word	0x08016cac
 800d87c:	080168b8 	.word	0x080168b8
 800d880:	08016cd8 	.word	0x08016cd8
 800d884:	24007d4c 	.word	0x24007d4c
 800d888:	24007d48 	.word	0x24007d48
    LWIP_ASSERT("tcp_slowtmr: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800d88c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d88e:	7d1b      	ldrb	r3, [r3, #20]
 800d890:	2b0a      	cmp	r3, #10
 800d892:	d006      	beq.n	800d8a2 <tcp_slowtmr+0x5c6>
 800d894:	4b2b      	ldr	r3, [pc, #172]	@ (800d944 <tcp_slowtmr+0x668>)
 800d896:	f240 52a1 	movw	r2, #1441	@ 0x5a1
 800d89a:	492b      	ldr	r1, [pc, #172]	@ (800d948 <tcp_slowtmr+0x66c>)
 800d89c:	482b      	ldr	r0, [pc, #172]	@ (800d94c <tcp_slowtmr+0x670>)
 800d89e:	f007 fad7 	bl	8014e50 <iprintf>
    pcb_remove = 0;
 800d8a2:	2300      	movs	r3, #0
 800d8a4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

    /* Check if this PCB has stayed long enough in TIME-WAIT */
    if ((u32_t)(tcp_ticks - pcb->tmr) > 2 * TCP_MSL / TCP_SLOW_INTERVAL) {
 800d8a8:	4b29      	ldr	r3, [pc, #164]	@ (800d950 <tcp_slowtmr+0x674>)
 800d8aa:	681a      	ldr	r2, [r3, #0]
 800d8ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8ae:	6a1b      	ldr	r3, [r3, #32]
 800d8b0:	1ad3      	subs	r3, r2, r3
 800d8b2:	2bf0      	cmp	r3, #240	@ 0xf0
 800d8b4:	d904      	bls.n	800d8c0 <tcp_slowtmr+0x5e4>
      ++pcb_remove;
 800d8b6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d8ba:	3301      	adds	r3, #1
 800d8bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }

    /* If the PCB should be removed, do it. */
    if (pcb_remove) {
 800d8c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800d8c4:	2b00      	cmp	r3, #0
 800d8c6:	d02f      	beq.n	800d928 <tcp_slowtmr+0x64c>
      struct tcp_pcb *pcb2;
      tcp_pcb_purge(pcb);
 800d8c8:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800d8ca:	f000 fb2b 	bl	800df24 <tcp_pcb_purge>
      /* Remove PCB from tcp_tw_pcbs list. */
      if (prev != NULL) {
 800d8ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8d0:	2b00      	cmp	r3, #0
 800d8d2:	d010      	beq.n	800d8f6 <tcp_slowtmr+0x61a>
        LWIP_ASSERT("tcp_slowtmr: middle tcp != tcp_tw_pcbs", pcb != tcp_tw_pcbs);
 800d8d4:	4b1f      	ldr	r3, [pc, #124]	@ (800d954 <tcp_slowtmr+0x678>)
 800d8d6:	681b      	ldr	r3, [r3, #0]
 800d8d8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d8da:	429a      	cmp	r2, r3
 800d8dc:	d106      	bne.n	800d8ec <tcp_slowtmr+0x610>
 800d8de:	4b19      	ldr	r3, [pc, #100]	@ (800d944 <tcp_slowtmr+0x668>)
 800d8e0:	f240 52af 	movw	r2, #1455	@ 0x5af
 800d8e4:	491c      	ldr	r1, [pc, #112]	@ (800d958 <tcp_slowtmr+0x67c>)
 800d8e6:	4819      	ldr	r0, [pc, #100]	@ (800d94c <tcp_slowtmr+0x670>)
 800d8e8:	f007 fab2 	bl	8014e50 <iprintf>
        prev->next = pcb->next;
 800d8ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d8ee:	68da      	ldr	r2, [r3, #12]
 800d8f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d8f2:	60da      	str	r2, [r3, #12]
 800d8f4:	e00f      	b.n	800d916 <tcp_slowtmr+0x63a>
      } else {
        /* This PCB was the first. */
        LWIP_ASSERT("tcp_slowtmr: first pcb == tcp_tw_pcbs", tcp_tw_pcbs == pcb);
 800d8f6:	4b17      	ldr	r3, [pc, #92]	@ (800d954 <tcp_slowtmr+0x678>)
 800d8f8:	681b      	ldr	r3, [r3, #0]
 800d8fa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d8fc:	429a      	cmp	r2, r3
 800d8fe:	d006      	beq.n	800d90e <tcp_slowtmr+0x632>
 800d900:	4b10      	ldr	r3, [pc, #64]	@ (800d944 <tcp_slowtmr+0x668>)
 800d902:	f240 52b3 	movw	r2, #1459	@ 0x5b3
 800d906:	4915      	ldr	r1, [pc, #84]	@ (800d95c <tcp_slowtmr+0x680>)
 800d908:	4810      	ldr	r0, [pc, #64]	@ (800d94c <tcp_slowtmr+0x670>)
 800d90a:	f007 faa1 	bl	8014e50 <iprintf>
        tcp_tw_pcbs = pcb->next;
 800d90e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d910:	68db      	ldr	r3, [r3, #12]
 800d912:	4a10      	ldr	r2, [pc, #64]	@ (800d954 <tcp_slowtmr+0x678>)
 800d914:	6013      	str	r3, [r2, #0]
      }
      pcb2 = pcb;
 800d916:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d918:	61fb      	str	r3, [r7, #28]
      pcb = pcb->next;
 800d91a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d91c:	68db      	ldr	r3, [r3, #12]
 800d91e:	62fb      	str	r3, [r7, #44]	@ 0x2c
      tcp_free(pcb2);
 800d920:	69f8      	ldr	r0, [r7, #28]
 800d922:	f7ff f93d 	bl	800cba0 <tcp_free>
 800d926:	e004      	b.n	800d932 <tcp_slowtmr+0x656>
    } else {
      prev = pcb;
 800d928:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d92a:	62bb      	str	r3, [r7, #40]	@ 0x28
      pcb = pcb->next;
 800d92c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d92e:	68db      	ldr	r3, [r3, #12]
 800d930:	62fb      	str	r3, [r7, #44]	@ 0x2c
  while (pcb != NULL) {
 800d932:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d934:	2b00      	cmp	r3, #0
 800d936:	d1a9      	bne.n	800d88c <tcp_slowtmr+0x5b0>
    }
  }
}
 800d938:	bf00      	nop
 800d93a:	bf00      	nop
 800d93c:	3730      	adds	r7, #48	@ 0x30
 800d93e:	46bd      	mov	sp, r7
 800d940:	bdb0      	pop	{r4, r5, r7, pc}
 800d942:	bf00      	nop
 800d944:	08016874 	.word	0x08016874
 800d948:	08016d04 	.word	0x08016d04
 800d94c:	080168b8 	.word	0x080168b8
 800d950:	24007d38 	.word	0x24007d38
 800d954:	24007d48 	.word	0x24007d48
 800d958:	08016d34 	.word	0x08016d34
 800d95c:	08016d5c 	.word	0x08016d5c

0800d960 <tcp_fasttmr>:
 *
 * Automatically called from tcp_tmr().
 */
void
tcp_fasttmr(void)
{
 800d960:	b580      	push	{r7, lr}
 800d962:	b082      	sub	sp, #8
 800d964:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb;

  ++tcp_timer_ctr;
 800d966:	4b2d      	ldr	r3, [pc, #180]	@ (800da1c <tcp_fasttmr+0xbc>)
 800d968:	781b      	ldrb	r3, [r3, #0]
 800d96a:	3301      	adds	r3, #1
 800d96c:	b2da      	uxtb	r2, r3
 800d96e:	4b2b      	ldr	r3, [pc, #172]	@ (800da1c <tcp_fasttmr+0xbc>)
 800d970:	701a      	strb	r2, [r3, #0]

tcp_fasttmr_start:
  pcb = tcp_active_pcbs;
 800d972:	4b2b      	ldr	r3, [pc, #172]	@ (800da20 <tcp_fasttmr+0xc0>)
 800d974:	681b      	ldr	r3, [r3, #0]
 800d976:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800d978:	e048      	b.n	800da0c <tcp_fasttmr+0xac>
    if (pcb->last_timer != tcp_timer_ctr) {
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	7f9a      	ldrb	r2, [r3, #30]
 800d97e:	4b27      	ldr	r3, [pc, #156]	@ (800da1c <tcp_fasttmr+0xbc>)
 800d980:	781b      	ldrb	r3, [r3, #0]
 800d982:	429a      	cmp	r2, r3
 800d984:	d03f      	beq.n	800da06 <tcp_fasttmr+0xa6>
      struct tcp_pcb *next;
      pcb->last_timer = tcp_timer_ctr;
 800d986:	4b25      	ldr	r3, [pc, #148]	@ (800da1c <tcp_fasttmr+0xbc>)
 800d988:	781a      	ldrb	r2, [r3, #0]
 800d98a:	687b      	ldr	r3, [r7, #4]
 800d98c:	779a      	strb	r2, [r3, #30]
      /* send delayed ACKs */
      if (pcb->flags & TF_ACK_DELAY) {
 800d98e:	687b      	ldr	r3, [r7, #4]
 800d990:	8b5b      	ldrh	r3, [r3, #26]
 800d992:	f003 0301 	and.w	r3, r3, #1
 800d996:	2b00      	cmp	r3, #0
 800d998:	d010      	beq.n	800d9bc <tcp_fasttmr+0x5c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: delayed ACK\n"));
        tcp_ack_now(pcb);
 800d99a:	687b      	ldr	r3, [r7, #4]
 800d99c:	8b5b      	ldrh	r3, [r3, #26]
 800d99e:	f043 0302 	orr.w	r3, r3, #2
 800d9a2:	b29a      	uxth	r2, r3
 800d9a4:	687b      	ldr	r3, [r7, #4]
 800d9a6:	835a      	strh	r2, [r3, #26]
        tcp_output(pcb);
 800d9a8:	6878      	ldr	r0, [r7, #4]
 800d9aa:	f003 fac9 	bl	8010f40 <tcp_output>
        tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 800d9ae:	687b      	ldr	r3, [r7, #4]
 800d9b0:	8b5b      	ldrh	r3, [r3, #26]
 800d9b2:	f023 0303 	bic.w	r3, r3, #3
 800d9b6:	b29a      	uxth	r2, r3
 800d9b8:	687b      	ldr	r3, [r7, #4]
 800d9ba:	835a      	strh	r2, [r3, #26]
      }
      /* send pending FIN */
      if (pcb->flags & TF_CLOSEPEND) {
 800d9bc:	687b      	ldr	r3, [r7, #4]
 800d9be:	8b5b      	ldrh	r3, [r3, #26]
 800d9c0:	f003 0308 	and.w	r3, r3, #8
 800d9c4:	2b00      	cmp	r3, #0
 800d9c6:	d009      	beq.n	800d9dc <tcp_fasttmr+0x7c>
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_fasttmr: pending FIN\n"));
        tcp_clear_flags(pcb, TF_CLOSEPEND);
 800d9c8:	687b      	ldr	r3, [r7, #4]
 800d9ca:	8b5b      	ldrh	r3, [r3, #26]
 800d9cc:	f023 0308 	bic.w	r3, r3, #8
 800d9d0:	b29a      	uxth	r2, r3
 800d9d2:	687b      	ldr	r3, [r7, #4]
 800d9d4:	835a      	strh	r2, [r3, #26]
        tcp_close_shutdown_fin(pcb);
 800d9d6:	6878      	ldr	r0, [r7, #4]
 800d9d8:	f7ff fa76 	bl	800cec8 <tcp_close_shutdown_fin>
      }

      next = pcb->next;
 800d9dc:	687b      	ldr	r3, [r7, #4]
 800d9de:	68db      	ldr	r3, [r3, #12]
 800d9e0:	603b      	str	r3, [r7, #0]

      /* If there is data which was previously "refused" by upper layer */
      if (pcb->refused_data != NULL) {
 800d9e2:	687b      	ldr	r3, [r7, #4]
 800d9e4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	d00a      	beq.n	800da00 <tcp_fasttmr+0xa0>
        tcp_active_pcbs_changed = 0;
 800d9ea:	4b0e      	ldr	r3, [pc, #56]	@ (800da24 <tcp_fasttmr+0xc4>)
 800d9ec:	2200      	movs	r2, #0
 800d9ee:	701a      	strb	r2, [r3, #0]
        tcp_process_refused_data(pcb);
 800d9f0:	6878      	ldr	r0, [r7, #4]
 800d9f2:	f000 f819 	bl	800da28 <tcp_process_refused_data>
        if (tcp_active_pcbs_changed) {
 800d9f6:	4b0b      	ldr	r3, [pc, #44]	@ (800da24 <tcp_fasttmr+0xc4>)
 800d9f8:	781b      	ldrb	r3, [r3, #0]
 800d9fa:	2b00      	cmp	r3, #0
 800d9fc:	d000      	beq.n	800da00 <tcp_fasttmr+0xa0>
          /* application callback has changed the pcb list: restart the loop */
          goto tcp_fasttmr_start;
 800d9fe:	e7b8      	b.n	800d972 <tcp_fasttmr+0x12>
        }
      }
      pcb = next;
 800da00:	683b      	ldr	r3, [r7, #0]
 800da02:	607b      	str	r3, [r7, #4]
 800da04:	e002      	b.n	800da0c <tcp_fasttmr+0xac>
    } else {
      pcb = pcb->next;
 800da06:	687b      	ldr	r3, [r7, #4]
 800da08:	68db      	ldr	r3, [r3, #12]
 800da0a:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800da0c:	687b      	ldr	r3, [r7, #4]
 800da0e:	2b00      	cmp	r3, #0
 800da10:	d1b3      	bne.n	800d97a <tcp_fasttmr+0x1a>
    }
  }
}
 800da12:	bf00      	nop
 800da14:	bf00      	nop
 800da16:	3708      	adds	r7, #8
 800da18:	46bd      	mov	sp, r7
 800da1a:	bd80      	pop	{r7, pc}
 800da1c:	24007d4e 	.word	0x24007d4e
 800da20:	24007d44 	.word	0x24007d44
 800da24:	24007d4c 	.word	0x24007d4c

0800da28 <tcp_process_refused_data>:
}

/** Pass pcb->refused_data to the recv callback */
err_t
tcp_process_refused_data(struct tcp_pcb *pcb)
{
 800da28:	b590      	push	{r4, r7, lr}
 800da2a:	b085      	sub	sp, #20
 800da2c:	af00      	add	r7, sp, #0
 800da2e:	6078      	str	r0, [r7, #4]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  struct pbuf *rest;
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

  LWIP_ERROR("tcp_process_refused_data: invalid pcb", pcb != NULL, return ERR_ARG);
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	2b00      	cmp	r3, #0
 800da34:	d109      	bne.n	800da4a <tcp_process_refused_data+0x22>
 800da36:	4b37      	ldr	r3, [pc, #220]	@ (800db14 <tcp_process_refused_data+0xec>)
 800da38:	f240 6209 	movw	r2, #1545	@ 0x609
 800da3c:	4936      	ldr	r1, [pc, #216]	@ (800db18 <tcp_process_refused_data+0xf0>)
 800da3e:	4837      	ldr	r0, [pc, #220]	@ (800db1c <tcp_process_refused_data+0xf4>)
 800da40:	f007 fa06 	bl	8014e50 <iprintf>
 800da44:	f06f 030f 	mvn.w	r3, #15
 800da48:	e060      	b.n	800db0c <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
  while (pcb->refused_data != NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
  {
    err_t err;
    u8_t refused_flags = pcb->refused_data->flags;
 800da4a:	687b      	ldr	r3, [r7, #4]
 800da4c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800da4e:	7b5b      	ldrb	r3, [r3, #13]
 800da50:	73bb      	strb	r3, [r7, #14]
    /* set pcb->refused_data to NULL in case the callback frees it and then
       closes the pcb */
    struct pbuf *refused_data = pcb->refused_data;
 800da52:	687b      	ldr	r3, [r7, #4]
 800da54:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800da56:	60bb      	str	r3, [r7, #8]
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
    pbuf_split_64k(refused_data, &rest);
    pcb->refused_data = rest;
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    pcb->refused_data = NULL;
 800da58:	687b      	ldr	r3, [r7, #4]
 800da5a:	2200      	movs	r2, #0
 800da5c:	679a      	str	r2, [r3, #120]	@ 0x78
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
    /* Notify again application with data previously received. */
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: notify kept packet\n"));
    TCP_EVENT_RECV(pcb, refused_data, ERR_OK, err);
 800da5e:	687b      	ldr	r3, [r7, #4]
 800da60:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800da64:	2b00      	cmp	r3, #0
 800da66:	d00b      	beq.n	800da80 <tcp_process_refused_data+0x58>
 800da68:	687b      	ldr	r3, [r7, #4]
 800da6a:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800da6e:	687b      	ldr	r3, [r7, #4]
 800da70:	6918      	ldr	r0, [r3, #16]
 800da72:	2300      	movs	r3, #0
 800da74:	68ba      	ldr	r2, [r7, #8]
 800da76:	6879      	ldr	r1, [r7, #4]
 800da78:	47a0      	blx	r4
 800da7a:	4603      	mov	r3, r0
 800da7c:	73fb      	strb	r3, [r7, #15]
 800da7e:	e007      	b.n	800da90 <tcp_process_refused_data+0x68>
 800da80:	2300      	movs	r3, #0
 800da82:	68ba      	ldr	r2, [r7, #8]
 800da84:	6879      	ldr	r1, [r7, #4]
 800da86:	2000      	movs	r0, #0
 800da88:	f000 f8a4 	bl	800dbd4 <tcp_recv_null>
 800da8c:	4603      	mov	r3, r0
 800da8e:	73fb      	strb	r3, [r7, #15]
    if (err == ERR_OK) {
 800da90:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800da94:	2b00      	cmp	r3, #0
 800da96:	d12a      	bne.n	800daee <tcp_process_refused_data+0xc6>
      /* did refused_data include a FIN? */
      if ((refused_flags & PBUF_FLAG_TCP_FIN)
 800da98:	7bbb      	ldrb	r3, [r7, #14]
 800da9a:	f003 0320 	and.w	r3, r3, #32
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	d033      	beq.n	800db0a <tcp_process_refused_data+0xe2>
          && (rest == NULL)
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
         ) {
        /* correct rcv_wnd as the application won't call tcp_recved()
           for the FIN's seqno */
        if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800daa2:	687b      	ldr	r3, [r7, #4]
 800daa4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800daa6:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800daaa:	d005      	beq.n	800dab8 <tcp_process_refused_data+0x90>
          pcb->rcv_wnd++;
 800daac:	687b      	ldr	r3, [r7, #4]
 800daae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800dab0:	3301      	adds	r3, #1
 800dab2:	b29a      	uxth	r2, r3
 800dab4:	687b      	ldr	r3, [r7, #4]
 800dab6:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        TCP_EVENT_CLOSED(pcb, err);
 800dab8:	687b      	ldr	r3, [r7, #4]
 800daba:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d00b      	beq.n	800dada <tcp_process_refused_data+0xb2>
 800dac2:	687b      	ldr	r3, [r7, #4]
 800dac4:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800dac8:	687b      	ldr	r3, [r7, #4]
 800daca:	6918      	ldr	r0, [r3, #16]
 800dacc:	2300      	movs	r3, #0
 800dace:	2200      	movs	r2, #0
 800dad0:	6879      	ldr	r1, [r7, #4]
 800dad2:	47a0      	blx	r4
 800dad4:	4603      	mov	r3, r0
 800dad6:	73fb      	strb	r3, [r7, #15]
 800dad8:	e001      	b.n	800dade <tcp_process_refused_data+0xb6>
 800dada:	2300      	movs	r3, #0
 800dadc:	73fb      	strb	r3, [r7, #15]
        if (err == ERR_ABRT) {
 800dade:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800dae2:	f113 0f0d 	cmn.w	r3, #13
 800dae6:	d110      	bne.n	800db0a <tcp_process_refused_data+0xe2>
          return ERR_ABRT;
 800dae8:	f06f 030c 	mvn.w	r3, #12
 800daec:	e00e      	b.n	800db0c <tcp_process_refused_data+0xe4>
        }
      }
    } else if (err == ERR_ABRT) {
 800daee:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800daf2:	f113 0f0d 	cmn.w	r3, #13
 800daf6:	d102      	bne.n	800dafe <tcp_process_refused_data+0xd6>
      /* if err == ERR_ABRT, 'pcb' is already deallocated */
      /* Drop incoming packets because pcb is "full" (only if the incoming
         segment contains data). */
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_input: drop incoming packets, because pcb is \"full\"\n"));
      return ERR_ABRT;
 800daf8:	f06f 030c 	mvn.w	r3, #12
 800dafc:	e006      	b.n	800db0c <tcp_process_refused_data+0xe4>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
      if (rest != NULL) {
        pbuf_cat(refused_data, rest);
      }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
      pcb->refused_data = refused_data;
 800dafe:	687b      	ldr	r3, [r7, #4]
 800db00:	68ba      	ldr	r2, [r7, #8]
 800db02:	679a      	str	r2, [r3, #120]	@ 0x78
      return ERR_INPROGRESS;
 800db04:	f06f 0304 	mvn.w	r3, #4
 800db08:	e000      	b.n	800db0c <tcp_process_refused_data+0xe4>
    }
  }
  return ERR_OK;
 800db0a:	2300      	movs	r3, #0
}
 800db0c:	4618      	mov	r0, r3
 800db0e:	3714      	adds	r7, #20
 800db10:	46bd      	mov	sp, r7
 800db12:	bd90      	pop	{r4, r7, pc}
 800db14:	08016874 	.word	0x08016874
 800db18:	08016d84 	.word	0x08016d84
 800db1c:	080168b8 	.word	0x080168b8

0800db20 <tcp_segs_free>:
 *
 * @param seg tcp_seg list of TCP segments to free
 */
void
tcp_segs_free(struct tcp_seg *seg)
{
 800db20:	b580      	push	{r7, lr}
 800db22:	b084      	sub	sp, #16
 800db24:	af00      	add	r7, sp, #0
 800db26:	6078      	str	r0, [r7, #4]
  while (seg != NULL) {
 800db28:	e007      	b.n	800db3a <tcp_segs_free+0x1a>
    struct tcp_seg *next = seg->next;
 800db2a:	687b      	ldr	r3, [r7, #4]
 800db2c:	681b      	ldr	r3, [r3, #0]
 800db2e:	60fb      	str	r3, [r7, #12]
    tcp_seg_free(seg);
 800db30:	6878      	ldr	r0, [r7, #4]
 800db32:	f000 f80a 	bl	800db4a <tcp_seg_free>
    seg = next;
 800db36:	68fb      	ldr	r3, [r7, #12]
 800db38:	607b      	str	r3, [r7, #4]
  while (seg != NULL) {
 800db3a:	687b      	ldr	r3, [r7, #4]
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d1f4      	bne.n	800db2a <tcp_segs_free+0xa>
  }
}
 800db40:	bf00      	nop
 800db42:	bf00      	nop
 800db44:	3710      	adds	r7, #16
 800db46:	46bd      	mov	sp, r7
 800db48:	bd80      	pop	{r7, pc}

0800db4a <tcp_seg_free>:
 *
 * @param seg single tcp_seg to free
 */
void
tcp_seg_free(struct tcp_seg *seg)
{
 800db4a:	b580      	push	{r7, lr}
 800db4c:	b082      	sub	sp, #8
 800db4e:	af00      	add	r7, sp, #0
 800db50:	6078      	str	r0, [r7, #4]
  if (seg != NULL) {
 800db52:	687b      	ldr	r3, [r7, #4]
 800db54:	2b00      	cmp	r3, #0
 800db56:	d00c      	beq.n	800db72 <tcp_seg_free+0x28>
    if (seg->p != NULL) {
 800db58:	687b      	ldr	r3, [r7, #4]
 800db5a:	685b      	ldr	r3, [r3, #4]
 800db5c:	2b00      	cmp	r3, #0
 800db5e:	d004      	beq.n	800db6a <tcp_seg_free+0x20>
      pbuf_free(seg->p);
 800db60:	687b      	ldr	r3, [r7, #4]
 800db62:	685b      	ldr	r3, [r3, #4]
 800db64:	4618      	mov	r0, r3
 800db66:	f7fe fd6f 	bl	800c648 <pbuf_free>
#if TCP_DEBUG
      seg->p = NULL;
#endif /* TCP_DEBUG */
    }
    memp_free(MEMP_TCP_SEG, seg);
 800db6a:	6879      	ldr	r1, [r7, #4]
 800db6c:	2003      	movs	r0, #3
 800db6e:	f7fd fec9 	bl	800b904 <memp_free>
  }
}
 800db72:	bf00      	nop
 800db74:	3708      	adds	r7, #8
 800db76:	46bd      	mov	sp, r7
 800db78:	bd80      	pop	{r7, pc}
	...

0800db7c <tcp_seg_copy>:
 * @param seg the old tcp_seg
 * @return a copy of seg
 */
struct tcp_seg *
tcp_seg_copy(struct tcp_seg *seg)
{
 800db7c:	b580      	push	{r7, lr}
 800db7e:	b084      	sub	sp, #16
 800db80:	af00      	add	r7, sp, #0
 800db82:	6078      	str	r0, [r7, #4]
  struct tcp_seg *cseg;

  LWIP_ASSERT("tcp_seg_copy: invalid seg", seg != NULL);
 800db84:	687b      	ldr	r3, [r7, #4]
 800db86:	2b00      	cmp	r3, #0
 800db88:	d106      	bne.n	800db98 <tcp_seg_copy+0x1c>
 800db8a:	4b0f      	ldr	r3, [pc, #60]	@ (800dbc8 <tcp_seg_copy+0x4c>)
 800db8c:	f240 6282 	movw	r2, #1666	@ 0x682
 800db90:	490e      	ldr	r1, [pc, #56]	@ (800dbcc <tcp_seg_copy+0x50>)
 800db92:	480f      	ldr	r0, [pc, #60]	@ (800dbd0 <tcp_seg_copy+0x54>)
 800db94:	f007 f95c 	bl	8014e50 <iprintf>

  cseg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG);
 800db98:	2003      	movs	r0, #3
 800db9a:	f7fd fe3d 	bl	800b818 <memp_malloc>
 800db9e:	60f8      	str	r0, [r7, #12]
  if (cseg == NULL) {
 800dba0:	68fb      	ldr	r3, [r7, #12]
 800dba2:	2b00      	cmp	r3, #0
 800dba4:	d101      	bne.n	800dbaa <tcp_seg_copy+0x2e>
    return NULL;
 800dba6:	2300      	movs	r3, #0
 800dba8:	e00a      	b.n	800dbc0 <tcp_seg_copy+0x44>
  }
  SMEMCPY((u8_t *)cseg, (const u8_t *)seg, sizeof(struct tcp_seg));
 800dbaa:	2210      	movs	r2, #16
 800dbac:	6879      	ldr	r1, [r7, #4]
 800dbae:	68f8      	ldr	r0, [r7, #12]
 800dbb0:	f007 fa29 	bl	8015006 <memcpy>
  pbuf_ref(cseg->p);
 800dbb4:	68fb      	ldr	r3, [r7, #12]
 800dbb6:	685b      	ldr	r3, [r3, #4]
 800dbb8:	4618      	mov	r0, r3
 800dbba:	f7fe fdeb 	bl	800c794 <pbuf_ref>
  return cseg;
 800dbbe:	68fb      	ldr	r3, [r7, #12]
}
 800dbc0:	4618      	mov	r0, r3
 800dbc2:	3710      	adds	r7, #16
 800dbc4:	46bd      	mov	sp, r7
 800dbc6:	bd80      	pop	{r7, pc}
 800dbc8:	08016874 	.word	0x08016874
 800dbcc:	08016dc8 	.word	0x08016dc8
 800dbd0:	080168b8 	.word	0x080168b8

0800dbd4 <tcp_recv_null>:
 * Default receive callback that is called if the user didn't register
 * a recv callback for the pcb.
 */
err_t
tcp_recv_null(void *arg, struct tcp_pcb *pcb, struct pbuf *p, err_t err)
{
 800dbd4:	b580      	push	{r7, lr}
 800dbd6:	b084      	sub	sp, #16
 800dbd8:	af00      	add	r7, sp, #0
 800dbda:	60f8      	str	r0, [r7, #12]
 800dbdc:	60b9      	str	r1, [r7, #8]
 800dbde:	607a      	str	r2, [r7, #4]
 800dbe0:	70fb      	strb	r3, [r7, #3]
  LWIP_UNUSED_ARG(arg);

  LWIP_ERROR("tcp_recv_null: invalid pcb", pcb != NULL, return ERR_ARG);
 800dbe2:	68bb      	ldr	r3, [r7, #8]
 800dbe4:	2b00      	cmp	r3, #0
 800dbe6:	d109      	bne.n	800dbfc <tcp_recv_null+0x28>
 800dbe8:	4b12      	ldr	r3, [pc, #72]	@ (800dc34 <tcp_recv_null+0x60>)
 800dbea:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 800dbee:	4912      	ldr	r1, [pc, #72]	@ (800dc38 <tcp_recv_null+0x64>)
 800dbf0:	4812      	ldr	r0, [pc, #72]	@ (800dc3c <tcp_recv_null+0x68>)
 800dbf2:	f007 f92d 	bl	8014e50 <iprintf>
 800dbf6:	f06f 030f 	mvn.w	r3, #15
 800dbfa:	e016      	b.n	800dc2a <tcp_recv_null+0x56>

  if (p != NULL) {
 800dbfc:	687b      	ldr	r3, [r7, #4]
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	d009      	beq.n	800dc16 <tcp_recv_null+0x42>
    tcp_recved(pcb, p->tot_len);
 800dc02:	687b      	ldr	r3, [r7, #4]
 800dc04:	891b      	ldrh	r3, [r3, #8]
 800dc06:	4619      	mov	r1, r3
 800dc08:	68b8      	ldr	r0, [r7, #8]
 800dc0a:	f7ff fb17 	bl	800d23c <tcp_recved>
    pbuf_free(p);
 800dc0e:	6878      	ldr	r0, [r7, #4]
 800dc10:	f7fe fd1a 	bl	800c648 <pbuf_free>
 800dc14:	e008      	b.n	800dc28 <tcp_recv_null+0x54>
  } else if (err == ERR_OK) {
 800dc16:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800dc1a:	2b00      	cmp	r3, #0
 800dc1c:	d104      	bne.n	800dc28 <tcp_recv_null+0x54>
    return tcp_close(pcb);
 800dc1e:	68b8      	ldr	r0, [r7, #8]
 800dc20:	f7ff f9bc 	bl	800cf9c <tcp_close>
 800dc24:	4603      	mov	r3, r0
 800dc26:	e000      	b.n	800dc2a <tcp_recv_null+0x56>
  }
  return ERR_OK;
 800dc28:	2300      	movs	r3, #0
}
 800dc2a:	4618      	mov	r0, r3
 800dc2c:	3710      	adds	r7, #16
 800dc2e:	46bd      	mov	sp, r7
 800dc30:	bd80      	pop	{r7, pc}
 800dc32:	bf00      	nop
 800dc34:	08016874 	.word	0x08016874
 800dc38:	08016de4 	.word	0x08016de4
 800dc3c:	080168b8 	.word	0x080168b8

0800dc40 <tcp_kill_prio>:
 *
 * @param prio minimum priority
 */
static void
tcp_kill_prio(u8_t prio)
{
 800dc40:	b580      	push	{r7, lr}
 800dc42:	b086      	sub	sp, #24
 800dc44:	af00      	add	r7, sp, #0
 800dc46:	4603      	mov	r3, r0
 800dc48:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;
  u8_t mprio;

  mprio = LWIP_MIN(TCP_PRIO_MAX, prio);
 800dc4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800dc4e:	2b00      	cmp	r3, #0
 800dc50:	db01      	blt.n	800dc56 <tcp_kill_prio+0x16>
 800dc52:	79fb      	ldrb	r3, [r7, #7]
 800dc54:	e000      	b.n	800dc58 <tcp_kill_prio+0x18>
 800dc56:	237f      	movs	r3, #127	@ 0x7f
 800dc58:	72fb      	strb	r3, [r7, #11]

  /* We want to kill connections with a lower prio, so bail out if 
   * supplied prio is 0 - there can never be a lower prio
   */
  if (mprio == 0) {
 800dc5a:	7afb      	ldrb	r3, [r7, #11]
 800dc5c:	2b00      	cmp	r3, #0
 800dc5e:	d034      	beq.n	800dcca <tcp_kill_prio+0x8a>
  /* We only want kill connections with a lower prio, so decrement prio by one 
   * and start searching for oldest connection with same or lower priority than mprio.
   * We want to find the connections with the lowest possible prio, and among
   * these the one with the longest inactivity time.
   */
  mprio--;
 800dc60:	7afb      	ldrb	r3, [r7, #11]
 800dc62:	3b01      	subs	r3, #1
 800dc64:	72fb      	strb	r3, [r7, #11]

  inactivity = 0;
 800dc66:	2300      	movs	r3, #0
 800dc68:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800dc6a:	2300      	movs	r3, #0
 800dc6c:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800dc6e:	4b19      	ldr	r3, [pc, #100]	@ (800dcd4 <tcp_kill_prio+0x94>)
 800dc70:	681b      	ldr	r3, [r3, #0]
 800dc72:	617b      	str	r3, [r7, #20]
 800dc74:	e01f      	b.n	800dcb6 <tcp_kill_prio+0x76>
        /* lower prio is always a kill candidate */
    if ((pcb->prio < mprio) ||
 800dc76:	697b      	ldr	r3, [r7, #20]
 800dc78:	7d5b      	ldrb	r3, [r3, #21]
 800dc7a:	7afa      	ldrb	r2, [r7, #11]
 800dc7c:	429a      	cmp	r2, r3
 800dc7e:	d80c      	bhi.n	800dc9a <tcp_kill_prio+0x5a>
        /* longer inactivity is also a kill candidate */
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800dc80:	697b      	ldr	r3, [r7, #20]
 800dc82:	7d5b      	ldrb	r3, [r3, #21]
    if ((pcb->prio < mprio) ||
 800dc84:	7afa      	ldrb	r2, [r7, #11]
 800dc86:	429a      	cmp	r2, r3
 800dc88:	d112      	bne.n	800dcb0 <tcp_kill_prio+0x70>
        ((pcb->prio == mprio) && ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity))) {
 800dc8a:	4b13      	ldr	r3, [pc, #76]	@ (800dcd8 <tcp_kill_prio+0x98>)
 800dc8c:	681a      	ldr	r2, [r3, #0]
 800dc8e:	697b      	ldr	r3, [r7, #20]
 800dc90:	6a1b      	ldr	r3, [r3, #32]
 800dc92:	1ad3      	subs	r3, r2, r3
 800dc94:	68fa      	ldr	r2, [r7, #12]
 800dc96:	429a      	cmp	r2, r3
 800dc98:	d80a      	bhi.n	800dcb0 <tcp_kill_prio+0x70>
      inactivity = tcp_ticks - pcb->tmr;
 800dc9a:	4b0f      	ldr	r3, [pc, #60]	@ (800dcd8 <tcp_kill_prio+0x98>)
 800dc9c:	681a      	ldr	r2, [r3, #0]
 800dc9e:	697b      	ldr	r3, [r7, #20]
 800dca0:	6a1b      	ldr	r3, [r3, #32]
 800dca2:	1ad3      	subs	r3, r2, r3
 800dca4:	60fb      	str	r3, [r7, #12]
      inactive   = pcb;
 800dca6:	697b      	ldr	r3, [r7, #20]
 800dca8:	613b      	str	r3, [r7, #16]
      mprio      = pcb->prio;
 800dcaa:	697b      	ldr	r3, [r7, #20]
 800dcac:	7d5b      	ldrb	r3, [r3, #21]
 800dcae:	72fb      	strb	r3, [r7, #11]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800dcb0:	697b      	ldr	r3, [r7, #20]
 800dcb2:	68db      	ldr	r3, [r3, #12]
 800dcb4:	617b      	str	r3, [r7, #20]
 800dcb6:	697b      	ldr	r3, [r7, #20]
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d1dc      	bne.n	800dc76 <tcp_kill_prio+0x36>
    }
  }
  if (inactive != NULL) {
 800dcbc:	693b      	ldr	r3, [r7, #16]
 800dcbe:	2b00      	cmp	r3, #0
 800dcc0:	d004      	beq.n	800dccc <tcp_kill_prio+0x8c>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_prio: killing oldest PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800dcc2:	6938      	ldr	r0, [r7, #16]
 800dcc4:	f7ff fa54 	bl	800d170 <tcp_abort>
 800dcc8:	e000      	b.n	800dccc <tcp_kill_prio+0x8c>
    return;
 800dcca:	bf00      	nop
  }
}
 800dccc:	3718      	adds	r7, #24
 800dcce:	46bd      	mov	sp, r7
 800dcd0:	bd80      	pop	{r7, pc}
 800dcd2:	bf00      	nop
 800dcd4:	24007d44 	.word	0x24007d44
 800dcd8:	24007d38 	.word	0x24007d38

0800dcdc <tcp_kill_state>:
 * Kills the oldest connection that is in specific state.
 * Called from tcp_alloc() for LAST_ACK and CLOSING if no more connections are available.
 */
static void
tcp_kill_state(enum tcp_state state)
{
 800dcdc:	b580      	push	{r7, lr}
 800dcde:	b086      	sub	sp, #24
 800dce0:	af00      	add	r7, sp, #0
 800dce2:	4603      	mov	r3, r0
 800dce4:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  LWIP_ASSERT("invalid state", (state == CLOSING) || (state == LAST_ACK));
 800dce6:	79fb      	ldrb	r3, [r7, #7]
 800dce8:	2b08      	cmp	r3, #8
 800dcea:	d009      	beq.n	800dd00 <tcp_kill_state+0x24>
 800dcec:	79fb      	ldrb	r3, [r7, #7]
 800dcee:	2b09      	cmp	r3, #9
 800dcf0:	d006      	beq.n	800dd00 <tcp_kill_state+0x24>
 800dcf2:	4b1a      	ldr	r3, [pc, #104]	@ (800dd5c <tcp_kill_state+0x80>)
 800dcf4:	f240 62dd 	movw	r2, #1757	@ 0x6dd
 800dcf8:	4919      	ldr	r1, [pc, #100]	@ (800dd60 <tcp_kill_state+0x84>)
 800dcfa:	481a      	ldr	r0, [pc, #104]	@ (800dd64 <tcp_kill_state+0x88>)
 800dcfc:	f007 f8a8 	bl	8014e50 <iprintf>

  inactivity = 0;
 800dd00:	2300      	movs	r3, #0
 800dd02:	60fb      	str	r3, [r7, #12]
  inactive = NULL;
 800dd04:	2300      	movs	r3, #0
 800dd06:	613b      	str	r3, [r7, #16]
  /* Go through the list of active pcbs and get the oldest pcb that is in state
     CLOSING/LAST_ACK. */
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800dd08:	4b17      	ldr	r3, [pc, #92]	@ (800dd68 <tcp_kill_state+0x8c>)
 800dd0a:	681b      	ldr	r3, [r3, #0]
 800dd0c:	617b      	str	r3, [r7, #20]
 800dd0e:	e017      	b.n	800dd40 <tcp_kill_state+0x64>
    if (pcb->state == state) {
 800dd10:	697b      	ldr	r3, [r7, #20]
 800dd12:	7d1b      	ldrb	r3, [r3, #20]
 800dd14:	79fa      	ldrb	r2, [r7, #7]
 800dd16:	429a      	cmp	r2, r3
 800dd18:	d10f      	bne.n	800dd3a <tcp_kill_state+0x5e>
      if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800dd1a:	4b14      	ldr	r3, [pc, #80]	@ (800dd6c <tcp_kill_state+0x90>)
 800dd1c:	681a      	ldr	r2, [r3, #0]
 800dd1e:	697b      	ldr	r3, [r7, #20]
 800dd20:	6a1b      	ldr	r3, [r3, #32]
 800dd22:	1ad3      	subs	r3, r2, r3
 800dd24:	68fa      	ldr	r2, [r7, #12]
 800dd26:	429a      	cmp	r2, r3
 800dd28:	d807      	bhi.n	800dd3a <tcp_kill_state+0x5e>
        inactivity = tcp_ticks - pcb->tmr;
 800dd2a:	4b10      	ldr	r3, [pc, #64]	@ (800dd6c <tcp_kill_state+0x90>)
 800dd2c:	681a      	ldr	r2, [r3, #0]
 800dd2e:	697b      	ldr	r3, [r7, #20]
 800dd30:	6a1b      	ldr	r3, [r3, #32]
 800dd32:	1ad3      	subs	r3, r2, r3
 800dd34:	60fb      	str	r3, [r7, #12]
        inactive = pcb;
 800dd36:	697b      	ldr	r3, [r7, #20]
 800dd38:	613b      	str	r3, [r7, #16]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800dd3a:	697b      	ldr	r3, [r7, #20]
 800dd3c:	68db      	ldr	r3, [r3, #12]
 800dd3e:	617b      	str	r3, [r7, #20]
 800dd40:	697b      	ldr	r3, [r7, #20]
 800dd42:	2b00      	cmp	r3, #0
 800dd44:	d1e4      	bne.n	800dd10 <tcp_kill_state+0x34>
      }
    }
  }
  if (inactive != NULL) {
 800dd46:	693b      	ldr	r3, [r7, #16]
 800dd48:	2b00      	cmp	r3, #0
 800dd4a:	d003      	beq.n	800dd54 <tcp_kill_state+0x78>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_closing: killing oldest %s PCB %p (%"S32_F")\n",
                            tcp_state_str[state], (void *)inactive, inactivity));
    /* Don't send a RST, since no data is lost. */
    tcp_abandon(inactive, 0);
 800dd4c:	2100      	movs	r1, #0
 800dd4e:	6938      	ldr	r0, [r7, #16]
 800dd50:	f7ff f950 	bl	800cff4 <tcp_abandon>
  }
}
 800dd54:	bf00      	nop
 800dd56:	3718      	adds	r7, #24
 800dd58:	46bd      	mov	sp, r7
 800dd5a:	bd80      	pop	{r7, pc}
 800dd5c:	08016874 	.word	0x08016874
 800dd60:	08016e00 	.word	0x08016e00
 800dd64:	080168b8 	.word	0x080168b8
 800dd68:	24007d44 	.word	0x24007d44
 800dd6c:	24007d38 	.word	0x24007d38

0800dd70 <tcp_kill_timewait>:
 * Kills the oldest connection that is in TIME_WAIT state.
 * Called from tcp_alloc() if no more connections are available.
 */
static void
tcp_kill_timewait(void)
{
 800dd70:	b580      	push	{r7, lr}
 800dd72:	b084      	sub	sp, #16
 800dd74:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb, *inactive;
  u32_t inactivity;

  inactivity = 0;
 800dd76:	2300      	movs	r3, #0
 800dd78:	607b      	str	r3, [r7, #4]
  inactive = NULL;
 800dd7a:	2300      	movs	r3, #0
 800dd7c:	60bb      	str	r3, [r7, #8]
  /* Go through the list of TIME_WAIT pcbs and get the oldest pcb. */
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800dd7e:	4b12      	ldr	r3, [pc, #72]	@ (800ddc8 <tcp_kill_timewait+0x58>)
 800dd80:	681b      	ldr	r3, [r3, #0]
 800dd82:	60fb      	str	r3, [r7, #12]
 800dd84:	e012      	b.n	800ddac <tcp_kill_timewait+0x3c>
    if ((u32_t)(tcp_ticks - pcb->tmr) >= inactivity) {
 800dd86:	4b11      	ldr	r3, [pc, #68]	@ (800ddcc <tcp_kill_timewait+0x5c>)
 800dd88:	681a      	ldr	r2, [r3, #0]
 800dd8a:	68fb      	ldr	r3, [r7, #12]
 800dd8c:	6a1b      	ldr	r3, [r3, #32]
 800dd8e:	1ad3      	subs	r3, r2, r3
 800dd90:	687a      	ldr	r2, [r7, #4]
 800dd92:	429a      	cmp	r2, r3
 800dd94:	d807      	bhi.n	800dda6 <tcp_kill_timewait+0x36>
      inactivity = tcp_ticks - pcb->tmr;
 800dd96:	4b0d      	ldr	r3, [pc, #52]	@ (800ddcc <tcp_kill_timewait+0x5c>)
 800dd98:	681a      	ldr	r2, [r3, #0]
 800dd9a:	68fb      	ldr	r3, [r7, #12]
 800dd9c:	6a1b      	ldr	r3, [r3, #32]
 800dd9e:	1ad3      	subs	r3, r2, r3
 800dda0:	607b      	str	r3, [r7, #4]
      inactive = pcb;
 800dda2:	68fb      	ldr	r3, [r7, #12]
 800dda4:	60bb      	str	r3, [r7, #8]
  for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800dda6:	68fb      	ldr	r3, [r7, #12]
 800dda8:	68db      	ldr	r3, [r3, #12]
 800ddaa:	60fb      	str	r3, [r7, #12]
 800ddac:	68fb      	ldr	r3, [r7, #12]
 800ddae:	2b00      	cmp	r3, #0
 800ddb0:	d1e9      	bne.n	800dd86 <tcp_kill_timewait+0x16>
    }
  }
  if (inactive != NULL) {
 800ddb2:	68bb      	ldr	r3, [r7, #8]
 800ddb4:	2b00      	cmp	r3, #0
 800ddb6:	d002      	beq.n	800ddbe <tcp_kill_timewait+0x4e>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_kill_timewait: killing oldest TIME-WAIT PCB %p (%"S32_F")\n",
                            (void *)inactive, inactivity));
    tcp_abort(inactive);
 800ddb8:	68b8      	ldr	r0, [r7, #8]
 800ddba:	f7ff f9d9 	bl	800d170 <tcp_abort>
  }
}
 800ddbe:	bf00      	nop
 800ddc0:	3710      	adds	r7, #16
 800ddc2:	46bd      	mov	sp, r7
 800ddc4:	bd80      	pop	{r7, pc}
 800ddc6:	bf00      	nop
 800ddc8:	24007d48 	.word	0x24007d48
 800ddcc:	24007d38 	.word	0x24007d38

0800ddd0 <tcp_handle_closepend>:
 * now send the FIN (which failed before), the pcb might be in a state that is
 * OK for us to now free it.
 */
static void
tcp_handle_closepend(void)
{
 800ddd0:	b580      	push	{r7, lr}
 800ddd2:	b082      	sub	sp, #8
 800ddd4:	af00      	add	r7, sp, #0
  struct tcp_pcb *pcb = tcp_active_pcbs;
 800ddd6:	4b10      	ldr	r3, [pc, #64]	@ (800de18 <tcp_handle_closepend+0x48>)
 800ddd8:	681b      	ldr	r3, [r3, #0]
 800ddda:	607b      	str	r3, [r7, #4]

  while (pcb != NULL) {
 800dddc:	e014      	b.n	800de08 <tcp_handle_closepend+0x38>
    struct tcp_pcb *next = pcb->next;
 800ddde:	687b      	ldr	r3, [r7, #4]
 800dde0:	68db      	ldr	r3, [r3, #12]
 800dde2:	603b      	str	r3, [r7, #0]
    /* send pending FIN */
    if (pcb->flags & TF_CLOSEPEND) {
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	8b5b      	ldrh	r3, [r3, #26]
 800dde8:	f003 0308 	and.w	r3, r3, #8
 800ddec:	2b00      	cmp	r3, #0
 800ddee:	d009      	beq.n	800de04 <tcp_handle_closepend+0x34>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_handle_closepend: pending FIN\n"));
      tcp_clear_flags(pcb, TF_CLOSEPEND);
 800ddf0:	687b      	ldr	r3, [r7, #4]
 800ddf2:	8b5b      	ldrh	r3, [r3, #26]
 800ddf4:	f023 0308 	bic.w	r3, r3, #8
 800ddf8:	b29a      	uxth	r2, r3
 800ddfa:	687b      	ldr	r3, [r7, #4]
 800ddfc:	835a      	strh	r2, [r3, #26]
      tcp_close_shutdown_fin(pcb);
 800ddfe:	6878      	ldr	r0, [r7, #4]
 800de00:	f7ff f862 	bl	800cec8 <tcp_close_shutdown_fin>
    }
    pcb = next;
 800de04:	683b      	ldr	r3, [r7, #0]
 800de06:	607b      	str	r3, [r7, #4]
  while (pcb != NULL) {
 800de08:	687b      	ldr	r3, [r7, #4]
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	d1e7      	bne.n	800ddde <tcp_handle_closepend+0xe>
  }
}
 800de0e:	bf00      	nop
 800de10:	bf00      	nop
 800de12:	3708      	adds	r7, #8
 800de14:	46bd      	mov	sp, r7
 800de16:	bd80      	pop	{r7, pc}
 800de18:	24007d44 	.word	0x24007d44

0800de1c <tcp_alloc>:
 * @param prio priority for the new pcb
 * @return a new tcp_pcb that initially is in state CLOSED
 */
struct tcp_pcb *
tcp_alloc(u8_t prio)
{
 800de1c:	b580      	push	{r7, lr}
 800de1e:	b084      	sub	sp, #16
 800de20:	af00      	add	r7, sp, #0
 800de22:	4603      	mov	r3, r0
 800de24:	71fb      	strb	r3, [r7, #7]
  struct tcp_pcb *pcb;

  LWIP_ASSERT_CORE_LOCKED();

  pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800de26:	2001      	movs	r0, #1
 800de28:	f7fd fcf6 	bl	800b818 <memp_malloc>
 800de2c:	60f8      	str	r0, [r7, #12]
  if (pcb == NULL) {
 800de2e:	68fb      	ldr	r3, [r7, #12]
 800de30:	2b00      	cmp	r3, #0
 800de32:	d126      	bne.n	800de82 <tcp_alloc+0x66>
    /* Try to send FIN for all pcbs stuck in TF_CLOSEPEND first */
    tcp_handle_closepend();
 800de34:	f7ff ffcc 	bl	800ddd0 <tcp_handle_closepend>

    /* Try killing oldest connection in TIME-WAIT. */
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest TIME-WAIT connection\n"));
    tcp_kill_timewait();
 800de38:	f7ff ff9a 	bl	800dd70 <tcp_kill_timewait>
    /* Try to allocate a tcp_pcb again. */
    pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800de3c:	2001      	movs	r0, #1
 800de3e:	f7fd fceb 	bl	800b818 <memp_malloc>
 800de42:	60f8      	str	r0, [r7, #12]
    if (pcb == NULL) {
 800de44:	68fb      	ldr	r3, [r7, #12]
 800de46:	2b00      	cmp	r3, #0
 800de48:	d11b      	bne.n	800de82 <tcp_alloc+0x66>
      /* Try killing oldest connection in LAST-ACK (these wouldn't go to TIME-WAIT). */
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest LAST-ACK connection\n"));
      tcp_kill_state(LAST_ACK);
 800de4a:	2009      	movs	r0, #9
 800de4c:	f7ff ff46 	bl	800dcdc <tcp_kill_state>
      /* Try to allocate a tcp_pcb again. */
      pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800de50:	2001      	movs	r0, #1
 800de52:	f7fd fce1 	bl	800b818 <memp_malloc>
 800de56:	60f8      	str	r0, [r7, #12]
      if (pcb == NULL) {
 800de58:	68fb      	ldr	r3, [r7, #12]
 800de5a:	2b00      	cmp	r3, #0
 800de5c:	d111      	bne.n	800de82 <tcp_alloc+0x66>
        /* Try killing oldest connection in CLOSING. */
        LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing off oldest CLOSING connection\n"));
        tcp_kill_state(CLOSING);
 800de5e:	2008      	movs	r0, #8
 800de60:	f7ff ff3c 	bl	800dcdc <tcp_kill_state>
        /* Try to allocate a tcp_pcb again. */
        pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800de64:	2001      	movs	r0, #1
 800de66:	f7fd fcd7 	bl	800b818 <memp_malloc>
 800de6a:	60f8      	str	r0, [r7, #12]
        if (pcb == NULL) {
 800de6c:	68fb      	ldr	r3, [r7, #12]
 800de6e:	2b00      	cmp	r3, #0
 800de70:	d107      	bne.n	800de82 <tcp_alloc+0x66>
          /* Try killing oldest active connection with lower priority than the new one. */
          LWIP_DEBUGF(TCP_DEBUG, ("tcp_alloc: killing oldest connection with prio lower than %d\n", prio));
          tcp_kill_prio(prio);
 800de72:	79fb      	ldrb	r3, [r7, #7]
 800de74:	4618      	mov	r0, r3
 800de76:	f7ff fee3 	bl	800dc40 <tcp_kill_prio>
          /* Try to allocate a tcp_pcb again. */
          pcb = (struct tcp_pcb *)memp_malloc(MEMP_TCP_PCB);
 800de7a:	2001      	movs	r0, #1
 800de7c:	f7fd fccc 	bl	800b818 <memp_malloc>
 800de80:	60f8      	str	r0, [r7, #12]
    if (pcb != NULL) {
      /* adjust err stats: memp_malloc failed above */
      MEMP_STATS_DEC(err, MEMP_TCP_PCB);
    }
  }
  if (pcb != NULL) {
 800de82:	68fb      	ldr	r3, [r7, #12]
 800de84:	2b00      	cmp	r3, #0
 800de86:	d03f      	beq.n	800df08 <tcp_alloc+0xec>
    /* zero out the whole pcb, so there is no need to initialize members to zero */
    memset(pcb, 0, sizeof(struct tcp_pcb));
 800de88:	229c      	movs	r2, #156	@ 0x9c
 800de8a:	2100      	movs	r1, #0
 800de8c:	68f8      	ldr	r0, [r7, #12]
 800de8e:	f007 f844 	bl	8014f1a <memset>
    pcb->prio = prio;
 800de92:	68fb      	ldr	r3, [r7, #12]
 800de94:	79fa      	ldrb	r2, [r7, #7]
 800de96:	755a      	strb	r2, [r3, #21]
    pcb->snd_buf = TCP_SND_BUF;
 800de98:	68fb      	ldr	r3, [r7, #12]
 800de9a:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800de9e:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
    /* Start with a window that does not need scaling. When window scaling is
       enabled and used, the window is enlarged when both sides agree on scaling. */
    pcb->rcv_wnd = pcb->rcv_ann_wnd = TCPWND_MIN16(TCP_WND);
 800dea2:	68fb      	ldr	r3, [r7, #12]
 800dea4:	f44f 6206 	mov.w	r2, #2144	@ 0x860
 800dea8:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800deaa:	68fb      	ldr	r3, [r7, #12]
 800deac:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 800deae:	68fb      	ldr	r3, [r7, #12]
 800deb0:	851a      	strh	r2, [r3, #40]	@ 0x28
    pcb->ttl = TCP_TTL;
 800deb2:	68fb      	ldr	r3, [r7, #12]
 800deb4:	22ff      	movs	r2, #255	@ 0xff
 800deb6:	72da      	strb	r2, [r3, #11]
    /* As initial send MSS, we use TCP_MSS but limit it to 536.
       The send MSS is updated when an MSS option is received. */
    pcb->mss = INITIAL_MSS;
 800deb8:	68fb      	ldr	r3, [r7, #12]
 800deba:	f44f 7206 	mov.w	r2, #536	@ 0x218
 800debe:	865a      	strh	r2, [r3, #50]	@ 0x32
    pcb->rto = 3000 / TCP_SLOW_INTERVAL;
 800dec0:	68fb      	ldr	r3, [r7, #12]
 800dec2:	2206      	movs	r2, #6
 800dec4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    pcb->sv = 3000 / TCP_SLOW_INTERVAL;
 800dec8:	68fb      	ldr	r3, [r7, #12]
 800deca:	2206      	movs	r2, #6
 800decc:	87da      	strh	r2, [r3, #62]	@ 0x3e
    pcb->rtime = -1;
 800dece:	68fb      	ldr	r3, [r7, #12]
 800ded0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800ded4:	861a      	strh	r2, [r3, #48]	@ 0x30
    pcb->cwnd = 1;
 800ded6:	68fb      	ldr	r3, [r7, #12]
 800ded8:	2201      	movs	r2, #1
 800deda:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
    pcb->tmr = tcp_ticks;
 800dede:	4b0d      	ldr	r3, [pc, #52]	@ (800df14 <tcp_alloc+0xf8>)
 800dee0:	681a      	ldr	r2, [r3, #0]
 800dee2:	68fb      	ldr	r3, [r7, #12]
 800dee4:	621a      	str	r2, [r3, #32]
    pcb->last_timer = tcp_timer_ctr;
 800dee6:	4b0c      	ldr	r3, [pc, #48]	@ (800df18 <tcp_alloc+0xfc>)
 800dee8:	781a      	ldrb	r2, [r3, #0]
 800deea:	68fb      	ldr	r3, [r7, #12]
 800deec:	779a      	strb	r2, [r3, #30]
    of using the largest advertised receive window.  We've seen complications with
    receiving TCPs that use window scaling and/or window auto-tuning where the
    initial advertised window is very small and then grows rapidly once the
    connection is established. To avoid these complications, we set ssthresh to the
    largest effective cwnd (amount of in-flight data) that the sender can have. */
    pcb->ssthresh = TCP_SND_BUF;
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	f44f 6286 	mov.w	r2, #1072	@ 0x430
 800def4:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

#if LWIP_CALLBACK_API
    pcb->recv = tcp_recv_null;
 800def8:	68fb      	ldr	r3, [r7, #12]
 800defa:	4a08      	ldr	r2, [pc, #32]	@ (800df1c <tcp_alloc+0x100>)
 800defc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
#endif /* LWIP_CALLBACK_API */

    /* Init KEEPALIVE timer */
    pcb->keep_idle  = TCP_KEEPIDLE_DEFAULT;
 800df00:	68fb      	ldr	r3, [r7, #12]
 800df02:	4a07      	ldr	r2, [pc, #28]	@ (800df20 <tcp_alloc+0x104>)
 800df04:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if LWIP_TCP_KEEPALIVE
    pcb->keep_intvl = TCP_KEEPINTVL_DEFAULT;
    pcb->keep_cnt   = TCP_KEEPCNT_DEFAULT;
#endif /* LWIP_TCP_KEEPALIVE */
  }
  return pcb;
 800df08:	68fb      	ldr	r3, [r7, #12]
}
 800df0a:	4618      	mov	r0, r3
 800df0c:	3710      	adds	r7, #16
 800df0e:	46bd      	mov	sp, r7
 800df10:	bd80      	pop	{r7, pc}
 800df12:	bf00      	nop
 800df14:	24007d38 	.word	0x24007d38
 800df18:	24007d4e 	.word	0x24007d4e
 800df1c:	0800dbd5 	.word	0x0800dbd5
 800df20:	006ddd00 	.word	0x006ddd00

0800df24 <tcp_pcb_purge>:
 *
 * @param pcb tcp_pcb to purge. The pcb itself is not deallocated!
 */
void
tcp_pcb_purge(struct tcp_pcb *pcb)
{
 800df24:	b580      	push	{r7, lr}
 800df26:	b082      	sub	sp, #8
 800df28:	af00      	add	r7, sp, #0
 800df2a:	6078      	str	r0, [r7, #4]
  LWIP_ERROR("tcp_pcb_purge: invalid pcb", pcb != NULL, return);
 800df2c:	687b      	ldr	r3, [r7, #4]
 800df2e:	2b00      	cmp	r3, #0
 800df30:	d107      	bne.n	800df42 <tcp_pcb_purge+0x1e>
 800df32:	4b21      	ldr	r3, [pc, #132]	@ (800dfb8 <tcp_pcb_purge+0x94>)
 800df34:	f640 0251 	movw	r2, #2129	@ 0x851
 800df38:	4920      	ldr	r1, [pc, #128]	@ (800dfbc <tcp_pcb_purge+0x98>)
 800df3a:	4821      	ldr	r0, [pc, #132]	@ (800dfc0 <tcp_pcb_purge+0x9c>)
 800df3c:	f006 ff88 	bl	8014e50 <iprintf>
 800df40:	e037      	b.n	800dfb2 <tcp_pcb_purge+0x8e>

  if (pcb->state != CLOSED &&
 800df42:	687b      	ldr	r3, [r7, #4]
 800df44:	7d1b      	ldrb	r3, [r3, #20]
 800df46:	2b00      	cmp	r3, #0
 800df48:	d033      	beq.n	800dfb2 <tcp_pcb_purge+0x8e>
      pcb->state != TIME_WAIT &&
 800df4a:	687b      	ldr	r3, [r7, #4]
 800df4c:	7d1b      	ldrb	r3, [r3, #20]
  if (pcb->state != CLOSED &&
 800df4e:	2b0a      	cmp	r3, #10
 800df50:	d02f      	beq.n	800dfb2 <tcp_pcb_purge+0x8e>
      pcb->state != LISTEN) {
 800df52:	687b      	ldr	r3, [r7, #4]
 800df54:	7d1b      	ldrb	r3, [r3, #20]
      pcb->state != TIME_WAIT &&
 800df56:	2b01      	cmp	r3, #1
 800df58:	d02b      	beq.n	800dfb2 <tcp_pcb_purge+0x8e>

    LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge\n"));

    tcp_backlog_accepted(pcb);

    if (pcb->refused_data != NULL) {
 800df5a:	687b      	ldr	r3, [r7, #4]
 800df5c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800df5e:	2b00      	cmp	r3, #0
 800df60:	d007      	beq.n	800df72 <tcp_pcb_purge+0x4e>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->refused_data\n"));
      pbuf_free(pcb->refused_data);
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800df66:	4618      	mov	r0, r3
 800df68:	f7fe fb6e 	bl	800c648 <pbuf_free>
      pcb->refused_data = NULL;
 800df6c:	687b      	ldr	r3, [r7, #4]
 800df6e:	2200      	movs	r2, #0
 800df70:	679a      	str	r2, [r3, #120]	@ 0x78
    }
    if (pcb->unacked != NULL) {
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->unacked\n"));
    }
#if TCP_QUEUE_OOSEQ
    if (pcb->ooseq != NULL) {
 800df72:	687b      	ldr	r3, [r7, #4]
 800df74:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800df76:	2b00      	cmp	r3, #0
 800df78:	d002      	beq.n	800df80 <tcp_pcb_purge+0x5c>
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_pcb_purge: data left on ->ooseq\n"));
      tcp_free_ooseq(pcb);
 800df7a:	6878      	ldr	r0, [r7, #4]
 800df7c:	f000 f986 	bl	800e28c <tcp_free_ooseq>
    }
#endif /* TCP_QUEUE_OOSEQ */

    /* Stop the retransmission timer as it will expect data on unacked
       queue if it fires */
    pcb->rtime = -1;
 800df80:	687b      	ldr	r3, [r7, #4]
 800df82:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800df86:	861a      	strh	r2, [r3, #48]	@ 0x30

    tcp_segs_free(pcb->unsent);
 800df88:	687b      	ldr	r3, [r7, #4]
 800df8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800df8c:	4618      	mov	r0, r3
 800df8e:	f7ff fdc7 	bl	800db20 <tcp_segs_free>
    tcp_segs_free(pcb->unacked);
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800df96:	4618      	mov	r0, r3
 800df98:	f7ff fdc2 	bl	800db20 <tcp_segs_free>
    pcb->unacked = pcb->unsent = NULL;
 800df9c:	687b      	ldr	r3, [r7, #4]
 800df9e:	2200      	movs	r2, #0
 800dfa0:	66da      	str	r2, [r3, #108]	@ 0x6c
 800dfa2:	687b      	ldr	r3, [r7, #4]
 800dfa4:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	671a      	str	r2, [r3, #112]	@ 0x70
#if TCP_OVERSIZE
    pcb->unsent_oversize = 0;
 800dfaa:	687b      	ldr	r3, [r7, #4]
 800dfac:	2200      	movs	r2, #0
 800dfae:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */
  }
}
 800dfb2:	3708      	adds	r7, #8
 800dfb4:	46bd      	mov	sp, r7
 800dfb6:	bd80      	pop	{r7, pc}
 800dfb8:	08016874 	.word	0x08016874
 800dfbc:	08016ec0 	.word	0x08016ec0
 800dfc0:	080168b8 	.word	0x080168b8

0800dfc4 <tcp_pcb_remove>:
 * @param pcblist PCB list to purge.
 * @param pcb tcp_pcb to purge. The pcb itself is NOT deallocated!
 */
void
tcp_pcb_remove(struct tcp_pcb **pcblist, struct tcp_pcb *pcb)
{
 800dfc4:	b580      	push	{r7, lr}
 800dfc6:	b084      	sub	sp, #16
 800dfc8:	af00      	add	r7, sp, #0
 800dfca:	6078      	str	r0, [r7, #4]
 800dfcc:	6039      	str	r1, [r7, #0]
  LWIP_ASSERT("tcp_pcb_remove: invalid pcb", pcb != NULL);
 800dfce:	683b      	ldr	r3, [r7, #0]
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	d106      	bne.n	800dfe2 <tcp_pcb_remove+0x1e>
 800dfd4:	4b3e      	ldr	r3, [pc, #248]	@ (800e0d0 <tcp_pcb_remove+0x10c>)
 800dfd6:	f640 0283 	movw	r2, #2179	@ 0x883
 800dfda:	493e      	ldr	r1, [pc, #248]	@ (800e0d4 <tcp_pcb_remove+0x110>)
 800dfdc:	483e      	ldr	r0, [pc, #248]	@ (800e0d8 <tcp_pcb_remove+0x114>)
 800dfde:	f006 ff37 	bl	8014e50 <iprintf>
  LWIP_ASSERT("tcp_pcb_remove: invalid pcblist", pcblist != NULL);
 800dfe2:	687b      	ldr	r3, [r7, #4]
 800dfe4:	2b00      	cmp	r3, #0
 800dfe6:	d106      	bne.n	800dff6 <tcp_pcb_remove+0x32>
 800dfe8:	4b39      	ldr	r3, [pc, #228]	@ (800e0d0 <tcp_pcb_remove+0x10c>)
 800dfea:	f640 0284 	movw	r2, #2180	@ 0x884
 800dfee:	493b      	ldr	r1, [pc, #236]	@ (800e0dc <tcp_pcb_remove+0x118>)
 800dff0:	4839      	ldr	r0, [pc, #228]	@ (800e0d8 <tcp_pcb_remove+0x114>)
 800dff2:	f006 ff2d 	bl	8014e50 <iprintf>

  TCP_RMV(pcblist, pcb);
 800dff6:	687b      	ldr	r3, [r7, #4]
 800dff8:	681b      	ldr	r3, [r3, #0]
 800dffa:	683a      	ldr	r2, [r7, #0]
 800dffc:	429a      	cmp	r2, r3
 800dffe:	d105      	bne.n	800e00c <tcp_pcb_remove+0x48>
 800e000:	687b      	ldr	r3, [r7, #4]
 800e002:	681b      	ldr	r3, [r3, #0]
 800e004:	68da      	ldr	r2, [r3, #12]
 800e006:	687b      	ldr	r3, [r7, #4]
 800e008:	601a      	str	r2, [r3, #0]
 800e00a:	e013      	b.n	800e034 <tcp_pcb_remove+0x70>
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	681b      	ldr	r3, [r3, #0]
 800e010:	60fb      	str	r3, [r7, #12]
 800e012:	e00c      	b.n	800e02e <tcp_pcb_remove+0x6a>
 800e014:	68fb      	ldr	r3, [r7, #12]
 800e016:	68db      	ldr	r3, [r3, #12]
 800e018:	683a      	ldr	r2, [r7, #0]
 800e01a:	429a      	cmp	r2, r3
 800e01c:	d104      	bne.n	800e028 <tcp_pcb_remove+0x64>
 800e01e:	683b      	ldr	r3, [r7, #0]
 800e020:	68da      	ldr	r2, [r3, #12]
 800e022:	68fb      	ldr	r3, [r7, #12]
 800e024:	60da      	str	r2, [r3, #12]
 800e026:	e005      	b.n	800e034 <tcp_pcb_remove+0x70>
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	68db      	ldr	r3, [r3, #12]
 800e02c:	60fb      	str	r3, [r7, #12]
 800e02e:	68fb      	ldr	r3, [r7, #12]
 800e030:	2b00      	cmp	r3, #0
 800e032:	d1ef      	bne.n	800e014 <tcp_pcb_remove+0x50>
 800e034:	683b      	ldr	r3, [r7, #0]
 800e036:	2200      	movs	r2, #0
 800e038:	60da      	str	r2, [r3, #12]

  tcp_pcb_purge(pcb);
 800e03a:	6838      	ldr	r0, [r7, #0]
 800e03c:	f7ff ff72 	bl	800df24 <tcp_pcb_purge>

  /* if there is an outstanding delayed ACKs, send it */
  if ((pcb->state != TIME_WAIT) &&
 800e040:	683b      	ldr	r3, [r7, #0]
 800e042:	7d1b      	ldrb	r3, [r3, #20]
 800e044:	2b0a      	cmp	r3, #10
 800e046:	d013      	beq.n	800e070 <tcp_pcb_remove+0xac>
      (pcb->state != LISTEN) &&
 800e048:	683b      	ldr	r3, [r7, #0]
 800e04a:	7d1b      	ldrb	r3, [r3, #20]
  if ((pcb->state != TIME_WAIT) &&
 800e04c:	2b01      	cmp	r3, #1
 800e04e:	d00f      	beq.n	800e070 <tcp_pcb_remove+0xac>
      (pcb->flags & TF_ACK_DELAY)) {
 800e050:	683b      	ldr	r3, [r7, #0]
 800e052:	8b5b      	ldrh	r3, [r3, #26]
 800e054:	f003 0301 	and.w	r3, r3, #1
      (pcb->state != LISTEN) &&
 800e058:	2b00      	cmp	r3, #0
 800e05a:	d009      	beq.n	800e070 <tcp_pcb_remove+0xac>
    tcp_ack_now(pcb);
 800e05c:	683b      	ldr	r3, [r7, #0]
 800e05e:	8b5b      	ldrh	r3, [r3, #26]
 800e060:	f043 0302 	orr.w	r3, r3, #2
 800e064:	b29a      	uxth	r2, r3
 800e066:	683b      	ldr	r3, [r7, #0]
 800e068:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800e06a:	6838      	ldr	r0, [r7, #0]
 800e06c:	f002 ff68 	bl	8010f40 <tcp_output>
  }

  if (pcb->state != LISTEN) {
 800e070:	683b      	ldr	r3, [r7, #0]
 800e072:	7d1b      	ldrb	r3, [r3, #20]
 800e074:	2b01      	cmp	r3, #1
 800e076:	d020      	beq.n	800e0ba <tcp_pcb_remove+0xf6>
    LWIP_ASSERT("unsent segments leaking", pcb->unsent == NULL);
 800e078:	683b      	ldr	r3, [r7, #0]
 800e07a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e07c:	2b00      	cmp	r3, #0
 800e07e:	d006      	beq.n	800e08e <tcp_pcb_remove+0xca>
 800e080:	4b13      	ldr	r3, [pc, #76]	@ (800e0d0 <tcp_pcb_remove+0x10c>)
 800e082:	f640 0293 	movw	r2, #2195	@ 0x893
 800e086:	4916      	ldr	r1, [pc, #88]	@ (800e0e0 <tcp_pcb_remove+0x11c>)
 800e088:	4813      	ldr	r0, [pc, #76]	@ (800e0d8 <tcp_pcb_remove+0x114>)
 800e08a:	f006 fee1 	bl	8014e50 <iprintf>
    LWIP_ASSERT("unacked segments leaking", pcb->unacked == NULL);
 800e08e:	683b      	ldr	r3, [r7, #0]
 800e090:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800e092:	2b00      	cmp	r3, #0
 800e094:	d006      	beq.n	800e0a4 <tcp_pcb_remove+0xe0>
 800e096:	4b0e      	ldr	r3, [pc, #56]	@ (800e0d0 <tcp_pcb_remove+0x10c>)
 800e098:	f640 0294 	movw	r2, #2196	@ 0x894
 800e09c:	4911      	ldr	r1, [pc, #68]	@ (800e0e4 <tcp_pcb_remove+0x120>)
 800e09e:	480e      	ldr	r0, [pc, #56]	@ (800e0d8 <tcp_pcb_remove+0x114>)
 800e0a0:	f006 fed6 	bl	8014e50 <iprintf>
#if TCP_QUEUE_OOSEQ
    LWIP_ASSERT("ooseq segments leaking", pcb->ooseq == NULL);
 800e0a4:	683b      	ldr	r3, [r7, #0]
 800e0a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e0a8:	2b00      	cmp	r3, #0
 800e0aa:	d006      	beq.n	800e0ba <tcp_pcb_remove+0xf6>
 800e0ac:	4b08      	ldr	r3, [pc, #32]	@ (800e0d0 <tcp_pcb_remove+0x10c>)
 800e0ae:	f640 0296 	movw	r2, #2198	@ 0x896
 800e0b2:	490d      	ldr	r1, [pc, #52]	@ (800e0e8 <tcp_pcb_remove+0x124>)
 800e0b4:	4808      	ldr	r0, [pc, #32]	@ (800e0d8 <tcp_pcb_remove+0x114>)
 800e0b6:	f006 fecb 	bl	8014e50 <iprintf>
#endif /* TCP_QUEUE_OOSEQ */
  }

  pcb->state = CLOSED;
 800e0ba:	683b      	ldr	r3, [r7, #0]
 800e0bc:	2200      	movs	r2, #0
 800e0be:	751a      	strb	r2, [r3, #20]
  /* reset the local port to prevent the pcb from being 'bound' */
  pcb->local_port = 0;
 800e0c0:	683b      	ldr	r3, [r7, #0]
 800e0c2:	2200      	movs	r2, #0
 800e0c4:	82da      	strh	r2, [r3, #22]

  LWIP_ASSERT("tcp_pcb_remove: tcp_pcbs_sane()", tcp_pcbs_sane());
}
 800e0c6:	bf00      	nop
 800e0c8:	3710      	adds	r7, #16
 800e0ca:	46bd      	mov	sp, r7
 800e0cc:	bd80      	pop	{r7, pc}
 800e0ce:	bf00      	nop
 800e0d0:	08016874 	.word	0x08016874
 800e0d4:	08016edc 	.word	0x08016edc
 800e0d8:	080168b8 	.word	0x080168b8
 800e0dc:	08016ef8 	.word	0x08016ef8
 800e0e0:	08016f18 	.word	0x08016f18
 800e0e4:	08016f30 	.word	0x08016f30
 800e0e8:	08016f4c 	.word	0x08016f4c

0800e0ec <tcp_next_iss>:
 *
 * @return u32_t pseudo random sequence number
 */
u32_t
tcp_next_iss(struct tcp_pcb *pcb)
{
 800e0ec:	b580      	push	{r7, lr}
 800e0ee:	b082      	sub	sp, #8
 800e0f0:	af00      	add	r7, sp, #0
 800e0f2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
  return LWIP_HOOK_TCP_ISN(&pcb->local_ip, pcb->local_port, &pcb->remote_ip, pcb->remote_port);
#else /* LWIP_HOOK_TCP_ISN */
  static u32_t iss = 6510;

  LWIP_ASSERT("tcp_next_iss: invalid pcb", pcb != NULL);
 800e0f4:	687b      	ldr	r3, [r7, #4]
 800e0f6:	2b00      	cmp	r3, #0
 800e0f8:	d106      	bne.n	800e108 <tcp_next_iss+0x1c>
 800e0fa:	4b0a      	ldr	r3, [pc, #40]	@ (800e124 <tcp_next_iss+0x38>)
 800e0fc:	f640 02af 	movw	r2, #2223	@ 0x8af
 800e100:	4909      	ldr	r1, [pc, #36]	@ (800e128 <tcp_next_iss+0x3c>)
 800e102:	480a      	ldr	r0, [pc, #40]	@ (800e12c <tcp_next_iss+0x40>)
 800e104:	f006 fea4 	bl	8014e50 <iprintf>
  LWIP_UNUSED_ARG(pcb);

  iss += tcp_ticks;       /* XXX */
 800e108:	4b09      	ldr	r3, [pc, #36]	@ (800e130 <tcp_next_iss+0x44>)
 800e10a:	681a      	ldr	r2, [r3, #0]
 800e10c:	4b09      	ldr	r3, [pc, #36]	@ (800e134 <tcp_next_iss+0x48>)
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	4413      	add	r3, r2
 800e112:	4a07      	ldr	r2, [pc, #28]	@ (800e130 <tcp_next_iss+0x44>)
 800e114:	6013      	str	r3, [r2, #0]
  return iss;
 800e116:	4b06      	ldr	r3, [pc, #24]	@ (800e130 <tcp_next_iss+0x44>)
 800e118:	681b      	ldr	r3, [r3, #0]
#endif /* LWIP_HOOK_TCP_ISN */
}
 800e11a:	4618      	mov	r0, r3
 800e11c:	3708      	adds	r7, #8
 800e11e:	46bd      	mov	sp, r7
 800e120:	bd80      	pop	{r7, pc}
 800e122:	bf00      	nop
 800e124:	08016874 	.word	0x08016874
 800e128:	08016f64 	.word	0x08016f64
 800e12c:	080168b8 	.word	0x080168b8
 800e130:	2400002c 	.word	0x2400002c
 800e134:	24007d38 	.word	0x24007d38

0800e138 <tcp_eff_send_mss_netif>:
 * by calculating the minimum of TCP_MSS and the mtu (if set) of the target
 * netif (if not NULL).
 */
u16_t
tcp_eff_send_mss_netif(u16_t sendmss, struct netif *outif, const ip_addr_t *dest)
{
 800e138:	b580      	push	{r7, lr}
 800e13a:	b086      	sub	sp, #24
 800e13c:	af00      	add	r7, sp, #0
 800e13e:	4603      	mov	r3, r0
 800e140:	60b9      	str	r1, [r7, #8]
 800e142:	607a      	str	r2, [r7, #4]
 800e144:	81fb      	strh	r3, [r7, #14]
  u16_t mss_s;
  u16_t mtu;

  LWIP_UNUSED_ARG(dest); /* in case IPv6 is disabled */

  LWIP_ASSERT("tcp_eff_send_mss_netif: invalid dst_ip", dest != NULL);
 800e146:	687b      	ldr	r3, [r7, #4]
 800e148:	2b00      	cmp	r3, #0
 800e14a:	d106      	bne.n	800e15a <tcp_eff_send_mss_netif+0x22>
 800e14c:	4b14      	ldr	r3, [pc, #80]	@ (800e1a0 <tcp_eff_send_mss_netif+0x68>)
 800e14e:	f640 02c5 	movw	r2, #2245	@ 0x8c5
 800e152:	4914      	ldr	r1, [pc, #80]	@ (800e1a4 <tcp_eff_send_mss_netif+0x6c>)
 800e154:	4814      	ldr	r0, [pc, #80]	@ (800e1a8 <tcp_eff_send_mss_netif+0x70>)
 800e156:	f006 fe7b 	bl	8014e50 <iprintf>
  else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
  {
    if (outif == NULL) {
 800e15a:	68bb      	ldr	r3, [r7, #8]
 800e15c:	2b00      	cmp	r3, #0
 800e15e:	d101      	bne.n	800e164 <tcp_eff_send_mss_netif+0x2c>
      return sendmss;
 800e160:	89fb      	ldrh	r3, [r7, #14]
 800e162:	e019      	b.n	800e198 <tcp_eff_send_mss_netif+0x60>
    }
    mtu = outif->mtu;
 800e164:	68bb      	ldr	r3, [r7, #8]
 800e166:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 800e168:	82fb      	strh	r3, [r7, #22]
  }
#endif /* LWIP_IPV4 */

  if (mtu != 0) {
 800e16a:	8afb      	ldrh	r3, [r7, #22]
 800e16c:	2b00      	cmp	r3, #0
 800e16e:	d012      	beq.n	800e196 <tcp_eff_send_mss_netif+0x5e>
    else
#endif /* LWIP_IPV4 */
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    {
      offset = IP_HLEN + TCP_HLEN;
 800e170:	2328      	movs	r3, #40	@ 0x28
 800e172:	82bb      	strh	r3, [r7, #20]
    }
#endif /* LWIP_IPV4 */
    mss_s = (mtu > offset) ? (u16_t)(mtu - offset) : 0;
 800e174:	8afa      	ldrh	r2, [r7, #22]
 800e176:	8abb      	ldrh	r3, [r7, #20]
 800e178:	429a      	cmp	r2, r3
 800e17a:	d904      	bls.n	800e186 <tcp_eff_send_mss_netif+0x4e>
 800e17c:	8afa      	ldrh	r2, [r7, #22]
 800e17e:	8abb      	ldrh	r3, [r7, #20]
 800e180:	1ad3      	subs	r3, r2, r3
 800e182:	b29b      	uxth	r3, r3
 800e184:	e000      	b.n	800e188 <tcp_eff_send_mss_netif+0x50>
 800e186:	2300      	movs	r3, #0
 800e188:	827b      	strh	r3, [r7, #18]
    /* RFC 1122, chap 4.2.2.6:
     * Eff.snd.MSS = min(SendMSS+20, MMS_S) - TCPhdrsize - IPoptionsize
     * We correct for TCP options in tcp_write(), and don't support IP options.
     */
    sendmss = LWIP_MIN(sendmss, mss_s);
 800e18a:	8a7a      	ldrh	r2, [r7, #18]
 800e18c:	89fb      	ldrh	r3, [r7, #14]
 800e18e:	4293      	cmp	r3, r2
 800e190:	bf28      	it	cs
 800e192:	4613      	movcs	r3, r2
 800e194:	81fb      	strh	r3, [r7, #14]
  }
  return sendmss;
 800e196:	89fb      	ldrh	r3, [r7, #14]
}
 800e198:	4618      	mov	r0, r3
 800e19a:	3718      	adds	r7, #24
 800e19c:	46bd      	mov	sp, r7
 800e19e:	bd80      	pop	{r7, pc}
 800e1a0:	08016874 	.word	0x08016874
 800e1a4:	08016f80 	.word	0x08016f80
 800e1a8:	080168b8 	.word	0x080168b8

0800e1ac <tcp_netif_ip_addr_changed_pcblist>:
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

/** Helper function for tcp_netif_ip_addr_changed() that iterates a pcb list */
static void
tcp_netif_ip_addr_changed_pcblist(const ip_addr_t *old_addr, struct tcp_pcb *pcb_list)
{
 800e1ac:	b580      	push	{r7, lr}
 800e1ae:	b084      	sub	sp, #16
 800e1b0:	af00      	add	r7, sp, #0
 800e1b2:	6078      	str	r0, [r7, #4]
 800e1b4:	6039      	str	r1, [r7, #0]
  struct tcp_pcb *pcb;
  pcb = pcb_list;
 800e1b6:	683b      	ldr	r3, [r7, #0]
 800e1b8:	60fb      	str	r3, [r7, #12]

  LWIP_ASSERT("tcp_netif_ip_addr_changed_pcblist: invalid old_addr", old_addr != NULL);
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	2b00      	cmp	r3, #0
 800e1be:	d119      	bne.n	800e1f4 <tcp_netif_ip_addr_changed_pcblist+0x48>
 800e1c0:	4b10      	ldr	r3, [pc, #64]	@ (800e204 <tcp_netif_ip_addr_changed_pcblist+0x58>)
 800e1c2:	f44f 6210 	mov.w	r2, #2304	@ 0x900
 800e1c6:	4910      	ldr	r1, [pc, #64]	@ (800e208 <tcp_netif_ip_addr_changed_pcblist+0x5c>)
 800e1c8:	4810      	ldr	r0, [pc, #64]	@ (800e20c <tcp_netif_ip_addr_changed_pcblist+0x60>)
 800e1ca:	f006 fe41 	bl	8014e50 <iprintf>

  while (pcb != NULL) {
 800e1ce:	e011      	b.n	800e1f4 <tcp_netif_ip_addr_changed_pcblist+0x48>
    /* PCB bound to current local interface address? */
    if (ip_addr_cmp(&pcb->local_ip, old_addr)
 800e1d0:	68fb      	ldr	r3, [r7, #12]
 800e1d2:	681a      	ldr	r2, [r3, #0]
 800e1d4:	687b      	ldr	r3, [r7, #4]
 800e1d6:	681b      	ldr	r3, [r3, #0]
 800e1d8:	429a      	cmp	r2, r3
 800e1da:	d108      	bne.n	800e1ee <tcp_netif_ip_addr_changed_pcblist+0x42>
        /* connections to link-local addresses must persist (RFC3927 ch. 1.9) */
        && (!IP_IS_V4_VAL(pcb->local_ip) || !ip4_addr_islinklocal(ip_2_ip4(&pcb->local_ip)))
#endif /* LWIP_AUTOIP */
       ) {
      /* this connection must be aborted */
      struct tcp_pcb *next = pcb->next;
 800e1dc:	68fb      	ldr	r3, [r7, #12]
 800e1de:	68db      	ldr	r3, [r3, #12]
 800e1e0:	60bb      	str	r3, [r7, #8]
      LWIP_DEBUGF(NETIF_DEBUG | LWIP_DBG_STATE, ("netif_set_ipaddr: aborting TCP pcb %p\n", (void *)pcb));
      tcp_abort(pcb);
 800e1e2:	68f8      	ldr	r0, [r7, #12]
 800e1e4:	f7fe ffc4 	bl	800d170 <tcp_abort>
      pcb = next;
 800e1e8:	68bb      	ldr	r3, [r7, #8]
 800e1ea:	60fb      	str	r3, [r7, #12]
 800e1ec:	e002      	b.n	800e1f4 <tcp_netif_ip_addr_changed_pcblist+0x48>
    } else {
      pcb = pcb->next;
 800e1ee:	68fb      	ldr	r3, [r7, #12]
 800e1f0:	68db      	ldr	r3, [r3, #12]
 800e1f2:	60fb      	str	r3, [r7, #12]
  while (pcb != NULL) {
 800e1f4:	68fb      	ldr	r3, [r7, #12]
 800e1f6:	2b00      	cmp	r3, #0
 800e1f8:	d1ea      	bne.n	800e1d0 <tcp_netif_ip_addr_changed_pcblist+0x24>
    }
  }
}
 800e1fa:	bf00      	nop
 800e1fc:	bf00      	nop
 800e1fe:	3710      	adds	r7, #16
 800e200:	46bd      	mov	sp, r7
 800e202:	bd80      	pop	{r7, pc}
 800e204:	08016874 	.word	0x08016874
 800e208:	08016fa8 	.word	0x08016fa8
 800e20c:	080168b8 	.word	0x080168b8

0800e210 <tcp_netif_ip_addr_changed>:
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change or NULL if netif has been removed
 */
void
tcp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 800e210:	b580      	push	{r7, lr}
 800e212:	b084      	sub	sp, #16
 800e214:	af00      	add	r7, sp, #0
 800e216:	6078      	str	r0, [r7, #4]
 800e218:	6039      	str	r1, [r7, #0]
  struct tcp_pcb_listen *lpcb;

  if (!ip_addr_isany(old_addr)) {
 800e21a:	687b      	ldr	r3, [r7, #4]
 800e21c:	2b00      	cmp	r3, #0
 800e21e:	d02a      	beq.n	800e276 <tcp_netif_ip_addr_changed+0x66>
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	681b      	ldr	r3, [r3, #0]
 800e224:	2b00      	cmp	r3, #0
 800e226:	d026      	beq.n	800e276 <tcp_netif_ip_addr_changed+0x66>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_active_pcbs);
 800e228:	4b15      	ldr	r3, [pc, #84]	@ (800e280 <tcp_netif_ip_addr_changed+0x70>)
 800e22a:	681b      	ldr	r3, [r3, #0]
 800e22c:	4619      	mov	r1, r3
 800e22e:	6878      	ldr	r0, [r7, #4]
 800e230:	f7ff ffbc 	bl	800e1ac <tcp_netif_ip_addr_changed_pcblist>
    tcp_netif_ip_addr_changed_pcblist(old_addr, tcp_bound_pcbs);
 800e234:	4b13      	ldr	r3, [pc, #76]	@ (800e284 <tcp_netif_ip_addr_changed+0x74>)
 800e236:	681b      	ldr	r3, [r3, #0]
 800e238:	4619      	mov	r1, r3
 800e23a:	6878      	ldr	r0, [r7, #4]
 800e23c:	f7ff ffb6 	bl	800e1ac <tcp_netif_ip_addr_changed_pcblist>

    if (!ip_addr_isany(new_addr)) {
 800e240:	683b      	ldr	r3, [r7, #0]
 800e242:	2b00      	cmp	r3, #0
 800e244:	d017      	beq.n	800e276 <tcp_netif_ip_addr_changed+0x66>
 800e246:	683b      	ldr	r3, [r7, #0]
 800e248:	681b      	ldr	r3, [r3, #0]
 800e24a:	2b00      	cmp	r3, #0
 800e24c:	d013      	beq.n	800e276 <tcp_netif_ip_addr_changed+0x66>
      /* PCB bound to current local interface address? */
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e24e:	4b0e      	ldr	r3, [pc, #56]	@ (800e288 <tcp_netif_ip_addr_changed+0x78>)
 800e250:	681b      	ldr	r3, [r3, #0]
 800e252:	60fb      	str	r3, [r7, #12]
 800e254:	e00c      	b.n	800e270 <tcp_netif_ip_addr_changed+0x60>
        /* PCB bound to current local interface address? */
        if (ip_addr_cmp(&lpcb->local_ip, old_addr)) {
 800e256:	68fb      	ldr	r3, [r7, #12]
 800e258:	681a      	ldr	r2, [r3, #0]
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	681b      	ldr	r3, [r3, #0]
 800e25e:	429a      	cmp	r2, r3
 800e260:	d103      	bne.n	800e26a <tcp_netif_ip_addr_changed+0x5a>
          /* The PCB is listening to the old ipaddr and
            * is set to listen to the new one instead */
          ip_addr_copy(lpcb->local_ip, *new_addr);
 800e262:	683b      	ldr	r3, [r7, #0]
 800e264:	681a      	ldr	r2, [r3, #0]
 800e266:	68fb      	ldr	r3, [r7, #12]
 800e268:	601a      	str	r2, [r3, #0]
      for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e26a:	68fb      	ldr	r3, [r7, #12]
 800e26c:	68db      	ldr	r3, [r3, #12]
 800e26e:	60fb      	str	r3, [r7, #12]
 800e270:	68fb      	ldr	r3, [r7, #12]
 800e272:	2b00      	cmp	r3, #0
 800e274:	d1ef      	bne.n	800e256 <tcp_netif_ip_addr_changed+0x46>
        }
      }
    }
  }
}
 800e276:	bf00      	nop
 800e278:	3710      	adds	r7, #16
 800e27a:	46bd      	mov	sp, r7
 800e27c:	bd80      	pop	{r7, pc}
 800e27e:	bf00      	nop
 800e280:	24007d44 	.word	0x24007d44
 800e284:	24007d3c 	.word	0x24007d3c
 800e288:	24007d40 	.word	0x24007d40

0800e28c <tcp_free_ooseq>:

#if TCP_QUEUE_OOSEQ
/* Free all ooseq pbufs (and possibly reset SACK state) */
void
tcp_free_ooseq(struct tcp_pcb *pcb)
{
 800e28c:	b580      	push	{r7, lr}
 800e28e:	b082      	sub	sp, #8
 800e290:	af00      	add	r7, sp, #0
 800e292:	6078      	str	r0, [r7, #4]
  if (pcb->ooseq) {
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e298:	2b00      	cmp	r3, #0
 800e29a:	d007      	beq.n	800e2ac <tcp_free_ooseq+0x20>
    tcp_segs_free(pcb->ooseq);
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800e2a0:	4618      	mov	r0, r3
 800e2a2:	f7ff fc3d 	bl	800db20 <tcp_segs_free>
    pcb->ooseq = NULL;
 800e2a6:	687b      	ldr	r3, [r7, #4]
 800e2a8:	2200      	movs	r2, #0
 800e2aa:	675a      	str	r2, [r3, #116]	@ 0x74
#if LWIP_TCP_SACK_OUT
    memset(pcb->rcv_sacks, 0, sizeof(pcb->rcv_sacks));
#endif /* LWIP_TCP_SACK_OUT */
  }
}
 800e2ac:	bf00      	nop
 800e2ae:	3708      	adds	r7, #8
 800e2b0:	46bd      	mov	sp, r7
 800e2b2:	bd80      	pop	{r7, pc}

0800e2b4 <tcp_input>:
 * @param p received TCP segment to process (p->payload pointing to the TCP header)
 * @param inp network interface on which this segment was received
 */
void
tcp_input(struct pbuf *p, struct netif *inp)
{
 800e2b4:	b590      	push	{r4, r7, lr}
 800e2b6:	b08d      	sub	sp, #52	@ 0x34
 800e2b8:	af04      	add	r7, sp, #16
 800e2ba:	6078      	str	r0, [r7, #4]
 800e2bc:	6039      	str	r1, [r7, #0]
  u8_t hdrlen_bytes;
  err_t err;

  LWIP_UNUSED_ARG(inp);
  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("tcp_input: invalid pbuf", p != NULL);
 800e2be:	687b      	ldr	r3, [r7, #4]
 800e2c0:	2b00      	cmp	r3, #0
 800e2c2:	d105      	bne.n	800e2d0 <tcp_input+0x1c>
 800e2c4:	4b9b      	ldr	r3, [pc, #620]	@ (800e534 <tcp_input+0x280>)
 800e2c6:	2283      	movs	r2, #131	@ 0x83
 800e2c8:	499b      	ldr	r1, [pc, #620]	@ (800e538 <tcp_input+0x284>)
 800e2ca:	489c      	ldr	r0, [pc, #624]	@ (800e53c <tcp_input+0x288>)
 800e2cc:	f006 fdc0 	bl	8014e50 <iprintf>
  PERF_START;

  TCP_STATS_INC(tcp.recv);
  MIB2_STATS_INC(mib2.tcpinsegs);

  tcphdr = (struct tcp_hdr *)p->payload;
 800e2d0:	687b      	ldr	r3, [r7, #4]
 800e2d2:	685b      	ldr	r3, [r3, #4]
 800e2d4:	4a9a      	ldr	r2, [pc, #616]	@ (800e540 <tcp_input+0x28c>)
 800e2d6:	6013      	str	r3, [r2, #0]
#if TCP_INPUT_DEBUG
  tcp_debug_print(tcphdr);
#endif

  /* Check that TCP header fits in payload */
  if (p->len < TCP_HLEN) {
 800e2d8:	687b      	ldr	r3, [r7, #4]
 800e2da:	895b      	ldrh	r3, [r3, #10]
 800e2dc:	2b13      	cmp	r3, #19
 800e2de:	f240 83d1 	bls.w	800ea84 <tcp_input+0x7d0>
    TCP_STATS_INC(tcp.lenerr);
    goto dropped;
  }

  /* Don't even process incoming broadcasts/multicasts. */
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800e2e2:	4b98      	ldr	r3, [pc, #608]	@ (800e544 <tcp_input+0x290>)
 800e2e4:	695b      	ldr	r3, [r3, #20]
 800e2e6:	4a97      	ldr	r2, [pc, #604]	@ (800e544 <tcp_input+0x290>)
 800e2e8:	6812      	ldr	r2, [r2, #0]
 800e2ea:	4611      	mov	r1, r2
 800e2ec:	4618      	mov	r0, r3
 800e2ee:	f005 fc67 	bl	8013bc0 <ip4_addr_isbroadcast_u32>
 800e2f2:	4603      	mov	r3, r0
 800e2f4:	2b00      	cmp	r3, #0
 800e2f6:	f040 83c7 	bne.w	800ea88 <tcp_input+0x7d4>
      ip_addr_ismulticast(ip_current_dest_addr())) {
 800e2fa:	4b92      	ldr	r3, [pc, #584]	@ (800e544 <tcp_input+0x290>)
 800e2fc:	695b      	ldr	r3, [r3, #20]
 800e2fe:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif()) ||
 800e302:	2be0      	cmp	r3, #224	@ 0xe0
 800e304:	f000 83c0 	beq.w	800ea88 <tcp_input+0x7d4>
    }
  }
#endif /* CHECKSUM_CHECK_TCP */

  /* sanity-check header length */
  hdrlen_bytes = TCPH_HDRLEN_BYTES(tcphdr);
 800e308:	4b8d      	ldr	r3, [pc, #564]	@ (800e540 <tcp_input+0x28c>)
 800e30a:	681b      	ldr	r3, [r3, #0]
 800e30c:	899b      	ldrh	r3, [r3, #12]
 800e30e:	b29b      	uxth	r3, r3
 800e310:	4618      	mov	r0, r3
 800e312:	f7fc fd03 	bl	800ad1c <lwip_htons>
 800e316:	4603      	mov	r3, r0
 800e318:	0b1b      	lsrs	r3, r3, #12
 800e31a:	b29b      	uxth	r3, r3
 800e31c:	b2db      	uxtb	r3, r3
 800e31e:	009b      	lsls	r3, r3, #2
 800e320:	74bb      	strb	r3, [r7, #18]
  if ((hdrlen_bytes < TCP_HLEN) || (hdrlen_bytes > p->tot_len)) {
 800e322:	7cbb      	ldrb	r3, [r7, #18]
 800e324:	2b13      	cmp	r3, #19
 800e326:	f240 83b1 	bls.w	800ea8c <tcp_input+0x7d8>
 800e32a:	7cbb      	ldrb	r3, [r7, #18]
 800e32c:	b29a      	uxth	r2, r3
 800e32e:	687b      	ldr	r3, [r7, #4]
 800e330:	891b      	ldrh	r3, [r3, #8]
 800e332:	429a      	cmp	r2, r3
 800e334:	f200 83aa 	bhi.w	800ea8c <tcp_input+0x7d8>
    goto dropped;
  }

  /* Move the payload pointer in the pbuf so that it points to the
     TCP data instead of the TCP header. */
  tcphdr_optlen = (u16_t)(hdrlen_bytes - TCP_HLEN);
 800e338:	7cbb      	ldrb	r3, [r7, #18]
 800e33a:	b29b      	uxth	r3, r3
 800e33c:	3b14      	subs	r3, #20
 800e33e:	b29a      	uxth	r2, r3
 800e340:	4b81      	ldr	r3, [pc, #516]	@ (800e548 <tcp_input+0x294>)
 800e342:	801a      	strh	r2, [r3, #0]
  tcphdr_opt2 = NULL;
 800e344:	4b81      	ldr	r3, [pc, #516]	@ (800e54c <tcp_input+0x298>)
 800e346:	2200      	movs	r2, #0
 800e348:	601a      	str	r2, [r3, #0]
  if (p->len >= hdrlen_bytes) {
 800e34a:	687b      	ldr	r3, [r7, #4]
 800e34c:	895a      	ldrh	r2, [r3, #10]
 800e34e:	7cbb      	ldrb	r3, [r7, #18]
 800e350:	b29b      	uxth	r3, r3
 800e352:	429a      	cmp	r2, r3
 800e354:	d309      	bcc.n	800e36a <tcp_input+0xb6>
    /* all options are in the first pbuf */
    tcphdr_opt1len = tcphdr_optlen;
 800e356:	4b7c      	ldr	r3, [pc, #496]	@ (800e548 <tcp_input+0x294>)
 800e358:	881a      	ldrh	r2, [r3, #0]
 800e35a:	4b7d      	ldr	r3, [pc, #500]	@ (800e550 <tcp_input+0x29c>)
 800e35c:	801a      	strh	r2, [r3, #0]
    pbuf_remove_header(p, hdrlen_bytes); /* cannot fail */
 800e35e:	7cbb      	ldrb	r3, [r7, #18]
 800e360:	4619      	mov	r1, r3
 800e362:	6878      	ldr	r0, [r7, #4]
 800e364:	f7fe f8ea 	bl	800c53c <pbuf_remove_header>
 800e368:	e04e      	b.n	800e408 <tcp_input+0x154>
  } else {
    u16_t opt2len;
    /* TCP header fits into first pbuf, options don't - data is in the next pbuf */
    /* there must be a next pbuf, due to hdrlen_bytes sanity check above */
    LWIP_ASSERT("p->next != NULL", p->next != NULL);
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	2b00      	cmp	r3, #0
 800e370:	d105      	bne.n	800e37e <tcp_input+0xca>
 800e372:	4b70      	ldr	r3, [pc, #448]	@ (800e534 <tcp_input+0x280>)
 800e374:	22c2      	movs	r2, #194	@ 0xc2
 800e376:	4977      	ldr	r1, [pc, #476]	@ (800e554 <tcp_input+0x2a0>)
 800e378:	4870      	ldr	r0, [pc, #448]	@ (800e53c <tcp_input+0x288>)
 800e37a:	f006 fd69 	bl	8014e50 <iprintf>

    /* advance over the TCP header (cannot fail) */
    pbuf_remove_header(p, TCP_HLEN);
 800e37e:	2114      	movs	r1, #20
 800e380:	6878      	ldr	r0, [r7, #4]
 800e382:	f7fe f8db 	bl	800c53c <pbuf_remove_header>

    /* determine how long the first and second parts of the options are */
    tcphdr_opt1len = p->len;
 800e386:	687b      	ldr	r3, [r7, #4]
 800e388:	895a      	ldrh	r2, [r3, #10]
 800e38a:	4b71      	ldr	r3, [pc, #452]	@ (800e550 <tcp_input+0x29c>)
 800e38c:	801a      	strh	r2, [r3, #0]
    opt2len = (u16_t)(tcphdr_optlen - tcphdr_opt1len);
 800e38e:	4b6e      	ldr	r3, [pc, #440]	@ (800e548 <tcp_input+0x294>)
 800e390:	881a      	ldrh	r2, [r3, #0]
 800e392:	4b6f      	ldr	r3, [pc, #444]	@ (800e550 <tcp_input+0x29c>)
 800e394:	881b      	ldrh	r3, [r3, #0]
 800e396:	1ad3      	subs	r3, r2, r3
 800e398:	823b      	strh	r3, [r7, #16]

    /* options continue in the next pbuf: set p to zero length and hide the
        options in the next pbuf (adjusting p->tot_len) */
    pbuf_remove_header(p, tcphdr_opt1len);
 800e39a:	4b6d      	ldr	r3, [pc, #436]	@ (800e550 <tcp_input+0x29c>)
 800e39c:	881b      	ldrh	r3, [r3, #0]
 800e39e:	4619      	mov	r1, r3
 800e3a0:	6878      	ldr	r0, [r7, #4]
 800e3a2:	f7fe f8cb 	bl	800c53c <pbuf_remove_header>

    /* check that the options fit in the second pbuf */
    if (opt2len > p->next->len) {
 800e3a6:	687b      	ldr	r3, [r7, #4]
 800e3a8:	681b      	ldr	r3, [r3, #0]
 800e3aa:	895b      	ldrh	r3, [r3, #10]
 800e3ac:	8a3a      	ldrh	r2, [r7, #16]
 800e3ae:	429a      	cmp	r2, r3
 800e3b0:	f200 836e 	bhi.w	800ea90 <tcp_input+0x7dc>
      TCP_STATS_INC(tcp.lenerr);
      goto dropped;
    }

    /* remember the pointer to the second part of the options */
    tcphdr_opt2 = (u8_t *)p->next->payload;
 800e3b4:	687b      	ldr	r3, [r7, #4]
 800e3b6:	681b      	ldr	r3, [r3, #0]
 800e3b8:	685b      	ldr	r3, [r3, #4]
 800e3ba:	4a64      	ldr	r2, [pc, #400]	@ (800e54c <tcp_input+0x298>)
 800e3bc:	6013      	str	r3, [r2, #0]

    /* advance p->next to point after the options, and manually
        adjust p->tot_len to keep it consistent with the changed p->next */
    pbuf_remove_header(p->next, opt2len);
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	681b      	ldr	r3, [r3, #0]
 800e3c2:	8a3a      	ldrh	r2, [r7, #16]
 800e3c4:	4611      	mov	r1, r2
 800e3c6:	4618      	mov	r0, r3
 800e3c8:	f7fe f8b8 	bl	800c53c <pbuf_remove_header>
    p->tot_len = (u16_t)(p->tot_len - opt2len);
 800e3cc:	687b      	ldr	r3, [r7, #4]
 800e3ce:	891a      	ldrh	r2, [r3, #8]
 800e3d0:	8a3b      	ldrh	r3, [r7, #16]
 800e3d2:	1ad3      	subs	r3, r2, r3
 800e3d4:	b29a      	uxth	r2, r3
 800e3d6:	687b      	ldr	r3, [r7, #4]
 800e3d8:	811a      	strh	r2, [r3, #8]

    LWIP_ASSERT("p->len == 0", p->len == 0);
 800e3da:	687b      	ldr	r3, [r7, #4]
 800e3dc:	895b      	ldrh	r3, [r3, #10]
 800e3de:	2b00      	cmp	r3, #0
 800e3e0:	d005      	beq.n	800e3ee <tcp_input+0x13a>
 800e3e2:	4b54      	ldr	r3, [pc, #336]	@ (800e534 <tcp_input+0x280>)
 800e3e4:	22df      	movs	r2, #223	@ 0xdf
 800e3e6:	495c      	ldr	r1, [pc, #368]	@ (800e558 <tcp_input+0x2a4>)
 800e3e8:	4854      	ldr	r0, [pc, #336]	@ (800e53c <tcp_input+0x288>)
 800e3ea:	f006 fd31 	bl	8014e50 <iprintf>
    LWIP_ASSERT("p->tot_len == p->next->tot_len", p->tot_len == p->next->tot_len);
 800e3ee:	687b      	ldr	r3, [r7, #4]
 800e3f0:	891a      	ldrh	r2, [r3, #8]
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	681b      	ldr	r3, [r3, #0]
 800e3f6:	891b      	ldrh	r3, [r3, #8]
 800e3f8:	429a      	cmp	r2, r3
 800e3fa:	d005      	beq.n	800e408 <tcp_input+0x154>
 800e3fc:	4b4d      	ldr	r3, [pc, #308]	@ (800e534 <tcp_input+0x280>)
 800e3fe:	22e0      	movs	r2, #224	@ 0xe0
 800e400:	4956      	ldr	r1, [pc, #344]	@ (800e55c <tcp_input+0x2a8>)
 800e402:	484e      	ldr	r0, [pc, #312]	@ (800e53c <tcp_input+0x288>)
 800e404:	f006 fd24 	bl	8014e50 <iprintf>
  }

  /* Convert fields in TCP header to host byte order. */
  tcphdr->src = lwip_ntohs(tcphdr->src);
 800e408:	4b4d      	ldr	r3, [pc, #308]	@ (800e540 <tcp_input+0x28c>)
 800e40a:	681b      	ldr	r3, [r3, #0]
 800e40c:	881b      	ldrh	r3, [r3, #0]
 800e40e:	b29b      	uxth	r3, r3
 800e410:	4a4b      	ldr	r2, [pc, #300]	@ (800e540 <tcp_input+0x28c>)
 800e412:	6814      	ldr	r4, [r2, #0]
 800e414:	4618      	mov	r0, r3
 800e416:	f7fc fc81 	bl	800ad1c <lwip_htons>
 800e41a:	4603      	mov	r3, r0
 800e41c:	8023      	strh	r3, [r4, #0]
  tcphdr->dest = lwip_ntohs(tcphdr->dest);
 800e41e:	4b48      	ldr	r3, [pc, #288]	@ (800e540 <tcp_input+0x28c>)
 800e420:	681b      	ldr	r3, [r3, #0]
 800e422:	885b      	ldrh	r3, [r3, #2]
 800e424:	b29b      	uxth	r3, r3
 800e426:	4a46      	ldr	r2, [pc, #280]	@ (800e540 <tcp_input+0x28c>)
 800e428:	6814      	ldr	r4, [r2, #0]
 800e42a:	4618      	mov	r0, r3
 800e42c:	f7fc fc76 	bl	800ad1c <lwip_htons>
 800e430:	4603      	mov	r3, r0
 800e432:	8063      	strh	r3, [r4, #2]
  seqno = tcphdr->seqno = lwip_ntohl(tcphdr->seqno);
 800e434:	4b42      	ldr	r3, [pc, #264]	@ (800e540 <tcp_input+0x28c>)
 800e436:	681b      	ldr	r3, [r3, #0]
 800e438:	685b      	ldr	r3, [r3, #4]
 800e43a:	4a41      	ldr	r2, [pc, #260]	@ (800e540 <tcp_input+0x28c>)
 800e43c:	6814      	ldr	r4, [r2, #0]
 800e43e:	4618      	mov	r0, r3
 800e440:	f7fc fc82 	bl	800ad48 <lwip_htonl>
 800e444:	4603      	mov	r3, r0
 800e446:	6063      	str	r3, [r4, #4]
 800e448:	6863      	ldr	r3, [r4, #4]
 800e44a:	4a45      	ldr	r2, [pc, #276]	@ (800e560 <tcp_input+0x2ac>)
 800e44c:	6013      	str	r3, [r2, #0]
  ackno = tcphdr->ackno = lwip_ntohl(tcphdr->ackno);
 800e44e:	4b3c      	ldr	r3, [pc, #240]	@ (800e540 <tcp_input+0x28c>)
 800e450:	681b      	ldr	r3, [r3, #0]
 800e452:	689b      	ldr	r3, [r3, #8]
 800e454:	4a3a      	ldr	r2, [pc, #232]	@ (800e540 <tcp_input+0x28c>)
 800e456:	6814      	ldr	r4, [r2, #0]
 800e458:	4618      	mov	r0, r3
 800e45a:	f7fc fc75 	bl	800ad48 <lwip_htonl>
 800e45e:	4603      	mov	r3, r0
 800e460:	60a3      	str	r3, [r4, #8]
 800e462:	68a3      	ldr	r3, [r4, #8]
 800e464:	4a3f      	ldr	r2, [pc, #252]	@ (800e564 <tcp_input+0x2b0>)
 800e466:	6013      	str	r3, [r2, #0]
  tcphdr->wnd = lwip_ntohs(tcphdr->wnd);
 800e468:	4b35      	ldr	r3, [pc, #212]	@ (800e540 <tcp_input+0x28c>)
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	89db      	ldrh	r3, [r3, #14]
 800e46e:	b29b      	uxth	r3, r3
 800e470:	4a33      	ldr	r2, [pc, #204]	@ (800e540 <tcp_input+0x28c>)
 800e472:	6814      	ldr	r4, [r2, #0]
 800e474:	4618      	mov	r0, r3
 800e476:	f7fc fc51 	bl	800ad1c <lwip_htons>
 800e47a:	4603      	mov	r3, r0
 800e47c:	81e3      	strh	r3, [r4, #14]

  flags = TCPH_FLAGS(tcphdr);
 800e47e:	4b30      	ldr	r3, [pc, #192]	@ (800e540 <tcp_input+0x28c>)
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	899b      	ldrh	r3, [r3, #12]
 800e484:	b29b      	uxth	r3, r3
 800e486:	4618      	mov	r0, r3
 800e488:	f7fc fc48 	bl	800ad1c <lwip_htons>
 800e48c:	4603      	mov	r3, r0
 800e48e:	b2db      	uxtb	r3, r3
 800e490:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e494:	b2da      	uxtb	r2, r3
 800e496:	4b34      	ldr	r3, [pc, #208]	@ (800e568 <tcp_input+0x2b4>)
 800e498:	701a      	strb	r2, [r3, #0]
  tcplen = p->tot_len;
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	891a      	ldrh	r2, [r3, #8]
 800e49e:	4b33      	ldr	r3, [pc, #204]	@ (800e56c <tcp_input+0x2b8>)
 800e4a0:	801a      	strh	r2, [r3, #0]
  if (flags & (TCP_FIN | TCP_SYN)) {
 800e4a2:	4b31      	ldr	r3, [pc, #196]	@ (800e568 <tcp_input+0x2b4>)
 800e4a4:	781b      	ldrb	r3, [r3, #0]
 800e4a6:	f003 0303 	and.w	r3, r3, #3
 800e4aa:	2b00      	cmp	r3, #0
 800e4ac:	d00c      	beq.n	800e4c8 <tcp_input+0x214>
    tcplen++;
 800e4ae:	4b2f      	ldr	r3, [pc, #188]	@ (800e56c <tcp_input+0x2b8>)
 800e4b0:	881b      	ldrh	r3, [r3, #0]
 800e4b2:	3301      	adds	r3, #1
 800e4b4:	b29a      	uxth	r2, r3
 800e4b6:	4b2d      	ldr	r3, [pc, #180]	@ (800e56c <tcp_input+0x2b8>)
 800e4b8:	801a      	strh	r2, [r3, #0]
    if (tcplen < p->tot_len) {
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	891a      	ldrh	r2, [r3, #8]
 800e4be:	4b2b      	ldr	r3, [pc, #172]	@ (800e56c <tcp_input+0x2b8>)
 800e4c0:	881b      	ldrh	r3, [r3, #0]
 800e4c2:	429a      	cmp	r2, r3
 800e4c4:	f200 82e6 	bhi.w	800ea94 <tcp_input+0x7e0>
    }
  }

  /* Demultiplex an incoming segment. First, we check if it is destined
     for an active connection. */
  prev = NULL;
 800e4c8:	2300      	movs	r3, #0
 800e4ca:	61bb      	str	r3, [r7, #24]

  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e4cc:	4b28      	ldr	r3, [pc, #160]	@ (800e570 <tcp_input+0x2bc>)
 800e4ce:	681b      	ldr	r3, [r3, #0]
 800e4d0:	61fb      	str	r3, [r7, #28]
 800e4d2:	e09d      	b.n	800e610 <tcp_input+0x35c>
    LWIP_ASSERT("tcp_input: active pcb->state != CLOSED", pcb->state != CLOSED);
 800e4d4:	69fb      	ldr	r3, [r7, #28]
 800e4d6:	7d1b      	ldrb	r3, [r3, #20]
 800e4d8:	2b00      	cmp	r3, #0
 800e4da:	d105      	bne.n	800e4e8 <tcp_input+0x234>
 800e4dc:	4b15      	ldr	r3, [pc, #84]	@ (800e534 <tcp_input+0x280>)
 800e4de:	22fb      	movs	r2, #251	@ 0xfb
 800e4e0:	4924      	ldr	r1, [pc, #144]	@ (800e574 <tcp_input+0x2c0>)
 800e4e2:	4816      	ldr	r0, [pc, #88]	@ (800e53c <tcp_input+0x288>)
 800e4e4:	f006 fcb4 	bl	8014e50 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != TIME-WAIT", pcb->state != TIME_WAIT);
 800e4e8:	69fb      	ldr	r3, [r7, #28]
 800e4ea:	7d1b      	ldrb	r3, [r3, #20]
 800e4ec:	2b0a      	cmp	r3, #10
 800e4ee:	d105      	bne.n	800e4fc <tcp_input+0x248>
 800e4f0:	4b10      	ldr	r3, [pc, #64]	@ (800e534 <tcp_input+0x280>)
 800e4f2:	22fc      	movs	r2, #252	@ 0xfc
 800e4f4:	4920      	ldr	r1, [pc, #128]	@ (800e578 <tcp_input+0x2c4>)
 800e4f6:	4811      	ldr	r0, [pc, #68]	@ (800e53c <tcp_input+0x288>)
 800e4f8:	f006 fcaa 	bl	8014e50 <iprintf>
    LWIP_ASSERT("tcp_input: active pcb->state != LISTEN", pcb->state != LISTEN);
 800e4fc:	69fb      	ldr	r3, [r7, #28]
 800e4fe:	7d1b      	ldrb	r3, [r3, #20]
 800e500:	2b01      	cmp	r3, #1
 800e502:	d105      	bne.n	800e510 <tcp_input+0x25c>
 800e504:	4b0b      	ldr	r3, [pc, #44]	@ (800e534 <tcp_input+0x280>)
 800e506:	22fd      	movs	r2, #253	@ 0xfd
 800e508:	491c      	ldr	r1, [pc, #112]	@ (800e57c <tcp_input+0x2c8>)
 800e50a:	480c      	ldr	r0, [pc, #48]	@ (800e53c <tcp_input+0x288>)
 800e50c:	f006 fca0 	bl	8014e50 <iprintf>

    /* check if PCB is bound to specific netif */
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e510:	69fb      	ldr	r3, [r7, #28]
 800e512:	7a1b      	ldrb	r3, [r3, #8]
 800e514:	2b00      	cmp	r3, #0
 800e516:	d033      	beq.n	800e580 <tcp_input+0x2cc>
        (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e518:	69fb      	ldr	r3, [r7, #28]
 800e51a:	7a1a      	ldrb	r2, [r3, #8]
 800e51c:	4b09      	ldr	r3, [pc, #36]	@ (800e544 <tcp_input+0x290>)
 800e51e:	685b      	ldr	r3, [r3, #4]
 800e520:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e524:	3301      	adds	r3, #1
 800e526:	b2db      	uxtb	r3, r3
    if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e528:	429a      	cmp	r2, r3
 800e52a:	d029      	beq.n	800e580 <tcp_input+0x2cc>
      prev = pcb;
 800e52c:	69fb      	ldr	r3, [r7, #28]
 800e52e:	61bb      	str	r3, [r7, #24]
      continue;
 800e530:	e06b      	b.n	800e60a <tcp_input+0x356>
 800e532:	bf00      	nop
 800e534:	08016fdc 	.word	0x08016fdc
 800e538:	08017010 	.word	0x08017010
 800e53c:	08017028 	.word	0x08017028
 800e540:	24007d60 	.word	0x24007d60
 800e544:	24004c38 	.word	0x24004c38
 800e548:	24007d64 	.word	0x24007d64
 800e54c:	24007d68 	.word	0x24007d68
 800e550:	24007d66 	.word	0x24007d66
 800e554:	08017050 	.word	0x08017050
 800e558:	08017060 	.word	0x08017060
 800e55c:	0801706c 	.word	0x0801706c
 800e560:	24007d70 	.word	0x24007d70
 800e564:	24007d74 	.word	0x24007d74
 800e568:	24007d7c 	.word	0x24007d7c
 800e56c:	24007d7a 	.word	0x24007d7a
 800e570:	24007d44 	.word	0x24007d44
 800e574:	0801708c 	.word	0x0801708c
 800e578:	080170b4 	.word	0x080170b4
 800e57c:	080170e0 	.word	0x080170e0
    }

    if (pcb->remote_port == tcphdr->src &&
 800e580:	69fb      	ldr	r3, [r7, #28]
 800e582:	8b1a      	ldrh	r2, [r3, #24]
 800e584:	4b72      	ldr	r3, [pc, #456]	@ (800e750 <tcp_input+0x49c>)
 800e586:	681b      	ldr	r3, [r3, #0]
 800e588:	881b      	ldrh	r3, [r3, #0]
 800e58a:	b29b      	uxth	r3, r3
 800e58c:	429a      	cmp	r2, r3
 800e58e:	d13a      	bne.n	800e606 <tcp_input+0x352>
        pcb->local_port == tcphdr->dest &&
 800e590:	69fb      	ldr	r3, [r7, #28]
 800e592:	8ada      	ldrh	r2, [r3, #22]
 800e594:	4b6e      	ldr	r3, [pc, #440]	@ (800e750 <tcp_input+0x49c>)
 800e596:	681b      	ldr	r3, [r3, #0]
 800e598:	885b      	ldrh	r3, [r3, #2]
 800e59a:	b29b      	uxth	r3, r3
    if (pcb->remote_port == tcphdr->src &&
 800e59c:	429a      	cmp	r2, r3
 800e59e:	d132      	bne.n	800e606 <tcp_input+0x352>
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e5a0:	69fb      	ldr	r3, [r7, #28]
 800e5a2:	685a      	ldr	r2, [r3, #4]
 800e5a4:	4b6b      	ldr	r3, [pc, #428]	@ (800e754 <tcp_input+0x4a0>)
 800e5a6:	691b      	ldr	r3, [r3, #16]
        pcb->local_port == tcphdr->dest &&
 800e5a8:	429a      	cmp	r2, r3
 800e5aa:	d12c      	bne.n	800e606 <tcp_input+0x352>
        ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800e5ac:	69fb      	ldr	r3, [r7, #28]
 800e5ae:	681a      	ldr	r2, [r3, #0]
 800e5b0:	4b68      	ldr	r3, [pc, #416]	@ (800e754 <tcp_input+0x4a0>)
 800e5b2:	695b      	ldr	r3, [r3, #20]
        ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e5b4:	429a      	cmp	r2, r3
 800e5b6:	d126      	bne.n	800e606 <tcp_input+0x352>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      LWIP_ASSERT("tcp_input: pcb->next != pcb (before cache)", pcb->next != pcb);
 800e5b8:	69fb      	ldr	r3, [r7, #28]
 800e5ba:	68db      	ldr	r3, [r3, #12]
 800e5bc:	69fa      	ldr	r2, [r7, #28]
 800e5be:	429a      	cmp	r2, r3
 800e5c0:	d106      	bne.n	800e5d0 <tcp_input+0x31c>
 800e5c2:	4b65      	ldr	r3, [pc, #404]	@ (800e758 <tcp_input+0x4a4>)
 800e5c4:	f240 120d 	movw	r2, #269	@ 0x10d
 800e5c8:	4964      	ldr	r1, [pc, #400]	@ (800e75c <tcp_input+0x4a8>)
 800e5ca:	4865      	ldr	r0, [pc, #404]	@ (800e760 <tcp_input+0x4ac>)
 800e5cc:	f006 fc40 	bl	8014e50 <iprintf>
      if (prev != NULL) {
 800e5d0:	69bb      	ldr	r3, [r7, #24]
 800e5d2:	2b00      	cmp	r3, #0
 800e5d4:	d00a      	beq.n	800e5ec <tcp_input+0x338>
        prev->next = pcb->next;
 800e5d6:	69fb      	ldr	r3, [r7, #28]
 800e5d8:	68da      	ldr	r2, [r3, #12]
 800e5da:	69bb      	ldr	r3, [r7, #24]
 800e5dc:	60da      	str	r2, [r3, #12]
        pcb->next = tcp_active_pcbs;
 800e5de:	4b61      	ldr	r3, [pc, #388]	@ (800e764 <tcp_input+0x4b0>)
 800e5e0:	681a      	ldr	r2, [r3, #0]
 800e5e2:	69fb      	ldr	r3, [r7, #28]
 800e5e4:	60da      	str	r2, [r3, #12]
        tcp_active_pcbs = pcb;
 800e5e6:	4a5f      	ldr	r2, [pc, #380]	@ (800e764 <tcp_input+0x4b0>)
 800e5e8:	69fb      	ldr	r3, [r7, #28]
 800e5ea:	6013      	str	r3, [r2, #0]
      } else {
        TCP_STATS_INC(tcp.cachehit);
      }
      LWIP_ASSERT("tcp_input: pcb->next != pcb (after cache)", pcb->next != pcb);
 800e5ec:	69fb      	ldr	r3, [r7, #28]
 800e5ee:	68db      	ldr	r3, [r3, #12]
 800e5f0:	69fa      	ldr	r2, [r7, #28]
 800e5f2:	429a      	cmp	r2, r3
 800e5f4:	d111      	bne.n	800e61a <tcp_input+0x366>
 800e5f6:	4b58      	ldr	r3, [pc, #352]	@ (800e758 <tcp_input+0x4a4>)
 800e5f8:	f240 1215 	movw	r2, #277	@ 0x115
 800e5fc:	495a      	ldr	r1, [pc, #360]	@ (800e768 <tcp_input+0x4b4>)
 800e5fe:	4858      	ldr	r0, [pc, #352]	@ (800e760 <tcp_input+0x4ac>)
 800e600:	f006 fc26 	bl	8014e50 <iprintf>
      break;
 800e604:	e009      	b.n	800e61a <tcp_input+0x366>
    }
    prev = pcb;
 800e606:	69fb      	ldr	r3, [r7, #28]
 800e608:	61bb      	str	r3, [r7, #24]
  for (pcb = tcp_active_pcbs; pcb != NULL; pcb = pcb->next) {
 800e60a:	69fb      	ldr	r3, [r7, #28]
 800e60c:	68db      	ldr	r3, [r3, #12]
 800e60e:	61fb      	str	r3, [r7, #28]
 800e610:	69fb      	ldr	r3, [r7, #28]
 800e612:	2b00      	cmp	r3, #0
 800e614:	f47f af5e 	bne.w	800e4d4 <tcp_input+0x220>
 800e618:	e000      	b.n	800e61c <tcp_input+0x368>
      break;
 800e61a:	bf00      	nop
  }

  if (pcb == NULL) {
 800e61c:	69fb      	ldr	r3, [r7, #28]
 800e61e:	2b00      	cmp	r3, #0
 800e620:	f040 80aa 	bne.w	800e778 <tcp_input+0x4c4>
    /* If it did not go to an active connection, we check the connections
       in the TIME-WAIT state. */
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e624:	4b51      	ldr	r3, [pc, #324]	@ (800e76c <tcp_input+0x4b8>)
 800e626:	681b      	ldr	r3, [r3, #0]
 800e628:	61fb      	str	r3, [r7, #28]
 800e62a:	e03f      	b.n	800e6ac <tcp_input+0x3f8>
      LWIP_ASSERT("tcp_input: TIME-WAIT pcb->state == TIME-WAIT", pcb->state == TIME_WAIT);
 800e62c:	69fb      	ldr	r3, [r7, #28]
 800e62e:	7d1b      	ldrb	r3, [r3, #20]
 800e630:	2b0a      	cmp	r3, #10
 800e632:	d006      	beq.n	800e642 <tcp_input+0x38e>
 800e634:	4b48      	ldr	r3, [pc, #288]	@ (800e758 <tcp_input+0x4a4>)
 800e636:	f240 121f 	movw	r2, #287	@ 0x11f
 800e63a:	494d      	ldr	r1, [pc, #308]	@ (800e770 <tcp_input+0x4bc>)
 800e63c:	4848      	ldr	r0, [pc, #288]	@ (800e760 <tcp_input+0x4ac>)
 800e63e:	f006 fc07 	bl	8014e50 <iprintf>

      /* check if PCB is bound to specific netif */
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e642:	69fb      	ldr	r3, [r7, #28]
 800e644:	7a1b      	ldrb	r3, [r3, #8]
 800e646:	2b00      	cmp	r3, #0
 800e648:	d009      	beq.n	800e65e <tcp_input+0x3aa>
          (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e64a:	69fb      	ldr	r3, [r7, #28]
 800e64c:	7a1a      	ldrb	r2, [r3, #8]
 800e64e:	4b41      	ldr	r3, [pc, #260]	@ (800e754 <tcp_input+0x4a0>)
 800e650:	685b      	ldr	r3, [r3, #4]
 800e652:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e656:	3301      	adds	r3, #1
 800e658:	b2db      	uxtb	r3, r3
      if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 800e65a:	429a      	cmp	r2, r3
 800e65c:	d122      	bne.n	800e6a4 <tcp_input+0x3f0>
        continue;
      }

      if (pcb->remote_port == tcphdr->src &&
 800e65e:	69fb      	ldr	r3, [r7, #28]
 800e660:	8b1a      	ldrh	r2, [r3, #24]
 800e662:	4b3b      	ldr	r3, [pc, #236]	@ (800e750 <tcp_input+0x49c>)
 800e664:	681b      	ldr	r3, [r3, #0]
 800e666:	881b      	ldrh	r3, [r3, #0]
 800e668:	b29b      	uxth	r3, r3
 800e66a:	429a      	cmp	r2, r3
 800e66c:	d11b      	bne.n	800e6a6 <tcp_input+0x3f2>
          pcb->local_port == tcphdr->dest &&
 800e66e:	69fb      	ldr	r3, [r7, #28]
 800e670:	8ada      	ldrh	r2, [r3, #22]
 800e672:	4b37      	ldr	r3, [pc, #220]	@ (800e750 <tcp_input+0x49c>)
 800e674:	681b      	ldr	r3, [r3, #0]
 800e676:	885b      	ldrh	r3, [r3, #2]
 800e678:	b29b      	uxth	r3, r3
      if (pcb->remote_port == tcphdr->src &&
 800e67a:	429a      	cmp	r2, r3
 800e67c:	d113      	bne.n	800e6a6 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e67e:	69fb      	ldr	r3, [r7, #28]
 800e680:	685a      	ldr	r2, [r3, #4]
 800e682:	4b34      	ldr	r3, [pc, #208]	@ (800e754 <tcp_input+0x4a0>)
 800e684:	691b      	ldr	r3, [r3, #16]
          pcb->local_port == tcphdr->dest &&
 800e686:	429a      	cmp	r2, r3
 800e688:	d10d      	bne.n	800e6a6 <tcp_input+0x3f2>
          ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 800e68a:	69fb      	ldr	r3, [r7, #28]
 800e68c:	681a      	ldr	r2, [r3, #0]
 800e68e:	4b31      	ldr	r3, [pc, #196]	@ (800e754 <tcp_input+0x4a0>)
 800e690:	695b      	ldr	r3, [r3, #20]
          ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()) &&
 800e692:	429a      	cmp	r2, r3
 800e694:	d107      	bne.n	800e6a6 <tcp_input+0x3f2>
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
        if (LWIP_HOOK_TCP_INPACKET_PCB(pcb, tcphdr, tcphdr_optlen, tcphdr_opt1len,
                                       tcphdr_opt2, p) == ERR_OK)
#endif
        {
          tcp_timewait_input(pcb);
 800e696:	69f8      	ldr	r0, [r7, #28]
 800e698:	f000 fb56 	bl	800ed48 <tcp_timewait_input>
        }
        pbuf_free(p);
 800e69c:	6878      	ldr	r0, [r7, #4]
 800e69e:	f7fd ffd3 	bl	800c648 <pbuf_free>
        return;
 800e6a2:	e1fd      	b.n	800eaa0 <tcp_input+0x7ec>
        continue;
 800e6a4:	bf00      	nop
    for (pcb = tcp_tw_pcbs; pcb != NULL; pcb = pcb->next) {
 800e6a6:	69fb      	ldr	r3, [r7, #28]
 800e6a8:	68db      	ldr	r3, [r3, #12]
 800e6aa:	61fb      	str	r3, [r7, #28]
 800e6ac:	69fb      	ldr	r3, [r7, #28]
 800e6ae:	2b00      	cmp	r3, #0
 800e6b0:	d1bc      	bne.n	800e62c <tcp_input+0x378>
      }
    }

    /* Finally, if we still did not get a match, we check all PCBs that
       are LISTENing for incoming connections. */
    prev = NULL;
 800e6b2:	2300      	movs	r3, #0
 800e6b4:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e6b6:	4b2f      	ldr	r3, [pc, #188]	@ (800e774 <tcp_input+0x4c0>)
 800e6b8:	681b      	ldr	r3, [r3, #0]
 800e6ba:	617b      	str	r3, [r7, #20]
 800e6bc:	e02a      	b.n	800e714 <tcp_input+0x460>
      /* check if PCB is bound to specific netif */
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800e6be:	697b      	ldr	r3, [r7, #20]
 800e6c0:	7a1b      	ldrb	r3, [r3, #8]
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	d00c      	beq.n	800e6e0 <tcp_input+0x42c>
          (lpcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 800e6c6:	697b      	ldr	r3, [r7, #20]
 800e6c8:	7a1a      	ldrb	r2, [r3, #8]
 800e6ca:	4b22      	ldr	r3, [pc, #136]	@ (800e754 <tcp_input+0x4a0>)
 800e6cc:	685b      	ldr	r3, [r3, #4]
 800e6ce:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e6d2:	3301      	adds	r3, #1
 800e6d4:	b2db      	uxtb	r3, r3
      if ((lpcb->netif_idx != NETIF_NO_INDEX) &&
 800e6d6:	429a      	cmp	r2, r3
 800e6d8:	d002      	beq.n	800e6e0 <tcp_input+0x42c>
        prev = (struct tcp_pcb *)lpcb;
 800e6da:	697b      	ldr	r3, [r7, #20]
 800e6dc:	61bb      	str	r3, [r7, #24]
        continue;
 800e6de:	e016      	b.n	800e70e <tcp_input+0x45a>
      }

      if (lpcb->local_port == tcphdr->dest) {
 800e6e0:	697b      	ldr	r3, [r7, #20]
 800e6e2:	8ada      	ldrh	r2, [r3, #22]
 800e6e4:	4b1a      	ldr	r3, [pc, #104]	@ (800e750 <tcp_input+0x49c>)
 800e6e6:	681b      	ldr	r3, [r3, #0]
 800e6e8:	885b      	ldrh	r3, [r3, #2]
 800e6ea:	b29b      	uxth	r3, r3
 800e6ec:	429a      	cmp	r2, r3
 800e6ee:	d10c      	bne.n	800e70a <tcp_input+0x456>
          lpcb_prev = prev;
#else /* SO_REUSE */
          break;
#endif /* SO_REUSE */
        } else if (IP_ADDR_PCB_VERSION_MATCH_EXACT(lpcb, ip_current_dest_addr())) {
          if (ip_addr_cmp(&lpcb->local_ip, ip_current_dest_addr())) {
 800e6f0:	697b      	ldr	r3, [r7, #20]
 800e6f2:	681a      	ldr	r2, [r3, #0]
 800e6f4:	4b17      	ldr	r3, [pc, #92]	@ (800e754 <tcp_input+0x4a0>)
 800e6f6:	695b      	ldr	r3, [r3, #20]
 800e6f8:	429a      	cmp	r2, r3
 800e6fa:	d00f      	beq.n	800e71c <tcp_input+0x468>
            /* found an exact match */
            break;
          } else if (ip_addr_isany(&lpcb->local_ip)) {
 800e6fc:	697b      	ldr	r3, [r7, #20]
 800e6fe:	2b00      	cmp	r3, #0
 800e700:	d00d      	beq.n	800e71e <tcp_input+0x46a>
 800e702:	697b      	ldr	r3, [r7, #20]
 800e704:	681b      	ldr	r3, [r3, #0]
 800e706:	2b00      	cmp	r3, #0
 800e708:	d009      	beq.n	800e71e <tcp_input+0x46a>
            break;
#endif /* SO_REUSE */
          }
        }
      }
      prev = (struct tcp_pcb *)lpcb;
 800e70a:	697b      	ldr	r3, [r7, #20]
 800e70c:	61bb      	str	r3, [r7, #24]
    for (lpcb = tcp_listen_pcbs.listen_pcbs; lpcb != NULL; lpcb = lpcb->next) {
 800e70e:	697b      	ldr	r3, [r7, #20]
 800e710:	68db      	ldr	r3, [r3, #12]
 800e712:	617b      	str	r3, [r7, #20]
 800e714:	697b      	ldr	r3, [r7, #20]
 800e716:	2b00      	cmp	r3, #0
 800e718:	d1d1      	bne.n	800e6be <tcp_input+0x40a>
 800e71a:	e000      	b.n	800e71e <tcp_input+0x46a>
            break;
 800e71c:	bf00      	nop
      /* only pass to ANY if no specific local IP has been found */
      lpcb = lpcb_any;
      prev = lpcb_prev;
    }
#endif /* SO_REUSE */
    if (lpcb != NULL) {
 800e71e:	697b      	ldr	r3, [r7, #20]
 800e720:	2b00      	cmp	r3, #0
 800e722:	d029      	beq.n	800e778 <tcp_input+0x4c4>
      /* Move this PCB to the front of the list so that subsequent
         lookups will be faster (we exploit locality in TCP segment
         arrivals). */
      if (prev != NULL) {
 800e724:	69bb      	ldr	r3, [r7, #24]
 800e726:	2b00      	cmp	r3, #0
 800e728:	d00a      	beq.n	800e740 <tcp_input+0x48c>
        ((struct tcp_pcb_listen *)prev)->next = lpcb->next;
 800e72a:	697b      	ldr	r3, [r7, #20]
 800e72c:	68da      	ldr	r2, [r3, #12]
 800e72e:	69bb      	ldr	r3, [r7, #24]
 800e730:	60da      	str	r2, [r3, #12]
        /* our successor is the remainder of the listening list */
        lpcb->next = tcp_listen_pcbs.listen_pcbs;
 800e732:	4b10      	ldr	r3, [pc, #64]	@ (800e774 <tcp_input+0x4c0>)
 800e734:	681a      	ldr	r2, [r3, #0]
 800e736:	697b      	ldr	r3, [r7, #20]
 800e738:	60da      	str	r2, [r3, #12]
        /* put this listening pcb at the head of the listening list */
        tcp_listen_pcbs.listen_pcbs = lpcb;
 800e73a:	4a0e      	ldr	r2, [pc, #56]	@ (800e774 <tcp_input+0x4c0>)
 800e73c:	697b      	ldr	r3, [r7, #20]
 800e73e:	6013      	str	r3, [r2, #0]
#ifdef LWIP_HOOK_TCP_INPACKET_PCB
      if (LWIP_HOOK_TCP_INPACKET_PCB((struct tcp_pcb *)lpcb, tcphdr, tcphdr_optlen,
                                     tcphdr_opt1len, tcphdr_opt2, p) == ERR_OK)
#endif
      {
        tcp_listen_input(lpcb);
 800e740:	6978      	ldr	r0, [r7, #20]
 800e742:	f000 fa03 	bl	800eb4c <tcp_listen_input>
      }
      pbuf_free(p);
 800e746:	6878      	ldr	r0, [r7, #4]
 800e748:	f7fd ff7e 	bl	800c648 <pbuf_free>
      return;
 800e74c:	e1a8      	b.n	800eaa0 <tcp_input+0x7ec>
 800e74e:	bf00      	nop
 800e750:	24007d60 	.word	0x24007d60
 800e754:	24004c38 	.word	0x24004c38
 800e758:	08016fdc 	.word	0x08016fdc
 800e75c:	08017108 	.word	0x08017108
 800e760:	08017028 	.word	0x08017028
 800e764:	24007d44 	.word	0x24007d44
 800e768:	08017134 	.word	0x08017134
 800e76c:	24007d48 	.word	0x24007d48
 800e770:	08017160 	.word	0x08017160
 800e774:	24007d40 	.word	0x24007d40
      tcphdr_opt1len, tcphdr_opt2, p) != ERR_OK) {
    pbuf_free(p);
    return;
  }
#endif
  if (pcb != NULL) {
 800e778:	69fb      	ldr	r3, [r7, #28]
 800e77a:	2b00      	cmp	r3, #0
 800e77c:	f000 8158 	beq.w	800ea30 <tcp_input+0x77c>
#if TCP_INPUT_DEBUG
    tcp_debug_print_state(pcb->state);
#endif /* TCP_INPUT_DEBUG */

    /* Set up a tcp_seg structure. */
    inseg.next = NULL;
 800e780:	4b95      	ldr	r3, [pc, #596]	@ (800e9d8 <tcp_input+0x724>)
 800e782:	2200      	movs	r2, #0
 800e784:	601a      	str	r2, [r3, #0]
    inseg.len = p->tot_len;
 800e786:	687b      	ldr	r3, [r7, #4]
 800e788:	891a      	ldrh	r2, [r3, #8]
 800e78a:	4b93      	ldr	r3, [pc, #588]	@ (800e9d8 <tcp_input+0x724>)
 800e78c:	811a      	strh	r2, [r3, #8]
    inseg.p = p;
 800e78e:	4a92      	ldr	r2, [pc, #584]	@ (800e9d8 <tcp_input+0x724>)
 800e790:	687b      	ldr	r3, [r7, #4]
 800e792:	6053      	str	r3, [r2, #4]
    inseg.tcphdr = tcphdr;
 800e794:	4b91      	ldr	r3, [pc, #580]	@ (800e9dc <tcp_input+0x728>)
 800e796:	681b      	ldr	r3, [r3, #0]
 800e798:	4a8f      	ldr	r2, [pc, #572]	@ (800e9d8 <tcp_input+0x724>)
 800e79a:	60d3      	str	r3, [r2, #12]

    recv_data = NULL;
 800e79c:	4b90      	ldr	r3, [pc, #576]	@ (800e9e0 <tcp_input+0x72c>)
 800e79e:	2200      	movs	r2, #0
 800e7a0:	601a      	str	r2, [r3, #0]
    recv_flags = 0;
 800e7a2:	4b90      	ldr	r3, [pc, #576]	@ (800e9e4 <tcp_input+0x730>)
 800e7a4:	2200      	movs	r2, #0
 800e7a6:	701a      	strb	r2, [r3, #0]
    recv_acked = 0;
 800e7a8:	4b8f      	ldr	r3, [pc, #572]	@ (800e9e8 <tcp_input+0x734>)
 800e7aa:	2200      	movs	r2, #0
 800e7ac:	801a      	strh	r2, [r3, #0]

    if (flags & TCP_PSH) {
 800e7ae:	4b8f      	ldr	r3, [pc, #572]	@ (800e9ec <tcp_input+0x738>)
 800e7b0:	781b      	ldrb	r3, [r3, #0]
 800e7b2:	f003 0308 	and.w	r3, r3, #8
 800e7b6:	2b00      	cmp	r3, #0
 800e7b8:	d006      	beq.n	800e7c8 <tcp_input+0x514>
      p->flags |= PBUF_FLAG_PUSH;
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	7b5b      	ldrb	r3, [r3, #13]
 800e7be:	f043 0301 	orr.w	r3, r3, #1
 800e7c2:	b2da      	uxtb	r2, r3
 800e7c4:	687b      	ldr	r3, [r7, #4]
 800e7c6:	735a      	strb	r2, [r3, #13]
    }

    /* If there is data which was previously "refused" by upper layer */
    if (pcb->refused_data != NULL) {
 800e7c8:	69fb      	ldr	r3, [r7, #28]
 800e7ca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	d017      	beq.n	800e800 <tcp_input+0x54c>
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800e7d0:	69f8      	ldr	r0, [r7, #28]
 800e7d2:	f7ff f929 	bl	800da28 <tcp_process_refused_data>
 800e7d6:	4603      	mov	r3, r0
 800e7d8:	f113 0f0d 	cmn.w	r3, #13
 800e7dc:	d007      	beq.n	800e7ee <tcp_input+0x53a>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800e7de:	69fb      	ldr	r3, [r7, #28]
 800e7e0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
      if ((tcp_process_refused_data(pcb) == ERR_ABRT) ||
 800e7e2:	2b00      	cmp	r3, #0
 800e7e4:	d00c      	beq.n	800e800 <tcp_input+0x54c>
          ((pcb->refused_data != NULL) && (tcplen > 0))) {
 800e7e6:	4b82      	ldr	r3, [pc, #520]	@ (800e9f0 <tcp_input+0x73c>)
 800e7e8:	881b      	ldrh	r3, [r3, #0]
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	d008      	beq.n	800e800 <tcp_input+0x54c>
        /* pcb has been aborted or refused data is still refused and the new
           segment contains data */
        if (pcb->rcv_ann_wnd == 0) {
 800e7ee:	69fb      	ldr	r3, [r7, #28]
 800e7f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	f040 80e3 	bne.w	800e9be <tcp_input+0x70a>
          /* this is a zero-window probe, we respond to it with current RCV.NXT
          and drop the data segment */
          tcp_send_empty_ack(pcb);
 800e7f8:	69f8      	ldr	r0, [r7, #28]
 800e7fa:	f003 f9a7 	bl	8011b4c <tcp_send_empty_ack>
        }
        TCP_STATS_INC(tcp.drop);
        MIB2_STATS_INC(mib2.tcpinerrs);
        goto aborted;
 800e7fe:	e0de      	b.n	800e9be <tcp_input+0x70a>
      }
    }
    tcp_input_pcb = pcb;
 800e800:	4a7c      	ldr	r2, [pc, #496]	@ (800e9f4 <tcp_input+0x740>)
 800e802:	69fb      	ldr	r3, [r7, #28]
 800e804:	6013      	str	r3, [r2, #0]
    err = tcp_process(pcb);
 800e806:	69f8      	ldr	r0, [r7, #28]
 800e808:	f000 fb18 	bl	800ee3c <tcp_process>
 800e80c:	4603      	mov	r3, r0
 800e80e:	74fb      	strb	r3, [r7, #19]
    /* A return value of ERR_ABRT means that tcp_abort() was called
       and that the pcb has been freed. If so, we don't do anything. */
    if (err != ERR_ABRT) {
 800e810:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e814:	f113 0f0d 	cmn.w	r3, #13
 800e818:	f000 80d3 	beq.w	800e9c2 <tcp_input+0x70e>
      if (recv_flags & TF_RESET) {
 800e81c:	4b71      	ldr	r3, [pc, #452]	@ (800e9e4 <tcp_input+0x730>)
 800e81e:	781b      	ldrb	r3, [r3, #0]
 800e820:	f003 0308 	and.w	r3, r3, #8
 800e824:	2b00      	cmp	r3, #0
 800e826:	d015      	beq.n	800e854 <tcp_input+0x5a0>
        /* TF_RESET means that the connection was reset by the other
           end. We then call the error callback to inform the
           application that the connection is dead before we
           deallocate the PCB. */
        TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_RST);
 800e828:	69fb      	ldr	r3, [r7, #28]
 800e82a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e82e:	2b00      	cmp	r3, #0
 800e830:	d008      	beq.n	800e844 <tcp_input+0x590>
 800e832:	69fb      	ldr	r3, [r7, #28]
 800e834:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e838:	69fa      	ldr	r2, [r7, #28]
 800e83a:	6912      	ldr	r2, [r2, #16]
 800e83c:	f06f 010d 	mvn.w	r1, #13
 800e840:	4610      	mov	r0, r2
 800e842:	4798      	blx	r3
        tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800e844:	69f9      	ldr	r1, [r7, #28]
 800e846:	486c      	ldr	r0, [pc, #432]	@ (800e9f8 <tcp_input+0x744>)
 800e848:	f7ff fbbc 	bl	800dfc4 <tcp_pcb_remove>
        tcp_free(pcb);
 800e84c:	69f8      	ldr	r0, [r7, #28]
 800e84e:	f7fe f9a7 	bl	800cba0 <tcp_free>
 800e852:	e0da      	b.n	800ea0a <tcp_input+0x756>
      } else {
        err = ERR_OK;
 800e854:	2300      	movs	r3, #0
 800e856:	74fb      	strb	r3, [r7, #19]
        /* If the application has registered a "sent" function to be
           called when new send buffer space is available, we call it
           now. */
        if (recv_acked > 0) {
 800e858:	4b63      	ldr	r3, [pc, #396]	@ (800e9e8 <tcp_input+0x734>)
 800e85a:	881b      	ldrh	r3, [r3, #0]
 800e85c:	2b00      	cmp	r3, #0
 800e85e:	d01d      	beq.n	800e89c <tcp_input+0x5e8>
          while (acked > 0) {
            acked16 = (u16_t)LWIP_MIN(acked, 0xffffu);
            acked -= acked16;
#else
          {
            acked16 = recv_acked;
 800e860:	4b61      	ldr	r3, [pc, #388]	@ (800e9e8 <tcp_input+0x734>)
 800e862:	881b      	ldrh	r3, [r3, #0]
 800e864:	81fb      	strh	r3, [r7, #14]
#endif
            TCP_EVENT_SENT(pcb, (u16_t)acked16, err);
 800e866:	69fb      	ldr	r3, [r7, #28]
 800e868:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e86c:	2b00      	cmp	r3, #0
 800e86e:	d00a      	beq.n	800e886 <tcp_input+0x5d2>
 800e870:	69fb      	ldr	r3, [r7, #28]
 800e872:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e876:	69fa      	ldr	r2, [r7, #28]
 800e878:	6910      	ldr	r0, [r2, #16]
 800e87a:	89fa      	ldrh	r2, [r7, #14]
 800e87c:	69f9      	ldr	r1, [r7, #28]
 800e87e:	4798      	blx	r3
 800e880:	4603      	mov	r3, r0
 800e882:	74fb      	strb	r3, [r7, #19]
 800e884:	e001      	b.n	800e88a <tcp_input+0x5d6>
 800e886:	2300      	movs	r3, #0
 800e888:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800e88a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e88e:	f113 0f0d 	cmn.w	r3, #13
 800e892:	f000 8098 	beq.w	800e9c6 <tcp_input+0x712>
              goto aborted;
            }
          }
          recv_acked = 0;
 800e896:	4b54      	ldr	r3, [pc, #336]	@ (800e9e8 <tcp_input+0x734>)
 800e898:	2200      	movs	r2, #0
 800e89a:	801a      	strh	r2, [r3, #0]
        }
        if (tcp_input_delayed_close(pcb)) {
 800e89c:	69f8      	ldr	r0, [r7, #28]
 800e89e:	f000 f915 	bl	800eacc <tcp_input_delayed_close>
 800e8a2:	4603      	mov	r3, r0
 800e8a4:	2b00      	cmp	r3, #0
 800e8a6:	f040 8090 	bne.w	800e9ca <tcp_input+0x716>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
        while (recv_data != NULL) {
          struct pbuf *rest = NULL;
          pbuf_split_64k(recv_data, &rest);
#else /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
        if (recv_data != NULL) {
 800e8aa:	4b4d      	ldr	r3, [pc, #308]	@ (800e9e0 <tcp_input+0x72c>)
 800e8ac:	681b      	ldr	r3, [r3, #0]
 800e8ae:	2b00      	cmp	r3, #0
 800e8b0:	d041      	beq.n	800e936 <tcp_input+0x682>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */

          LWIP_ASSERT("pcb->refused_data == NULL", pcb->refused_data == NULL);
 800e8b2:	69fb      	ldr	r3, [r7, #28]
 800e8b4:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d006      	beq.n	800e8c8 <tcp_input+0x614>
 800e8ba:	4b50      	ldr	r3, [pc, #320]	@ (800e9fc <tcp_input+0x748>)
 800e8bc:	f44f 72f3 	mov.w	r2, #486	@ 0x1e6
 800e8c0:	494f      	ldr	r1, [pc, #316]	@ (800ea00 <tcp_input+0x74c>)
 800e8c2:	4850      	ldr	r0, [pc, #320]	@ (800ea04 <tcp_input+0x750>)
 800e8c4:	f006 fac4 	bl	8014e50 <iprintf>
          if (pcb->flags & TF_RXCLOSED) {
 800e8c8:	69fb      	ldr	r3, [r7, #28]
 800e8ca:	8b5b      	ldrh	r3, [r3, #26]
 800e8cc:	f003 0310 	and.w	r3, r3, #16
 800e8d0:	2b00      	cmp	r3, #0
 800e8d2:	d008      	beq.n	800e8e6 <tcp_input+0x632>
            /* received data although already closed -> abort (send RST) to
               notify the remote host that not all data has been processed */
            pbuf_free(recv_data);
 800e8d4:	4b42      	ldr	r3, [pc, #264]	@ (800e9e0 <tcp_input+0x72c>)
 800e8d6:	681b      	ldr	r3, [r3, #0]
 800e8d8:	4618      	mov	r0, r3
 800e8da:	f7fd feb5 	bl	800c648 <pbuf_free>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_free(rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            tcp_abort(pcb);
 800e8de:	69f8      	ldr	r0, [r7, #28]
 800e8e0:	f7fe fc46 	bl	800d170 <tcp_abort>
            goto aborted;
 800e8e4:	e091      	b.n	800ea0a <tcp_input+0x756>
          }

          /* Notify application that data has been received. */
          TCP_EVENT_RECV(pcb, recv_data, ERR_OK, err);
 800e8e6:	69fb      	ldr	r3, [r7, #28]
 800e8e8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e8ec:	2b00      	cmp	r3, #0
 800e8ee:	d00c      	beq.n	800e90a <tcp_input+0x656>
 800e8f0:	69fb      	ldr	r3, [r7, #28]
 800e8f2:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800e8f6:	69fb      	ldr	r3, [r7, #28]
 800e8f8:	6918      	ldr	r0, [r3, #16]
 800e8fa:	4b39      	ldr	r3, [pc, #228]	@ (800e9e0 <tcp_input+0x72c>)
 800e8fc:	681a      	ldr	r2, [r3, #0]
 800e8fe:	2300      	movs	r3, #0
 800e900:	69f9      	ldr	r1, [r7, #28]
 800e902:	47a0      	blx	r4
 800e904:	4603      	mov	r3, r0
 800e906:	74fb      	strb	r3, [r7, #19]
 800e908:	e008      	b.n	800e91c <tcp_input+0x668>
 800e90a:	4b35      	ldr	r3, [pc, #212]	@ (800e9e0 <tcp_input+0x72c>)
 800e90c:	681a      	ldr	r2, [r3, #0]
 800e90e:	2300      	movs	r3, #0
 800e910:	69f9      	ldr	r1, [r7, #28]
 800e912:	2000      	movs	r0, #0
 800e914:	f7ff f95e 	bl	800dbd4 <tcp_recv_null>
 800e918:	4603      	mov	r3, r0
 800e91a:	74fb      	strb	r3, [r7, #19]
          if (err == ERR_ABRT) {
 800e91c:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e920:	f113 0f0d 	cmn.w	r3, #13
 800e924:	d053      	beq.n	800e9ce <tcp_input+0x71a>
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            goto aborted;
          }

          /* If the upper layer can't receive this data, store it */
          if (err != ERR_OK) {
 800e926:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e92a:	2b00      	cmp	r3, #0
 800e92c:	d003      	beq.n	800e936 <tcp_input+0x682>
#if TCP_QUEUE_OOSEQ && LWIP_WND_SCALE
            if (rest != NULL) {
              pbuf_cat(recv_data, rest);
            }
#endif /* TCP_QUEUE_OOSEQ && LWIP_WND_SCALE */
            pcb->refused_data = recv_data;
 800e92e:	4b2c      	ldr	r3, [pc, #176]	@ (800e9e0 <tcp_input+0x72c>)
 800e930:	681a      	ldr	r2, [r3, #0]
 800e932:	69fb      	ldr	r3, [r7, #28]
 800e934:	679a      	str	r2, [r3, #120]	@ 0x78
          }
        }

        /* If a FIN segment was received, we call the callback
           function with a NULL buffer to indicate EOF. */
        if (recv_flags & TF_GOT_FIN) {
 800e936:	4b2b      	ldr	r3, [pc, #172]	@ (800e9e4 <tcp_input+0x730>)
 800e938:	781b      	ldrb	r3, [r3, #0]
 800e93a:	f003 0320 	and.w	r3, r3, #32
 800e93e:	2b00      	cmp	r3, #0
 800e940:	d030      	beq.n	800e9a4 <tcp_input+0x6f0>
          if (pcb->refused_data != NULL) {
 800e942:	69fb      	ldr	r3, [r7, #28]
 800e944:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e946:	2b00      	cmp	r3, #0
 800e948:	d009      	beq.n	800e95e <tcp_input+0x6aa>
            /* Delay this if we have refused data. */
            pcb->refused_data->flags |= PBUF_FLAG_TCP_FIN;
 800e94a:	69fb      	ldr	r3, [r7, #28]
 800e94c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e94e:	7b5a      	ldrb	r2, [r3, #13]
 800e950:	69fb      	ldr	r3, [r7, #28]
 800e952:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800e954:	f042 0220 	orr.w	r2, r2, #32
 800e958:	b2d2      	uxtb	r2, r2
 800e95a:	735a      	strb	r2, [r3, #13]
 800e95c:	e022      	b.n	800e9a4 <tcp_input+0x6f0>
          } else {
            /* correct rcv_wnd as the application won't call tcp_recved()
               for the FIN's seqno */
            if (pcb->rcv_wnd != TCP_WND_MAX(pcb)) {
 800e95e:	69fb      	ldr	r3, [r7, #28]
 800e960:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e962:	f5b3 6f06 	cmp.w	r3, #2144	@ 0x860
 800e966:	d005      	beq.n	800e974 <tcp_input+0x6c0>
              pcb->rcv_wnd++;
 800e968:	69fb      	ldr	r3, [r7, #28]
 800e96a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800e96c:	3301      	adds	r3, #1
 800e96e:	b29a      	uxth	r2, r3
 800e970:	69fb      	ldr	r3, [r7, #28]
 800e972:	851a      	strh	r2, [r3, #40]	@ 0x28
            }
            TCP_EVENT_CLOSED(pcb, err);
 800e974:	69fb      	ldr	r3, [r7, #28]
 800e976:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800e97a:	2b00      	cmp	r3, #0
 800e97c:	d00b      	beq.n	800e996 <tcp_input+0x6e2>
 800e97e:	69fb      	ldr	r3, [r7, #28]
 800e980:	f8d3 4084 	ldr.w	r4, [r3, #132]	@ 0x84
 800e984:	69fb      	ldr	r3, [r7, #28]
 800e986:	6918      	ldr	r0, [r3, #16]
 800e988:	2300      	movs	r3, #0
 800e98a:	2200      	movs	r2, #0
 800e98c:	69f9      	ldr	r1, [r7, #28]
 800e98e:	47a0      	blx	r4
 800e990:	4603      	mov	r3, r0
 800e992:	74fb      	strb	r3, [r7, #19]
 800e994:	e001      	b.n	800e99a <tcp_input+0x6e6>
 800e996:	2300      	movs	r3, #0
 800e998:	74fb      	strb	r3, [r7, #19]
            if (err == ERR_ABRT) {
 800e99a:	f997 3013 	ldrsb.w	r3, [r7, #19]
 800e99e:	f113 0f0d 	cmn.w	r3, #13
 800e9a2:	d016      	beq.n	800e9d2 <tcp_input+0x71e>
              goto aborted;
            }
          }
        }

        tcp_input_pcb = NULL;
 800e9a4:	4b13      	ldr	r3, [pc, #76]	@ (800e9f4 <tcp_input+0x740>)
 800e9a6:	2200      	movs	r2, #0
 800e9a8:	601a      	str	r2, [r3, #0]
        if (tcp_input_delayed_close(pcb)) {
 800e9aa:	69f8      	ldr	r0, [r7, #28]
 800e9ac:	f000 f88e 	bl	800eacc <tcp_input_delayed_close>
 800e9b0:	4603      	mov	r3, r0
 800e9b2:	2b00      	cmp	r3, #0
 800e9b4:	d128      	bne.n	800ea08 <tcp_input+0x754>
          goto aborted;
        }
        /* Try to send something out. */
        tcp_output(pcb);
 800e9b6:	69f8      	ldr	r0, [r7, #28]
 800e9b8:	f002 fac2 	bl	8010f40 <tcp_output>
 800e9bc:	e025      	b.n	800ea0a <tcp_input+0x756>
        goto aborted;
 800e9be:	bf00      	nop
 800e9c0:	e023      	b.n	800ea0a <tcp_input+0x756>
#endif /* TCP_INPUT_DEBUG */
      }
    }
    /* Jump target if pcb has been aborted in a callback (by calling tcp_abort()).
       Below this line, 'pcb' may not be dereferenced! */
aborted:
 800e9c2:	bf00      	nop
 800e9c4:	e021      	b.n	800ea0a <tcp_input+0x756>
              goto aborted;
 800e9c6:	bf00      	nop
 800e9c8:	e01f      	b.n	800ea0a <tcp_input+0x756>
          goto aborted;
 800e9ca:	bf00      	nop
 800e9cc:	e01d      	b.n	800ea0a <tcp_input+0x756>
            goto aborted;
 800e9ce:	bf00      	nop
 800e9d0:	e01b      	b.n	800ea0a <tcp_input+0x756>
              goto aborted;
 800e9d2:	bf00      	nop
 800e9d4:	e019      	b.n	800ea0a <tcp_input+0x756>
 800e9d6:	bf00      	nop
 800e9d8:	24007d50 	.word	0x24007d50
 800e9dc:	24007d60 	.word	0x24007d60
 800e9e0:	24007d80 	.word	0x24007d80
 800e9e4:	24007d7d 	.word	0x24007d7d
 800e9e8:	24007d78 	.word	0x24007d78
 800e9ec:	24007d7c 	.word	0x24007d7c
 800e9f0:	24007d7a 	.word	0x24007d7a
 800e9f4:	24007d84 	.word	0x24007d84
 800e9f8:	24007d44 	.word	0x24007d44
 800e9fc:	08016fdc 	.word	0x08016fdc
 800ea00:	08017190 	.word	0x08017190
 800ea04:	08017028 	.word	0x08017028
          goto aborted;
 800ea08:	bf00      	nop
    tcp_input_pcb = NULL;
 800ea0a:	4b27      	ldr	r3, [pc, #156]	@ (800eaa8 <tcp_input+0x7f4>)
 800ea0c:	2200      	movs	r2, #0
 800ea0e:	601a      	str	r2, [r3, #0]
    recv_data = NULL;
 800ea10:	4b26      	ldr	r3, [pc, #152]	@ (800eaac <tcp_input+0x7f8>)
 800ea12:	2200      	movs	r2, #0
 800ea14:	601a      	str	r2, [r3, #0]

    /* give up our reference to inseg.p */
    if (inseg.p != NULL) {
 800ea16:	4b26      	ldr	r3, [pc, #152]	@ (800eab0 <tcp_input+0x7fc>)
 800ea18:	685b      	ldr	r3, [r3, #4]
 800ea1a:	2b00      	cmp	r3, #0
 800ea1c:	d03f      	beq.n	800ea9e <tcp_input+0x7ea>
      pbuf_free(inseg.p);
 800ea1e:	4b24      	ldr	r3, [pc, #144]	@ (800eab0 <tcp_input+0x7fc>)
 800ea20:	685b      	ldr	r3, [r3, #4]
 800ea22:	4618      	mov	r0, r3
 800ea24:	f7fd fe10 	bl	800c648 <pbuf_free>
      inseg.p = NULL;
 800ea28:	4b21      	ldr	r3, [pc, #132]	@ (800eab0 <tcp_input+0x7fc>)
 800ea2a:	2200      	movs	r2, #0
 800ea2c:	605a      	str	r2, [r3, #4]
    pbuf_free(p);
  }

  LWIP_ASSERT("tcp_input: tcp_pcbs_sane()", tcp_pcbs_sane());
  PERF_STOP("tcp_input");
  return;
 800ea2e:	e036      	b.n	800ea9e <tcp_input+0x7ea>
    if (!(TCPH_FLAGS(tcphdr) & TCP_RST)) {
 800ea30:	4b20      	ldr	r3, [pc, #128]	@ (800eab4 <tcp_input+0x800>)
 800ea32:	681b      	ldr	r3, [r3, #0]
 800ea34:	899b      	ldrh	r3, [r3, #12]
 800ea36:	b29b      	uxth	r3, r3
 800ea38:	4618      	mov	r0, r3
 800ea3a:	f7fc f96f 	bl	800ad1c <lwip_htons>
 800ea3e:	4603      	mov	r3, r0
 800ea40:	b2db      	uxtb	r3, r3
 800ea42:	f003 0304 	and.w	r3, r3, #4
 800ea46:	2b00      	cmp	r3, #0
 800ea48:	d118      	bne.n	800ea7c <tcp_input+0x7c8>
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ea4a:	4b1b      	ldr	r3, [pc, #108]	@ (800eab8 <tcp_input+0x804>)
 800ea4c:	6819      	ldr	r1, [r3, #0]
 800ea4e:	4b1b      	ldr	r3, [pc, #108]	@ (800eabc <tcp_input+0x808>)
 800ea50:	881b      	ldrh	r3, [r3, #0]
 800ea52:	461a      	mov	r2, r3
 800ea54:	4b1a      	ldr	r3, [pc, #104]	@ (800eac0 <tcp_input+0x80c>)
 800ea56:	681b      	ldr	r3, [r3, #0]
 800ea58:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ea5a:	4b16      	ldr	r3, [pc, #88]	@ (800eab4 <tcp_input+0x800>)
 800ea5c:	681b      	ldr	r3, [r3, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ea5e:	885b      	ldrh	r3, [r3, #2]
 800ea60:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800ea62:	4a14      	ldr	r2, [pc, #80]	@ (800eab4 <tcp_input+0x800>)
 800ea64:	6812      	ldr	r2, [r2, #0]
      tcp_rst(NULL, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ea66:	8812      	ldrh	r2, [r2, #0]
 800ea68:	b292      	uxth	r2, r2
 800ea6a:	9202      	str	r2, [sp, #8]
 800ea6c:	9301      	str	r3, [sp, #4]
 800ea6e:	4b15      	ldr	r3, [pc, #84]	@ (800eac4 <tcp_input+0x810>)
 800ea70:	9300      	str	r3, [sp, #0]
 800ea72:	4b15      	ldr	r3, [pc, #84]	@ (800eac8 <tcp_input+0x814>)
 800ea74:	4602      	mov	r2, r0
 800ea76:	2000      	movs	r0, #0
 800ea78:	f003 f816 	bl	8011aa8 <tcp_rst>
    pbuf_free(p);
 800ea7c:	6878      	ldr	r0, [r7, #4]
 800ea7e:	f7fd fde3 	bl	800c648 <pbuf_free>
  return;
 800ea82:	e00c      	b.n	800ea9e <tcp_input+0x7ea>
    goto dropped;
 800ea84:	bf00      	nop
 800ea86:	e006      	b.n	800ea96 <tcp_input+0x7e2>
    goto dropped;
 800ea88:	bf00      	nop
 800ea8a:	e004      	b.n	800ea96 <tcp_input+0x7e2>
    goto dropped;
 800ea8c:	bf00      	nop
 800ea8e:	e002      	b.n	800ea96 <tcp_input+0x7e2>
      goto dropped;
 800ea90:	bf00      	nop
 800ea92:	e000      	b.n	800ea96 <tcp_input+0x7e2>
      goto dropped;
 800ea94:	bf00      	nop
dropped:
  TCP_STATS_INC(tcp.drop);
  MIB2_STATS_INC(mib2.tcpinerrs);
  pbuf_free(p);
 800ea96:	6878      	ldr	r0, [r7, #4]
 800ea98:	f7fd fdd6 	bl	800c648 <pbuf_free>
 800ea9c:	e000      	b.n	800eaa0 <tcp_input+0x7ec>
  return;
 800ea9e:	bf00      	nop
}
 800eaa0:	3724      	adds	r7, #36	@ 0x24
 800eaa2:	46bd      	mov	sp, r7
 800eaa4:	bd90      	pop	{r4, r7, pc}
 800eaa6:	bf00      	nop
 800eaa8:	24007d84 	.word	0x24007d84
 800eaac:	24007d80 	.word	0x24007d80
 800eab0:	24007d50 	.word	0x24007d50
 800eab4:	24007d60 	.word	0x24007d60
 800eab8:	24007d74 	.word	0x24007d74
 800eabc:	24007d7a 	.word	0x24007d7a
 800eac0:	24007d70 	.word	0x24007d70
 800eac4:	24004c48 	.word	0x24004c48
 800eac8:	24004c4c 	.word	0x24004c4c

0800eacc <tcp_input_delayed_close>:
 * any more.
 * @returns 1 if the pcb has been closed and deallocated, 0 otherwise
 */
static int
tcp_input_delayed_close(struct tcp_pcb *pcb)
{
 800eacc:	b580      	push	{r7, lr}
 800eace:	b082      	sub	sp, #8
 800ead0:	af00      	add	r7, sp, #0
 800ead2:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_input_delayed_close: invalid pcb", pcb != NULL);
 800ead4:	687b      	ldr	r3, [r7, #4]
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d106      	bne.n	800eae8 <tcp_input_delayed_close+0x1c>
 800eada:	4b17      	ldr	r3, [pc, #92]	@ (800eb38 <tcp_input_delayed_close+0x6c>)
 800eadc:	f240 225a 	movw	r2, #602	@ 0x25a
 800eae0:	4916      	ldr	r1, [pc, #88]	@ (800eb3c <tcp_input_delayed_close+0x70>)
 800eae2:	4817      	ldr	r0, [pc, #92]	@ (800eb40 <tcp_input_delayed_close+0x74>)
 800eae4:	f006 f9b4 	bl	8014e50 <iprintf>

  if (recv_flags & TF_CLOSED) {
 800eae8:	4b16      	ldr	r3, [pc, #88]	@ (800eb44 <tcp_input_delayed_close+0x78>)
 800eaea:	781b      	ldrb	r3, [r3, #0]
 800eaec:	f003 0310 	and.w	r3, r3, #16
 800eaf0:	2b00      	cmp	r3, #0
 800eaf2:	d01c      	beq.n	800eb2e <tcp_input_delayed_close+0x62>
    /* The connection has been closed and we will deallocate the
        PCB. */
    if (!(pcb->flags & TF_RXCLOSED)) {
 800eaf4:	687b      	ldr	r3, [r7, #4]
 800eaf6:	8b5b      	ldrh	r3, [r3, #26]
 800eaf8:	f003 0310 	and.w	r3, r3, #16
 800eafc:	2b00      	cmp	r3, #0
 800eafe:	d10d      	bne.n	800eb1c <tcp_input_delayed_close+0x50>
      /* Connection closed although the application has only shut down the
          tx side: call the PCB's err callback and indicate the closure to
          ensure the application doesn't continue using the PCB. */
      TCP_EVENT_ERR(pcb->state, pcb->errf, pcb->callback_arg, ERR_CLSD);
 800eb00:	687b      	ldr	r3, [r7, #4]
 800eb02:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb06:	2b00      	cmp	r3, #0
 800eb08:	d008      	beq.n	800eb1c <tcp_input_delayed_close+0x50>
 800eb0a:	687b      	ldr	r3, [r7, #4]
 800eb0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800eb10:	687a      	ldr	r2, [r7, #4]
 800eb12:	6912      	ldr	r2, [r2, #16]
 800eb14:	f06f 010e 	mvn.w	r1, #14
 800eb18:	4610      	mov	r0, r2
 800eb1a:	4798      	blx	r3
    }
    tcp_pcb_remove(&tcp_active_pcbs, pcb);
 800eb1c:	6879      	ldr	r1, [r7, #4]
 800eb1e:	480a      	ldr	r0, [pc, #40]	@ (800eb48 <tcp_input_delayed_close+0x7c>)
 800eb20:	f7ff fa50 	bl	800dfc4 <tcp_pcb_remove>
    tcp_free(pcb);
 800eb24:	6878      	ldr	r0, [r7, #4]
 800eb26:	f7fe f83b 	bl	800cba0 <tcp_free>
    return 1;
 800eb2a:	2301      	movs	r3, #1
 800eb2c:	e000      	b.n	800eb30 <tcp_input_delayed_close+0x64>
  }
  return 0;
 800eb2e:	2300      	movs	r3, #0
}
 800eb30:	4618      	mov	r0, r3
 800eb32:	3708      	adds	r7, #8
 800eb34:	46bd      	mov	sp, r7
 800eb36:	bd80      	pop	{r7, pc}
 800eb38:	08016fdc 	.word	0x08016fdc
 800eb3c:	080171ac 	.word	0x080171ac
 800eb40:	08017028 	.word	0x08017028
 800eb44:	24007d7d 	.word	0x24007d7d
 800eb48:	24007d44 	.word	0x24007d44

0800eb4c <tcp_listen_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_listen_input(struct tcp_pcb_listen *pcb)
{
 800eb4c:	b590      	push	{r4, r7, lr}
 800eb4e:	b08b      	sub	sp, #44	@ 0x2c
 800eb50:	af04      	add	r7, sp, #16
 800eb52:	6078      	str	r0, [r7, #4]
  struct tcp_pcb *npcb;
  u32_t iss;
  err_t rc;

  if (flags & TCP_RST) {
 800eb54:	4b6f      	ldr	r3, [pc, #444]	@ (800ed14 <tcp_listen_input+0x1c8>)
 800eb56:	781b      	ldrb	r3, [r3, #0]
 800eb58:	f003 0304 	and.w	r3, r3, #4
 800eb5c:	2b00      	cmp	r3, #0
 800eb5e:	f040 80d2 	bne.w	800ed06 <tcp_listen_input+0x1ba>
    /* An incoming RST should be ignored. Return. */
    return;
  }

  LWIP_ASSERT("tcp_listen_input: invalid pcb", pcb != NULL);
 800eb62:	687b      	ldr	r3, [r7, #4]
 800eb64:	2b00      	cmp	r3, #0
 800eb66:	d106      	bne.n	800eb76 <tcp_listen_input+0x2a>
 800eb68:	4b6b      	ldr	r3, [pc, #428]	@ (800ed18 <tcp_listen_input+0x1cc>)
 800eb6a:	f240 2281 	movw	r2, #641	@ 0x281
 800eb6e:	496b      	ldr	r1, [pc, #428]	@ (800ed1c <tcp_listen_input+0x1d0>)
 800eb70:	486b      	ldr	r0, [pc, #428]	@ (800ed20 <tcp_listen_input+0x1d4>)
 800eb72:	f006 f96d 	bl	8014e50 <iprintf>

  /* In the LISTEN state, we check for incoming SYN segments,
     creates a new PCB, and responds with a SYN|ACK. */
  if (flags & TCP_ACK) {
 800eb76:	4b67      	ldr	r3, [pc, #412]	@ (800ed14 <tcp_listen_input+0x1c8>)
 800eb78:	781b      	ldrb	r3, [r3, #0]
 800eb7a:	f003 0310 	and.w	r3, r3, #16
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	d019      	beq.n	800ebb6 <tcp_listen_input+0x6a>
    /* For incoming segments with the ACK flag set, respond with a
       RST. */
    LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_listen_input: ACK in LISTEN, sending reset\n"));
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800eb82:	4b68      	ldr	r3, [pc, #416]	@ (800ed24 <tcp_listen_input+0x1d8>)
 800eb84:	6819      	ldr	r1, [r3, #0]
 800eb86:	4b68      	ldr	r3, [pc, #416]	@ (800ed28 <tcp_listen_input+0x1dc>)
 800eb88:	881b      	ldrh	r3, [r3, #0]
 800eb8a:	461a      	mov	r2, r3
 800eb8c:	4b67      	ldr	r3, [pc, #412]	@ (800ed2c <tcp_listen_input+0x1e0>)
 800eb8e:	681b      	ldr	r3, [r3, #0]
 800eb90:	18d0      	adds	r0, r2, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800eb92:	4b67      	ldr	r3, [pc, #412]	@ (800ed30 <tcp_listen_input+0x1e4>)
 800eb94:	681b      	ldr	r3, [r3, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800eb96:	885b      	ldrh	r3, [r3, #2]
 800eb98:	b29b      	uxth	r3, r3
            ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800eb9a:	4a65      	ldr	r2, [pc, #404]	@ (800ed30 <tcp_listen_input+0x1e4>)
 800eb9c:	6812      	ldr	r2, [r2, #0]
    tcp_rst((const struct tcp_pcb *)pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800eb9e:	8812      	ldrh	r2, [r2, #0]
 800eba0:	b292      	uxth	r2, r2
 800eba2:	9202      	str	r2, [sp, #8]
 800eba4:	9301      	str	r3, [sp, #4]
 800eba6:	4b63      	ldr	r3, [pc, #396]	@ (800ed34 <tcp_listen_input+0x1e8>)
 800eba8:	9300      	str	r3, [sp, #0]
 800ebaa:	4b63      	ldr	r3, [pc, #396]	@ (800ed38 <tcp_listen_input+0x1ec>)
 800ebac:	4602      	mov	r2, r0
 800ebae:	6878      	ldr	r0, [r7, #4]
 800ebb0:	f002 ff7a 	bl	8011aa8 <tcp_rst>
      tcp_abandon(npcb, 0);
      return;
    }
    tcp_output(npcb);
  }
  return;
 800ebb4:	e0a9      	b.n	800ed0a <tcp_listen_input+0x1be>
  } else if (flags & TCP_SYN) {
 800ebb6:	4b57      	ldr	r3, [pc, #348]	@ (800ed14 <tcp_listen_input+0x1c8>)
 800ebb8:	781b      	ldrb	r3, [r3, #0]
 800ebba:	f003 0302 	and.w	r3, r3, #2
 800ebbe:	2b00      	cmp	r3, #0
 800ebc0:	f000 80a3 	beq.w	800ed0a <tcp_listen_input+0x1be>
    npcb = tcp_alloc(pcb->prio);
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	7d5b      	ldrb	r3, [r3, #21]
 800ebc8:	4618      	mov	r0, r3
 800ebca:	f7ff f927 	bl	800de1c <tcp_alloc>
 800ebce:	6178      	str	r0, [r7, #20]
    if (npcb == NULL) {
 800ebd0:	697b      	ldr	r3, [r7, #20]
 800ebd2:	2b00      	cmp	r3, #0
 800ebd4:	d111      	bne.n	800ebfa <tcp_listen_input+0xae>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800ebd6:	687b      	ldr	r3, [r7, #4]
 800ebd8:	699b      	ldr	r3, [r3, #24]
 800ebda:	2b00      	cmp	r3, #0
 800ebdc:	d00a      	beq.n	800ebf4 <tcp_listen_input+0xa8>
 800ebde:	687b      	ldr	r3, [r7, #4]
 800ebe0:	699b      	ldr	r3, [r3, #24]
 800ebe2:	687a      	ldr	r2, [r7, #4]
 800ebe4:	6910      	ldr	r0, [r2, #16]
 800ebe6:	f04f 32ff 	mov.w	r2, #4294967295
 800ebea:	2100      	movs	r1, #0
 800ebec:	4798      	blx	r3
 800ebee:	4603      	mov	r3, r0
 800ebf0:	73bb      	strb	r3, [r7, #14]
      return;
 800ebf2:	e08b      	b.n	800ed0c <tcp_listen_input+0x1c0>
      TCP_EVENT_ACCEPT(pcb, NULL, pcb->callback_arg, ERR_MEM, err);
 800ebf4:	23f0      	movs	r3, #240	@ 0xf0
 800ebf6:	73bb      	strb	r3, [r7, #14]
      return;
 800ebf8:	e088      	b.n	800ed0c <tcp_listen_input+0x1c0>
    ip_addr_copy(npcb->local_ip, *ip_current_dest_addr());
 800ebfa:	4b50      	ldr	r3, [pc, #320]	@ (800ed3c <tcp_listen_input+0x1f0>)
 800ebfc:	695a      	ldr	r2, [r3, #20]
 800ebfe:	697b      	ldr	r3, [r7, #20]
 800ec00:	601a      	str	r2, [r3, #0]
    ip_addr_copy(npcb->remote_ip, *ip_current_src_addr());
 800ec02:	4b4e      	ldr	r3, [pc, #312]	@ (800ed3c <tcp_listen_input+0x1f0>)
 800ec04:	691a      	ldr	r2, [r3, #16]
 800ec06:	697b      	ldr	r3, [r7, #20]
 800ec08:	605a      	str	r2, [r3, #4]
    npcb->local_port = pcb->local_port;
 800ec0a:	687b      	ldr	r3, [r7, #4]
 800ec0c:	8ada      	ldrh	r2, [r3, #22]
 800ec0e:	697b      	ldr	r3, [r7, #20]
 800ec10:	82da      	strh	r2, [r3, #22]
    npcb->remote_port = tcphdr->src;
 800ec12:	4b47      	ldr	r3, [pc, #284]	@ (800ed30 <tcp_listen_input+0x1e4>)
 800ec14:	681b      	ldr	r3, [r3, #0]
 800ec16:	881b      	ldrh	r3, [r3, #0]
 800ec18:	b29a      	uxth	r2, r3
 800ec1a:	697b      	ldr	r3, [r7, #20]
 800ec1c:	831a      	strh	r2, [r3, #24]
    npcb->state = SYN_RCVD;
 800ec1e:	697b      	ldr	r3, [r7, #20]
 800ec20:	2203      	movs	r2, #3
 800ec22:	751a      	strb	r2, [r3, #20]
    npcb->rcv_nxt = seqno + 1;
 800ec24:	4b41      	ldr	r3, [pc, #260]	@ (800ed2c <tcp_listen_input+0x1e0>)
 800ec26:	681b      	ldr	r3, [r3, #0]
 800ec28:	1c5a      	adds	r2, r3, #1
 800ec2a:	697b      	ldr	r3, [r7, #20]
 800ec2c:	625a      	str	r2, [r3, #36]	@ 0x24
    npcb->rcv_ann_right_edge = npcb->rcv_nxt;
 800ec2e:	697b      	ldr	r3, [r7, #20]
 800ec30:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ec32:	697b      	ldr	r3, [r7, #20]
 800ec34:	62da      	str	r2, [r3, #44]	@ 0x2c
    iss = tcp_next_iss(npcb);
 800ec36:	6978      	ldr	r0, [r7, #20]
 800ec38:	f7ff fa58 	bl	800e0ec <tcp_next_iss>
 800ec3c:	6138      	str	r0, [r7, #16]
    npcb->snd_wl2 = iss;
 800ec3e:	697b      	ldr	r3, [r7, #20]
 800ec40:	693a      	ldr	r2, [r7, #16]
 800ec42:	659a      	str	r2, [r3, #88]	@ 0x58
    npcb->snd_nxt = iss;
 800ec44:	697b      	ldr	r3, [r7, #20]
 800ec46:	693a      	ldr	r2, [r7, #16]
 800ec48:	651a      	str	r2, [r3, #80]	@ 0x50
    npcb->lastack = iss;
 800ec4a:	697b      	ldr	r3, [r7, #20]
 800ec4c:	693a      	ldr	r2, [r7, #16]
 800ec4e:	645a      	str	r2, [r3, #68]	@ 0x44
    npcb->snd_lbb = iss;
 800ec50:	697b      	ldr	r3, [r7, #20]
 800ec52:	693a      	ldr	r2, [r7, #16]
 800ec54:	65da      	str	r2, [r3, #92]	@ 0x5c
    npcb->snd_wl1 = seqno - 1;/* initialise to seqno-1 to force window update */
 800ec56:	4b35      	ldr	r3, [pc, #212]	@ (800ed2c <tcp_listen_input+0x1e0>)
 800ec58:	681b      	ldr	r3, [r3, #0]
 800ec5a:	1e5a      	subs	r2, r3, #1
 800ec5c:	697b      	ldr	r3, [r7, #20]
 800ec5e:	655a      	str	r2, [r3, #84]	@ 0x54
    npcb->callback_arg = pcb->callback_arg;
 800ec60:	687b      	ldr	r3, [r7, #4]
 800ec62:	691a      	ldr	r2, [r3, #16]
 800ec64:	697b      	ldr	r3, [r7, #20]
 800ec66:	611a      	str	r2, [r3, #16]
    npcb->listener = pcb;
 800ec68:	697b      	ldr	r3, [r7, #20]
 800ec6a:	687a      	ldr	r2, [r7, #4]
 800ec6c:	67da      	str	r2, [r3, #124]	@ 0x7c
    npcb->so_options = pcb->so_options & SOF_INHERITED;
 800ec6e:	687b      	ldr	r3, [r7, #4]
 800ec70:	7a5b      	ldrb	r3, [r3, #9]
 800ec72:	f003 030c 	and.w	r3, r3, #12
 800ec76:	b2da      	uxtb	r2, r3
 800ec78:	697b      	ldr	r3, [r7, #20]
 800ec7a:	725a      	strb	r2, [r3, #9]
    npcb->netif_idx = pcb->netif_idx;
 800ec7c:	687b      	ldr	r3, [r7, #4]
 800ec7e:	7a1a      	ldrb	r2, [r3, #8]
 800ec80:	697b      	ldr	r3, [r7, #20]
 800ec82:	721a      	strb	r2, [r3, #8]
    TCP_REG_ACTIVE(npcb);
 800ec84:	4b2e      	ldr	r3, [pc, #184]	@ (800ed40 <tcp_listen_input+0x1f4>)
 800ec86:	681a      	ldr	r2, [r3, #0]
 800ec88:	697b      	ldr	r3, [r7, #20]
 800ec8a:	60da      	str	r2, [r3, #12]
 800ec8c:	4a2c      	ldr	r2, [pc, #176]	@ (800ed40 <tcp_listen_input+0x1f4>)
 800ec8e:	697b      	ldr	r3, [r7, #20]
 800ec90:	6013      	str	r3, [r2, #0]
 800ec92:	f003 f8cb 	bl	8011e2c <tcp_timer_needed>
 800ec96:	4b2b      	ldr	r3, [pc, #172]	@ (800ed44 <tcp_listen_input+0x1f8>)
 800ec98:	2201      	movs	r2, #1
 800ec9a:	701a      	strb	r2, [r3, #0]
    tcp_parseopt(npcb);
 800ec9c:	6978      	ldr	r0, [r7, #20]
 800ec9e:	f001 fd8b 	bl	80107b8 <tcp_parseopt>
    npcb->snd_wnd = tcphdr->wnd;
 800eca2:	4b23      	ldr	r3, [pc, #140]	@ (800ed30 <tcp_listen_input+0x1e4>)
 800eca4:	681b      	ldr	r3, [r3, #0]
 800eca6:	89db      	ldrh	r3, [r3, #14]
 800eca8:	b29a      	uxth	r2, r3
 800ecaa:	697b      	ldr	r3, [r7, #20]
 800ecac:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
    npcb->snd_wnd_max = npcb->snd_wnd;
 800ecb0:	697b      	ldr	r3, [r7, #20]
 800ecb2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800ecb6:	697b      	ldr	r3, [r7, #20]
 800ecb8:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
    npcb->mss = tcp_eff_send_mss(npcb->mss, &npcb->local_ip, &npcb->remote_ip);
 800ecbc:	697b      	ldr	r3, [r7, #20]
 800ecbe:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 800ecc0:	697b      	ldr	r3, [r7, #20]
 800ecc2:	3304      	adds	r3, #4
 800ecc4:	4618      	mov	r0, r3
 800ecc6:	f004 fce5 	bl	8013694 <ip4_route>
 800ecca:	4601      	mov	r1, r0
 800eccc:	697b      	ldr	r3, [r7, #20]
 800ecce:	3304      	adds	r3, #4
 800ecd0:	461a      	mov	r2, r3
 800ecd2:	4620      	mov	r0, r4
 800ecd4:	f7ff fa30 	bl	800e138 <tcp_eff_send_mss_netif>
 800ecd8:	4603      	mov	r3, r0
 800ecda:	461a      	mov	r2, r3
 800ecdc:	697b      	ldr	r3, [r7, #20]
 800ecde:	865a      	strh	r2, [r3, #50]	@ 0x32
    rc = tcp_enqueue_flags(npcb, TCP_SYN | TCP_ACK);
 800ece0:	2112      	movs	r1, #18
 800ece2:	6978      	ldr	r0, [r7, #20]
 800ece4:	f002 f83e 	bl	8010d64 <tcp_enqueue_flags>
 800ece8:	4603      	mov	r3, r0
 800ecea:	73fb      	strb	r3, [r7, #15]
    if (rc != ERR_OK) {
 800ecec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800ecf0:	2b00      	cmp	r3, #0
 800ecf2:	d004      	beq.n	800ecfe <tcp_listen_input+0x1b2>
      tcp_abandon(npcb, 0);
 800ecf4:	2100      	movs	r1, #0
 800ecf6:	6978      	ldr	r0, [r7, #20]
 800ecf8:	f7fe f97c 	bl	800cff4 <tcp_abandon>
      return;
 800ecfc:	e006      	b.n	800ed0c <tcp_listen_input+0x1c0>
    tcp_output(npcb);
 800ecfe:	6978      	ldr	r0, [r7, #20]
 800ed00:	f002 f91e 	bl	8010f40 <tcp_output>
  return;
 800ed04:	e001      	b.n	800ed0a <tcp_listen_input+0x1be>
    return;
 800ed06:	bf00      	nop
 800ed08:	e000      	b.n	800ed0c <tcp_listen_input+0x1c0>
  return;
 800ed0a:	bf00      	nop
}
 800ed0c:	371c      	adds	r7, #28
 800ed0e:	46bd      	mov	sp, r7
 800ed10:	bd90      	pop	{r4, r7, pc}
 800ed12:	bf00      	nop
 800ed14:	24007d7c 	.word	0x24007d7c
 800ed18:	08016fdc 	.word	0x08016fdc
 800ed1c:	080171d4 	.word	0x080171d4
 800ed20:	08017028 	.word	0x08017028
 800ed24:	24007d74 	.word	0x24007d74
 800ed28:	24007d7a 	.word	0x24007d7a
 800ed2c:	24007d70 	.word	0x24007d70
 800ed30:	24007d60 	.word	0x24007d60
 800ed34:	24004c48 	.word	0x24004c48
 800ed38:	24004c4c 	.word	0x24004c4c
 800ed3c:	24004c38 	.word	0x24004c38
 800ed40:	24007d44 	.word	0x24007d44
 800ed44:	24007d4c 	.word	0x24007d4c

0800ed48 <tcp_timewait_input>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static void
tcp_timewait_input(struct tcp_pcb *pcb)
{
 800ed48:	b580      	push	{r7, lr}
 800ed4a:	b086      	sub	sp, #24
 800ed4c:	af04      	add	r7, sp, #16
 800ed4e:	6078      	str	r0, [r7, #4]
  /* RFC 1337: in TIME_WAIT, ignore RST and ACK FINs + any 'acceptable' segments */
  /* RFC 793 3.9 Event Processing - Segment Arrives:
   * - first check sequence number - we skip that one in TIME_WAIT (always
   *   acceptable since we only send ACKs)
   * - second check the RST bit (... return) */
  if (flags & TCP_RST) {
 800ed50:	4b2f      	ldr	r3, [pc, #188]	@ (800ee10 <tcp_timewait_input+0xc8>)
 800ed52:	781b      	ldrb	r3, [r3, #0]
 800ed54:	f003 0304 	and.w	r3, r3, #4
 800ed58:	2b00      	cmp	r3, #0
 800ed5a:	d153      	bne.n	800ee04 <tcp_timewait_input+0xbc>
    return;
  }

  LWIP_ASSERT("tcp_timewait_input: invalid pcb", pcb != NULL);
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	2b00      	cmp	r3, #0
 800ed60:	d106      	bne.n	800ed70 <tcp_timewait_input+0x28>
 800ed62:	4b2c      	ldr	r3, [pc, #176]	@ (800ee14 <tcp_timewait_input+0xcc>)
 800ed64:	f240 22ee 	movw	r2, #750	@ 0x2ee
 800ed68:	492b      	ldr	r1, [pc, #172]	@ (800ee18 <tcp_timewait_input+0xd0>)
 800ed6a:	482c      	ldr	r0, [pc, #176]	@ (800ee1c <tcp_timewait_input+0xd4>)
 800ed6c:	f006 f870 	bl	8014e50 <iprintf>

  /* - fourth, check the SYN bit, */
  if (flags & TCP_SYN) {
 800ed70:	4b27      	ldr	r3, [pc, #156]	@ (800ee10 <tcp_timewait_input+0xc8>)
 800ed72:	781b      	ldrb	r3, [r3, #0]
 800ed74:	f003 0302 	and.w	r3, r3, #2
 800ed78:	2b00      	cmp	r3, #0
 800ed7a:	d02a      	beq.n	800edd2 <tcp_timewait_input+0x8a>
    /* If an incoming segment is not acceptable, an acknowledgment
       should be sent in reply */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd)) {
 800ed7c:	4b28      	ldr	r3, [pc, #160]	@ (800ee20 <tcp_timewait_input+0xd8>)
 800ed7e:	681a      	ldr	r2, [r3, #0]
 800ed80:	687b      	ldr	r3, [r7, #4]
 800ed82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed84:	1ad3      	subs	r3, r2, r3
 800ed86:	2b00      	cmp	r3, #0
 800ed88:	db2d      	blt.n	800ede6 <tcp_timewait_input+0x9e>
 800ed8a:	4b25      	ldr	r3, [pc, #148]	@ (800ee20 <tcp_timewait_input+0xd8>)
 800ed8c:	681a      	ldr	r2, [r3, #0]
 800ed8e:	687b      	ldr	r3, [r7, #4]
 800ed90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed92:	6879      	ldr	r1, [r7, #4]
 800ed94:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800ed96:	440b      	add	r3, r1
 800ed98:	1ad3      	subs	r3, r2, r3
 800ed9a:	2b00      	cmp	r3, #0
 800ed9c:	dc23      	bgt.n	800ede6 <tcp_timewait_input+0x9e>
      /* If the SYN is in the window it is an error, send a reset */
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800ed9e:	4b21      	ldr	r3, [pc, #132]	@ (800ee24 <tcp_timewait_input+0xdc>)
 800eda0:	6819      	ldr	r1, [r3, #0]
 800eda2:	4b21      	ldr	r3, [pc, #132]	@ (800ee28 <tcp_timewait_input+0xe0>)
 800eda4:	881b      	ldrh	r3, [r3, #0]
 800eda6:	461a      	mov	r2, r3
 800eda8:	4b1d      	ldr	r3, [pc, #116]	@ (800ee20 <tcp_timewait_input+0xd8>)
 800edaa:	681b      	ldr	r3, [r3, #0]
 800edac:	18d0      	adds	r0, r2, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800edae:	4b1f      	ldr	r3, [pc, #124]	@ (800ee2c <tcp_timewait_input+0xe4>)
 800edb0:	681b      	ldr	r3, [r3, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800edb2:	885b      	ldrh	r3, [r3, #2]
 800edb4:	b29b      	uxth	r3, r3
              ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800edb6:	4a1d      	ldr	r2, [pc, #116]	@ (800ee2c <tcp_timewait_input+0xe4>)
 800edb8:	6812      	ldr	r2, [r2, #0]
      tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800edba:	8812      	ldrh	r2, [r2, #0]
 800edbc:	b292      	uxth	r2, r2
 800edbe:	9202      	str	r2, [sp, #8]
 800edc0:	9301      	str	r3, [sp, #4]
 800edc2:	4b1b      	ldr	r3, [pc, #108]	@ (800ee30 <tcp_timewait_input+0xe8>)
 800edc4:	9300      	str	r3, [sp, #0]
 800edc6:	4b1b      	ldr	r3, [pc, #108]	@ (800ee34 <tcp_timewait_input+0xec>)
 800edc8:	4602      	mov	r2, r0
 800edca:	6878      	ldr	r0, [r7, #4]
 800edcc:	f002 fe6c 	bl	8011aa8 <tcp_rst>
      return;
 800edd0:	e01b      	b.n	800ee0a <tcp_timewait_input+0xc2>
    }
  } else if (flags & TCP_FIN) {
 800edd2:	4b0f      	ldr	r3, [pc, #60]	@ (800ee10 <tcp_timewait_input+0xc8>)
 800edd4:	781b      	ldrb	r3, [r3, #0]
 800edd6:	f003 0301 	and.w	r3, r3, #1
 800edda:	2b00      	cmp	r3, #0
 800eddc:	d003      	beq.n	800ede6 <tcp_timewait_input+0x9e>
    /* - eighth, check the FIN bit: Remain in the TIME-WAIT state.
         Restart the 2 MSL time-wait timeout.*/
    pcb->tmr = tcp_ticks;
 800edde:	4b16      	ldr	r3, [pc, #88]	@ (800ee38 <tcp_timewait_input+0xf0>)
 800ede0:	681a      	ldr	r2, [r3, #0]
 800ede2:	687b      	ldr	r3, [r7, #4]
 800ede4:	621a      	str	r2, [r3, #32]
  }

  if ((tcplen > 0)) {
 800ede6:	4b10      	ldr	r3, [pc, #64]	@ (800ee28 <tcp_timewait_input+0xe0>)
 800ede8:	881b      	ldrh	r3, [r3, #0]
 800edea:	2b00      	cmp	r3, #0
 800edec:	d00c      	beq.n	800ee08 <tcp_timewait_input+0xc0>
    /* Acknowledge data, FIN or out-of-window SYN */
    tcp_ack_now(pcb);
 800edee:	687b      	ldr	r3, [r7, #4]
 800edf0:	8b5b      	ldrh	r3, [r3, #26]
 800edf2:	f043 0302 	orr.w	r3, r3, #2
 800edf6:	b29a      	uxth	r2, r3
 800edf8:	687b      	ldr	r3, [r7, #4]
 800edfa:	835a      	strh	r2, [r3, #26]
    tcp_output(pcb);
 800edfc:	6878      	ldr	r0, [r7, #4]
 800edfe:	f002 f89f 	bl	8010f40 <tcp_output>
  }
  return;
 800ee02:	e001      	b.n	800ee08 <tcp_timewait_input+0xc0>
    return;
 800ee04:	bf00      	nop
 800ee06:	e000      	b.n	800ee0a <tcp_timewait_input+0xc2>
  return;
 800ee08:	bf00      	nop
}
 800ee0a:	3708      	adds	r7, #8
 800ee0c:	46bd      	mov	sp, r7
 800ee0e:	bd80      	pop	{r7, pc}
 800ee10:	24007d7c 	.word	0x24007d7c
 800ee14:	08016fdc 	.word	0x08016fdc
 800ee18:	080171f4 	.word	0x080171f4
 800ee1c:	08017028 	.word	0x08017028
 800ee20:	24007d70 	.word	0x24007d70
 800ee24:	24007d74 	.word	0x24007d74
 800ee28:	24007d7a 	.word	0x24007d7a
 800ee2c:	24007d60 	.word	0x24007d60
 800ee30:	24004c48 	.word	0x24004c48
 800ee34:	24004c4c 	.word	0x24004c4c
 800ee38:	24007d38 	.word	0x24007d38

0800ee3c <tcp_process>:
 * @note the segment which arrived is saved in global variables, therefore only the pcb
 *       involved is passed as a parameter to this function
 */
static err_t
tcp_process(struct tcp_pcb *pcb)
{
 800ee3c:	b590      	push	{r4, r7, lr}
 800ee3e:	b08d      	sub	sp, #52	@ 0x34
 800ee40:	af04      	add	r7, sp, #16
 800ee42:	6078      	str	r0, [r7, #4]
  struct tcp_seg *rseg;
  u8_t acceptable = 0;
 800ee44:	2300      	movs	r3, #0
 800ee46:	76fb      	strb	r3, [r7, #27]
  err_t err;

  err = ERR_OK;
 800ee48:	2300      	movs	r3, #0
 800ee4a:	76bb      	strb	r3, [r7, #26]

  LWIP_ASSERT("tcp_process: invalid pcb", pcb != NULL);
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	2b00      	cmp	r3, #0
 800ee50:	d106      	bne.n	800ee60 <tcp_process+0x24>
 800ee52:	4b9d      	ldr	r3, [pc, #628]	@ (800f0c8 <tcp_process+0x28c>)
 800ee54:	f44f 7247 	mov.w	r2, #796	@ 0x31c
 800ee58:	499c      	ldr	r1, [pc, #624]	@ (800f0cc <tcp_process+0x290>)
 800ee5a:	489d      	ldr	r0, [pc, #628]	@ (800f0d0 <tcp_process+0x294>)
 800ee5c:	f005 fff8 	bl	8014e50 <iprintf>

  /* Process incoming RST segments. */
  if (flags & TCP_RST) {
 800ee60:	4b9c      	ldr	r3, [pc, #624]	@ (800f0d4 <tcp_process+0x298>)
 800ee62:	781b      	ldrb	r3, [r3, #0]
 800ee64:	f003 0304 	and.w	r3, r3, #4
 800ee68:	2b00      	cmp	r3, #0
 800ee6a:	d04e      	beq.n	800ef0a <tcp_process+0xce>
    /* First, determine if the reset is acceptable. */
    if (pcb->state == SYN_SENT) {
 800ee6c:	687b      	ldr	r3, [r7, #4]
 800ee6e:	7d1b      	ldrb	r3, [r3, #20]
 800ee70:	2b02      	cmp	r3, #2
 800ee72:	d108      	bne.n	800ee86 <tcp_process+0x4a>
      /* "In the SYN-SENT state (a RST received in response to an initial SYN),
          the RST is acceptable if the ACK field acknowledges the SYN." */
      if (ackno == pcb->snd_nxt) {
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800ee78:	4b97      	ldr	r3, [pc, #604]	@ (800f0d8 <tcp_process+0x29c>)
 800ee7a:	681b      	ldr	r3, [r3, #0]
 800ee7c:	429a      	cmp	r2, r3
 800ee7e:	d123      	bne.n	800eec8 <tcp_process+0x8c>
        acceptable = 1;
 800ee80:	2301      	movs	r3, #1
 800ee82:	76fb      	strb	r3, [r7, #27]
 800ee84:	e020      	b.n	800eec8 <tcp_process+0x8c>
      }
    } else {
      /* "In all states except SYN-SENT, all reset (RST) segments are validated
          by checking their SEQ-fields." */
      if (seqno == pcb->rcv_nxt) {
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800ee8a:	4b94      	ldr	r3, [pc, #592]	@ (800f0dc <tcp_process+0x2a0>)
 800ee8c:	681b      	ldr	r3, [r3, #0]
 800ee8e:	429a      	cmp	r2, r3
 800ee90:	d102      	bne.n	800ee98 <tcp_process+0x5c>
        acceptable = 1;
 800ee92:	2301      	movs	r3, #1
 800ee94:	76fb      	strb	r3, [r7, #27]
 800ee96:	e017      	b.n	800eec8 <tcp_process+0x8c>
      } else  if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800ee98:	4b90      	ldr	r3, [pc, #576]	@ (800f0dc <tcp_process+0x2a0>)
 800ee9a:	681a      	ldr	r2, [r3, #0]
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eea0:	1ad3      	subs	r3, r2, r3
 800eea2:	2b00      	cmp	r3, #0
 800eea4:	db10      	blt.n	800eec8 <tcp_process+0x8c>
 800eea6:	4b8d      	ldr	r3, [pc, #564]	@ (800f0dc <tcp_process+0x2a0>)
 800eea8:	681a      	ldr	r2, [r3, #0]
 800eeaa:	687b      	ldr	r3, [r7, #4]
 800eeac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800eeae:	6879      	ldr	r1, [r7, #4]
 800eeb0:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800eeb2:	440b      	add	r3, r1
 800eeb4:	1ad3      	subs	r3, r2, r3
 800eeb6:	2b00      	cmp	r3, #0
 800eeb8:	dc06      	bgt.n	800eec8 <tcp_process+0x8c>
                                  pcb->rcv_nxt + pcb->rcv_wnd)) {
        /* If the sequence number is inside the window, we send a challenge ACK
           and wait for a re-send with matching sequence number.
           This follows RFC 5961 section 3.2 and addresses CVE-2004-0230
           (RST spoofing attack), which is present in RFC 793 RST handling. */
        tcp_ack_now(pcb);
 800eeba:	687b      	ldr	r3, [r7, #4]
 800eebc:	8b5b      	ldrh	r3, [r3, #26]
 800eebe:	f043 0302 	orr.w	r3, r3, #2
 800eec2:	b29a      	uxth	r2, r3
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	835a      	strh	r2, [r3, #26]
      }
    }

    if (acceptable) {
 800eec8:	7efb      	ldrb	r3, [r7, #27]
 800eeca:	2b00      	cmp	r3, #0
 800eecc:	d01b      	beq.n	800ef06 <tcp_process+0xca>
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: Connection RESET\n"));
      LWIP_ASSERT("tcp_input: pcb->state != CLOSED", pcb->state != CLOSED);
 800eece:	687b      	ldr	r3, [r7, #4]
 800eed0:	7d1b      	ldrb	r3, [r3, #20]
 800eed2:	2b00      	cmp	r3, #0
 800eed4:	d106      	bne.n	800eee4 <tcp_process+0xa8>
 800eed6:	4b7c      	ldr	r3, [pc, #496]	@ (800f0c8 <tcp_process+0x28c>)
 800eed8:	f44f 724e 	mov.w	r2, #824	@ 0x338
 800eedc:	4980      	ldr	r1, [pc, #512]	@ (800f0e0 <tcp_process+0x2a4>)
 800eede:	487c      	ldr	r0, [pc, #496]	@ (800f0d0 <tcp_process+0x294>)
 800eee0:	f005 ffb6 	bl	8014e50 <iprintf>
      recv_flags |= TF_RESET;
 800eee4:	4b7f      	ldr	r3, [pc, #508]	@ (800f0e4 <tcp_process+0x2a8>)
 800eee6:	781b      	ldrb	r3, [r3, #0]
 800eee8:	f043 0308 	orr.w	r3, r3, #8
 800eeec:	b2da      	uxtb	r2, r3
 800eeee:	4b7d      	ldr	r3, [pc, #500]	@ (800f0e4 <tcp_process+0x2a8>)
 800eef0:	701a      	strb	r2, [r3, #0]
      tcp_clear_flags(pcb, TF_ACK_DELAY);
 800eef2:	687b      	ldr	r3, [r7, #4]
 800eef4:	8b5b      	ldrh	r3, [r3, #26]
 800eef6:	f023 0301 	bic.w	r3, r3, #1
 800eefa:	b29a      	uxth	r2, r3
 800eefc:	687b      	ldr	r3, [r7, #4]
 800eefe:	835a      	strh	r2, [r3, #26]
      return ERR_RST;
 800ef00:	f06f 030d 	mvn.w	r3, #13
 800ef04:	e37a      	b.n	800f5fc <tcp_process+0x7c0>
    } else {
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                                    seqno, pcb->rcv_nxt));
      LWIP_DEBUGF(TCP_DEBUG, ("tcp_process: unacceptable reset seqno %"U32_F" rcv_nxt %"U32_F"\n",
                              seqno, pcb->rcv_nxt));
      return ERR_OK;
 800ef06:	2300      	movs	r3, #0
 800ef08:	e378      	b.n	800f5fc <tcp_process+0x7c0>
    }
  }

  if ((flags & TCP_SYN) && (pcb->state != SYN_SENT && pcb->state != SYN_RCVD)) {
 800ef0a:	4b72      	ldr	r3, [pc, #456]	@ (800f0d4 <tcp_process+0x298>)
 800ef0c:	781b      	ldrb	r3, [r3, #0]
 800ef0e:	f003 0302 	and.w	r3, r3, #2
 800ef12:	2b00      	cmp	r3, #0
 800ef14:	d010      	beq.n	800ef38 <tcp_process+0xfc>
 800ef16:	687b      	ldr	r3, [r7, #4]
 800ef18:	7d1b      	ldrb	r3, [r3, #20]
 800ef1a:	2b02      	cmp	r3, #2
 800ef1c:	d00c      	beq.n	800ef38 <tcp_process+0xfc>
 800ef1e:	687b      	ldr	r3, [r7, #4]
 800ef20:	7d1b      	ldrb	r3, [r3, #20]
 800ef22:	2b03      	cmp	r3, #3
 800ef24:	d008      	beq.n	800ef38 <tcp_process+0xfc>
    /* Cope with new connection attempt after remote end crashed */
    tcp_ack_now(pcb);
 800ef26:	687b      	ldr	r3, [r7, #4]
 800ef28:	8b5b      	ldrh	r3, [r3, #26]
 800ef2a:	f043 0302 	orr.w	r3, r3, #2
 800ef2e:	b29a      	uxth	r2, r3
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	835a      	strh	r2, [r3, #26]
    return ERR_OK;
 800ef34:	2300      	movs	r3, #0
 800ef36:	e361      	b.n	800f5fc <tcp_process+0x7c0>
  }

  if ((pcb->flags & TF_RXCLOSED) == 0) {
 800ef38:	687b      	ldr	r3, [r7, #4]
 800ef3a:	8b5b      	ldrh	r3, [r3, #26]
 800ef3c:	f003 0310 	and.w	r3, r3, #16
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	d103      	bne.n	800ef4c <tcp_process+0x110>
    /* Update the PCB (in)activity timer unless rx is closed (see tcp_shutdown) */
    pcb->tmr = tcp_ticks;
 800ef44:	4b68      	ldr	r3, [pc, #416]	@ (800f0e8 <tcp_process+0x2ac>)
 800ef46:	681a      	ldr	r2, [r3, #0]
 800ef48:	687b      	ldr	r3, [r7, #4]
 800ef4a:	621a      	str	r2, [r3, #32]
  }
  pcb->keep_cnt_sent = 0;
 800ef4c:	687b      	ldr	r3, [r7, #4]
 800ef4e:	2200      	movs	r2, #0
 800ef50:	f883 209b 	strb.w	r2, [r3, #155]	@ 0x9b
  pcb->persist_probe = 0;
 800ef54:	687b      	ldr	r3, [r7, #4]
 800ef56:	2200      	movs	r2, #0
 800ef58:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a

  tcp_parseopt(pcb);
 800ef5c:	6878      	ldr	r0, [r7, #4]
 800ef5e:	f001 fc2b 	bl	80107b8 <tcp_parseopt>

  /* Do different things depending on the TCP state. */
  switch (pcb->state) {
 800ef62:	687b      	ldr	r3, [r7, #4]
 800ef64:	7d1b      	ldrb	r3, [r3, #20]
 800ef66:	3b02      	subs	r3, #2
 800ef68:	2b07      	cmp	r3, #7
 800ef6a:	f200 8337 	bhi.w	800f5dc <tcp_process+0x7a0>
 800ef6e:	a201      	add	r2, pc, #4	@ (adr r2, 800ef74 <tcp_process+0x138>)
 800ef70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ef74:	0800ef95 	.word	0x0800ef95
 800ef78:	0800f1c5 	.word	0x0800f1c5
 800ef7c:	0800f33d 	.word	0x0800f33d
 800ef80:	0800f367 	.word	0x0800f367
 800ef84:	0800f48b 	.word	0x0800f48b
 800ef88:	0800f33d 	.word	0x0800f33d
 800ef8c:	0800f517 	.word	0x0800f517
 800ef90:	0800f5a7 	.word	0x0800f5a7
    case SYN_SENT:
      LWIP_DEBUGF(TCP_INPUT_DEBUG, ("SYN-SENT: ackno %"U32_F" pcb->snd_nxt %"U32_F" unacked %"U32_F"\n", ackno,
                                    pcb->snd_nxt, lwip_ntohl(pcb->unacked->tcphdr->seqno)));
      /* received SYN ACK with expected sequence number? */
      if ((flags & TCP_ACK) && (flags & TCP_SYN)
 800ef94:	4b4f      	ldr	r3, [pc, #316]	@ (800f0d4 <tcp_process+0x298>)
 800ef96:	781b      	ldrb	r3, [r3, #0]
 800ef98:	f003 0310 	and.w	r3, r3, #16
 800ef9c:	2b00      	cmp	r3, #0
 800ef9e:	f000 80e4 	beq.w	800f16a <tcp_process+0x32e>
 800efa2:	4b4c      	ldr	r3, [pc, #304]	@ (800f0d4 <tcp_process+0x298>)
 800efa4:	781b      	ldrb	r3, [r3, #0]
 800efa6:	f003 0302 	and.w	r3, r3, #2
 800efaa:	2b00      	cmp	r3, #0
 800efac:	f000 80dd 	beq.w	800f16a <tcp_process+0x32e>
          && (ackno == pcb->lastack + 1)) {
 800efb0:	687b      	ldr	r3, [r7, #4]
 800efb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800efb4:	1c5a      	adds	r2, r3, #1
 800efb6:	4b48      	ldr	r3, [pc, #288]	@ (800f0d8 <tcp_process+0x29c>)
 800efb8:	681b      	ldr	r3, [r3, #0]
 800efba:	429a      	cmp	r2, r3
 800efbc:	f040 80d5 	bne.w	800f16a <tcp_process+0x32e>
        pcb->rcv_nxt = seqno + 1;
 800efc0:	4b46      	ldr	r3, [pc, #280]	@ (800f0dc <tcp_process+0x2a0>)
 800efc2:	681b      	ldr	r3, [r3, #0]
 800efc4:	1c5a      	adds	r2, r3, #1
 800efc6:	687b      	ldr	r3, [r7, #4]
 800efc8:	625a      	str	r2, [r3, #36]	@ 0x24
        pcb->rcv_ann_right_edge = pcb->rcv_nxt;
 800efca:	687b      	ldr	r3, [r7, #4]
 800efcc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800efce:	687b      	ldr	r3, [r7, #4]
 800efd0:	62da      	str	r2, [r3, #44]	@ 0x2c
        pcb->lastack = ackno;
 800efd2:	4b41      	ldr	r3, [pc, #260]	@ (800f0d8 <tcp_process+0x29c>)
 800efd4:	681a      	ldr	r2, [r3, #0]
 800efd6:	687b      	ldr	r3, [r7, #4]
 800efd8:	645a      	str	r2, [r3, #68]	@ 0x44
        pcb->snd_wnd = tcphdr->wnd;
 800efda:	4b44      	ldr	r3, [pc, #272]	@ (800f0ec <tcp_process+0x2b0>)
 800efdc:	681b      	ldr	r3, [r3, #0]
 800efde:	89db      	ldrh	r3, [r3, #14]
 800efe0:	b29a      	uxth	r2, r3
 800efe2:	687b      	ldr	r3, [r7, #4]
 800efe4:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
        pcb->snd_wnd_max = pcb->snd_wnd;
 800efe8:	687b      	ldr	r3, [r7, #4]
 800efea:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800efee:	687b      	ldr	r3, [r7, #4]
 800eff0:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
        pcb->snd_wl1 = seqno - 1; /* initialise to seqno - 1 to force window update */
 800eff4:	4b39      	ldr	r3, [pc, #228]	@ (800f0dc <tcp_process+0x2a0>)
 800eff6:	681b      	ldr	r3, [r3, #0]
 800eff8:	1e5a      	subs	r2, r3, #1
 800effa:	687b      	ldr	r3, [r7, #4]
 800effc:	655a      	str	r2, [r3, #84]	@ 0x54
        pcb->state = ESTABLISHED;
 800effe:	687b      	ldr	r3, [r7, #4]
 800f000:	2204      	movs	r2, #4
 800f002:	751a      	strb	r2, [r3, #20]

#if TCP_CALCULATE_EFF_SEND_MSS
        pcb->mss = tcp_eff_send_mss(pcb->mss, &pcb->local_ip, &pcb->remote_ip);
 800f004:	687b      	ldr	r3, [r7, #4]
 800f006:	8e5c      	ldrh	r4, [r3, #50]	@ 0x32
 800f008:	687b      	ldr	r3, [r7, #4]
 800f00a:	3304      	adds	r3, #4
 800f00c:	4618      	mov	r0, r3
 800f00e:	f004 fb41 	bl	8013694 <ip4_route>
 800f012:	4601      	mov	r1, r0
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	3304      	adds	r3, #4
 800f018:	461a      	mov	r2, r3
 800f01a:	4620      	mov	r0, r4
 800f01c:	f7ff f88c 	bl	800e138 <tcp_eff_send_mss_netif>
 800f020:	4603      	mov	r3, r0
 800f022:	461a      	mov	r2, r3
 800f024:	687b      	ldr	r3, [r7, #4]
 800f026:	865a      	strh	r2, [r3, #50]	@ 0x32
#endif /* TCP_CALCULATE_EFF_SEND_MSS */

        pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800f028:	687b      	ldr	r3, [r7, #4]
 800f02a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f02c:	009a      	lsls	r2, r3, #2
 800f02e:	687b      	ldr	r3, [r7, #4]
 800f030:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f032:	005b      	lsls	r3, r3, #1
 800f034:	f241 111c 	movw	r1, #4380	@ 0x111c
 800f038:	428b      	cmp	r3, r1
 800f03a:	bf38      	it	cc
 800f03c:	460b      	movcc	r3, r1
 800f03e:	429a      	cmp	r2, r3
 800f040:	d204      	bcs.n	800f04c <tcp_process+0x210>
 800f042:	687b      	ldr	r3, [r7, #4]
 800f044:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f046:	009b      	lsls	r3, r3, #2
 800f048:	b29b      	uxth	r3, r3
 800f04a:	e00d      	b.n	800f068 <tcp_process+0x22c>
 800f04c:	687b      	ldr	r3, [r7, #4]
 800f04e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f050:	005b      	lsls	r3, r3, #1
 800f052:	f241 121c 	movw	r2, #4380	@ 0x111c
 800f056:	4293      	cmp	r3, r2
 800f058:	d904      	bls.n	800f064 <tcp_process+0x228>
 800f05a:	687b      	ldr	r3, [r7, #4]
 800f05c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f05e:	005b      	lsls	r3, r3, #1
 800f060:	b29b      	uxth	r3, r3
 800f062:	e001      	b.n	800f068 <tcp_process+0x22c>
 800f064:	f241 131c 	movw	r3, #4380	@ 0x111c
 800f068:	687a      	ldr	r2, [r7, #4]
 800f06a:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
        LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SENT): cwnd %"TCPWNDSIZE_F
                                     " ssthresh %"TCPWNDSIZE_F"\n",
                                     pcb->cwnd, pcb->ssthresh));
        LWIP_ASSERT("pcb->snd_queuelen > 0", (pcb->snd_queuelen > 0));
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800f074:	2b00      	cmp	r3, #0
 800f076:	d106      	bne.n	800f086 <tcp_process+0x24a>
 800f078:	4b13      	ldr	r3, [pc, #76]	@ (800f0c8 <tcp_process+0x28c>)
 800f07a:	f44f 725b 	mov.w	r2, #876	@ 0x36c
 800f07e:	491c      	ldr	r1, [pc, #112]	@ (800f0f0 <tcp_process+0x2b4>)
 800f080:	4813      	ldr	r0, [pc, #76]	@ (800f0d0 <tcp_process+0x294>)
 800f082:	f005 fee5 	bl	8014e50 <iprintf>
        --pcb->snd_queuelen;
 800f086:	687b      	ldr	r3, [r7, #4]
 800f088:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800f08c:	3b01      	subs	r3, #1
 800f08e:	b29a      	uxth	r2, r3
 800f090:	687b      	ldr	r3, [r7, #4]
 800f092:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
        LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_process: SYN-SENT --queuelen %"TCPWNDSIZE_F"\n", (tcpwnd_size_t)pcb->snd_queuelen));
        rseg = pcb->unacked;
 800f096:	687b      	ldr	r3, [r7, #4]
 800f098:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f09a:	61fb      	str	r3, [r7, #28]
        if (rseg == NULL) {
 800f09c:	69fb      	ldr	r3, [r7, #28]
 800f09e:	2b00      	cmp	r3, #0
 800f0a0:	d12a      	bne.n	800f0f8 <tcp_process+0x2bc>
          /* might happen if tcp_output fails in tcp_rexmit_rto()
             in which case the segment is on the unsent list */
          rseg = pcb->unsent;
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f0a6:	61fb      	str	r3, [r7, #28]
          LWIP_ASSERT("no segment to free", rseg != NULL);
 800f0a8:	69fb      	ldr	r3, [r7, #28]
 800f0aa:	2b00      	cmp	r3, #0
 800f0ac:	d106      	bne.n	800f0bc <tcp_process+0x280>
 800f0ae:	4b06      	ldr	r3, [pc, #24]	@ (800f0c8 <tcp_process+0x28c>)
 800f0b0:	f44f 725d 	mov.w	r2, #884	@ 0x374
 800f0b4:	490f      	ldr	r1, [pc, #60]	@ (800f0f4 <tcp_process+0x2b8>)
 800f0b6:	4806      	ldr	r0, [pc, #24]	@ (800f0d0 <tcp_process+0x294>)
 800f0b8:	f005 feca 	bl	8014e50 <iprintf>
          pcb->unsent = rseg->next;
 800f0bc:	69fb      	ldr	r3, [r7, #28]
 800f0be:	681a      	ldr	r2, [r3, #0]
 800f0c0:	687b      	ldr	r3, [r7, #4]
 800f0c2:	66da      	str	r2, [r3, #108]	@ 0x6c
 800f0c4:	e01c      	b.n	800f100 <tcp_process+0x2c4>
 800f0c6:	bf00      	nop
 800f0c8:	08016fdc 	.word	0x08016fdc
 800f0cc:	08017214 	.word	0x08017214
 800f0d0:	08017028 	.word	0x08017028
 800f0d4:	24007d7c 	.word	0x24007d7c
 800f0d8:	24007d74 	.word	0x24007d74
 800f0dc:	24007d70 	.word	0x24007d70
 800f0e0:	08017230 	.word	0x08017230
 800f0e4:	24007d7d 	.word	0x24007d7d
 800f0e8:	24007d38 	.word	0x24007d38
 800f0ec:	24007d60 	.word	0x24007d60
 800f0f0:	08017250 	.word	0x08017250
 800f0f4:	08017268 	.word	0x08017268
        } else {
          pcb->unacked = rseg->next;
 800f0f8:	69fb      	ldr	r3, [r7, #28]
 800f0fa:	681a      	ldr	r2, [r3, #0]
 800f0fc:	687b      	ldr	r3, [r7, #4]
 800f0fe:	671a      	str	r2, [r3, #112]	@ 0x70
        }
        tcp_seg_free(rseg);
 800f100:	69f8      	ldr	r0, [r7, #28]
 800f102:	f7fe fd22 	bl	800db4a <tcp_seg_free>

        /* If there's nothing left to acknowledge, stop the retransmit
           timer, otherwise reset it to start again */
        if (pcb->unacked == NULL) {
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800f10a:	2b00      	cmp	r3, #0
 800f10c:	d104      	bne.n	800f118 <tcp_process+0x2dc>
          pcb->rtime = -1;
 800f10e:	687b      	ldr	r3, [r7, #4]
 800f110:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f114:	861a      	strh	r2, [r3, #48]	@ 0x30
 800f116:	e006      	b.n	800f126 <tcp_process+0x2ea>
        } else {
          pcb->rtime = 0;
 800f118:	687b      	ldr	r3, [r7, #4]
 800f11a:	2200      	movs	r2, #0
 800f11c:	861a      	strh	r2, [r3, #48]	@ 0x30
          pcb->nrtx = 0;
 800f11e:	687b      	ldr	r3, [r7, #4]
 800f120:	2200      	movs	r2, #0
 800f122:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        }

        /* Call the user specified function to call when successfully
         * connected. */
        TCP_EVENT_CONNECTED(pcb, ERR_OK, err);
 800f126:	687b      	ldr	r3, [r7, #4]
 800f128:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f12c:	2b00      	cmp	r3, #0
 800f12e:	d00a      	beq.n	800f146 <tcp_process+0x30a>
 800f130:	687b      	ldr	r3, [r7, #4]
 800f132:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800f136:	687a      	ldr	r2, [r7, #4]
 800f138:	6910      	ldr	r0, [r2, #16]
 800f13a:	2200      	movs	r2, #0
 800f13c:	6879      	ldr	r1, [r7, #4]
 800f13e:	4798      	blx	r3
 800f140:	4603      	mov	r3, r0
 800f142:	76bb      	strb	r3, [r7, #26]
 800f144:	e001      	b.n	800f14a <tcp_process+0x30e>
 800f146:	2300      	movs	r3, #0
 800f148:	76bb      	strb	r3, [r7, #26]
        if (err == ERR_ABRT) {
 800f14a:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800f14e:	f113 0f0d 	cmn.w	r3, #13
 800f152:	d102      	bne.n	800f15a <tcp_process+0x31e>
          return ERR_ABRT;
 800f154:	f06f 030c 	mvn.w	r3, #12
 800f158:	e250      	b.n	800f5fc <tcp_process+0x7c0>
        }
        tcp_ack_now(pcb);
 800f15a:	687b      	ldr	r3, [r7, #4]
 800f15c:	8b5b      	ldrh	r3, [r3, #26]
 800f15e:	f043 0302 	orr.w	r3, r3, #2
 800f162:	b29a      	uxth	r2, r3
 800f164:	687b      	ldr	r3, [r7, #4]
 800f166:	835a      	strh	r2, [r3, #26]
        if (pcb->nrtx < TCP_SYNMAXRTX) {
          pcb->rtime = 0;
          tcp_rexmit_rto(pcb);
        }
      }
      break;
 800f168:	e23a      	b.n	800f5e0 <tcp_process+0x7a4>
      else if (flags & TCP_ACK) {
 800f16a:	4b98      	ldr	r3, [pc, #608]	@ (800f3cc <tcp_process+0x590>)
 800f16c:	781b      	ldrb	r3, [r3, #0]
 800f16e:	f003 0310 	and.w	r3, r3, #16
 800f172:	2b00      	cmp	r3, #0
 800f174:	f000 8234 	beq.w	800f5e0 <tcp_process+0x7a4>
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f178:	4b95      	ldr	r3, [pc, #596]	@ (800f3d0 <tcp_process+0x594>)
 800f17a:	6819      	ldr	r1, [r3, #0]
 800f17c:	4b95      	ldr	r3, [pc, #596]	@ (800f3d4 <tcp_process+0x598>)
 800f17e:	881b      	ldrh	r3, [r3, #0]
 800f180:	461a      	mov	r2, r3
 800f182:	4b95      	ldr	r3, [pc, #596]	@ (800f3d8 <tcp_process+0x59c>)
 800f184:	681b      	ldr	r3, [r3, #0]
 800f186:	18d0      	adds	r0, r2, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f188:	4b94      	ldr	r3, [pc, #592]	@ (800f3dc <tcp_process+0x5a0>)
 800f18a:	681b      	ldr	r3, [r3, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f18c:	885b      	ldrh	r3, [r3, #2]
 800f18e:	b29b      	uxth	r3, r3
                ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f190:	4a92      	ldr	r2, [pc, #584]	@ (800f3dc <tcp_process+0x5a0>)
 800f192:	6812      	ldr	r2, [r2, #0]
        tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f194:	8812      	ldrh	r2, [r2, #0]
 800f196:	b292      	uxth	r2, r2
 800f198:	9202      	str	r2, [sp, #8]
 800f19a:	9301      	str	r3, [sp, #4]
 800f19c:	4b90      	ldr	r3, [pc, #576]	@ (800f3e0 <tcp_process+0x5a4>)
 800f19e:	9300      	str	r3, [sp, #0]
 800f1a0:	4b90      	ldr	r3, [pc, #576]	@ (800f3e4 <tcp_process+0x5a8>)
 800f1a2:	4602      	mov	r2, r0
 800f1a4:	6878      	ldr	r0, [r7, #4]
 800f1a6:	f002 fc7f 	bl	8011aa8 <tcp_rst>
        if (pcb->nrtx < TCP_SYNMAXRTX) {
 800f1aa:	687b      	ldr	r3, [r7, #4]
 800f1ac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800f1b0:	2b05      	cmp	r3, #5
 800f1b2:	f200 8215 	bhi.w	800f5e0 <tcp_process+0x7a4>
          pcb->rtime = 0;
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	2200      	movs	r2, #0
 800f1ba:	861a      	strh	r2, [r3, #48]	@ 0x30
          tcp_rexmit_rto(pcb);
 800f1bc:	6878      	ldr	r0, [r7, #4]
 800f1be:	f002 fa4b 	bl	8011658 <tcp_rexmit_rto>
      break;
 800f1c2:	e20d      	b.n	800f5e0 <tcp_process+0x7a4>
    case SYN_RCVD:
      if (flags & TCP_ACK) {
 800f1c4:	4b81      	ldr	r3, [pc, #516]	@ (800f3cc <tcp_process+0x590>)
 800f1c6:	781b      	ldrb	r3, [r3, #0]
 800f1c8:	f003 0310 	and.w	r3, r3, #16
 800f1cc:	2b00      	cmp	r3, #0
 800f1ce:	f000 80a1 	beq.w	800f314 <tcp_process+0x4d8>
        /* expected ACK number? */
        if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800f1d2:	4b7f      	ldr	r3, [pc, #508]	@ (800f3d0 <tcp_process+0x594>)
 800f1d4:	681a      	ldr	r2, [r3, #0]
 800f1d6:	687b      	ldr	r3, [r7, #4]
 800f1d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f1da:	1ad3      	subs	r3, r2, r3
 800f1dc:	3b01      	subs	r3, #1
 800f1de:	2b00      	cmp	r3, #0
 800f1e0:	db7e      	blt.n	800f2e0 <tcp_process+0x4a4>
 800f1e2:	4b7b      	ldr	r3, [pc, #492]	@ (800f3d0 <tcp_process+0x594>)
 800f1e4:	681a      	ldr	r2, [r3, #0]
 800f1e6:	687b      	ldr	r3, [r7, #4]
 800f1e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f1ea:	1ad3      	subs	r3, r2, r3
 800f1ec:	2b00      	cmp	r3, #0
 800f1ee:	dc77      	bgt.n	800f2e0 <tcp_process+0x4a4>
          pcb->state = ESTABLISHED;
 800f1f0:	687b      	ldr	r3, [r7, #4]
 800f1f2:	2204      	movs	r2, #4
 800f1f4:	751a      	strb	r2, [r3, #20]
          LWIP_DEBUGF(TCP_DEBUG, ("TCP connection established %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
#if LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG
          if (pcb->listener == NULL) {
 800f1f6:	687b      	ldr	r3, [r7, #4]
 800f1f8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f1fa:	2b00      	cmp	r3, #0
 800f1fc:	d102      	bne.n	800f204 <tcp_process+0x3c8>
            /* listen pcb might be closed by now */
            err = ERR_VAL;
 800f1fe:	23fa      	movs	r3, #250	@ 0xfa
 800f200:	76bb      	strb	r3, [r7, #26]
 800f202:	e01d      	b.n	800f240 <tcp_process+0x404>
          } else
#endif /* LWIP_CALLBACK_API || TCP_LISTEN_BACKLOG */
          {
#if LWIP_CALLBACK_API
            LWIP_ASSERT("pcb->listener->accept != NULL", pcb->listener->accept != NULL);
 800f204:	687b      	ldr	r3, [r7, #4]
 800f206:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f208:	699b      	ldr	r3, [r3, #24]
 800f20a:	2b00      	cmp	r3, #0
 800f20c:	d106      	bne.n	800f21c <tcp_process+0x3e0>
 800f20e:	4b76      	ldr	r3, [pc, #472]	@ (800f3e8 <tcp_process+0x5ac>)
 800f210:	f44f 726a 	mov.w	r2, #936	@ 0x3a8
 800f214:	4975      	ldr	r1, [pc, #468]	@ (800f3ec <tcp_process+0x5b0>)
 800f216:	4876      	ldr	r0, [pc, #472]	@ (800f3f0 <tcp_process+0x5b4>)
 800f218:	f005 fe1a 	bl	8014e50 <iprintf>
#endif
            tcp_backlog_accepted(pcb);
            /* Call the accept function. */
            TCP_EVENT_ACCEPT(pcb->listener, pcb, pcb->callback_arg, ERR_OK, err);
 800f21c:	687b      	ldr	r3, [r7, #4]
 800f21e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f220:	699b      	ldr	r3, [r3, #24]
 800f222:	2b00      	cmp	r3, #0
 800f224:	d00a      	beq.n	800f23c <tcp_process+0x400>
 800f226:	687b      	ldr	r3, [r7, #4]
 800f228:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800f22a:	699b      	ldr	r3, [r3, #24]
 800f22c:	687a      	ldr	r2, [r7, #4]
 800f22e:	6910      	ldr	r0, [r2, #16]
 800f230:	2200      	movs	r2, #0
 800f232:	6879      	ldr	r1, [r7, #4]
 800f234:	4798      	blx	r3
 800f236:	4603      	mov	r3, r0
 800f238:	76bb      	strb	r3, [r7, #26]
 800f23a:	e001      	b.n	800f240 <tcp_process+0x404>
 800f23c:	23f0      	movs	r3, #240	@ 0xf0
 800f23e:	76bb      	strb	r3, [r7, #26]
          }
          if (err != ERR_OK) {
 800f240:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800f244:	2b00      	cmp	r3, #0
 800f246:	d00a      	beq.n	800f25e <tcp_process+0x422>
            /* If the accept function returns with an error, we abort
             * the connection. */
            /* Already aborted? */
            if (err != ERR_ABRT) {
 800f248:	f997 301a 	ldrsb.w	r3, [r7, #26]
 800f24c:	f113 0f0d 	cmn.w	r3, #13
 800f250:	d002      	beq.n	800f258 <tcp_process+0x41c>
              tcp_abort(pcb);
 800f252:	6878      	ldr	r0, [r7, #4]
 800f254:	f7fd ff8c 	bl	800d170 <tcp_abort>
            }
            return ERR_ABRT;
 800f258:	f06f 030c 	mvn.w	r3, #12
 800f25c:	e1ce      	b.n	800f5fc <tcp_process+0x7c0>
          }
          /* If there was any data contained within this ACK,
           * we'd better pass it on to the application as well. */
          tcp_receive(pcb);
 800f25e:	6878      	ldr	r0, [r7, #4]
 800f260:	f000 fae0 	bl	800f824 <tcp_receive>

          /* Prevent ACK for SYN to generate a sent event */
          if (recv_acked != 0) {
 800f264:	4b63      	ldr	r3, [pc, #396]	@ (800f3f4 <tcp_process+0x5b8>)
 800f266:	881b      	ldrh	r3, [r3, #0]
 800f268:	2b00      	cmp	r3, #0
 800f26a:	d005      	beq.n	800f278 <tcp_process+0x43c>
            recv_acked--;
 800f26c:	4b61      	ldr	r3, [pc, #388]	@ (800f3f4 <tcp_process+0x5b8>)
 800f26e:	881b      	ldrh	r3, [r3, #0]
 800f270:	3b01      	subs	r3, #1
 800f272:	b29a      	uxth	r2, r3
 800f274:	4b5f      	ldr	r3, [pc, #380]	@ (800f3f4 <tcp_process+0x5b8>)
 800f276:	801a      	strh	r2, [r3, #0]
          }

          pcb->cwnd = LWIP_TCP_CALC_INITIAL_CWND(pcb->mss);
 800f278:	687b      	ldr	r3, [r7, #4]
 800f27a:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f27c:	009a      	lsls	r2, r3, #2
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f282:	005b      	lsls	r3, r3, #1
 800f284:	f241 111c 	movw	r1, #4380	@ 0x111c
 800f288:	428b      	cmp	r3, r1
 800f28a:	bf38      	it	cc
 800f28c:	460b      	movcc	r3, r1
 800f28e:	429a      	cmp	r2, r3
 800f290:	d204      	bcs.n	800f29c <tcp_process+0x460>
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f296:	009b      	lsls	r3, r3, #2
 800f298:	b29b      	uxth	r3, r3
 800f29a:	e00d      	b.n	800f2b8 <tcp_process+0x47c>
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f2a0:	005b      	lsls	r3, r3, #1
 800f2a2:	f241 121c 	movw	r2, #4380	@ 0x111c
 800f2a6:	4293      	cmp	r3, r2
 800f2a8:	d904      	bls.n	800f2b4 <tcp_process+0x478>
 800f2aa:	687b      	ldr	r3, [r7, #4]
 800f2ac:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f2ae:	005b      	lsls	r3, r3, #1
 800f2b0:	b29b      	uxth	r3, r3
 800f2b2:	e001      	b.n	800f2b8 <tcp_process+0x47c>
 800f2b4:	f241 131c 	movw	r3, #4380	@ 0x111c
 800f2b8:	687a      	ldr	r2, [r7, #4]
 800f2ba:	f8a2 3048 	strh.w	r3, [r2, #72]	@ 0x48
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_process (SYN_RCVD): cwnd %"TCPWNDSIZE_F
                                       " ssthresh %"TCPWNDSIZE_F"\n",
                                       pcb->cwnd, pcb->ssthresh));

          if (recv_flags & TF_GOT_FIN) {
 800f2be:	4b4e      	ldr	r3, [pc, #312]	@ (800f3f8 <tcp_process+0x5bc>)
 800f2c0:	781b      	ldrb	r3, [r3, #0]
 800f2c2:	f003 0320 	and.w	r3, r3, #32
 800f2c6:	2b00      	cmp	r3, #0
 800f2c8:	d037      	beq.n	800f33a <tcp_process+0x4fe>
            tcp_ack_now(pcb);
 800f2ca:	687b      	ldr	r3, [r7, #4]
 800f2cc:	8b5b      	ldrh	r3, [r3, #26]
 800f2ce:	f043 0302 	orr.w	r3, r3, #2
 800f2d2:	b29a      	uxth	r2, r3
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	835a      	strh	r2, [r3, #26]
            pcb->state = CLOSE_WAIT;
 800f2d8:	687b      	ldr	r3, [r7, #4]
 800f2da:	2207      	movs	r2, #7
 800f2dc:	751a      	strb	r2, [r3, #20]
          if (recv_flags & TF_GOT_FIN) {
 800f2de:	e02c      	b.n	800f33a <tcp_process+0x4fe>
          }
        } else {
          /* incorrect ACK number, send RST */
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f2e0:	4b3b      	ldr	r3, [pc, #236]	@ (800f3d0 <tcp_process+0x594>)
 800f2e2:	6819      	ldr	r1, [r3, #0]
 800f2e4:	4b3b      	ldr	r3, [pc, #236]	@ (800f3d4 <tcp_process+0x598>)
 800f2e6:	881b      	ldrh	r3, [r3, #0]
 800f2e8:	461a      	mov	r2, r3
 800f2ea:	4b3b      	ldr	r3, [pc, #236]	@ (800f3d8 <tcp_process+0x59c>)
 800f2ec:	681b      	ldr	r3, [r3, #0]
 800f2ee:	18d0      	adds	r0, r2, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f2f0:	4b3a      	ldr	r3, [pc, #232]	@ (800f3dc <tcp_process+0x5a0>)
 800f2f2:	681b      	ldr	r3, [r3, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f2f4:	885b      	ldrh	r3, [r3, #2]
 800f2f6:	b29b      	uxth	r3, r3
                  ip_current_src_addr(), tcphdr->dest, tcphdr->src);
 800f2f8:	4a38      	ldr	r2, [pc, #224]	@ (800f3dc <tcp_process+0x5a0>)
 800f2fa:	6812      	ldr	r2, [r2, #0]
          tcp_rst(pcb, ackno, seqno + tcplen, ip_current_dest_addr(),
 800f2fc:	8812      	ldrh	r2, [r2, #0]
 800f2fe:	b292      	uxth	r2, r2
 800f300:	9202      	str	r2, [sp, #8]
 800f302:	9301      	str	r3, [sp, #4]
 800f304:	4b36      	ldr	r3, [pc, #216]	@ (800f3e0 <tcp_process+0x5a4>)
 800f306:	9300      	str	r3, [sp, #0]
 800f308:	4b36      	ldr	r3, [pc, #216]	@ (800f3e4 <tcp_process+0x5a8>)
 800f30a:	4602      	mov	r2, r0
 800f30c:	6878      	ldr	r0, [r7, #4]
 800f30e:	f002 fbcb 	bl	8011aa8 <tcp_rst>
        }
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
        /* Looks like another copy of the SYN - retransmit our SYN-ACK */
        tcp_rexmit(pcb);
      }
      break;
 800f312:	e167      	b.n	800f5e4 <tcp_process+0x7a8>
      } else if ((flags & TCP_SYN) && (seqno == pcb->rcv_nxt - 1)) {
 800f314:	4b2d      	ldr	r3, [pc, #180]	@ (800f3cc <tcp_process+0x590>)
 800f316:	781b      	ldrb	r3, [r3, #0]
 800f318:	f003 0302 	and.w	r3, r3, #2
 800f31c:	2b00      	cmp	r3, #0
 800f31e:	f000 8161 	beq.w	800f5e4 <tcp_process+0x7a8>
 800f322:	687b      	ldr	r3, [r7, #4]
 800f324:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800f326:	1e5a      	subs	r2, r3, #1
 800f328:	4b2b      	ldr	r3, [pc, #172]	@ (800f3d8 <tcp_process+0x59c>)
 800f32a:	681b      	ldr	r3, [r3, #0]
 800f32c:	429a      	cmp	r2, r3
 800f32e:	f040 8159 	bne.w	800f5e4 <tcp_process+0x7a8>
        tcp_rexmit(pcb);
 800f332:	6878      	ldr	r0, [r7, #4]
 800f334:	f002 f9b2 	bl	801169c <tcp_rexmit>
      break;
 800f338:	e154      	b.n	800f5e4 <tcp_process+0x7a8>
 800f33a:	e153      	b.n	800f5e4 <tcp_process+0x7a8>
    case CLOSE_WAIT:
    /* FALLTHROUGH */
    case ESTABLISHED:
      tcp_receive(pcb);
 800f33c:	6878      	ldr	r0, [r7, #4]
 800f33e:	f000 fa71 	bl	800f824 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) { /* passive close */
 800f342:	4b2d      	ldr	r3, [pc, #180]	@ (800f3f8 <tcp_process+0x5bc>)
 800f344:	781b      	ldrb	r3, [r3, #0]
 800f346:	f003 0320 	and.w	r3, r3, #32
 800f34a:	2b00      	cmp	r3, #0
 800f34c:	f000 814c 	beq.w	800f5e8 <tcp_process+0x7ac>
        tcp_ack_now(pcb);
 800f350:	687b      	ldr	r3, [r7, #4]
 800f352:	8b5b      	ldrh	r3, [r3, #26]
 800f354:	f043 0302 	orr.w	r3, r3, #2
 800f358:	b29a      	uxth	r2, r3
 800f35a:	687b      	ldr	r3, [r7, #4]
 800f35c:	835a      	strh	r2, [r3, #26]
        pcb->state = CLOSE_WAIT;
 800f35e:	687b      	ldr	r3, [r7, #4]
 800f360:	2207      	movs	r2, #7
 800f362:	751a      	strb	r2, [r3, #20]
      }
      break;
 800f364:	e140      	b.n	800f5e8 <tcp_process+0x7ac>
    case FIN_WAIT_1:
      tcp_receive(pcb);
 800f366:	6878      	ldr	r0, [r7, #4]
 800f368:	f000 fa5c 	bl	800f824 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800f36c:	4b22      	ldr	r3, [pc, #136]	@ (800f3f8 <tcp_process+0x5bc>)
 800f36e:	781b      	ldrb	r3, [r3, #0]
 800f370:	f003 0320 	and.w	r3, r3, #32
 800f374:	2b00      	cmp	r3, #0
 800f376:	d071      	beq.n	800f45c <tcp_process+0x620>
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800f378:	4b14      	ldr	r3, [pc, #80]	@ (800f3cc <tcp_process+0x590>)
 800f37a:	781b      	ldrb	r3, [r3, #0]
 800f37c:	f003 0310 	and.w	r3, r3, #16
 800f380:	2b00      	cmp	r3, #0
 800f382:	d060      	beq.n	800f446 <tcp_process+0x60a>
 800f384:	687b      	ldr	r3, [r7, #4]
 800f386:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f388:	4b11      	ldr	r3, [pc, #68]	@ (800f3d0 <tcp_process+0x594>)
 800f38a:	681b      	ldr	r3, [r3, #0]
 800f38c:	429a      	cmp	r2, r3
 800f38e:	d15a      	bne.n	800f446 <tcp_process+0x60a>
            pcb->unsent == NULL) {
 800f390:	687b      	ldr	r3, [r7, #4]
 800f392:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
        if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800f394:	2b00      	cmp	r3, #0
 800f396:	d156      	bne.n	800f446 <tcp_process+0x60a>
          LWIP_DEBUGF(TCP_DEBUG,
                      ("TCP connection closed: FIN_WAIT_1 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
          tcp_ack_now(pcb);
 800f398:	687b      	ldr	r3, [r7, #4]
 800f39a:	8b5b      	ldrh	r3, [r3, #26]
 800f39c:	f043 0302 	orr.w	r3, r3, #2
 800f3a0:	b29a      	uxth	r2, r3
 800f3a2:	687b      	ldr	r3, [r7, #4]
 800f3a4:	835a      	strh	r2, [r3, #26]
          tcp_pcb_purge(pcb);
 800f3a6:	6878      	ldr	r0, [r7, #4]
 800f3a8:	f7fe fdbc 	bl	800df24 <tcp_pcb_purge>
          TCP_RMV_ACTIVE(pcb);
 800f3ac:	4b13      	ldr	r3, [pc, #76]	@ (800f3fc <tcp_process+0x5c0>)
 800f3ae:	681b      	ldr	r3, [r3, #0]
 800f3b0:	687a      	ldr	r2, [r7, #4]
 800f3b2:	429a      	cmp	r2, r3
 800f3b4:	d105      	bne.n	800f3c2 <tcp_process+0x586>
 800f3b6:	4b11      	ldr	r3, [pc, #68]	@ (800f3fc <tcp_process+0x5c0>)
 800f3b8:	681b      	ldr	r3, [r3, #0]
 800f3ba:	68db      	ldr	r3, [r3, #12]
 800f3bc:	4a0f      	ldr	r2, [pc, #60]	@ (800f3fc <tcp_process+0x5c0>)
 800f3be:	6013      	str	r3, [r2, #0]
 800f3c0:	e02e      	b.n	800f420 <tcp_process+0x5e4>
 800f3c2:	4b0e      	ldr	r3, [pc, #56]	@ (800f3fc <tcp_process+0x5c0>)
 800f3c4:	681b      	ldr	r3, [r3, #0]
 800f3c6:	617b      	str	r3, [r7, #20]
 800f3c8:	e027      	b.n	800f41a <tcp_process+0x5de>
 800f3ca:	bf00      	nop
 800f3cc:	24007d7c 	.word	0x24007d7c
 800f3d0:	24007d74 	.word	0x24007d74
 800f3d4:	24007d7a 	.word	0x24007d7a
 800f3d8:	24007d70 	.word	0x24007d70
 800f3dc:	24007d60 	.word	0x24007d60
 800f3e0:	24004c48 	.word	0x24004c48
 800f3e4:	24004c4c 	.word	0x24004c4c
 800f3e8:	08016fdc 	.word	0x08016fdc
 800f3ec:	0801727c 	.word	0x0801727c
 800f3f0:	08017028 	.word	0x08017028
 800f3f4:	24007d78 	.word	0x24007d78
 800f3f8:	24007d7d 	.word	0x24007d7d
 800f3fc:	24007d44 	.word	0x24007d44
 800f400:	697b      	ldr	r3, [r7, #20]
 800f402:	68db      	ldr	r3, [r3, #12]
 800f404:	687a      	ldr	r2, [r7, #4]
 800f406:	429a      	cmp	r2, r3
 800f408:	d104      	bne.n	800f414 <tcp_process+0x5d8>
 800f40a:	687b      	ldr	r3, [r7, #4]
 800f40c:	68da      	ldr	r2, [r3, #12]
 800f40e:	697b      	ldr	r3, [r7, #20]
 800f410:	60da      	str	r2, [r3, #12]
 800f412:	e005      	b.n	800f420 <tcp_process+0x5e4>
 800f414:	697b      	ldr	r3, [r7, #20]
 800f416:	68db      	ldr	r3, [r3, #12]
 800f418:	617b      	str	r3, [r7, #20]
 800f41a:	697b      	ldr	r3, [r7, #20]
 800f41c:	2b00      	cmp	r3, #0
 800f41e:	d1ef      	bne.n	800f400 <tcp_process+0x5c4>
 800f420:	687b      	ldr	r3, [r7, #4]
 800f422:	2200      	movs	r2, #0
 800f424:	60da      	str	r2, [r3, #12]
 800f426:	4b77      	ldr	r3, [pc, #476]	@ (800f604 <tcp_process+0x7c8>)
 800f428:	2201      	movs	r2, #1
 800f42a:	701a      	strb	r2, [r3, #0]
          pcb->state = TIME_WAIT;
 800f42c:	687b      	ldr	r3, [r7, #4]
 800f42e:	220a      	movs	r2, #10
 800f430:	751a      	strb	r2, [r3, #20]
          TCP_REG(&tcp_tw_pcbs, pcb);
 800f432:	4b75      	ldr	r3, [pc, #468]	@ (800f608 <tcp_process+0x7cc>)
 800f434:	681a      	ldr	r2, [r3, #0]
 800f436:	687b      	ldr	r3, [r7, #4]
 800f438:	60da      	str	r2, [r3, #12]
 800f43a:	4a73      	ldr	r2, [pc, #460]	@ (800f608 <tcp_process+0x7cc>)
 800f43c:	687b      	ldr	r3, [r7, #4]
 800f43e:	6013      	str	r3, [r2, #0]
 800f440:	f002 fcf4 	bl	8011e2c <tcp_timer_needed>
        }
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
                 pcb->unsent == NULL) {
        pcb->state = FIN_WAIT_2;
      }
      break;
 800f444:	e0d2      	b.n	800f5ec <tcp_process+0x7b0>
          tcp_ack_now(pcb);
 800f446:	687b      	ldr	r3, [r7, #4]
 800f448:	8b5b      	ldrh	r3, [r3, #26]
 800f44a:	f043 0302 	orr.w	r3, r3, #2
 800f44e:	b29a      	uxth	r2, r3
 800f450:	687b      	ldr	r3, [r7, #4]
 800f452:	835a      	strh	r2, [r3, #26]
          pcb->state = CLOSING;
 800f454:	687b      	ldr	r3, [r7, #4]
 800f456:	2208      	movs	r2, #8
 800f458:	751a      	strb	r2, [r3, #20]
      break;
 800f45a:	e0c7      	b.n	800f5ec <tcp_process+0x7b0>
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800f45c:	4b6b      	ldr	r3, [pc, #428]	@ (800f60c <tcp_process+0x7d0>)
 800f45e:	781b      	ldrb	r3, [r3, #0]
 800f460:	f003 0310 	and.w	r3, r3, #16
 800f464:	2b00      	cmp	r3, #0
 800f466:	f000 80c1 	beq.w	800f5ec <tcp_process+0x7b0>
 800f46a:	687b      	ldr	r3, [r7, #4]
 800f46c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f46e:	4b68      	ldr	r3, [pc, #416]	@ (800f610 <tcp_process+0x7d4>)
 800f470:	681b      	ldr	r3, [r3, #0]
 800f472:	429a      	cmp	r2, r3
 800f474:	f040 80ba 	bne.w	800f5ec <tcp_process+0x7b0>
                 pcb->unsent == NULL) {
 800f478:	687b      	ldr	r3, [r7, #4]
 800f47a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
      } else if ((flags & TCP_ACK) && (ackno == pcb->snd_nxt) &&
 800f47c:	2b00      	cmp	r3, #0
 800f47e:	f040 80b5 	bne.w	800f5ec <tcp_process+0x7b0>
        pcb->state = FIN_WAIT_2;
 800f482:	687b      	ldr	r3, [r7, #4]
 800f484:	2206      	movs	r2, #6
 800f486:	751a      	strb	r2, [r3, #20]
      break;
 800f488:	e0b0      	b.n	800f5ec <tcp_process+0x7b0>
    case FIN_WAIT_2:
      tcp_receive(pcb);
 800f48a:	6878      	ldr	r0, [r7, #4]
 800f48c:	f000 f9ca 	bl	800f824 <tcp_receive>
      if (recv_flags & TF_GOT_FIN) {
 800f490:	4b60      	ldr	r3, [pc, #384]	@ (800f614 <tcp_process+0x7d8>)
 800f492:	781b      	ldrb	r3, [r3, #0]
 800f494:	f003 0320 	and.w	r3, r3, #32
 800f498:	2b00      	cmp	r3, #0
 800f49a:	f000 80a9 	beq.w	800f5f0 <tcp_process+0x7b4>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: FIN_WAIT_2 %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_ack_now(pcb);
 800f49e:	687b      	ldr	r3, [r7, #4]
 800f4a0:	8b5b      	ldrh	r3, [r3, #26]
 800f4a2:	f043 0302 	orr.w	r3, r3, #2
 800f4a6:	b29a      	uxth	r2, r3
 800f4a8:	687b      	ldr	r3, [r7, #4]
 800f4aa:	835a      	strh	r2, [r3, #26]
        tcp_pcb_purge(pcb);
 800f4ac:	6878      	ldr	r0, [r7, #4]
 800f4ae:	f7fe fd39 	bl	800df24 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800f4b2:	4b59      	ldr	r3, [pc, #356]	@ (800f618 <tcp_process+0x7dc>)
 800f4b4:	681b      	ldr	r3, [r3, #0]
 800f4b6:	687a      	ldr	r2, [r7, #4]
 800f4b8:	429a      	cmp	r2, r3
 800f4ba:	d105      	bne.n	800f4c8 <tcp_process+0x68c>
 800f4bc:	4b56      	ldr	r3, [pc, #344]	@ (800f618 <tcp_process+0x7dc>)
 800f4be:	681b      	ldr	r3, [r3, #0]
 800f4c0:	68db      	ldr	r3, [r3, #12]
 800f4c2:	4a55      	ldr	r2, [pc, #340]	@ (800f618 <tcp_process+0x7dc>)
 800f4c4:	6013      	str	r3, [r2, #0]
 800f4c6:	e013      	b.n	800f4f0 <tcp_process+0x6b4>
 800f4c8:	4b53      	ldr	r3, [pc, #332]	@ (800f618 <tcp_process+0x7dc>)
 800f4ca:	681b      	ldr	r3, [r3, #0]
 800f4cc:	613b      	str	r3, [r7, #16]
 800f4ce:	e00c      	b.n	800f4ea <tcp_process+0x6ae>
 800f4d0:	693b      	ldr	r3, [r7, #16]
 800f4d2:	68db      	ldr	r3, [r3, #12]
 800f4d4:	687a      	ldr	r2, [r7, #4]
 800f4d6:	429a      	cmp	r2, r3
 800f4d8:	d104      	bne.n	800f4e4 <tcp_process+0x6a8>
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	68da      	ldr	r2, [r3, #12]
 800f4de:	693b      	ldr	r3, [r7, #16]
 800f4e0:	60da      	str	r2, [r3, #12]
 800f4e2:	e005      	b.n	800f4f0 <tcp_process+0x6b4>
 800f4e4:	693b      	ldr	r3, [r7, #16]
 800f4e6:	68db      	ldr	r3, [r3, #12]
 800f4e8:	613b      	str	r3, [r7, #16]
 800f4ea:	693b      	ldr	r3, [r7, #16]
 800f4ec:	2b00      	cmp	r3, #0
 800f4ee:	d1ef      	bne.n	800f4d0 <tcp_process+0x694>
 800f4f0:	687b      	ldr	r3, [r7, #4]
 800f4f2:	2200      	movs	r2, #0
 800f4f4:	60da      	str	r2, [r3, #12]
 800f4f6:	4b43      	ldr	r3, [pc, #268]	@ (800f604 <tcp_process+0x7c8>)
 800f4f8:	2201      	movs	r2, #1
 800f4fa:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800f4fc:	687b      	ldr	r3, [r7, #4]
 800f4fe:	220a      	movs	r2, #10
 800f500:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800f502:	4b41      	ldr	r3, [pc, #260]	@ (800f608 <tcp_process+0x7cc>)
 800f504:	681a      	ldr	r2, [r3, #0]
 800f506:	687b      	ldr	r3, [r7, #4]
 800f508:	60da      	str	r2, [r3, #12]
 800f50a:	4a3f      	ldr	r2, [pc, #252]	@ (800f608 <tcp_process+0x7cc>)
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	6013      	str	r3, [r2, #0]
 800f510:	f002 fc8c 	bl	8011e2c <tcp_timer_needed>
      }
      break;
 800f514:	e06c      	b.n	800f5f0 <tcp_process+0x7b4>
    case CLOSING:
      tcp_receive(pcb);
 800f516:	6878      	ldr	r0, [r7, #4]
 800f518:	f000 f984 	bl	800f824 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800f51c:	4b3b      	ldr	r3, [pc, #236]	@ (800f60c <tcp_process+0x7d0>)
 800f51e:	781b      	ldrb	r3, [r3, #0]
 800f520:	f003 0310 	and.w	r3, r3, #16
 800f524:	2b00      	cmp	r3, #0
 800f526:	d065      	beq.n	800f5f4 <tcp_process+0x7b8>
 800f528:	687b      	ldr	r3, [r7, #4]
 800f52a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f52c:	4b38      	ldr	r3, [pc, #224]	@ (800f610 <tcp_process+0x7d4>)
 800f52e:	681b      	ldr	r3, [r3, #0]
 800f530:	429a      	cmp	r2, r3
 800f532:	d15f      	bne.n	800f5f4 <tcp_process+0x7b8>
 800f534:	687b      	ldr	r3, [r7, #4]
 800f536:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f538:	2b00      	cmp	r3, #0
 800f53a:	d15b      	bne.n	800f5f4 <tcp_process+0x7b8>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: CLOSING %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        tcp_pcb_purge(pcb);
 800f53c:	6878      	ldr	r0, [r7, #4]
 800f53e:	f7fe fcf1 	bl	800df24 <tcp_pcb_purge>
        TCP_RMV_ACTIVE(pcb);
 800f542:	4b35      	ldr	r3, [pc, #212]	@ (800f618 <tcp_process+0x7dc>)
 800f544:	681b      	ldr	r3, [r3, #0]
 800f546:	687a      	ldr	r2, [r7, #4]
 800f548:	429a      	cmp	r2, r3
 800f54a:	d105      	bne.n	800f558 <tcp_process+0x71c>
 800f54c:	4b32      	ldr	r3, [pc, #200]	@ (800f618 <tcp_process+0x7dc>)
 800f54e:	681b      	ldr	r3, [r3, #0]
 800f550:	68db      	ldr	r3, [r3, #12]
 800f552:	4a31      	ldr	r2, [pc, #196]	@ (800f618 <tcp_process+0x7dc>)
 800f554:	6013      	str	r3, [r2, #0]
 800f556:	e013      	b.n	800f580 <tcp_process+0x744>
 800f558:	4b2f      	ldr	r3, [pc, #188]	@ (800f618 <tcp_process+0x7dc>)
 800f55a:	681b      	ldr	r3, [r3, #0]
 800f55c:	60fb      	str	r3, [r7, #12]
 800f55e:	e00c      	b.n	800f57a <tcp_process+0x73e>
 800f560:	68fb      	ldr	r3, [r7, #12]
 800f562:	68db      	ldr	r3, [r3, #12]
 800f564:	687a      	ldr	r2, [r7, #4]
 800f566:	429a      	cmp	r2, r3
 800f568:	d104      	bne.n	800f574 <tcp_process+0x738>
 800f56a:	687b      	ldr	r3, [r7, #4]
 800f56c:	68da      	ldr	r2, [r3, #12]
 800f56e:	68fb      	ldr	r3, [r7, #12]
 800f570:	60da      	str	r2, [r3, #12]
 800f572:	e005      	b.n	800f580 <tcp_process+0x744>
 800f574:	68fb      	ldr	r3, [r7, #12]
 800f576:	68db      	ldr	r3, [r3, #12]
 800f578:	60fb      	str	r3, [r7, #12]
 800f57a:	68fb      	ldr	r3, [r7, #12]
 800f57c:	2b00      	cmp	r3, #0
 800f57e:	d1ef      	bne.n	800f560 <tcp_process+0x724>
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	2200      	movs	r2, #0
 800f584:	60da      	str	r2, [r3, #12]
 800f586:	4b1f      	ldr	r3, [pc, #124]	@ (800f604 <tcp_process+0x7c8>)
 800f588:	2201      	movs	r2, #1
 800f58a:	701a      	strb	r2, [r3, #0]
        pcb->state = TIME_WAIT;
 800f58c:	687b      	ldr	r3, [r7, #4]
 800f58e:	220a      	movs	r2, #10
 800f590:	751a      	strb	r2, [r3, #20]
        TCP_REG(&tcp_tw_pcbs, pcb);
 800f592:	4b1d      	ldr	r3, [pc, #116]	@ (800f608 <tcp_process+0x7cc>)
 800f594:	681a      	ldr	r2, [r3, #0]
 800f596:	687b      	ldr	r3, [r7, #4]
 800f598:	60da      	str	r2, [r3, #12]
 800f59a:	4a1b      	ldr	r2, [pc, #108]	@ (800f608 <tcp_process+0x7cc>)
 800f59c:	687b      	ldr	r3, [r7, #4]
 800f59e:	6013      	str	r3, [r2, #0]
 800f5a0:	f002 fc44 	bl	8011e2c <tcp_timer_needed>
      }
      break;
 800f5a4:	e026      	b.n	800f5f4 <tcp_process+0x7b8>
    case LAST_ACK:
      tcp_receive(pcb);
 800f5a6:	6878      	ldr	r0, [r7, #4]
 800f5a8:	f000 f93c 	bl	800f824 <tcp_receive>
      if ((flags & TCP_ACK) && ackno == pcb->snd_nxt && pcb->unsent == NULL) {
 800f5ac:	4b17      	ldr	r3, [pc, #92]	@ (800f60c <tcp_process+0x7d0>)
 800f5ae:	781b      	ldrb	r3, [r3, #0]
 800f5b0:	f003 0310 	and.w	r3, r3, #16
 800f5b4:	2b00      	cmp	r3, #0
 800f5b6:	d01f      	beq.n	800f5f8 <tcp_process+0x7bc>
 800f5b8:	687b      	ldr	r3, [r7, #4]
 800f5ba:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800f5bc:	4b14      	ldr	r3, [pc, #80]	@ (800f610 <tcp_process+0x7d4>)
 800f5be:	681b      	ldr	r3, [r3, #0]
 800f5c0:	429a      	cmp	r2, r3
 800f5c2:	d119      	bne.n	800f5f8 <tcp_process+0x7bc>
 800f5c4:	687b      	ldr	r3, [r7, #4]
 800f5c6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800f5c8:	2b00      	cmp	r3, #0
 800f5ca:	d115      	bne.n	800f5f8 <tcp_process+0x7bc>
        LWIP_DEBUGF(TCP_DEBUG, ("TCP connection closed: LAST_ACK %"U16_F" -> %"U16_F".\n", inseg.tcphdr->src, inseg.tcphdr->dest));
        /* bugfix #21699: don't set pcb->state to CLOSED here or we risk leaking segments */
        recv_flags |= TF_CLOSED;
 800f5cc:	4b11      	ldr	r3, [pc, #68]	@ (800f614 <tcp_process+0x7d8>)
 800f5ce:	781b      	ldrb	r3, [r3, #0]
 800f5d0:	f043 0310 	orr.w	r3, r3, #16
 800f5d4:	b2da      	uxtb	r2, r3
 800f5d6:	4b0f      	ldr	r3, [pc, #60]	@ (800f614 <tcp_process+0x7d8>)
 800f5d8:	701a      	strb	r2, [r3, #0]
      }
      break;
 800f5da:	e00d      	b.n	800f5f8 <tcp_process+0x7bc>
    default:
      break;
 800f5dc:	bf00      	nop
 800f5de:	e00c      	b.n	800f5fa <tcp_process+0x7be>
      break;
 800f5e0:	bf00      	nop
 800f5e2:	e00a      	b.n	800f5fa <tcp_process+0x7be>
      break;
 800f5e4:	bf00      	nop
 800f5e6:	e008      	b.n	800f5fa <tcp_process+0x7be>
      break;
 800f5e8:	bf00      	nop
 800f5ea:	e006      	b.n	800f5fa <tcp_process+0x7be>
      break;
 800f5ec:	bf00      	nop
 800f5ee:	e004      	b.n	800f5fa <tcp_process+0x7be>
      break;
 800f5f0:	bf00      	nop
 800f5f2:	e002      	b.n	800f5fa <tcp_process+0x7be>
      break;
 800f5f4:	bf00      	nop
 800f5f6:	e000      	b.n	800f5fa <tcp_process+0x7be>
      break;
 800f5f8:	bf00      	nop
  }
  return ERR_OK;
 800f5fa:	2300      	movs	r3, #0
}
 800f5fc:	4618      	mov	r0, r3
 800f5fe:	3724      	adds	r7, #36	@ 0x24
 800f600:	46bd      	mov	sp, r7
 800f602:	bd90      	pop	{r4, r7, pc}
 800f604:	24007d4c 	.word	0x24007d4c
 800f608:	24007d48 	.word	0x24007d48
 800f60c:	24007d7c 	.word	0x24007d7c
 800f610:	24007d74 	.word	0x24007d74
 800f614:	24007d7d 	.word	0x24007d7d
 800f618:	24007d44 	.word	0x24007d44

0800f61c <tcp_oos_insert_segment>:
 *
 * Called from tcp_receive()
 */
static void
tcp_oos_insert_segment(struct tcp_seg *cseg, struct tcp_seg *next)
{
 800f61c:	b590      	push	{r4, r7, lr}
 800f61e:	b085      	sub	sp, #20
 800f620:	af00      	add	r7, sp, #0
 800f622:	6078      	str	r0, [r7, #4]
 800f624:	6039      	str	r1, [r7, #0]
  struct tcp_seg *old_seg;

  LWIP_ASSERT("tcp_oos_insert_segment: invalid cseg", cseg != NULL);
 800f626:	687b      	ldr	r3, [r7, #4]
 800f628:	2b00      	cmp	r3, #0
 800f62a:	d106      	bne.n	800f63a <tcp_oos_insert_segment+0x1e>
 800f62c:	4b3b      	ldr	r3, [pc, #236]	@ (800f71c <tcp_oos_insert_segment+0x100>)
 800f62e:	f240 421f 	movw	r2, #1055	@ 0x41f
 800f632:	493b      	ldr	r1, [pc, #236]	@ (800f720 <tcp_oos_insert_segment+0x104>)
 800f634:	483b      	ldr	r0, [pc, #236]	@ (800f724 <tcp_oos_insert_segment+0x108>)
 800f636:	f005 fc0b 	bl	8014e50 <iprintf>

  if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 800f63a:	687b      	ldr	r3, [r7, #4]
 800f63c:	68db      	ldr	r3, [r3, #12]
 800f63e:	899b      	ldrh	r3, [r3, #12]
 800f640:	b29b      	uxth	r3, r3
 800f642:	4618      	mov	r0, r3
 800f644:	f7fb fb6a 	bl	800ad1c <lwip_htons>
 800f648:	4603      	mov	r3, r0
 800f64a:	b2db      	uxtb	r3, r3
 800f64c:	f003 0301 	and.w	r3, r3, #1
 800f650:	2b00      	cmp	r3, #0
 800f652:	d028      	beq.n	800f6a6 <tcp_oos_insert_segment+0x8a>
    /* received segment overlaps all following segments */
    tcp_segs_free(next);
 800f654:	6838      	ldr	r0, [r7, #0]
 800f656:	f7fe fa63 	bl	800db20 <tcp_segs_free>
    next = NULL;
 800f65a:	2300      	movs	r3, #0
 800f65c:	603b      	str	r3, [r7, #0]
 800f65e:	e056      	b.n	800f70e <tcp_oos_insert_segment+0xf2>
       oos queue may have segments with FIN flag */
    while (next &&
           TCP_SEQ_GEQ((seqno + cseg->len),
                       (next->tcphdr->seqno + next->len))) {
      /* cseg with FIN already processed */
      if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 800f660:	683b      	ldr	r3, [r7, #0]
 800f662:	68db      	ldr	r3, [r3, #12]
 800f664:	899b      	ldrh	r3, [r3, #12]
 800f666:	b29b      	uxth	r3, r3
 800f668:	4618      	mov	r0, r3
 800f66a:	f7fb fb57 	bl	800ad1c <lwip_htons>
 800f66e:	4603      	mov	r3, r0
 800f670:	b2db      	uxtb	r3, r3
 800f672:	f003 0301 	and.w	r3, r3, #1
 800f676:	2b00      	cmp	r3, #0
 800f678:	d00d      	beq.n	800f696 <tcp_oos_insert_segment+0x7a>
        TCPH_SET_FLAG(cseg->tcphdr, TCP_FIN);
 800f67a:	687b      	ldr	r3, [r7, #4]
 800f67c:	68db      	ldr	r3, [r3, #12]
 800f67e:	899b      	ldrh	r3, [r3, #12]
 800f680:	b29c      	uxth	r4, r3
 800f682:	2001      	movs	r0, #1
 800f684:	f7fb fb4a 	bl	800ad1c <lwip_htons>
 800f688:	4603      	mov	r3, r0
 800f68a:	461a      	mov	r2, r3
 800f68c:	687b      	ldr	r3, [r7, #4]
 800f68e:	68db      	ldr	r3, [r3, #12]
 800f690:	4322      	orrs	r2, r4
 800f692:	b292      	uxth	r2, r2
 800f694:	819a      	strh	r2, [r3, #12]
      }
      old_seg = next;
 800f696:	683b      	ldr	r3, [r7, #0]
 800f698:	60fb      	str	r3, [r7, #12]
      next = next->next;
 800f69a:	683b      	ldr	r3, [r7, #0]
 800f69c:	681b      	ldr	r3, [r3, #0]
 800f69e:	603b      	str	r3, [r7, #0]
      tcp_seg_free(old_seg);
 800f6a0:	68f8      	ldr	r0, [r7, #12]
 800f6a2:	f7fe fa52 	bl	800db4a <tcp_seg_free>
    while (next &&
 800f6a6:	683b      	ldr	r3, [r7, #0]
 800f6a8:	2b00      	cmp	r3, #0
 800f6aa:	d00e      	beq.n	800f6ca <tcp_oos_insert_segment+0xae>
           TCP_SEQ_GEQ((seqno + cseg->len),
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	891b      	ldrh	r3, [r3, #8]
 800f6b0:	461a      	mov	r2, r3
 800f6b2:	4b1d      	ldr	r3, [pc, #116]	@ (800f728 <tcp_oos_insert_segment+0x10c>)
 800f6b4:	681b      	ldr	r3, [r3, #0]
 800f6b6:	441a      	add	r2, r3
 800f6b8:	683b      	ldr	r3, [r7, #0]
 800f6ba:	68db      	ldr	r3, [r3, #12]
 800f6bc:	685b      	ldr	r3, [r3, #4]
 800f6be:	6839      	ldr	r1, [r7, #0]
 800f6c0:	8909      	ldrh	r1, [r1, #8]
 800f6c2:	440b      	add	r3, r1
 800f6c4:	1ad3      	subs	r3, r2, r3
    while (next &&
 800f6c6:	2b00      	cmp	r3, #0
 800f6c8:	daca      	bge.n	800f660 <tcp_oos_insert_segment+0x44>
    }
    if (next &&
 800f6ca:	683b      	ldr	r3, [r7, #0]
 800f6cc:	2b00      	cmp	r3, #0
 800f6ce:	d01e      	beq.n	800f70e <tcp_oos_insert_segment+0xf2>
        TCP_SEQ_GT(seqno + cseg->len, next->tcphdr->seqno)) {
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	891b      	ldrh	r3, [r3, #8]
 800f6d4:	461a      	mov	r2, r3
 800f6d6:	4b14      	ldr	r3, [pc, #80]	@ (800f728 <tcp_oos_insert_segment+0x10c>)
 800f6d8:	681b      	ldr	r3, [r3, #0]
 800f6da:	441a      	add	r2, r3
 800f6dc:	683b      	ldr	r3, [r7, #0]
 800f6de:	68db      	ldr	r3, [r3, #12]
 800f6e0:	685b      	ldr	r3, [r3, #4]
 800f6e2:	1ad3      	subs	r3, r2, r3
    if (next &&
 800f6e4:	2b00      	cmp	r3, #0
 800f6e6:	dd12      	ble.n	800f70e <tcp_oos_insert_segment+0xf2>
      /* We need to trim the incoming segment. */
      cseg->len = (u16_t)(next->tcphdr->seqno - seqno);
 800f6e8:	683b      	ldr	r3, [r7, #0]
 800f6ea:	68db      	ldr	r3, [r3, #12]
 800f6ec:	685b      	ldr	r3, [r3, #4]
 800f6ee:	b29a      	uxth	r2, r3
 800f6f0:	4b0d      	ldr	r3, [pc, #52]	@ (800f728 <tcp_oos_insert_segment+0x10c>)
 800f6f2:	681b      	ldr	r3, [r3, #0]
 800f6f4:	b29b      	uxth	r3, r3
 800f6f6:	1ad3      	subs	r3, r2, r3
 800f6f8:	b29a      	uxth	r2, r3
 800f6fa:	687b      	ldr	r3, [r7, #4]
 800f6fc:	811a      	strh	r2, [r3, #8]
      pbuf_realloc(cseg->p, cseg->len);
 800f6fe:	687b      	ldr	r3, [r7, #4]
 800f700:	685a      	ldr	r2, [r3, #4]
 800f702:	687b      	ldr	r3, [r7, #4]
 800f704:	891b      	ldrh	r3, [r3, #8]
 800f706:	4619      	mov	r1, r3
 800f708:	4610      	mov	r0, r2
 800f70a:	f7fc fe19 	bl	800c340 <pbuf_realloc>
    }
  }
  cseg->next = next;
 800f70e:	687b      	ldr	r3, [r7, #4]
 800f710:	683a      	ldr	r2, [r7, #0]
 800f712:	601a      	str	r2, [r3, #0]
}
 800f714:	bf00      	nop
 800f716:	3714      	adds	r7, #20
 800f718:	46bd      	mov	sp, r7
 800f71a:	bd90      	pop	{r4, r7, pc}
 800f71c:	08016fdc 	.word	0x08016fdc
 800f720:	0801729c 	.word	0x0801729c
 800f724:	08017028 	.word	0x08017028
 800f728:	24007d70 	.word	0x24007d70

0800f72c <tcp_free_acked_segments>:

/** Remove segments from a list if the incoming ACK acknowledges them */
static struct tcp_seg *
tcp_free_acked_segments(struct tcp_pcb *pcb, struct tcp_seg *seg_list, const char *dbg_list_name,
                        struct tcp_seg *dbg_other_seg_list)
{
 800f72c:	b5b0      	push	{r4, r5, r7, lr}
 800f72e:	b086      	sub	sp, #24
 800f730:	af00      	add	r7, sp, #0
 800f732:	60f8      	str	r0, [r7, #12]
 800f734:	60b9      	str	r1, [r7, #8]
 800f736:	607a      	str	r2, [r7, #4]
 800f738:	603b      	str	r3, [r7, #0]
  u16_t clen;

  LWIP_UNUSED_ARG(dbg_list_name);
  LWIP_UNUSED_ARG(dbg_other_seg_list);

  while (seg_list != NULL &&
 800f73a:	e03e      	b.n	800f7ba <tcp_free_acked_segments+0x8e>
    LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: removing %"U32_F":%"U32_F" from pcb->%s\n",
                                  lwip_ntohl(seg_list->tcphdr->seqno),
                                  lwip_ntohl(seg_list->tcphdr->seqno) + TCP_TCPLEN(seg_list),
                                  dbg_list_name));

    next = seg_list;
 800f73c:	68bb      	ldr	r3, [r7, #8]
 800f73e:	617b      	str	r3, [r7, #20]
    seg_list = seg_list->next;
 800f740:	68bb      	ldr	r3, [r7, #8]
 800f742:	681b      	ldr	r3, [r3, #0]
 800f744:	60bb      	str	r3, [r7, #8]

    clen = pbuf_clen(next->p);
 800f746:	697b      	ldr	r3, [r7, #20]
 800f748:	685b      	ldr	r3, [r3, #4]
 800f74a:	4618      	mov	r0, r3
 800f74c:	f7fd f80a 	bl	800c764 <pbuf_clen>
 800f750:	4603      	mov	r3, r0
 800f752:	827b      	strh	r3, [r7, #18]
    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_receive: queuelen %"TCPWNDSIZE_F" ... ",
                                 (tcpwnd_size_t)pcb->snd_queuelen));
    LWIP_ASSERT("pcb->snd_queuelen >= pbuf_clen(next->p)", (pcb->snd_queuelen >= clen));
 800f754:	68fb      	ldr	r3, [r7, #12]
 800f756:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800f75a:	8a7a      	ldrh	r2, [r7, #18]
 800f75c:	429a      	cmp	r2, r3
 800f75e:	d906      	bls.n	800f76e <tcp_free_acked_segments+0x42>
 800f760:	4b2a      	ldr	r3, [pc, #168]	@ (800f80c <tcp_free_acked_segments+0xe0>)
 800f762:	f240 4257 	movw	r2, #1111	@ 0x457
 800f766:	492a      	ldr	r1, [pc, #168]	@ (800f810 <tcp_free_acked_segments+0xe4>)
 800f768:	482a      	ldr	r0, [pc, #168]	@ (800f814 <tcp_free_acked_segments+0xe8>)
 800f76a:	f005 fb71 	bl	8014e50 <iprintf>

    pcb->snd_queuelen = (u16_t)(pcb->snd_queuelen - clen);
 800f76e:	68fb      	ldr	r3, [r7, #12]
 800f770:	f8b3 2066 	ldrh.w	r2, [r3, #102]	@ 0x66
 800f774:	8a7b      	ldrh	r3, [r7, #18]
 800f776:	1ad3      	subs	r3, r2, r3
 800f778:	b29a      	uxth	r2, r3
 800f77a:	68fb      	ldr	r3, [r7, #12]
 800f77c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
    recv_acked = (tcpwnd_size_t)(recv_acked + next->len);
 800f780:	697b      	ldr	r3, [r7, #20]
 800f782:	891a      	ldrh	r2, [r3, #8]
 800f784:	4b24      	ldr	r3, [pc, #144]	@ (800f818 <tcp_free_acked_segments+0xec>)
 800f786:	881b      	ldrh	r3, [r3, #0]
 800f788:	4413      	add	r3, r2
 800f78a:	b29a      	uxth	r2, r3
 800f78c:	4b22      	ldr	r3, [pc, #136]	@ (800f818 <tcp_free_acked_segments+0xec>)
 800f78e:	801a      	strh	r2, [r3, #0]
    tcp_seg_free(next);
 800f790:	6978      	ldr	r0, [r7, #20]
 800f792:	f7fe f9da 	bl	800db4a <tcp_seg_free>

    LWIP_DEBUGF(TCP_QLEN_DEBUG, ("%"TCPWNDSIZE_F" (after freeing %s)\n",
                                 (tcpwnd_size_t)pcb->snd_queuelen,
                                 dbg_list_name));
    if (pcb->snd_queuelen != 0) {
 800f796:	68fb      	ldr	r3, [r7, #12]
 800f798:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 800f79c:	2b00      	cmp	r3, #0
 800f79e:	d00c      	beq.n	800f7ba <tcp_free_acked_segments+0x8e>
      LWIP_ASSERT("tcp_receive: valid queue length",
 800f7a0:	68bb      	ldr	r3, [r7, #8]
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d109      	bne.n	800f7ba <tcp_free_acked_segments+0x8e>
 800f7a6:	683b      	ldr	r3, [r7, #0]
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d106      	bne.n	800f7ba <tcp_free_acked_segments+0x8e>
 800f7ac:	4b17      	ldr	r3, [pc, #92]	@ (800f80c <tcp_free_acked_segments+0xe0>)
 800f7ae:	f240 4261 	movw	r2, #1121	@ 0x461
 800f7b2:	491a      	ldr	r1, [pc, #104]	@ (800f81c <tcp_free_acked_segments+0xf0>)
 800f7b4:	4817      	ldr	r0, [pc, #92]	@ (800f814 <tcp_free_acked_segments+0xe8>)
 800f7b6:	f005 fb4b 	bl	8014e50 <iprintf>
  while (seg_list != NULL &&
 800f7ba:	68bb      	ldr	r3, [r7, #8]
 800f7bc:	2b00      	cmp	r3, #0
 800f7be:	d020      	beq.n	800f802 <tcp_free_acked_segments+0xd6>
         TCP_SEQ_LEQ(lwip_ntohl(seg_list->tcphdr->seqno) +
 800f7c0:	68bb      	ldr	r3, [r7, #8]
 800f7c2:	68db      	ldr	r3, [r3, #12]
 800f7c4:	685b      	ldr	r3, [r3, #4]
 800f7c6:	4618      	mov	r0, r3
 800f7c8:	f7fb fabe 	bl	800ad48 <lwip_htonl>
 800f7cc:	4604      	mov	r4, r0
 800f7ce:	68bb      	ldr	r3, [r7, #8]
 800f7d0:	891b      	ldrh	r3, [r3, #8]
 800f7d2:	461d      	mov	r5, r3
 800f7d4:	68bb      	ldr	r3, [r7, #8]
 800f7d6:	68db      	ldr	r3, [r3, #12]
 800f7d8:	899b      	ldrh	r3, [r3, #12]
 800f7da:	b29b      	uxth	r3, r3
 800f7dc:	4618      	mov	r0, r3
 800f7de:	f7fb fa9d 	bl	800ad1c <lwip_htons>
 800f7e2:	4603      	mov	r3, r0
 800f7e4:	b2db      	uxtb	r3, r3
 800f7e6:	f003 0303 	and.w	r3, r3, #3
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	d001      	beq.n	800f7f2 <tcp_free_acked_segments+0xc6>
 800f7ee:	2301      	movs	r3, #1
 800f7f0:	e000      	b.n	800f7f4 <tcp_free_acked_segments+0xc8>
 800f7f2:	2300      	movs	r3, #0
 800f7f4:	442b      	add	r3, r5
 800f7f6:	18e2      	adds	r2, r4, r3
 800f7f8:	4b09      	ldr	r3, [pc, #36]	@ (800f820 <tcp_free_acked_segments+0xf4>)
 800f7fa:	681b      	ldr	r3, [r3, #0]
 800f7fc:	1ad3      	subs	r3, r2, r3
  while (seg_list != NULL &&
 800f7fe:	2b00      	cmp	r3, #0
 800f800:	dd9c      	ble.n	800f73c <tcp_free_acked_segments+0x10>
                  seg_list != NULL || dbg_other_seg_list != NULL);
    }
  }
  return seg_list;
 800f802:	68bb      	ldr	r3, [r7, #8]
}
 800f804:	4618      	mov	r0, r3
 800f806:	3718      	adds	r7, #24
 800f808:	46bd      	mov	sp, r7
 800f80a:	bdb0      	pop	{r4, r5, r7, pc}
 800f80c:	08016fdc 	.word	0x08016fdc
 800f810:	080172c4 	.word	0x080172c4
 800f814:	08017028 	.word	0x08017028
 800f818:	24007d78 	.word	0x24007d78
 800f81c:	080172ec 	.word	0x080172ec
 800f820:	24007d74 	.word	0x24007d74

0800f824 <tcp_receive>:
 *
 * Called from tcp_process().
 */
static void
tcp_receive(struct tcp_pcb *pcb)
{
 800f824:	b5b0      	push	{r4, r5, r7, lr}
 800f826:	b094      	sub	sp, #80	@ 0x50
 800f828:	af00      	add	r7, sp, #0
 800f82a:	6078      	str	r0, [r7, #4]
  s16_t m;
  u32_t right_wnd_edge;
  int found_dupack = 0;
 800f82c:	2300      	movs	r3, #0
 800f82e:	64bb      	str	r3, [r7, #72]	@ 0x48

  LWIP_ASSERT("tcp_receive: invalid pcb", pcb != NULL);
 800f830:	687b      	ldr	r3, [r7, #4]
 800f832:	2b00      	cmp	r3, #0
 800f834:	d106      	bne.n	800f844 <tcp_receive+0x20>
 800f836:	4b91      	ldr	r3, [pc, #580]	@ (800fa7c <tcp_receive+0x258>)
 800f838:	f240 427b 	movw	r2, #1147	@ 0x47b
 800f83c:	4990      	ldr	r1, [pc, #576]	@ (800fa80 <tcp_receive+0x25c>)
 800f83e:	4891      	ldr	r0, [pc, #580]	@ (800fa84 <tcp_receive+0x260>)
 800f840:	f005 fb06 	bl	8014e50 <iprintf>
  LWIP_ASSERT("tcp_receive: wrong state", pcb->state >= ESTABLISHED);
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	7d1b      	ldrb	r3, [r3, #20]
 800f848:	2b03      	cmp	r3, #3
 800f84a:	d806      	bhi.n	800f85a <tcp_receive+0x36>
 800f84c:	4b8b      	ldr	r3, [pc, #556]	@ (800fa7c <tcp_receive+0x258>)
 800f84e:	f240 427c 	movw	r2, #1148	@ 0x47c
 800f852:	498d      	ldr	r1, [pc, #564]	@ (800fa88 <tcp_receive+0x264>)
 800f854:	488b      	ldr	r0, [pc, #556]	@ (800fa84 <tcp_receive+0x260>)
 800f856:	f005 fafb 	bl	8014e50 <iprintf>

  if (flags & TCP_ACK) {
 800f85a:	4b8c      	ldr	r3, [pc, #560]	@ (800fa8c <tcp_receive+0x268>)
 800f85c:	781b      	ldrb	r3, [r3, #0]
 800f85e:	f003 0310 	and.w	r3, r3, #16
 800f862:	2b00      	cmp	r3, #0
 800f864:	f000 8264 	beq.w	800fd30 <tcp_receive+0x50c>
    right_wnd_edge = pcb->snd_wnd + pcb->snd_wl2;
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f86e:	461a      	mov	r2, r3
 800f870:	687b      	ldr	r3, [r7, #4]
 800f872:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f874:	4413      	add	r3, r2
 800f876:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Update window. */
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f87c:	4b84      	ldr	r3, [pc, #528]	@ (800fa90 <tcp_receive+0x26c>)
 800f87e:	681b      	ldr	r3, [r3, #0]
 800f880:	1ad3      	subs	r3, r2, r3
 800f882:	2b00      	cmp	r3, #0
 800f884:	db1b      	blt.n	800f8be <tcp_receive+0x9a>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800f886:	687b      	ldr	r3, [r7, #4]
 800f888:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800f88a:	4b81      	ldr	r3, [pc, #516]	@ (800fa90 <tcp_receive+0x26c>)
 800f88c:	681b      	ldr	r3, [r3, #0]
    if (TCP_SEQ_LT(pcb->snd_wl1, seqno) ||
 800f88e:	429a      	cmp	r2, r3
 800f890:	d106      	bne.n	800f8a0 <tcp_receive+0x7c>
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800f892:	687b      	ldr	r3, [r7, #4]
 800f894:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800f896:	4b7f      	ldr	r3, [pc, #508]	@ (800fa94 <tcp_receive+0x270>)
 800f898:	681b      	ldr	r3, [r3, #0]
 800f89a:	1ad3      	subs	r3, r2, r3
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	db0e      	blt.n	800f8be <tcp_receive+0x9a>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800f8a0:	687b      	ldr	r3, [r7, #4]
 800f8a2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800f8a4:	4b7b      	ldr	r3, [pc, #492]	@ (800fa94 <tcp_receive+0x270>)
 800f8a6:	681b      	ldr	r3, [r3, #0]
        (pcb->snd_wl1 == seqno && TCP_SEQ_LT(pcb->snd_wl2, ackno)) ||
 800f8a8:	429a      	cmp	r2, r3
 800f8aa:	d125      	bne.n	800f8f8 <tcp_receive+0xd4>
        (pcb->snd_wl2 == ackno && (u32_t)SND_WND_SCALE(pcb, tcphdr->wnd) > pcb->snd_wnd)) {
 800f8ac:	4b7a      	ldr	r3, [pc, #488]	@ (800fa98 <tcp_receive+0x274>)
 800f8ae:	681b      	ldr	r3, [r3, #0]
 800f8b0:	89db      	ldrh	r3, [r3, #14]
 800f8b2:	b29a      	uxth	r2, r3
 800f8b4:	687b      	ldr	r3, [r7, #4]
 800f8b6:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f8ba:	429a      	cmp	r2, r3
 800f8bc:	d91c      	bls.n	800f8f8 <tcp_receive+0xd4>
      pcb->snd_wnd = SND_WND_SCALE(pcb, tcphdr->wnd);
 800f8be:	4b76      	ldr	r3, [pc, #472]	@ (800fa98 <tcp_receive+0x274>)
 800f8c0:	681b      	ldr	r3, [r3, #0]
 800f8c2:	89db      	ldrh	r3, [r3, #14]
 800f8c4:	b29a      	uxth	r2, r3
 800f8c6:	687b      	ldr	r3, [r7, #4]
 800f8c8:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
      /* keep track of the biggest window announced by the remote host to calculate
         the maximum segment size */
      if (pcb->snd_wnd_max < pcb->snd_wnd) {
 800f8cc:	687b      	ldr	r3, [r7, #4]
 800f8ce:	f8b3 2062 	ldrh.w	r2, [r3, #98]	@ 0x62
 800f8d2:	687b      	ldr	r3, [r7, #4]
 800f8d4:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800f8d8:	429a      	cmp	r2, r3
 800f8da:	d205      	bcs.n	800f8e8 <tcp_receive+0xc4>
        pcb->snd_wnd_max = pcb->snd_wnd;
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 800f8e2:	687b      	ldr	r3, [r7, #4]
 800f8e4:	f8a3 2062 	strh.w	r2, [r3, #98]	@ 0x62
      }
      pcb->snd_wl1 = seqno;
 800f8e8:	4b69      	ldr	r3, [pc, #420]	@ (800fa90 <tcp_receive+0x26c>)
 800f8ea:	681a      	ldr	r2, [r3, #0]
 800f8ec:	687b      	ldr	r3, [r7, #4]
 800f8ee:	655a      	str	r2, [r3, #84]	@ 0x54
      pcb->snd_wl2 = ackno;
 800f8f0:	4b68      	ldr	r3, [pc, #416]	@ (800fa94 <tcp_receive+0x270>)
 800f8f2:	681a      	ldr	r2, [r3, #0]
 800f8f4:	687b      	ldr	r3, [r7, #4]
 800f8f6:	659a      	str	r2, [r3, #88]	@ 0x58
     * If it only passes 1, should reset dupack counter
     *
     */

    /* Clause 1 */
    if (TCP_SEQ_LEQ(ackno, pcb->lastack)) {
 800f8f8:	4b66      	ldr	r3, [pc, #408]	@ (800fa94 <tcp_receive+0x270>)
 800f8fa:	681a      	ldr	r2, [r3, #0]
 800f8fc:	687b      	ldr	r3, [r7, #4]
 800f8fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f900:	1ad3      	subs	r3, r2, r3
 800f902:	2b00      	cmp	r3, #0
 800f904:	dc58      	bgt.n	800f9b8 <tcp_receive+0x194>
      /* Clause 2 */
      if (tcplen == 0) {
 800f906:	4b65      	ldr	r3, [pc, #404]	@ (800fa9c <tcp_receive+0x278>)
 800f908:	881b      	ldrh	r3, [r3, #0]
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d14b      	bne.n	800f9a6 <tcp_receive+0x182>
        /* Clause 3 */
        if (pcb->snd_wl2 + pcb->snd_wnd == right_wnd_edge) {
 800f90e:	687b      	ldr	r3, [r7, #4]
 800f910:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800f912:	687a      	ldr	r2, [r7, #4]
 800f914:	f8b2 2060 	ldrh.w	r2, [r2, #96]	@ 0x60
 800f918:	4413      	add	r3, r2
 800f91a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800f91c:	429a      	cmp	r2, r3
 800f91e:	d142      	bne.n	800f9a6 <tcp_receive+0x182>
          /* Clause 4 */
          if (pcb->rtime >= 0) {
 800f920:	687b      	ldr	r3, [r7, #4]
 800f922:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 800f926:	2b00      	cmp	r3, #0
 800f928:	db3d      	blt.n	800f9a6 <tcp_receive+0x182>
            /* Clause 5 */
            if (pcb->lastack == ackno) {
 800f92a:	687b      	ldr	r3, [r7, #4]
 800f92c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800f92e:	4b59      	ldr	r3, [pc, #356]	@ (800fa94 <tcp_receive+0x270>)
 800f930:	681b      	ldr	r3, [r3, #0]
 800f932:	429a      	cmp	r2, r3
 800f934:	d137      	bne.n	800f9a6 <tcp_receive+0x182>
              found_dupack = 1;
 800f936:	2301      	movs	r3, #1
 800f938:	64bb      	str	r3, [r7, #72]	@ 0x48
              if ((u8_t)(pcb->dupacks + 1) > pcb->dupacks) {
 800f93a:	687b      	ldr	r3, [r7, #4]
 800f93c:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800f940:	2bff      	cmp	r3, #255	@ 0xff
 800f942:	d007      	beq.n	800f954 <tcp_receive+0x130>
                ++pcb->dupacks;
 800f944:	687b      	ldr	r3, [r7, #4]
 800f946:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800f94a:	3301      	adds	r3, #1
 800f94c:	b2da      	uxtb	r2, r3
 800f94e:	687b      	ldr	r3, [r7, #4]
 800f950:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
              }
              if (pcb->dupacks > 3) {
 800f954:	687b      	ldr	r3, [r7, #4]
 800f956:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800f95a:	2b03      	cmp	r3, #3
 800f95c:	d91b      	bls.n	800f996 <tcp_receive+0x172>
                /* Inflate the congestion window */
                TCP_WND_INC(pcb->cwnd, pcb->mss);
 800f95e:	687b      	ldr	r3, [r7, #4]
 800f960:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800f964:	687b      	ldr	r3, [r7, #4]
 800f966:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f968:	4413      	add	r3, r2
 800f96a:	b29a      	uxth	r2, r3
 800f96c:	687b      	ldr	r3, [r7, #4]
 800f96e:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800f972:	429a      	cmp	r2, r3
 800f974:	d30a      	bcc.n	800f98c <tcp_receive+0x168>
 800f976:	687b      	ldr	r3, [r7, #4]
 800f978:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800f97c:	687b      	ldr	r3, [r7, #4]
 800f97e:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800f980:	4413      	add	r3, r2
 800f982:	b29a      	uxth	r2, r3
 800f984:	687b      	ldr	r3, [r7, #4]
 800f986:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800f98a:	e004      	b.n	800f996 <tcp_receive+0x172>
 800f98c:	687b      	ldr	r3, [r7, #4]
 800f98e:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800f992:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
              }
              if (pcb->dupacks >= 3) {
 800f996:	687b      	ldr	r3, [r7, #4]
 800f998:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 800f99c:	2b02      	cmp	r3, #2
 800f99e:	d902      	bls.n	800f9a6 <tcp_receive+0x182>
                /* Do fast retransmit (checked via TF_INFR, not via dupacks count) */
                tcp_rexmit_fast(pcb);
 800f9a0:	6878      	ldr	r0, [r7, #4]
 800f9a2:	f001 fee7 	bl	8011774 <tcp_rexmit_fast>
          }
        }
      }
      /* If Clause (1) or more is true, but not a duplicate ack, reset
       * count of consecutive duplicate acks */
      if (!found_dupack) {
 800f9a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f9a8:	2b00      	cmp	r3, #0
 800f9aa:	f040 8161 	bne.w	800fc70 <tcp_receive+0x44c>
        pcb->dupacks = 0;
 800f9ae:	687b      	ldr	r3, [r7, #4]
 800f9b0:	2200      	movs	r2, #0
 800f9b2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800f9b6:	e15b      	b.n	800fc70 <tcp_receive+0x44c>
      }
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800f9b8:	4b36      	ldr	r3, [pc, #216]	@ (800fa94 <tcp_receive+0x270>)
 800f9ba:	681a      	ldr	r2, [r3, #0]
 800f9bc:	687b      	ldr	r3, [r7, #4]
 800f9be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f9c0:	1ad3      	subs	r3, r2, r3
 800f9c2:	3b01      	subs	r3, #1
 800f9c4:	2b00      	cmp	r3, #0
 800f9c6:	f2c0 814e 	blt.w	800fc66 <tcp_receive+0x442>
 800f9ca:	4b32      	ldr	r3, [pc, #200]	@ (800fa94 <tcp_receive+0x270>)
 800f9cc:	681a      	ldr	r2, [r3, #0]
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800f9d2:	1ad3      	subs	r3, r2, r3
 800f9d4:	2b00      	cmp	r3, #0
 800f9d6:	f300 8146 	bgt.w	800fc66 <tcp_receive+0x442>
      tcpwnd_size_t acked;

      /* Reset the "IN Fast Retransmit" flag, since we are no longer
         in fast retransmit. Also reset the congestion window to the
         slow start threshold. */
      if (pcb->flags & TF_INFR) {
 800f9da:	687b      	ldr	r3, [r7, #4]
 800f9dc:	8b5b      	ldrh	r3, [r3, #26]
 800f9de:	f003 0304 	and.w	r3, r3, #4
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	d010      	beq.n	800fa08 <tcp_receive+0x1e4>
        tcp_clear_flags(pcb, TF_INFR);
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	8b5b      	ldrh	r3, [r3, #26]
 800f9ea:	f023 0304 	bic.w	r3, r3, #4
 800f9ee:	b29a      	uxth	r2, r3
 800f9f0:	687b      	ldr	r3, [r7, #4]
 800f9f2:	835a      	strh	r2, [r3, #26]
        pcb->cwnd = pcb->ssthresh;
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 800f9fa:	687b      	ldr	r3, [r7, #4]
 800f9fc:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
        pcb->bytes_acked = 0;
 800fa00:	687b      	ldr	r3, [r7, #4]
 800fa02:	2200      	movs	r2, #0
 800fa04:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
      }

      /* Reset the number of retransmissions. */
      pcb->nrtx = 0;
 800fa08:	687b      	ldr	r3, [r7, #4]
 800fa0a:	2200      	movs	r2, #0
 800fa0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Reset the retransmission time-out. */
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800fa10:	687b      	ldr	r3, [r7, #4]
 800fa12:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800fa16:	10db      	asrs	r3, r3, #3
 800fa18:	b21b      	sxth	r3, r3
 800fa1a:	b29a      	uxth	r2, r3
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800fa22:	b29b      	uxth	r3, r3
 800fa24:	4413      	add	r3, r2
 800fa26:	b29b      	uxth	r3, r3
 800fa28:	b21a      	sxth	r2, r3
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      /* Record how much data this ACK acks */
      acked = (tcpwnd_size_t)(ackno - pcb->lastack);
 800fa30:	4b18      	ldr	r3, [pc, #96]	@ (800fa94 <tcp_receive+0x270>)
 800fa32:	681b      	ldr	r3, [r3, #0]
 800fa34:	b29a      	uxth	r2, r3
 800fa36:	687b      	ldr	r3, [r7, #4]
 800fa38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800fa3a:	b29b      	uxth	r3, r3
 800fa3c:	1ad3      	subs	r3, r2, r3
 800fa3e:	85fb      	strh	r3, [r7, #46]	@ 0x2e

      /* Reset the fast retransmit variables. */
      pcb->dupacks = 0;
 800fa40:	687b      	ldr	r3, [r7, #4]
 800fa42:	2200      	movs	r2, #0
 800fa44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
      pcb->lastack = ackno;
 800fa48:	4b12      	ldr	r3, [pc, #72]	@ (800fa94 <tcp_receive+0x270>)
 800fa4a:	681a      	ldr	r2, [r3, #0]
 800fa4c:	687b      	ldr	r3, [r7, #4]
 800fa4e:	645a      	str	r2, [r3, #68]	@ 0x44

      /* Update the congestion control variables (cwnd and
         ssthresh). */
      if (pcb->state >= ESTABLISHED) {
 800fa50:	687b      	ldr	r3, [r7, #4]
 800fa52:	7d1b      	ldrb	r3, [r3, #20]
 800fa54:	2b03      	cmp	r3, #3
 800fa56:	f240 8097 	bls.w	800fb88 <tcp_receive+0x364>
        if (pcb->cwnd < pcb->ssthresh) {
 800fa5a:	687b      	ldr	r3, [r7, #4]
 800fa5c:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 800fa66:	429a      	cmp	r2, r3
 800fa68:	d245      	bcs.n	800faf6 <tcp_receive+0x2d2>
          tcpwnd_size_t increase;
          /* limit to 1 SMSS segment during period following RTO */
          u8_t num_seg = (pcb->flags & TF_RTO) ? 1 : 2;
 800fa6a:	687b      	ldr	r3, [r7, #4]
 800fa6c:	8b5b      	ldrh	r3, [r3, #26]
 800fa6e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	d014      	beq.n	800faa0 <tcp_receive+0x27c>
 800fa76:	2301      	movs	r3, #1
 800fa78:	e013      	b.n	800faa2 <tcp_receive+0x27e>
 800fa7a:	bf00      	nop
 800fa7c:	08016fdc 	.word	0x08016fdc
 800fa80:	0801730c 	.word	0x0801730c
 800fa84:	08017028 	.word	0x08017028
 800fa88:	08017328 	.word	0x08017328
 800fa8c:	24007d7c 	.word	0x24007d7c
 800fa90:	24007d70 	.word	0x24007d70
 800fa94:	24007d74 	.word	0x24007d74
 800fa98:	24007d60 	.word	0x24007d60
 800fa9c:	24007d7a 	.word	0x24007d7a
 800faa0:	2302      	movs	r3, #2
 800faa2:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
          /* RFC 3465, section 2.2 Slow Start */
          increase = LWIP_MIN(acked, (tcpwnd_size_t)(num_seg * pcb->mss));
 800faa6:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800faaa:	b29a      	uxth	r2, r3
 800faac:	687b      	ldr	r3, [r7, #4]
 800faae:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fab0:	fb12 f303 	smulbb	r3, r2, r3
 800fab4:	b29b      	uxth	r3, r3
 800fab6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800fab8:	4293      	cmp	r3, r2
 800faba:	bf28      	it	cs
 800fabc:	4613      	movcs	r3, r2
 800fabe:	857b      	strh	r3, [r7, #42]	@ 0x2a
          TCP_WND_INC(pcb->cwnd, increase);
 800fac0:	687b      	ldr	r3, [r7, #4]
 800fac2:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fac6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800fac8:	4413      	add	r3, r2
 800faca:	b29a      	uxth	r2, r3
 800facc:	687b      	ldr	r3, [r7, #4]
 800face:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800fad2:	429a      	cmp	r2, r3
 800fad4:	d309      	bcc.n	800faea <tcp_receive+0x2c6>
 800fad6:	687b      	ldr	r3, [r7, #4]
 800fad8:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fadc:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800fade:	4413      	add	r3, r2
 800fae0:	b29a      	uxth	r2, r3
 800fae2:	687b      	ldr	r3, [r7, #4]
 800fae4:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800fae8:	e04e      	b.n	800fb88 <tcp_receive+0x364>
 800faea:	687b      	ldr	r3, [r7, #4]
 800faec:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800faf0:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800faf4:	e048      	b.n	800fb88 <tcp_receive+0x364>
          LWIP_DEBUGF(TCP_CWND_DEBUG, ("tcp_receive: slow start cwnd %"TCPWNDSIZE_F"\n", pcb->cwnd));
        } else {
          /* RFC 3465, section 2.1 Congestion Avoidance */
          TCP_WND_INC(pcb->bytes_acked, acked);
 800faf6:	687b      	ldr	r3, [r7, #4]
 800faf8:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800fafc:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800fafe:	4413      	add	r3, r2
 800fb00:	b29a      	uxth	r2, r3
 800fb02:	687b      	ldr	r3, [r7, #4]
 800fb04:	f8b3 306a 	ldrh.w	r3, [r3, #106]	@ 0x6a
 800fb08:	429a      	cmp	r2, r3
 800fb0a:	d309      	bcc.n	800fb20 <tcp_receive+0x2fc>
 800fb0c:	687b      	ldr	r3, [r7, #4]
 800fb0e:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800fb12:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800fb14:	4413      	add	r3, r2
 800fb16:	b29a      	uxth	r2, r3
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
 800fb1e:	e004      	b.n	800fb2a <tcp_receive+0x306>
 800fb20:	687b      	ldr	r3, [r7, #4]
 800fb22:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fb26:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
          if (pcb->bytes_acked >= pcb->cwnd) {
 800fb2a:	687b      	ldr	r3, [r7, #4]
 800fb2c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800fb30:	687b      	ldr	r3, [r7, #4]
 800fb32:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800fb36:	429a      	cmp	r2, r3
 800fb38:	d326      	bcc.n	800fb88 <tcp_receive+0x364>
            pcb->bytes_acked = (tcpwnd_size_t)(pcb->bytes_acked - pcb->cwnd);
 800fb3a:	687b      	ldr	r3, [r7, #4]
 800fb3c:	f8b3 206a 	ldrh.w	r2, [r3, #106]	@ 0x6a
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800fb46:	1ad3      	subs	r3, r2, r3
 800fb48:	b29a      	uxth	r2, r3
 800fb4a:	687b      	ldr	r3, [r7, #4]
 800fb4c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
            TCP_WND_INC(pcb->cwnd, pcb->mss);
 800fb50:	687b      	ldr	r3, [r7, #4]
 800fb52:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fb56:	687b      	ldr	r3, [r7, #4]
 800fb58:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fb5a:	4413      	add	r3, r2
 800fb5c:	b29a      	uxth	r2, r3
 800fb5e:	687b      	ldr	r3, [r7, #4]
 800fb60:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 800fb64:	429a      	cmp	r2, r3
 800fb66:	d30a      	bcc.n	800fb7e <tcp_receive+0x35a>
 800fb68:	687b      	ldr	r3, [r7, #4]
 800fb6a:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 800fb72:	4413      	add	r3, r2
 800fb74:	b29a      	uxth	r2, r3
 800fb76:	687b      	ldr	r3, [r7, #4]
 800fb78:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
 800fb7c:	e004      	b.n	800fb88 <tcp_receive+0x364>
 800fb7e:	687b      	ldr	r3, [r7, #4]
 800fb80:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fb84:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
                                    pcb->unacked != NULL ?
                                    lwip_ntohl(pcb->unacked->tcphdr->seqno) + TCP_TCPLEN(pcb->unacked) : 0));

      /* Remove segment from the unacknowledged list if the incoming
         ACK acknowledges them. */
      pcb->unacked = tcp_free_acked_segments(pcb, pcb->unacked, "unacked", pcb->unsent);
 800fb88:	687b      	ldr	r3, [r7, #4]
 800fb8a:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 800fb8c:	687b      	ldr	r3, [r7, #4]
 800fb8e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fb90:	4a98      	ldr	r2, [pc, #608]	@ (800fdf4 <tcp_receive+0x5d0>)
 800fb92:	6878      	ldr	r0, [r7, #4]
 800fb94:	f7ff fdca 	bl	800f72c <tcp_free_acked_segments>
 800fb98:	4602      	mov	r2, r0
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	671a      	str	r2, [r3, #112]	@ 0x70
         on the list are acknowledged by the ACK. This may seem
         strange since an "unsent" segment shouldn't be acked. The
         rationale is that lwIP puts all outstanding segments on the
         ->unsent list after a retransmission, so these segments may
         in fact have been sent once. */
      pcb->unsent = tcp_free_acked_segments(pcb, pcb->unsent, "unsent", pcb->unacked);
 800fb9e:	687b      	ldr	r3, [r7, #4]
 800fba0:	6ed9      	ldr	r1, [r3, #108]	@ 0x6c
 800fba2:	687b      	ldr	r3, [r7, #4]
 800fba4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fba6:	4a94      	ldr	r2, [pc, #592]	@ (800fdf8 <tcp_receive+0x5d4>)
 800fba8:	6878      	ldr	r0, [r7, #4]
 800fbaa:	f7ff fdbf 	bl	800f72c <tcp_free_acked_segments>
 800fbae:	4602      	mov	r2, r0
 800fbb0:	687b      	ldr	r3, [r7, #4]
 800fbb2:	66da      	str	r2, [r3, #108]	@ 0x6c

      /* If there's nothing left to acknowledge, stop the retransmit
         timer, otherwise reset it to start again */
      if (pcb->unacked == NULL) {
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fbb8:	2b00      	cmp	r3, #0
 800fbba:	d104      	bne.n	800fbc6 <tcp_receive+0x3a2>
        pcb->rtime = -1;
 800fbbc:	687b      	ldr	r3, [r7, #4]
 800fbbe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800fbc2:	861a      	strh	r2, [r3, #48]	@ 0x30
 800fbc4:	e002      	b.n	800fbcc <tcp_receive+0x3a8>
      } else {
        pcb->rtime = 0;
 800fbc6:	687b      	ldr	r3, [r7, #4]
 800fbc8:	2200      	movs	r2, #0
 800fbca:	861a      	strh	r2, [r3, #48]	@ 0x30
      }

      pcb->polltmr = 0;
 800fbcc:	687b      	ldr	r3, [r7, #4]
 800fbce:	2200      	movs	r2, #0
 800fbd0:	771a      	strb	r2, [r3, #28]

#if TCP_OVERSIZE
      if (pcb->unsent == NULL) {
 800fbd2:	687b      	ldr	r3, [r7, #4]
 800fbd4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fbd6:	2b00      	cmp	r3, #0
 800fbd8:	d103      	bne.n	800fbe2 <tcp_receive+0x3be>
        pcb->unsent_oversize = 0;
 800fbda:	687b      	ldr	r3, [r7, #4]
 800fbdc:	2200      	movs	r2, #0
 800fbde:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
        /* Inform neighbor reachability of forward progress. */
        nd6_reachability_hint(ip6_current_src_addr());
      }
#endif /* LWIP_IPV6 && LWIP_ND6_TCP_REACHABILITY_HINTS*/

      pcb->snd_buf = (tcpwnd_size_t)(pcb->snd_buf + recv_acked);
 800fbe2:	687b      	ldr	r3, [r7, #4]
 800fbe4:	f8b3 2064 	ldrh.w	r2, [r3, #100]	@ 0x64
 800fbe8:	4b84      	ldr	r3, [pc, #528]	@ (800fdfc <tcp_receive+0x5d8>)
 800fbea:	881b      	ldrh	r3, [r3, #0]
 800fbec:	4413      	add	r3, r2
 800fbee:	b29a      	uxth	r2, r3
 800fbf0:	687b      	ldr	r3, [r7, #4]
 800fbf2:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
      /* check if this ACK ends our retransmission of in-flight data */
      if (pcb->flags & TF_RTO) {
 800fbf6:	687b      	ldr	r3, [r7, #4]
 800fbf8:	8b5b      	ldrh	r3, [r3, #26]
 800fbfa:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800fbfe:	2b00      	cmp	r3, #0
 800fc00:	d035      	beq.n	800fc6e <tcp_receive+0x44a>
        /* RTO is done if
            1) both queues are empty or
            2) unacked is empty and unsent head contains data not part of RTO or
            3) unacked head contains data not part of RTO */
        if (pcb->unacked == NULL) {
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fc06:	2b00      	cmp	r3, #0
 800fc08:	d118      	bne.n	800fc3c <tcp_receive+0x418>
          if ((pcb->unsent == NULL) ||
 800fc0a:	687b      	ldr	r3, [r7, #4]
 800fc0c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d00c      	beq.n	800fc2c <tcp_receive+0x408>
              (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unsent->tcphdr->seqno)))) {
 800fc12:	687b      	ldr	r3, [r7, #4]
 800fc14:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 800fc16:	687b      	ldr	r3, [r7, #4]
 800fc18:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800fc1a:	68db      	ldr	r3, [r3, #12]
 800fc1c:	685b      	ldr	r3, [r3, #4]
 800fc1e:	4618      	mov	r0, r3
 800fc20:	f7fb f892 	bl	800ad48 <lwip_htonl>
 800fc24:	4603      	mov	r3, r0
 800fc26:	1ae3      	subs	r3, r4, r3
          if ((pcb->unsent == NULL) ||
 800fc28:	2b00      	cmp	r3, #0
 800fc2a:	dc20      	bgt.n	800fc6e <tcp_receive+0x44a>
            tcp_clear_flags(pcb, TF_RTO);
 800fc2c:	687b      	ldr	r3, [r7, #4]
 800fc2e:	8b5b      	ldrh	r3, [r3, #26]
 800fc30:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800fc34:	b29a      	uxth	r2, r3
 800fc36:	687b      	ldr	r3, [r7, #4]
 800fc38:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800fc3a:	e018      	b.n	800fc6e <tcp_receive+0x44a>
          }
        } else if (TCP_SEQ_LEQ(pcb->rto_end, lwip_ntohl(pcb->unacked->tcphdr->seqno))) {
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	6cdc      	ldr	r4, [r3, #76]	@ 0x4c
 800fc40:	687b      	ldr	r3, [r7, #4]
 800fc42:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800fc44:	68db      	ldr	r3, [r3, #12]
 800fc46:	685b      	ldr	r3, [r3, #4]
 800fc48:	4618      	mov	r0, r3
 800fc4a:	f7fb f87d 	bl	800ad48 <lwip_htonl>
 800fc4e:	4603      	mov	r3, r0
 800fc50:	1ae3      	subs	r3, r4, r3
 800fc52:	2b00      	cmp	r3, #0
 800fc54:	dc0b      	bgt.n	800fc6e <tcp_receive+0x44a>
          tcp_clear_flags(pcb, TF_RTO);
 800fc56:	687b      	ldr	r3, [r7, #4]
 800fc58:	8b5b      	ldrh	r3, [r3, #26]
 800fc5a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800fc5e:	b29a      	uxth	r2, r3
 800fc60:	687b      	ldr	r3, [r7, #4]
 800fc62:	835a      	strh	r2, [r3, #26]
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800fc64:	e003      	b.n	800fc6e <tcp_receive+0x44a>
        }
      }
      /* End of ACK for new data processing. */
    } else {
      /* Out of sequence ACK, didn't really ack anything */
      tcp_send_empty_ack(pcb);
 800fc66:	6878      	ldr	r0, [r7, #4]
 800fc68:	f001 ff70 	bl	8011b4c <tcp_send_empty_ack>
 800fc6c:	e000      	b.n	800fc70 <tcp_receive+0x44c>
    } else if (TCP_SEQ_BETWEEN(ackno, pcb->lastack + 1, pcb->snd_nxt)) {
 800fc6e:	bf00      	nop
                                pcb->rttest, pcb->rtseq, ackno));

    /* RTT estimation calculations. This is done by checking if the
       incoming segment acknowledges the segment we use to take a
       round-trip time measurement. */
    if (pcb->rttest && TCP_SEQ_LT(pcb->rtseq, ackno)) {
 800fc70:	687b      	ldr	r3, [r7, #4]
 800fc72:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	d05b      	beq.n	800fd30 <tcp_receive+0x50c>
 800fc78:	687b      	ldr	r3, [r7, #4]
 800fc7a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800fc7c:	4b60      	ldr	r3, [pc, #384]	@ (800fe00 <tcp_receive+0x5dc>)
 800fc7e:	681b      	ldr	r3, [r3, #0]
 800fc80:	1ad3      	subs	r3, r2, r3
 800fc82:	2b00      	cmp	r3, #0
 800fc84:	da54      	bge.n	800fd30 <tcp_receive+0x50c>
      /* diff between this shouldn't exceed 32K since this are tcp timer ticks
         and a round-trip shouldn't be that long... */
      m = (s16_t)(tcp_ticks - pcb->rttest);
 800fc86:	4b5f      	ldr	r3, [pc, #380]	@ (800fe04 <tcp_receive+0x5e0>)
 800fc88:	681b      	ldr	r3, [r3, #0]
 800fc8a:	b29a      	uxth	r2, r3
 800fc8c:	687b      	ldr	r3, [r7, #4]
 800fc8e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800fc90:	b29b      	uxth	r3, r3
 800fc92:	1ad3      	subs	r3, r2, r3
 800fc94:	b29b      	uxth	r3, r3
 800fc96:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: experienced rtt %"U16_F" ticks (%"U16_F" msec).\n",
                                  m, (u16_t)(m * TCP_SLOW_INTERVAL)));

      /* This is taken directly from VJs original code in his paper */
      m = (s16_t)(m - (pcb->sa >> 3));
 800fc9a:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800fc9e:	687b      	ldr	r3, [r7, #4]
 800fca0:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800fca4:	10db      	asrs	r3, r3, #3
 800fca6:	b21b      	sxth	r3, r3
 800fca8:	b29b      	uxth	r3, r3
 800fcaa:	1ad3      	subs	r3, r2, r3
 800fcac:	b29b      	uxth	r3, r3
 800fcae:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sa = (s16_t)(pcb->sa + m);
 800fcb2:	687b      	ldr	r3, [r7, #4]
 800fcb4:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800fcb8:	b29a      	uxth	r2, r3
 800fcba:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800fcbe:	4413      	add	r3, r2
 800fcc0:	b29b      	uxth	r3, r3
 800fcc2:	b21a      	sxth	r2, r3
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	879a      	strh	r2, [r3, #60]	@ 0x3c
      if (m < 0) {
 800fcc8:	f9b7 304e 	ldrsh.w	r3, [r7, #78]	@ 0x4e
 800fccc:	2b00      	cmp	r3, #0
 800fcce:	da05      	bge.n	800fcdc <tcp_receive+0x4b8>
        m = (s16_t) - m;
 800fcd0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800fcd4:	425b      	negs	r3, r3
 800fcd6:	b29b      	uxth	r3, r3
 800fcd8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      }
      m = (s16_t)(m - (pcb->sv >> 2));
 800fcdc:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 800fce0:	687b      	ldr	r3, [r7, #4]
 800fce2:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800fce6:	109b      	asrs	r3, r3, #2
 800fce8:	b21b      	sxth	r3, r3
 800fcea:	b29b      	uxth	r3, r3
 800fcec:	1ad3      	subs	r3, r2, r3
 800fcee:	b29b      	uxth	r3, r3
 800fcf0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
      pcb->sv = (s16_t)(pcb->sv + m);
 800fcf4:	687b      	ldr	r3, [r7, #4]
 800fcf6:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800fcfa:	b29a      	uxth	r2, r3
 800fcfc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800fd00:	4413      	add	r3, r2
 800fd02:	b29b      	uxth	r3, r3
 800fd04:	b21a      	sxth	r2, r3
 800fd06:	687b      	ldr	r3, [r7, #4]
 800fd08:	87da      	strh	r2, [r3, #62]	@ 0x3e
      pcb->rto = (s16_t)((pcb->sa >> 3) + pcb->sv);
 800fd0a:	687b      	ldr	r3, [r7, #4]
 800fd0c:	f9b3 303c 	ldrsh.w	r3, [r3, #60]	@ 0x3c
 800fd10:	10db      	asrs	r3, r3, #3
 800fd12:	b21b      	sxth	r3, r3
 800fd14:	b29a      	uxth	r2, r3
 800fd16:	687b      	ldr	r3, [r7, #4]
 800fd18:	f9b3 303e 	ldrsh.w	r3, [r3, #62]	@ 0x3e
 800fd1c:	b29b      	uxth	r3, r3
 800fd1e:	4413      	add	r3, r2
 800fd20:	b29b      	uxth	r3, r3
 800fd22:	b21a      	sxth	r2, r3
 800fd24:	687b      	ldr	r3, [r7, #4]
 800fd26:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_receive: RTO %"U16_F" (%"U16_F" milliseconds)\n",
                                  pcb->rto, (u16_t)(pcb->rto * TCP_SLOW_INTERVAL)));

      pcb->rttest = 0;
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	2200      	movs	r2, #0
 800fd2e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* If the incoming segment contains data, we must process it
     further unless the pcb already received a FIN.
     (RFC 793, chapter 3.9, "SEGMENT ARRIVES" in states CLOSE-WAIT, CLOSING,
     LAST-ACK and TIME-WAIT: "Ignore the segment text.") */
  if ((tcplen > 0) && (pcb->state < CLOSE_WAIT)) {
 800fd30:	4b35      	ldr	r3, [pc, #212]	@ (800fe08 <tcp_receive+0x5e4>)
 800fd32:	881b      	ldrh	r3, [r3, #0]
 800fd34:	2b00      	cmp	r3, #0
 800fd36:	f000 84df 	beq.w	80106f8 <tcp_receive+0xed4>
 800fd3a:	687b      	ldr	r3, [r7, #4]
 800fd3c:	7d1b      	ldrb	r3, [r3, #20]
 800fd3e:	2b06      	cmp	r3, #6
 800fd40:	f200 84da 	bhi.w	80106f8 <tcp_receive+0xed4>
       this if the sequence number of the incoming segment is less
       than rcv_nxt, and the sequence number plus the length of the
       segment is larger than rcv_nxt. */
    /*    if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
          if (TCP_SEQ_LT(pcb->rcv_nxt, seqno + tcplen)) {*/
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800fd44:	687b      	ldr	r3, [r7, #4]
 800fd46:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fd48:	4b30      	ldr	r3, [pc, #192]	@ (800fe0c <tcp_receive+0x5e8>)
 800fd4a:	681b      	ldr	r3, [r3, #0]
 800fd4c:	1ad3      	subs	r3, r2, r3
 800fd4e:	3b01      	subs	r3, #1
 800fd50:	2b00      	cmp	r3, #0
 800fd52:	f2c0 808f 	blt.w	800fe74 <tcp_receive+0x650>
 800fd56:	687b      	ldr	r3, [r7, #4]
 800fd58:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fd5a:	4b2b      	ldr	r3, [pc, #172]	@ (800fe08 <tcp_receive+0x5e4>)
 800fd5c:	881b      	ldrh	r3, [r3, #0]
 800fd5e:	4619      	mov	r1, r3
 800fd60:	4b2a      	ldr	r3, [pc, #168]	@ (800fe0c <tcp_receive+0x5e8>)
 800fd62:	681b      	ldr	r3, [r3, #0]
 800fd64:	440b      	add	r3, r1
 800fd66:	1ad3      	subs	r3, r2, r3
 800fd68:	3301      	adds	r3, #1
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	f300 8082 	bgt.w	800fe74 <tcp_receive+0x650>

         After we are done with adjusting the pbuf pointers we must
         adjust the ->data pointer in the seg and the segment
         length.*/

      struct pbuf *p = inseg.p;
 800fd70:	4b27      	ldr	r3, [pc, #156]	@ (800fe10 <tcp_receive+0x5ec>)
 800fd72:	685b      	ldr	r3, [r3, #4]
 800fd74:	647b      	str	r3, [r7, #68]	@ 0x44
      u32_t off32 = pcb->rcv_nxt - seqno;
 800fd76:	687b      	ldr	r3, [r7, #4]
 800fd78:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800fd7a:	4b24      	ldr	r3, [pc, #144]	@ (800fe0c <tcp_receive+0x5e8>)
 800fd7c:	681b      	ldr	r3, [r3, #0]
 800fd7e:	1ad3      	subs	r3, r2, r3
 800fd80:	627b      	str	r3, [r7, #36]	@ 0x24
      u16_t new_tot_len, off;
      LWIP_ASSERT("inseg.p != NULL", inseg.p);
 800fd82:	4b23      	ldr	r3, [pc, #140]	@ (800fe10 <tcp_receive+0x5ec>)
 800fd84:	685b      	ldr	r3, [r3, #4]
 800fd86:	2b00      	cmp	r3, #0
 800fd88:	d106      	bne.n	800fd98 <tcp_receive+0x574>
 800fd8a:	4b22      	ldr	r3, [pc, #136]	@ (800fe14 <tcp_receive+0x5f0>)
 800fd8c:	f240 5294 	movw	r2, #1428	@ 0x594
 800fd90:	4921      	ldr	r1, [pc, #132]	@ (800fe18 <tcp_receive+0x5f4>)
 800fd92:	4822      	ldr	r0, [pc, #136]	@ (800fe1c <tcp_receive+0x5f8>)
 800fd94:	f005 f85c 	bl	8014e50 <iprintf>
      LWIP_ASSERT("insane offset!", (off32 < 0xffff));
 800fd98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fd9a:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 800fd9e:	4293      	cmp	r3, r2
 800fda0:	d906      	bls.n	800fdb0 <tcp_receive+0x58c>
 800fda2:	4b1c      	ldr	r3, [pc, #112]	@ (800fe14 <tcp_receive+0x5f0>)
 800fda4:	f240 5295 	movw	r2, #1429	@ 0x595
 800fda8:	491d      	ldr	r1, [pc, #116]	@ (800fe20 <tcp_receive+0x5fc>)
 800fdaa:	481c      	ldr	r0, [pc, #112]	@ (800fe1c <tcp_receive+0x5f8>)
 800fdac:	f005 f850 	bl	8014e50 <iprintf>
      off = (u16_t)off32;
 800fdb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800fdb2:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
      LWIP_ASSERT("pbuf too short!", (((s32_t)inseg.p->tot_len) >= off));
 800fdb6:	4b16      	ldr	r3, [pc, #88]	@ (800fe10 <tcp_receive+0x5ec>)
 800fdb8:	685b      	ldr	r3, [r3, #4]
 800fdba:	891b      	ldrh	r3, [r3, #8]
 800fdbc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800fdc0:	429a      	cmp	r2, r3
 800fdc2:	d906      	bls.n	800fdd2 <tcp_receive+0x5ae>
 800fdc4:	4b13      	ldr	r3, [pc, #76]	@ (800fe14 <tcp_receive+0x5f0>)
 800fdc6:	f240 5297 	movw	r2, #1431	@ 0x597
 800fdca:	4916      	ldr	r1, [pc, #88]	@ (800fe24 <tcp_receive+0x600>)
 800fdcc:	4813      	ldr	r0, [pc, #76]	@ (800fe1c <tcp_receive+0x5f8>)
 800fdce:	f005 f83f 	bl	8014e50 <iprintf>
      inseg.len -= off;
 800fdd2:	4b0f      	ldr	r3, [pc, #60]	@ (800fe10 <tcp_receive+0x5ec>)
 800fdd4:	891a      	ldrh	r2, [r3, #8]
 800fdd6:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800fdda:	1ad3      	subs	r3, r2, r3
 800fddc:	b29a      	uxth	r2, r3
 800fdde:	4b0c      	ldr	r3, [pc, #48]	@ (800fe10 <tcp_receive+0x5ec>)
 800fde0:	811a      	strh	r2, [r3, #8]
      new_tot_len = (u16_t)(inseg.p->tot_len - off);
 800fde2:	4b0b      	ldr	r3, [pc, #44]	@ (800fe10 <tcp_receive+0x5ec>)
 800fde4:	685b      	ldr	r3, [r3, #4]
 800fde6:	891a      	ldrh	r2, [r3, #8]
 800fde8:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800fdec:	1ad3      	subs	r3, r2, r3
 800fdee:	847b      	strh	r3, [r7, #34]	@ 0x22
      while (p->len < off) {
 800fdf0:	e02a      	b.n	800fe48 <tcp_receive+0x624>
 800fdf2:	bf00      	nop
 800fdf4:	08017344 	.word	0x08017344
 800fdf8:	0801734c 	.word	0x0801734c
 800fdfc:	24007d78 	.word	0x24007d78
 800fe00:	24007d74 	.word	0x24007d74
 800fe04:	24007d38 	.word	0x24007d38
 800fe08:	24007d7a 	.word	0x24007d7a
 800fe0c:	24007d70 	.word	0x24007d70
 800fe10:	24007d50 	.word	0x24007d50
 800fe14:	08016fdc 	.word	0x08016fdc
 800fe18:	08017354 	.word	0x08017354
 800fe1c:	08017028 	.word	0x08017028
 800fe20:	08017364 	.word	0x08017364
 800fe24:	08017374 	.word	0x08017374
        off -= p->len;
 800fe28:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fe2a:	895b      	ldrh	r3, [r3, #10]
 800fe2c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800fe30:	1ad3      	subs	r3, r2, r3
 800fe32:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
        /* all pbufs up to and including this one have len==0, so tot_len is equal */
        p->tot_len = new_tot_len;
 800fe36:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fe38:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 800fe3a:	811a      	strh	r2, [r3, #8]
        p->len = 0;
 800fe3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fe3e:	2200      	movs	r2, #0
 800fe40:	815a      	strh	r2, [r3, #10]
        p = p->next;
 800fe42:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fe44:	681b      	ldr	r3, [r3, #0]
 800fe46:	647b      	str	r3, [r7, #68]	@ 0x44
      while (p->len < off) {
 800fe48:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fe4a:	895b      	ldrh	r3, [r3, #10]
 800fe4c:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 800fe50:	429a      	cmp	r2, r3
 800fe52:	d8e9      	bhi.n	800fe28 <tcp_receive+0x604>
      }
      /* cannot fail... */
      pbuf_remove_header(p, off);
 800fe54:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 800fe58:	4619      	mov	r1, r3
 800fe5a:	6c78      	ldr	r0, [r7, #68]	@ 0x44
 800fe5c:	f7fc fb6e 	bl	800c53c <pbuf_remove_header>
      inseg.tcphdr->seqno = seqno = pcb->rcv_nxt;
 800fe60:	687b      	ldr	r3, [r7, #4]
 800fe62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe64:	4a90      	ldr	r2, [pc, #576]	@ (80100a8 <tcp_receive+0x884>)
 800fe66:	6013      	str	r3, [r2, #0]
 800fe68:	4b90      	ldr	r3, [pc, #576]	@ (80100ac <tcp_receive+0x888>)
 800fe6a:	68db      	ldr	r3, [r3, #12]
 800fe6c:	4a8e      	ldr	r2, [pc, #568]	@ (80100a8 <tcp_receive+0x884>)
 800fe6e:	6812      	ldr	r2, [r2, #0]
 800fe70:	605a      	str	r2, [r3, #4]
    if (TCP_SEQ_BETWEEN(pcb->rcv_nxt, seqno + 1, seqno + tcplen - 1)) {
 800fe72:	e00d      	b.n	800fe90 <tcp_receive+0x66c>
    } else {
      if (TCP_SEQ_LT(seqno, pcb->rcv_nxt)) {
 800fe74:	4b8c      	ldr	r3, [pc, #560]	@ (80100a8 <tcp_receive+0x884>)
 800fe76:	681a      	ldr	r2, [r3, #0]
 800fe78:	687b      	ldr	r3, [r7, #4]
 800fe7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe7c:	1ad3      	subs	r3, r2, r3
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	da06      	bge.n	800fe90 <tcp_receive+0x66c>
        /* the whole segment is < rcv_nxt */
        /* must be a duplicate of a packet that has already been correctly handled */

        LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: duplicate seqno %"U32_F"\n", seqno));
        tcp_ack_now(pcb);
 800fe82:	687b      	ldr	r3, [r7, #4]
 800fe84:	8b5b      	ldrh	r3, [r3, #26]
 800fe86:	f043 0302 	orr.w	r3, r3, #2
 800fe8a:	b29a      	uxth	r2, r3
 800fe8c:	687b      	ldr	r3, [r7, #4]
 800fe8e:	835a      	strh	r2, [r3, #26]
    }

    /* The sequence number must be within the window (above rcv_nxt
       and below rcv_nxt + rcv_wnd) in order to be further
       processed. */
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 800fe90:	4b85      	ldr	r3, [pc, #532]	@ (80100a8 <tcp_receive+0x884>)
 800fe92:	681a      	ldr	r2, [r3, #0]
 800fe94:	687b      	ldr	r3, [r7, #4]
 800fe96:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fe98:	1ad3      	subs	r3, r2, r3
 800fe9a:	2b00      	cmp	r3, #0
 800fe9c:	f2c0 8427 	blt.w	80106ee <tcp_receive+0xeca>
 800fea0:	4b81      	ldr	r3, [pc, #516]	@ (80100a8 <tcp_receive+0x884>)
 800fea2:	681a      	ldr	r2, [r3, #0]
 800fea4:	687b      	ldr	r3, [r7, #4]
 800fea6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800fea8:	6879      	ldr	r1, [r7, #4]
 800feaa:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800feac:	440b      	add	r3, r1
 800feae:	1ad3      	subs	r3, r2, r3
 800feb0:	3301      	adds	r3, #1
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	f300 841b 	bgt.w	80106ee <tcp_receive+0xeca>
                        pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
      if (pcb->rcv_nxt == seqno) {
 800feb8:	687b      	ldr	r3, [r7, #4]
 800feba:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800febc:	4b7a      	ldr	r3, [pc, #488]	@ (80100a8 <tcp_receive+0x884>)
 800febe:	681b      	ldr	r3, [r3, #0]
 800fec0:	429a      	cmp	r2, r3
 800fec2:	f040 8298 	bne.w	80103f6 <tcp_receive+0xbd2>
        /* The incoming segment is the next in sequence. We check if
           we have to trim the end of the segment and update rcv_nxt
           and pass the data to the application. */
        tcplen = TCP_TCPLEN(&inseg);
 800fec6:	4b79      	ldr	r3, [pc, #484]	@ (80100ac <tcp_receive+0x888>)
 800fec8:	891c      	ldrh	r4, [r3, #8]
 800feca:	4b78      	ldr	r3, [pc, #480]	@ (80100ac <tcp_receive+0x888>)
 800fecc:	68db      	ldr	r3, [r3, #12]
 800fece:	899b      	ldrh	r3, [r3, #12]
 800fed0:	b29b      	uxth	r3, r3
 800fed2:	4618      	mov	r0, r3
 800fed4:	f7fa ff22 	bl	800ad1c <lwip_htons>
 800fed8:	4603      	mov	r3, r0
 800feda:	b2db      	uxtb	r3, r3
 800fedc:	f003 0303 	and.w	r3, r3, #3
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	d001      	beq.n	800fee8 <tcp_receive+0x6c4>
 800fee4:	2301      	movs	r3, #1
 800fee6:	e000      	b.n	800feea <tcp_receive+0x6c6>
 800fee8:	2300      	movs	r3, #0
 800feea:	4423      	add	r3, r4
 800feec:	b29a      	uxth	r2, r3
 800feee:	4b70      	ldr	r3, [pc, #448]	@ (80100b0 <tcp_receive+0x88c>)
 800fef0:	801a      	strh	r2, [r3, #0]

        if (tcplen > pcb->rcv_wnd) {
 800fef2:	687b      	ldr	r3, [r7, #4]
 800fef4:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800fef6:	4b6e      	ldr	r3, [pc, #440]	@ (80100b0 <tcp_receive+0x88c>)
 800fef8:	881b      	ldrh	r3, [r3, #0]
 800fefa:	429a      	cmp	r2, r3
 800fefc:	d274      	bcs.n	800ffe8 <tcp_receive+0x7c4>
          LWIP_DEBUGF(TCP_INPUT_DEBUG,
                      ("tcp_receive: other end overran receive window"
                       "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                       seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800fefe:	4b6b      	ldr	r3, [pc, #428]	@ (80100ac <tcp_receive+0x888>)
 800ff00:	68db      	ldr	r3, [r3, #12]
 800ff02:	899b      	ldrh	r3, [r3, #12]
 800ff04:	b29b      	uxth	r3, r3
 800ff06:	4618      	mov	r0, r3
 800ff08:	f7fa ff08 	bl	800ad1c <lwip_htons>
 800ff0c:	4603      	mov	r3, r0
 800ff0e:	b2db      	uxtb	r3, r3
 800ff10:	f003 0301 	and.w	r3, r3, #1
 800ff14:	2b00      	cmp	r3, #0
 800ff16:	d01e      	beq.n	800ff56 <tcp_receive+0x732>
            /* Must remove the FIN from the header as we're trimming
             * that byte of sequence-space from the packet */
            TCPH_FLAGS_SET(inseg.tcphdr, TCPH_FLAGS(inseg.tcphdr) & ~(unsigned int)TCP_FIN);
 800ff18:	4b64      	ldr	r3, [pc, #400]	@ (80100ac <tcp_receive+0x888>)
 800ff1a:	68db      	ldr	r3, [r3, #12]
 800ff1c:	899b      	ldrh	r3, [r3, #12]
 800ff1e:	b29b      	uxth	r3, r3
 800ff20:	b21b      	sxth	r3, r3
 800ff22:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 800ff26:	b21c      	sxth	r4, r3
 800ff28:	4b60      	ldr	r3, [pc, #384]	@ (80100ac <tcp_receive+0x888>)
 800ff2a:	68db      	ldr	r3, [r3, #12]
 800ff2c:	899b      	ldrh	r3, [r3, #12]
 800ff2e:	b29b      	uxth	r3, r3
 800ff30:	4618      	mov	r0, r3
 800ff32:	f7fa fef3 	bl	800ad1c <lwip_htons>
 800ff36:	4603      	mov	r3, r0
 800ff38:	b2db      	uxtb	r3, r3
 800ff3a:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 800ff3e:	b29b      	uxth	r3, r3
 800ff40:	4618      	mov	r0, r3
 800ff42:	f7fa feeb 	bl	800ad1c <lwip_htons>
 800ff46:	4603      	mov	r3, r0
 800ff48:	b21b      	sxth	r3, r3
 800ff4a:	4323      	orrs	r3, r4
 800ff4c:	b21a      	sxth	r2, r3
 800ff4e:	4b57      	ldr	r3, [pc, #348]	@ (80100ac <tcp_receive+0x888>)
 800ff50:	68db      	ldr	r3, [r3, #12]
 800ff52:	b292      	uxth	r2, r2
 800ff54:	819a      	strh	r2, [r3, #12]
          }
          /* Adjust length of segment to fit in the window. */
          TCPWND_CHECK16(pcb->rcv_wnd);
          inseg.len = (u16_t)pcb->rcv_wnd;
 800ff56:	687b      	ldr	r3, [r7, #4]
 800ff58:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 800ff5a:	4b54      	ldr	r3, [pc, #336]	@ (80100ac <tcp_receive+0x888>)
 800ff5c:	811a      	strh	r2, [r3, #8]
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 800ff5e:	4b53      	ldr	r3, [pc, #332]	@ (80100ac <tcp_receive+0x888>)
 800ff60:	68db      	ldr	r3, [r3, #12]
 800ff62:	899b      	ldrh	r3, [r3, #12]
 800ff64:	b29b      	uxth	r3, r3
 800ff66:	4618      	mov	r0, r3
 800ff68:	f7fa fed8 	bl	800ad1c <lwip_htons>
 800ff6c:	4603      	mov	r3, r0
 800ff6e:	b2db      	uxtb	r3, r3
 800ff70:	f003 0302 	and.w	r3, r3, #2
 800ff74:	2b00      	cmp	r3, #0
 800ff76:	d005      	beq.n	800ff84 <tcp_receive+0x760>
            inseg.len -= 1;
 800ff78:	4b4c      	ldr	r3, [pc, #304]	@ (80100ac <tcp_receive+0x888>)
 800ff7a:	891b      	ldrh	r3, [r3, #8]
 800ff7c:	3b01      	subs	r3, #1
 800ff7e:	b29a      	uxth	r2, r3
 800ff80:	4b4a      	ldr	r3, [pc, #296]	@ (80100ac <tcp_receive+0x888>)
 800ff82:	811a      	strh	r2, [r3, #8]
          }
          pbuf_realloc(inseg.p, inseg.len);
 800ff84:	4b49      	ldr	r3, [pc, #292]	@ (80100ac <tcp_receive+0x888>)
 800ff86:	685b      	ldr	r3, [r3, #4]
 800ff88:	4a48      	ldr	r2, [pc, #288]	@ (80100ac <tcp_receive+0x888>)
 800ff8a:	8912      	ldrh	r2, [r2, #8]
 800ff8c:	4611      	mov	r1, r2
 800ff8e:	4618      	mov	r0, r3
 800ff90:	f7fc f9d6 	bl	800c340 <pbuf_realloc>
          tcplen = TCP_TCPLEN(&inseg);
 800ff94:	4b45      	ldr	r3, [pc, #276]	@ (80100ac <tcp_receive+0x888>)
 800ff96:	891c      	ldrh	r4, [r3, #8]
 800ff98:	4b44      	ldr	r3, [pc, #272]	@ (80100ac <tcp_receive+0x888>)
 800ff9a:	68db      	ldr	r3, [r3, #12]
 800ff9c:	899b      	ldrh	r3, [r3, #12]
 800ff9e:	b29b      	uxth	r3, r3
 800ffa0:	4618      	mov	r0, r3
 800ffa2:	f7fa febb 	bl	800ad1c <lwip_htons>
 800ffa6:	4603      	mov	r3, r0
 800ffa8:	b2db      	uxtb	r3, r3
 800ffaa:	f003 0303 	and.w	r3, r3, #3
 800ffae:	2b00      	cmp	r3, #0
 800ffb0:	d001      	beq.n	800ffb6 <tcp_receive+0x792>
 800ffb2:	2301      	movs	r3, #1
 800ffb4:	e000      	b.n	800ffb8 <tcp_receive+0x794>
 800ffb6:	2300      	movs	r3, #0
 800ffb8:	4423      	add	r3, r4
 800ffba:	b29a      	uxth	r2, r3
 800ffbc:	4b3c      	ldr	r3, [pc, #240]	@ (80100b0 <tcp_receive+0x88c>)
 800ffbe:	801a      	strh	r2, [r3, #0]
          LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 800ffc0:	4b3b      	ldr	r3, [pc, #236]	@ (80100b0 <tcp_receive+0x88c>)
 800ffc2:	881b      	ldrh	r3, [r3, #0]
 800ffc4:	461a      	mov	r2, r3
 800ffc6:	4b38      	ldr	r3, [pc, #224]	@ (80100a8 <tcp_receive+0x884>)
 800ffc8:	681b      	ldr	r3, [r3, #0]
 800ffca:	441a      	add	r2, r3
 800ffcc:	687b      	ldr	r3, [r7, #4]
 800ffce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ffd0:	6879      	ldr	r1, [r7, #4]
 800ffd2:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 800ffd4:	440b      	add	r3, r1
 800ffd6:	429a      	cmp	r2, r3
 800ffd8:	d006      	beq.n	800ffe8 <tcp_receive+0x7c4>
 800ffda:	4b36      	ldr	r3, [pc, #216]	@ (80100b4 <tcp_receive+0x890>)
 800ffdc:	f240 52cb 	movw	r2, #1483	@ 0x5cb
 800ffe0:	4935      	ldr	r1, [pc, #212]	@ (80100b8 <tcp_receive+0x894>)
 800ffe2:	4836      	ldr	r0, [pc, #216]	@ (80100bc <tcp_receive+0x898>)
 800ffe4:	f004 ff34 	bl	8014e50 <iprintf>
        }
#if TCP_QUEUE_OOSEQ
        /* Received in-sequence data, adjust ooseq data if:
           - FIN has been received or
           - inseq overlaps with ooseq */
        if (pcb->ooseq != NULL) {
 800ffe8:	687b      	ldr	r3, [r7, #4]
 800ffea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800ffec:	2b00      	cmp	r3, #0
 800ffee:	f000 80e6 	beq.w	80101be <tcp_receive+0x99a>
          if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 800fff2:	4b2e      	ldr	r3, [pc, #184]	@ (80100ac <tcp_receive+0x888>)
 800fff4:	68db      	ldr	r3, [r3, #12]
 800fff6:	899b      	ldrh	r3, [r3, #12]
 800fff8:	b29b      	uxth	r3, r3
 800fffa:	4618      	mov	r0, r3
 800fffc:	f7fa fe8e 	bl	800ad1c <lwip_htons>
 8010000:	4603      	mov	r3, r0
 8010002:	b2db      	uxtb	r3, r3
 8010004:	f003 0301 	and.w	r3, r3, #1
 8010008:	2b00      	cmp	r3, #0
 801000a:	d010      	beq.n	801002e <tcp_receive+0x80a>
            LWIP_DEBUGF(TCP_INPUT_DEBUG,
                        ("tcp_receive: received in-order FIN, binning ooseq queue\n"));
            /* Received in-order FIN means anything that was received
             * out of order must now have been received in-order, so
             * bin the ooseq queue */
            while (pcb->ooseq != NULL) {
 801000c:	e00a      	b.n	8010024 <tcp_receive+0x800>
              struct tcp_seg *old_ooseq = pcb->ooseq;
 801000e:	687b      	ldr	r3, [r7, #4]
 8010010:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010012:	60fb      	str	r3, [r7, #12]
              pcb->ooseq = pcb->ooseq->next;
 8010014:	687b      	ldr	r3, [r7, #4]
 8010016:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010018:	681a      	ldr	r2, [r3, #0]
 801001a:	687b      	ldr	r3, [r7, #4]
 801001c:	675a      	str	r2, [r3, #116]	@ 0x74
              tcp_seg_free(old_ooseq);
 801001e:	68f8      	ldr	r0, [r7, #12]
 8010020:	f7fd fd93 	bl	800db4a <tcp_seg_free>
            while (pcb->ooseq != NULL) {
 8010024:	687b      	ldr	r3, [r7, #4]
 8010026:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010028:	2b00      	cmp	r3, #0
 801002a:	d1f0      	bne.n	801000e <tcp_receive+0x7ea>
 801002c:	e0c7      	b.n	80101be <tcp_receive+0x99a>
            }
          } else {
            struct tcp_seg *next = pcb->ooseq;
 801002e:	687b      	ldr	r3, [r7, #4]
 8010030:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010032:	63fb      	str	r3, [r7, #60]	@ 0x3c
            /* Remove all segments on ooseq that are covered by inseg already.
             * FIN is copied from ooseq to inseg if present. */
            while (next &&
 8010034:	e051      	b.n	80100da <tcp_receive+0x8b6>
                   TCP_SEQ_GEQ(seqno + tcplen,
                               next->tcphdr->seqno + next->len)) {
              struct tcp_seg *tmp;
              /* inseg cannot have FIN here (already processed above) */
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8010036:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010038:	68db      	ldr	r3, [r3, #12]
 801003a:	899b      	ldrh	r3, [r3, #12]
 801003c:	b29b      	uxth	r3, r3
 801003e:	4618      	mov	r0, r3
 8010040:	f7fa fe6c 	bl	800ad1c <lwip_htons>
 8010044:	4603      	mov	r3, r0
 8010046:	b2db      	uxtb	r3, r3
 8010048:	f003 0301 	and.w	r3, r3, #1
 801004c:	2b00      	cmp	r3, #0
 801004e:	d03c      	beq.n	80100ca <tcp_receive+0x8a6>
                  (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) == 0) {
 8010050:	4b16      	ldr	r3, [pc, #88]	@ (80100ac <tcp_receive+0x888>)
 8010052:	68db      	ldr	r3, [r3, #12]
 8010054:	899b      	ldrh	r3, [r3, #12]
 8010056:	b29b      	uxth	r3, r3
 8010058:	4618      	mov	r0, r3
 801005a:	f7fa fe5f 	bl	800ad1c <lwip_htons>
 801005e:	4603      	mov	r3, r0
 8010060:	b2db      	uxtb	r3, r3
 8010062:	f003 0302 	and.w	r3, r3, #2
              if ((TCPH_FLAGS(next->tcphdr) & TCP_FIN) != 0 &&
 8010066:	2b00      	cmp	r3, #0
 8010068:	d12f      	bne.n	80100ca <tcp_receive+0x8a6>
                TCPH_SET_FLAG(inseg.tcphdr, TCP_FIN);
 801006a:	4b10      	ldr	r3, [pc, #64]	@ (80100ac <tcp_receive+0x888>)
 801006c:	68db      	ldr	r3, [r3, #12]
 801006e:	899b      	ldrh	r3, [r3, #12]
 8010070:	b29c      	uxth	r4, r3
 8010072:	2001      	movs	r0, #1
 8010074:	f7fa fe52 	bl	800ad1c <lwip_htons>
 8010078:	4603      	mov	r3, r0
 801007a:	461a      	mov	r2, r3
 801007c:	4b0b      	ldr	r3, [pc, #44]	@ (80100ac <tcp_receive+0x888>)
 801007e:	68db      	ldr	r3, [r3, #12]
 8010080:	4322      	orrs	r2, r4
 8010082:	b292      	uxth	r2, r2
 8010084:	819a      	strh	r2, [r3, #12]
                tcplen = TCP_TCPLEN(&inseg);
 8010086:	4b09      	ldr	r3, [pc, #36]	@ (80100ac <tcp_receive+0x888>)
 8010088:	891c      	ldrh	r4, [r3, #8]
 801008a:	4b08      	ldr	r3, [pc, #32]	@ (80100ac <tcp_receive+0x888>)
 801008c:	68db      	ldr	r3, [r3, #12]
 801008e:	899b      	ldrh	r3, [r3, #12]
 8010090:	b29b      	uxth	r3, r3
 8010092:	4618      	mov	r0, r3
 8010094:	f7fa fe42 	bl	800ad1c <lwip_htons>
 8010098:	4603      	mov	r3, r0
 801009a:	b2db      	uxtb	r3, r3
 801009c:	f003 0303 	and.w	r3, r3, #3
 80100a0:	2b00      	cmp	r3, #0
 80100a2:	d00d      	beq.n	80100c0 <tcp_receive+0x89c>
 80100a4:	2301      	movs	r3, #1
 80100a6:	e00c      	b.n	80100c2 <tcp_receive+0x89e>
 80100a8:	24007d70 	.word	0x24007d70
 80100ac:	24007d50 	.word	0x24007d50
 80100b0:	24007d7a 	.word	0x24007d7a
 80100b4:	08016fdc 	.word	0x08016fdc
 80100b8:	08017384 	.word	0x08017384
 80100bc:	08017028 	.word	0x08017028
 80100c0:	2300      	movs	r3, #0
 80100c2:	4423      	add	r3, r4
 80100c4:	b29a      	uxth	r2, r3
 80100c6:	4b98      	ldr	r3, [pc, #608]	@ (8010328 <tcp_receive+0xb04>)
 80100c8:	801a      	strh	r2, [r3, #0]
              }
              tmp = next;
 80100ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80100cc:	613b      	str	r3, [r7, #16]
              next = next->next;
 80100ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80100d0:	681b      	ldr	r3, [r3, #0]
 80100d2:	63fb      	str	r3, [r7, #60]	@ 0x3c
              tcp_seg_free(tmp);
 80100d4:	6938      	ldr	r0, [r7, #16]
 80100d6:	f7fd fd38 	bl	800db4a <tcp_seg_free>
            while (next &&
 80100da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80100dc:	2b00      	cmp	r3, #0
 80100de:	d00e      	beq.n	80100fe <tcp_receive+0x8da>
                   TCP_SEQ_GEQ(seqno + tcplen,
 80100e0:	4b91      	ldr	r3, [pc, #580]	@ (8010328 <tcp_receive+0xb04>)
 80100e2:	881b      	ldrh	r3, [r3, #0]
 80100e4:	461a      	mov	r2, r3
 80100e6:	4b91      	ldr	r3, [pc, #580]	@ (801032c <tcp_receive+0xb08>)
 80100e8:	681b      	ldr	r3, [r3, #0]
 80100ea:	441a      	add	r2, r3
 80100ec:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80100ee:	68db      	ldr	r3, [r3, #12]
 80100f0:	685b      	ldr	r3, [r3, #4]
 80100f2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80100f4:	8909      	ldrh	r1, [r1, #8]
 80100f6:	440b      	add	r3, r1
 80100f8:	1ad3      	subs	r3, r2, r3
            while (next &&
 80100fa:	2b00      	cmp	r3, #0
 80100fc:	da9b      	bge.n	8010036 <tcp_receive+0x812>
            }
            /* Now trim right side of inseg if it overlaps with the first
             * segment on ooseq */
            if (next &&
 80100fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010100:	2b00      	cmp	r3, #0
 8010102:	d059      	beq.n	80101b8 <tcp_receive+0x994>
                TCP_SEQ_GT(seqno + tcplen,
 8010104:	4b88      	ldr	r3, [pc, #544]	@ (8010328 <tcp_receive+0xb04>)
 8010106:	881b      	ldrh	r3, [r3, #0]
 8010108:	461a      	mov	r2, r3
 801010a:	4b88      	ldr	r3, [pc, #544]	@ (801032c <tcp_receive+0xb08>)
 801010c:	681b      	ldr	r3, [r3, #0]
 801010e:	441a      	add	r2, r3
 8010110:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8010112:	68db      	ldr	r3, [r3, #12]
 8010114:	685b      	ldr	r3, [r3, #4]
 8010116:	1ad3      	subs	r3, r2, r3
            if (next &&
 8010118:	2b00      	cmp	r3, #0
 801011a:	dd4d      	ble.n	80101b8 <tcp_receive+0x994>
                           next->tcphdr->seqno)) {
              /* inseg cannot have FIN here (already processed above) */
              inseg.len = (u16_t)(next->tcphdr->seqno - seqno);
 801011c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801011e:	68db      	ldr	r3, [r3, #12]
 8010120:	685b      	ldr	r3, [r3, #4]
 8010122:	b29a      	uxth	r2, r3
 8010124:	4b81      	ldr	r3, [pc, #516]	@ (801032c <tcp_receive+0xb08>)
 8010126:	681b      	ldr	r3, [r3, #0]
 8010128:	b29b      	uxth	r3, r3
 801012a:	1ad3      	subs	r3, r2, r3
 801012c:	b29a      	uxth	r2, r3
 801012e:	4b80      	ldr	r3, [pc, #512]	@ (8010330 <tcp_receive+0xb0c>)
 8010130:	811a      	strh	r2, [r3, #8]
              if (TCPH_FLAGS(inseg.tcphdr) & TCP_SYN) {
 8010132:	4b7f      	ldr	r3, [pc, #508]	@ (8010330 <tcp_receive+0xb0c>)
 8010134:	68db      	ldr	r3, [r3, #12]
 8010136:	899b      	ldrh	r3, [r3, #12]
 8010138:	b29b      	uxth	r3, r3
 801013a:	4618      	mov	r0, r3
 801013c:	f7fa fdee 	bl	800ad1c <lwip_htons>
 8010140:	4603      	mov	r3, r0
 8010142:	b2db      	uxtb	r3, r3
 8010144:	f003 0302 	and.w	r3, r3, #2
 8010148:	2b00      	cmp	r3, #0
 801014a:	d005      	beq.n	8010158 <tcp_receive+0x934>
                inseg.len -= 1;
 801014c:	4b78      	ldr	r3, [pc, #480]	@ (8010330 <tcp_receive+0xb0c>)
 801014e:	891b      	ldrh	r3, [r3, #8]
 8010150:	3b01      	subs	r3, #1
 8010152:	b29a      	uxth	r2, r3
 8010154:	4b76      	ldr	r3, [pc, #472]	@ (8010330 <tcp_receive+0xb0c>)
 8010156:	811a      	strh	r2, [r3, #8]
              }
              pbuf_realloc(inseg.p, inseg.len);
 8010158:	4b75      	ldr	r3, [pc, #468]	@ (8010330 <tcp_receive+0xb0c>)
 801015a:	685b      	ldr	r3, [r3, #4]
 801015c:	4a74      	ldr	r2, [pc, #464]	@ (8010330 <tcp_receive+0xb0c>)
 801015e:	8912      	ldrh	r2, [r2, #8]
 8010160:	4611      	mov	r1, r2
 8010162:	4618      	mov	r0, r3
 8010164:	f7fc f8ec 	bl	800c340 <pbuf_realloc>
              tcplen = TCP_TCPLEN(&inseg);
 8010168:	4b71      	ldr	r3, [pc, #452]	@ (8010330 <tcp_receive+0xb0c>)
 801016a:	891c      	ldrh	r4, [r3, #8]
 801016c:	4b70      	ldr	r3, [pc, #448]	@ (8010330 <tcp_receive+0xb0c>)
 801016e:	68db      	ldr	r3, [r3, #12]
 8010170:	899b      	ldrh	r3, [r3, #12]
 8010172:	b29b      	uxth	r3, r3
 8010174:	4618      	mov	r0, r3
 8010176:	f7fa fdd1 	bl	800ad1c <lwip_htons>
 801017a:	4603      	mov	r3, r0
 801017c:	b2db      	uxtb	r3, r3
 801017e:	f003 0303 	and.w	r3, r3, #3
 8010182:	2b00      	cmp	r3, #0
 8010184:	d001      	beq.n	801018a <tcp_receive+0x966>
 8010186:	2301      	movs	r3, #1
 8010188:	e000      	b.n	801018c <tcp_receive+0x968>
 801018a:	2300      	movs	r3, #0
 801018c:	4423      	add	r3, r4
 801018e:	b29a      	uxth	r2, r3
 8010190:	4b65      	ldr	r3, [pc, #404]	@ (8010328 <tcp_receive+0xb04>)
 8010192:	801a      	strh	r2, [r3, #0]
              LWIP_ASSERT("tcp_receive: segment not trimmed correctly to ooseq queue\n",
 8010194:	4b64      	ldr	r3, [pc, #400]	@ (8010328 <tcp_receive+0xb04>)
 8010196:	881b      	ldrh	r3, [r3, #0]
 8010198:	461a      	mov	r2, r3
 801019a:	4b64      	ldr	r3, [pc, #400]	@ (801032c <tcp_receive+0xb08>)
 801019c:	681b      	ldr	r3, [r3, #0]
 801019e:	441a      	add	r2, r3
 80101a0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80101a2:	68db      	ldr	r3, [r3, #12]
 80101a4:	685b      	ldr	r3, [r3, #4]
 80101a6:	429a      	cmp	r2, r3
 80101a8:	d006      	beq.n	80101b8 <tcp_receive+0x994>
 80101aa:	4b62      	ldr	r3, [pc, #392]	@ (8010334 <tcp_receive+0xb10>)
 80101ac:	f240 52fc 	movw	r2, #1532	@ 0x5fc
 80101b0:	4961      	ldr	r1, [pc, #388]	@ (8010338 <tcp_receive+0xb14>)
 80101b2:	4862      	ldr	r0, [pc, #392]	@ (801033c <tcp_receive+0xb18>)
 80101b4:	f004 fe4c 	bl	8014e50 <iprintf>
                          (seqno + tcplen) == next->tcphdr->seqno);
            }
            pcb->ooseq = next;
 80101b8:	687b      	ldr	r3, [r7, #4]
 80101ba:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80101bc:	675a      	str	r2, [r3, #116]	@ 0x74
          }
        }
#endif /* TCP_QUEUE_OOSEQ */

        pcb->rcv_nxt = seqno + tcplen;
 80101be:	4b5a      	ldr	r3, [pc, #360]	@ (8010328 <tcp_receive+0xb04>)
 80101c0:	881b      	ldrh	r3, [r3, #0]
 80101c2:	461a      	mov	r2, r3
 80101c4:	4b59      	ldr	r3, [pc, #356]	@ (801032c <tcp_receive+0xb08>)
 80101c6:	681b      	ldr	r3, [r3, #0]
 80101c8:	441a      	add	r2, r3
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update the receiver's (our) window. */
        LWIP_ASSERT("tcp_receive: tcplen > rcv_wnd\n", pcb->rcv_wnd >= tcplen);
 80101ce:	687b      	ldr	r3, [r7, #4]
 80101d0:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80101d2:	4b55      	ldr	r3, [pc, #340]	@ (8010328 <tcp_receive+0xb04>)
 80101d4:	881b      	ldrh	r3, [r3, #0]
 80101d6:	429a      	cmp	r2, r3
 80101d8:	d206      	bcs.n	80101e8 <tcp_receive+0x9c4>
 80101da:	4b56      	ldr	r3, [pc, #344]	@ (8010334 <tcp_receive+0xb10>)
 80101dc:	f240 6207 	movw	r2, #1543	@ 0x607
 80101e0:	4957      	ldr	r1, [pc, #348]	@ (8010340 <tcp_receive+0xb1c>)
 80101e2:	4856      	ldr	r0, [pc, #344]	@ (801033c <tcp_receive+0xb18>)
 80101e4:	f004 fe34 	bl	8014e50 <iprintf>
        pcb->rcv_wnd -= tcplen;
 80101e8:	687b      	ldr	r3, [r7, #4]
 80101ea:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80101ec:	4b4e      	ldr	r3, [pc, #312]	@ (8010328 <tcp_receive+0xb04>)
 80101ee:	881b      	ldrh	r3, [r3, #0]
 80101f0:	1ad3      	subs	r3, r2, r3
 80101f2:	b29a      	uxth	r2, r3
 80101f4:	687b      	ldr	r3, [r7, #4]
 80101f6:	851a      	strh	r2, [r3, #40]	@ 0x28

        tcp_update_rcv_ann_wnd(pcb);
 80101f8:	6878      	ldr	r0, [r7, #4]
 80101fa:	f7fc ffc5 	bl	800d188 <tcp_update_rcv_ann_wnd>
           chains its data on this pbuf as well.

           If the segment was a FIN, we set the TF_GOT_FIN flag that will
           be used to indicate to the application that the remote side has
           closed its end of the connection. */
        if (inseg.p->tot_len > 0) {
 80101fe:	4b4c      	ldr	r3, [pc, #304]	@ (8010330 <tcp_receive+0xb0c>)
 8010200:	685b      	ldr	r3, [r3, #4]
 8010202:	891b      	ldrh	r3, [r3, #8]
 8010204:	2b00      	cmp	r3, #0
 8010206:	d006      	beq.n	8010216 <tcp_receive+0x9f2>
          recv_data = inseg.p;
 8010208:	4b49      	ldr	r3, [pc, #292]	@ (8010330 <tcp_receive+0xb0c>)
 801020a:	685b      	ldr	r3, [r3, #4]
 801020c:	4a4d      	ldr	r2, [pc, #308]	@ (8010344 <tcp_receive+0xb20>)
 801020e:	6013      	str	r3, [r2, #0]
          /* Since this pbuf now is the responsibility of the
             application, we delete our reference to it so that we won't
             (mistakingly) deallocate it. */
          inseg.p = NULL;
 8010210:	4b47      	ldr	r3, [pc, #284]	@ (8010330 <tcp_receive+0xb0c>)
 8010212:	2200      	movs	r2, #0
 8010214:	605a      	str	r2, [r3, #4]
        }
        if (TCPH_FLAGS(inseg.tcphdr) & TCP_FIN) {
 8010216:	4b46      	ldr	r3, [pc, #280]	@ (8010330 <tcp_receive+0xb0c>)
 8010218:	68db      	ldr	r3, [r3, #12]
 801021a:	899b      	ldrh	r3, [r3, #12]
 801021c:	b29b      	uxth	r3, r3
 801021e:	4618      	mov	r0, r3
 8010220:	f7fa fd7c 	bl	800ad1c <lwip_htons>
 8010224:	4603      	mov	r3, r0
 8010226:	b2db      	uxtb	r3, r3
 8010228:	f003 0301 	and.w	r3, r3, #1
 801022c:	2b00      	cmp	r3, #0
 801022e:	f000 80b8 	beq.w	80103a2 <tcp_receive+0xb7e>
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: received FIN.\n"));
          recv_flags |= TF_GOT_FIN;
 8010232:	4b45      	ldr	r3, [pc, #276]	@ (8010348 <tcp_receive+0xb24>)
 8010234:	781b      	ldrb	r3, [r3, #0]
 8010236:	f043 0320 	orr.w	r3, r3, #32
 801023a:	b2da      	uxtb	r2, r3
 801023c:	4b42      	ldr	r3, [pc, #264]	@ (8010348 <tcp_receive+0xb24>)
 801023e:	701a      	strb	r2, [r3, #0]
        }

#if TCP_QUEUE_OOSEQ
        /* We now check if we have segments on the ->ooseq queue that
           are now in sequence. */
        while (pcb->ooseq != NULL &&
 8010240:	e0af      	b.n	80103a2 <tcp_receive+0xb7e>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {

          struct tcp_seg *cseg = pcb->ooseq;
 8010242:	687b      	ldr	r3, [r7, #4]
 8010244:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010246:	60bb      	str	r3, [r7, #8]
          seqno = pcb->ooseq->tcphdr->seqno;
 8010248:	687b      	ldr	r3, [r7, #4]
 801024a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 801024c:	68db      	ldr	r3, [r3, #12]
 801024e:	685b      	ldr	r3, [r3, #4]
 8010250:	4a36      	ldr	r2, [pc, #216]	@ (801032c <tcp_receive+0xb08>)
 8010252:	6013      	str	r3, [r2, #0]

          pcb->rcv_nxt += TCP_TCPLEN(cseg);
 8010254:	68bb      	ldr	r3, [r7, #8]
 8010256:	891b      	ldrh	r3, [r3, #8]
 8010258:	461c      	mov	r4, r3
 801025a:	68bb      	ldr	r3, [r7, #8]
 801025c:	68db      	ldr	r3, [r3, #12]
 801025e:	899b      	ldrh	r3, [r3, #12]
 8010260:	b29b      	uxth	r3, r3
 8010262:	4618      	mov	r0, r3
 8010264:	f7fa fd5a 	bl	800ad1c <lwip_htons>
 8010268:	4603      	mov	r3, r0
 801026a:	b2db      	uxtb	r3, r3
 801026c:	f003 0303 	and.w	r3, r3, #3
 8010270:	2b00      	cmp	r3, #0
 8010272:	d001      	beq.n	8010278 <tcp_receive+0xa54>
 8010274:	2301      	movs	r3, #1
 8010276:	e000      	b.n	801027a <tcp_receive+0xa56>
 8010278:	2300      	movs	r3, #0
 801027a:	191a      	adds	r2, r3, r4
 801027c:	687b      	ldr	r3, [r7, #4]
 801027e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010280:	441a      	add	r2, r3
 8010282:	687b      	ldr	r3, [r7, #4]
 8010284:	625a      	str	r2, [r3, #36]	@ 0x24
          LWIP_ASSERT("tcp_receive: ooseq tcplen > rcv_wnd\n",
 8010286:	687b      	ldr	r3, [r7, #4]
 8010288:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801028a:	461c      	mov	r4, r3
 801028c:	68bb      	ldr	r3, [r7, #8]
 801028e:	891b      	ldrh	r3, [r3, #8]
 8010290:	461d      	mov	r5, r3
 8010292:	68bb      	ldr	r3, [r7, #8]
 8010294:	68db      	ldr	r3, [r3, #12]
 8010296:	899b      	ldrh	r3, [r3, #12]
 8010298:	b29b      	uxth	r3, r3
 801029a:	4618      	mov	r0, r3
 801029c:	f7fa fd3e 	bl	800ad1c <lwip_htons>
 80102a0:	4603      	mov	r3, r0
 80102a2:	b2db      	uxtb	r3, r3
 80102a4:	f003 0303 	and.w	r3, r3, #3
 80102a8:	2b00      	cmp	r3, #0
 80102aa:	d001      	beq.n	80102b0 <tcp_receive+0xa8c>
 80102ac:	2301      	movs	r3, #1
 80102ae:	e000      	b.n	80102b2 <tcp_receive+0xa8e>
 80102b0:	2300      	movs	r3, #0
 80102b2:	442b      	add	r3, r5
 80102b4:	429c      	cmp	r4, r3
 80102b6:	d206      	bcs.n	80102c6 <tcp_receive+0xaa2>
 80102b8:	4b1e      	ldr	r3, [pc, #120]	@ (8010334 <tcp_receive+0xb10>)
 80102ba:	f240 622b 	movw	r2, #1579	@ 0x62b
 80102be:	4923      	ldr	r1, [pc, #140]	@ (801034c <tcp_receive+0xb28>)
 80102c0:	481e      	ldr	r0, [pc, #120]	@ (801033c <tcp_receive+0xb18>)
 80102c2:	f004 fdc5 	bl	8014e50 <iprintf>
                      pcb->rcv_wnd >= TCP_TCPLEN(cseg));
          pcb->rcv_wnd -= TCP_TCPLEN(cseg);
 80102c6:	68bb      	ldr	r3, [r7, #8]
 80102c8:	891b      	ldrh	r3, [r3, #8]
 80102ca:	461c      	mov	r4, r3
 80102cc:	68bb      	ldr	r3, [r7, #8]
 80102ce:	68db      	ldr	r3, [r3, #12]
 80102d0:	899b      	ldrh	r3, [r3, #12]
 80102d2:	b29b      	uxth	r3, r3
 80102d4:	4618      	mov	r0, r3
 80102d6:	f7fa fd21 	bl	800ad1c <lwip_htons>
 80102da:	4603      	mov	r3, r0
 80102dc:	b2db      	uxtb	r3, r3
 80102de:	f003 0303 	and.w	r3, r3, #3
 80102e2:	2b00      	cmp	r3, #0
 80102e4:	d001      	beq.n	80102ea <tcp_receive+0xac6>
 80102e6:	2301      	movs	r3, #1
 80102e8:	e000      	b.n	80102ec <tcp_receive+0xac8>
 80102ea:	2300      	movs	r3, #0
 80102ec:	1919      	adds	r1, r3, r4
 80102ee:	687b      	ldr	r3, [r7, #4]
 80102f0:	8d1a      	ldrh	r2, [r3, #40]	@ 0x28
 80102f2:	b28b      	uxth	r3, r1
 80102f4:	1ad3      	subs	r3, r2, r3
 80102f6:	b29a      	uxth	r2, r3
 80102f8:	687b      	ldr	r3, [r7, #4]
 80102fa:	851a      	strh	r2, [r3, #40]	@ 0x28

          tcp_update_rcv_ann_wnd(pcb);
 80102fc:	6878      	ldr	r0, [r7, #4]
 80102fe:	f7fc ff43 	bl	800d188 <tcp_update_rcv_ann_wnd>

          if (cseg->p->tot_len > 0) {
 8010302:	68bb      	ldr	r3, [r7, #8]
 8010304:	685b      	ldr	r3, [r3, #4]
 8010306:	891b      	ldrh	r3, [r3, #8]
 8010308:	2b00      	cmp	r3, #0
 801030a:	d028      	beq.n	801035e <tcp_receive+0xb3a>
            /* Chain this pbuf onto the pbuf that we will pass to
               the application. */
            /* With window scaling, this can overflow recv_data->tot_len, but
               that's not a problem since we explicitly fix that before passing
               recv_data to the application. */
            if (recv_data) {
 801030c:	4b0d      	ldr	r3, [pc, #52]	@ (8010344 <tcp_receive+0xb20>)
 801030e:	681b      	ldr	r3, [r3, #0]
 8010310:	2b00      	cmp	r3, #0
 8010312:	d01d      	beq.n	8010350 <tcp_receive+0xb2c>
              pbuf_cat(recv_data, cseg->p);
 8010314:	4b0b      	ldr	r3, [pc, #44]	@ (8010344 <tcp_receive+0xb20>)
 8010316:	681a      	ldr	r2, [r3, #0]
 8010318:	68bb      	ldr	r3, [r7, #8]
 801031a:	685b      	ldr	r3, [r3, #4]
 801031c:	4619      	mov	r1, r3
 801031e:	4610      	mov	r0, r2
 8010320:	f7fc fa60 	bl	800c7e4 <pbuf_cat>
 8010324:	e018      	b.n	8010358 <tcp_receive+0xb34>
 8010326:	bf00      	nop
 8010328:	24007d7a 	.word	0x24007d7a
 801032c:	24007d70 	.word	0x24007d70
 8010330:	24007d50 	.word	0x24007d50
 8010334:	08016fdc 	.word	0x08016fdc
 8010338:	080173bc 	.word	0x080173bc
 801033c:	08017028 	.word	0x08017028
 8010340:	080173f8 	.word	0x080173f8
 8010344:	24007d80 	.word	0x24007d80
 8010348:	24007d7d 	.word	0x24007d7d
 801034c:	08017418 	.word	0x08017418
            } else {
              recv_data = cseg->p;
 8010350:	68bb      	ldr	r3, [r7, #8]
 8010352:	685b      	ldr	r3, [r3, #4]
 8010354:	4a70      	ldr	r2, [pc, #448]	@ (8010518 <tcp_receive+0xcf4>)
 8010356:	6013      	str	r3, [r2, #0]
            }
            cseg->p = NULL;
 8010358:	68bb      	ldr	r3, [r7, #8]
 801035a:	2200      	movs	r2, #0
 801035c:	605a      	str	r2, [r3, #4]
          }
          if (TCPH_FLAGS(cseg->tcphdr) & TCP_FIN) {
 801035e:	68bb      	ldr	r3, [r7, #8]
 8010360:	68db      	ldr	r3, [r3, #12]
 8010362:	899b      	ldrh	r3, [r3, #12]
 8010364:	b29b      	uxth	r3, r3
 8010366:	4618      	mov	r0, r3
 8010368:	f7fa fcd8 	bl	800ad1c <lwip_htons>
 801036c:	4603      	mov	r3, r0
 801036e:	b2db      	uxtb	r3, r3
 8010370:	f003 0301 	and.w	r3, r3, #1
 8010374:	2b00      	cmp	r3, #0
 8010376:	d00d      	beq.n	8010394 <tcp_receive+0xb70>
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_receive: dequeued FIN.\n"));
            recv_flags |= TF_GOT_FIN;
 8010378:	4b68      	ldr	r3, [pc, #416]	@ (801051c <tcp_receive+0xcf8>)
 801037a:	781b      	ldrb	r3, [r3, #0]
 801037c:	f043 0320 	orr.w	r3, r3, #32
 8010380:	b2da      	uxtb	r2, r3
 8010382:	4b66      	ldr	r3, [pc, #408]	@ (801051c <tcp_receive+0xcf8>)
 8010384:	701a      	strb	r2, [r3, #0]
            if (pcb->state == ESTABLISHED) { /* force passive close or we can move to active close */
 8010386:	687b      	ldr	r3, [r7, #4]
 8010388:	7d1b      	ldrb	r3, [r3, #20]
 801038a:	2b04      	cmp	r3, #4
 801038c:	d102      	bne.n	8010394 <tcp_receive+0xb70>
              pcb->state = CLOSE_WAIT;
 801038e:	687b      	ldr	r3, [r7, #4]
 8010390:	2207      	movs	r2, #7
 8010392:	751a      	strb	r2, [r3, #20]
            }
          }

          pcb->ooseq = cseg->next;
 8010394:	68bb      	ldr	r3, [r7, #8]
 8010396:	681a      	ldr	r2, [r3, #0]
 8010398:	687b      	ldr	r3, [r7, #4]
 801039a:	675a      	str	r2, [r3, #116]	@ 0x74
          tcp_seg_free(cseg);
 801039c:	68b8      	ldr	r0, [r7, #8]
 801039e:	f7fd fbd4 	bl	800db4a <tcp_seg_free>
        while (pcb->ooseq != NULL &&
 80103a2:	687b      	ldr	r3, [r7, #4]
 80103a4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80103a6:	2b00      	cmp	r3, #0
 80103a8:	d008      	beq.n	80103bc <tcp_receive+0xb98>
               pcb->ooseq->tcphdr->seqno == pcb->rcv_nxt) {
 80103aa:	687b      	ldr	r3, [r7, #4]
 80103ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80103ae:	68db      	ldr	r3, [r3, #12]
 80103b0:	685a      	ldr	r2, [r3, #4]
 80103b2:	687b      	ldr	r3, [r7, #4]
 80103b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        while (pcb->ooseq != NULL &&
 80103b6:	429a      	cmp	r2, r3
 80103b8:	f43f af43 	beq.w	8010242 <tcp_receive+0xa1e>
#endif /* LWIP_TCP_SACK_OUT */
#endif /* TCP_QUEUE_OOSEQ */


        /* Acknowledge the segment(s). */
        tcp_ack(pcb);
 80103bc:	687b      	ldr	r3, [r7, #4]
 80103be:	8b5b      	ldrh	r3, [r3, #26]
 80103c0:	f003 0301 	and.w	r3, r3, #1
 80103c4:	2b00      	cmp	r3, #0
 80103c6:	d00e      	beq.n	80103e6 <tcp_receive+0xbc2>
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	8b5b      	ldrh	r3, [r3, #26]
 80103cc:	f023 0301 	bic.w	r3, r3, #1
 80103d0:	b29a      	uxth	r2, r3
 80103d2:	687b      	ldr	r3, [r7, #4]
 80103d4:	835a      	strh	r2, [r3, #26]
 80103d6:	687b      	ldr	r3, [r7, #4]
 80103d8:	8b5b      	ldrh	r3, [r3, #26]
 80103da:	f043 0302 	orr.w	r3, r3, #2
 80103de:	b29a      	uxth	r2, r3
 80103e0:	687b      	ldr	r3, [r7, #4]
 80103e2:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80103e4:	e187      	b.n	80106f6 <tcp_receive+0xed2>
        tcp_ack(pcb);
 80103e6:	687b      	ldr	r3, [r7, #4]
 80103e8:	8b5b      	ldrh	r3, [r3, #26]
 80103ea:	f043 0301 	orr.w	r3, r3, #1
 80103ee:	b29a      	uxth	r2, r3
 80103f0:	687b      	ldr	r3, [r7, #4]
 80103f2:	835a      	strh	r2, [r3, #26]
      if (pcb->rcv_nxt == seqno) {
 80103f4:	e17f      	b.n	80106f6 <tcp_receive+0xed2>
      } else {
        /* We get here if the incoming segment is out-of-sequence. */

#if TCP_QUEUE_OOSEQ
        /* We queue the segment on the ->ooseq queue. */
        if (pcb->ooseq == NULL) {
 80103f6:	687b      	ldr	r3, [r7, #4]
 80103f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80103fa:	2b00      	cmp	r3, #0
 80103fc:	d106      	bne.n	801040c <tcp_receive+0xbe8>
          pcb->ooseq = tcp_seg_copy(&inseg);
 80103fe:	4848      	ldr	r0, [pc, #288]	@ (8010520 <tcp_receive+0xcfc>)
 8010400:	f7fd fbbc 	bl	800db7c <tcp_seg_copy>
 8010404:	4602      	mov	r2, r0
 8010406:	687b      	ldr	r3, [r7, #4]
 8010408:	675a      	str	r2, [r3, #116]	@ 0x74
 801040a:	e16c      	b.n	80106e6 <tcp_receive+0xec2>
#if LWIP_TCP_SACK_OUT
          /* This is the left edge of the lowest possible SACK range.
             It may start before the newly received segment (possibly adjusted below). */
          u32_t sackbeg = TCP_SEQ_LT(seqno, pcb->ooseq->tcphdr->seqno) ? seqno : pcb->ooseq->tcphdr->seqno;
#endif /* LWIP_TCP_SACK_OUT */
          struct tcp_seg *next, *prev = NULL;
 801040c:	2300      	movs	r3, #0
 801040e:	637b      	str	r3, [r7, #52]	@ 0x34
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 8010410:	687b      	ldr	r3, [r7, #4]
 8010412:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8010414:	63bb      	str	r3, [r7, #56]	@ 0x38
 8010416:	e156      	b.n	80106c6 <tcp_receive+0xea2>
            if (seqno == next->tcphdr->seqno) {
 8010418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801041a:	68db      	ldr	r3, [r3, #12]
 801041c:	685a      	ldr	r2, [r3, #4]
 801041e:	4b41      	ldr	r3, [pc, #260]	@ (8010524 <tcp_receive+0xd00>)
 8010420:	681b      	ldr	r3, [r3, #0]
 8010422:	429a      	cmp	r2, r3
 8010424:	d11d      	bne.n	8010462 <tcp_receive+0xc3e>
              /* The sequence number of the incoming segment is the
                 same as the sequence number of the segment on
                 ->ooseq. We check the lengths to see which one to
                 discard. */
              if (inseg.len > next->len) {
 8010426:	4b3e      	ldr	r3, [pc, #248]	@ (8010520 <tcp_receive+0xcfc>)
 8010428:	891a      	ldrh	r2, [r3, #8]
 801042a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801042c:	891b      	ldrh	r3, [r3, #8]
 801042e:	429a      	cmp	r2, r3
 8010430:	f240 814e 	bls.w	80106d0 <tcp_receive+0xeac>
                /* The incoming segment is larger than the old
                   segment. We replace some segments with the new
                   one. */
                struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8010434:	483a      	ldr	r0, [pc, #232]	@ (8010520 <tcp_receive+0xcfc>)
 8010436:	f7fd fba1 	bl	800db7c <tcp_seg_copy>
 801043a:	6178      	str	r0, [r7, #20]
                if (cseg != NULL) {
 801043c:	697b      	ldr	r3, [r7, #20]
 801043e:	2b00      	cmp	r3, #0
 8010440:	f000 8148 	beq.w	80106d4 <tcp_receive+0xeb0>
                  if (prev != NULL) {
 8010444:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010446:	2b00      	cmp	r3, #0
 8010448:	d003      	beq.n	8010452 <tcp_receive+0xc2e>
                    prev->next = cseg;
 801044a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801044c:	697a      	ldr	r2, [r7, #20]
 801044e:	601a      	str	r2, [r3, #0]
 8010450:	e002      	b.n	8010458 <tcp_receive+0xc34>
                  } else {
                    pcb->ooseq = cseg;
 8010452:	687b      	ldr	r3, [r7, #4]
 8010454:	697a      	ldr	r2, [r7, #20]
 8010456:	675a      	str	r2, [r3, #116]	@ 0x74
                  }
                  tcp_oos_insert_segment(cseg, next);
 8010458:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801045a:	6978      	ldr	r0, [r7, #20]
 801045c:	f7ff f8de 	bl	800f61c <tcp_oos_insert_segment>
                }
                break;
 8010460:	e138      	b.n	80106d4 <tcp_receive+0xeb0>
                   segment was smaller than the old one; in either
                   case, we ditch the incoming segment. */
                break;
              }
            } else {
              if (prev == NULL) {
 8010462:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010464:	2b00      	cmp	r3, #0
 8010466:	d117      	bne.n	8010498 <tcp_receive+0xc74>
                if (TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {
 8010468:	4b2e      	ldr	r3, [pc, #184]	@ (8010524 <tcp_receive+0xd00>)
 801046a:	681a      	ldr	r2, [r3, #0]
 801046c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801046e:	68db      	ldr	r3, [r3, #12]
 8010470:	685b      	ldr	r3, [r3, #4]
 8010472:	1ad3      	subs	r3, r2, r3
 8010474:	2b00      	cmp	r3, #0
 8010476:	da57      	bge.n	8010528 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is lower
                     than the sequence number of the first segment on the
                     queue. We put the incoming segment first on the
                     queue. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 8010478:	4829      	ldr	r0, [pc, #164]	@ (8010520 <tcp_receive+0xcfc>)
 801047a:	f7fd fb7f 	bl	800db7c <tcp_seg_copy>
 801047e:	61b8      	str	r0, [r7, #24]
                  if (cseg != NULL) {
 8010480:	69bb      	ldr	r3, [r7, #24]
 8010482:	2b00      	cmp	r3, #0
 8010484:	f000 8128 	beq.w	80106d8 <tcp_receive+0xeb4>
                    pcb->ooseq = cseg;
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	69ba      	ldr	r2, [r7, #24]
 801048c:	675a      	str	r2, [r3, #116]	@ 0x74
                    tcp_oos_insert_segment(cseg, next);
 801048e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8010490:	69b8      	ldr	r0, [r7, #24]
 8010492:	f7ff f8c3 	bl	800f61c <tcp_oos_insert_segment>
                  }
                  break;
 8010496:	e11f      	b.n	80106d8 <tcp_receive+0xeb4>
                }
              } else {
                /*if (TCP_SEQ_LT(prev->tcphdr->seqno, seqno) &&
                  TCP_SEQ_LT(seqno, next->tcphdr->seqno)) {*/
                if (TCP_SEQ_BETWEEN(seqno, prev->tcphdr->seqno + 1, next->tcphdr->seqno - 1)) {
 8010498:	4b22      	ldr	r3, [pc, #136]	@ (8010524 <tcp_receive+0xd00>)
 801049a:	681a      	ldr	r2, [r3, #0]
 801049c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801049e:	68db      	ldr	r3, [r3, #12]
 80104a0:	685b      	ldr	r3, [r3, #4]
 80104a2:	1ad3      	subs	r3, r2, r3
 80104a4:	3b01      	subs	r3, #1
 80104a6:	2b00      	cmp	r3, #0
 80104a8:	db3e      	blt.n	8010528 <tcp_receive+0xd04>
 80104aa:	4b1e      	ldr	r3, [pc, #120]	@ (8010524 <tcp_receive+0xd00>)
 80104ac:	681a      	ldr	r2, [r3, #0]
 80104ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80104b0:	68db      	ldr	r3, [r3, #12]
 80104b2:	685b      	ldr	r3, [r3, #4]
 80104b4:	1ad3      	subs	r3, r2, r3
 80104b6:	3301      	adds	r3, #1
 80104b8:	2b00      	cmp	r3, #0
 80104ba:	dc35      	bgt.n	8010528 <tcp_receive+0xd04>
                  /* The sequence number of the incoming segment is in
                     between the sequence numbers of the previous and
                     the next segment on ->ooseq. We trim trim the previous
                     segment, delete next segments that included in received segment
                     and trim received, if needed. */
                  struct tcp_seg *cseg = tcp_seg_copy(&inseg);
 80104bc:	4818      	ldr	r0, [pc, #96]	@ (8010520 <tcp_receive+0xcfc>)
 80104be:	f7fd fb5d 	bl	800db7c <tcp_seg_copy>
 80104c2:	61f8      	str	r0, [r7, #28]
                  if (cseg != NULL) {
 80104c4:	69fb      	ldr	r3, [r7, #28]
 80104c6:	2b00      	cmp	r3, #0
 80104c8:	f000 8108 	beq.w	80106dc <tcp_receive+0xeb8>
                    if (TCP_SEQ_GT(prev->tcphdr->seqno + prev->len, seqno)) {
 80104cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80104ce:	68db      	ldr	r3, [r3, #12]
 80104d0:	685b      	ldr	r3, [r3, #4]
 80104d2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80104d4:	8912      	ldrh	r2, [r2, #8]
 80104d6:	441a      	add	r2, r3
 80104d8:	4b12      	ldr	r3, [pc, #72]	@ (8010524 <tcp_receive+0xd00>)
 80104da:	681b      	ldr	r3, [r3, #0]
 80104dc:	1ad3      	subs	r3, r2, r3
 80104de:	2b00      	cmp	r3, #0
 80104e0:	dd12      	ble.n	8010508 <tcp_receive+0xce4>
                      /* We need to trim the prev segment. */
                      prev->len = (u16_t)(seqno - prev->tcphdr->seqno);
 80104e2:	4b10      	ldr	r3, [pc, #64]	@ (8010524 <tcp_receive+0xd00>)
 80104e4:	681b      	ldr	r3, [r3, #0]
 80104e6:	b29a      	uxth	r2, r3
 80104e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80104ea:	68db      	ldr	r3, [r3, #12]
 80104ec:	685b      	ldr	r3, [r3, #4]
 80104ee:	b29b      	uxth	r3, r3
 80104f0:	1ad3      	subs	r3, r2, r3
 80104f2:	b29a      	uxth	r2, r3
 80104f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80104f6:	811a      	strh	r2, [r3, #8]
                      pbuf_realloc(prev->p, prev->len);
 80104f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80104fa:	685a      	ldr	r2, [r3, #4]
 80104fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80104fe:	891b      	ldrh	r3, [r3, #8]
 8010500:	4619      	mov	r1, r3
 8010502:	4610      	mov	r0, r2
 8010504:	f7fb ff1c 	bl	800c340 <pbuf_realloc>
                    }
                    prev->next = cseg;
 8010508:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801050a:	69fa      	ldr	r2, [r7, #28]
 801050c:	601a      	str	r2, [r3, #0]
                    tcp_oos_insert_segment(cseg, next);
 801050e:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8010510:	69f8      	ldr	r0, [r7, #28]
 8010512:	f7ff f883 	bl	800f61c <tcp_oos_insert_segment>
                  }
                  break;
 8010516:	e0e1      	b.n	80106dc <tcp_receive+0xeb8>
 8010518:	24007d80 	.word	0x24007d80
 801051c:	24007d7d 	.word	0x24007d7d
 8010520:	24007d50 	.word	0x24007d50
 8010524:	24007d70 	.word	0x24007d70
#endif /* LWIP_TCP_SACK_OUT */

              /* We don't use 'prev' below, so let's set it to current 'next'.
                 This way even if we break the loop below, 'prev' will be pointing
                 at the segment right in front of the newly added one. */
              prev = next;
 8010528:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801052a:	637b      	str	r3, [r7, #52]	@ 0x34

              /* If the "next" segment is the last segment on the
                 ooseq queue, we add the incoming segment to the end
                 of the list. */
              if (next->next == NULL &&
 801052c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801052e:	681b      	ldr	r3, [r3, #0]
 8010530:	2b00      	cmp	r3, #0
 8010532:	f040 80c5 	bne.w	80106c0 <tcp_receive+0xe9c>
                  TCP_SEQ_GT(seqno, next->tcphdr->seqno)) {
 8010536:	4b7f      	ldr	r3, [pc, #508]	@ (8010734 <tcp_receive+0xf10>)
 8010538:	681a      	ldr	r2, [r3, #0]
 801053a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801053c:	68db      	ldr	r3, [r3, #12]
 801053e:	685b      	ldr	r3, [r3, #4]
 8010540:	1ad3      	subs	r3, r2, r3
              if (next->next == NULL &&
 8010542:	2b00      	cmp	r3, #0
 8010544:	f340 80bc 	ble.w	80106c0 <tcp_receive+0xe9c>
                if (TCPH_FLAGS(next->tcphdr) & TCP_FIN) {
 8010548:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801054a:	68db      	ldr	r3, [r3, #12]
 801054c:	899b      	ldrh	r3, [r3, #12]
 801054e:	b29b      	uxth	r3, r3
 8010550:	4618      	mov	r0, r3
 8010552:	f7fa fbe3 	bl	800ad1c <lwip_htons>
 8010556:	4603      	mov	r3, r0
 8010558:	b2db      	uxtb	r3, r3
 801055a:	f003 0301 	and.w	r3, r3, #1
 801055e:	2b00      	cmp	r3, #0
 8010560:	f040 80be 	bne.w	80106e0 <tcp_receive+0xebc>
                  /* segment "next" already contains all data */
                  break;
                }
                next->next = tcp_seg_copy(&inseg);
 8010564:	4874      	ldr	r0, [pc, #464]	@ (8010738 <tcp_receive+0xf14>)
 8010566:	f7fd fb09 	bl	800db7c <tcp_seg_copy>
 801056a:	4602      	mov	r2, r0
 801056c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801056e:	601a      	str	r2, [r3, #0]
                if (next->next != NULL) {
 8010570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010572:	681b      	ldr	r3, [r3, #0]
 8010574:	2b00      	cmp	r3, #0
 8010576:	f000 80b5 	beq.w	80106e4 <tcp_receive+0xec0>
                  if (TCP_SEQ_GT(next->tcphdr->seqno + next->len, seqno)) {
 801057a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801057c:	68db      	ldr	r3, [r3, #12]
 801057e:	685b      	ldr	r3, [r3, #4]
 8010580:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8010582:	8912      	ldrh	r2, [r2, #8]
 8010584:	441a      	add	r2, r3
 8010586:	4b6b      	ldr	r3, [pc, #428]	@ (8010734 <tcp_receive+0xf10>)
 8010588:	681b      	ldr	r3, [r3, #0]
 801058a:	1ad3      	subs	r3, r2, r3
 801058c:	2b00      	cmp	r3, #0
 801058e:	dd12      	ble.n	80105b6 <tcp_receive+0xd92>
                    /* We need to trim the last segment. */
                    next->len = (u16_t)(seqno - next->tcphdr->seqno);
 8010590:	4b68      	ldr	r3, [pc, #416]	@ (8010734 <tcp_receive+0xf10>)
 8010592:	681b      	ldr	r3, [r3, #0]
 8010594:	b29a      	uxth	r2, r3
 8010596:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010598:	68db      	ldr	r3, [r3, #12]
 801059a:	685b      	ldr	r3, [r3, #4]
 801059c:	b29b      	uxth	r3, r3
 801059e:	1ad3      	subs	r3, r2, r3
 80105a0:	b29a      	uxth	r2, r3
 80105a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105a4:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->p, next->len);
 80105a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105a8:	685a      	ldr	r2, [r3, #4]
 80105aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105ac:	891b      	ldrh	r3, [r3, #8]
 80105ae:	4619      	mov	r1, r3
 80105b0:	4610      	mov	r0, r2
 80105b2:	f7fb fec5 	bl	800c340 <pbuf_realloc>
                  }
                  /* check if the remote side overruns our receive window */
                  if (TCP_SEQ_GT((u32_t)tcplen + seqno, pcb->rcv_nxt + (u32_t)pcb->rcv_wnd)) {
 80105b6:	4b61      	ldr	r3, [pc, #388]	@ (801073c <tcp_receive+0xf18>)
 80105b8:	881b      	ldrh	r3, [r3, #0]
 80105ba:	461a      	mov	r2, r3
 80105bc:	4b5d      	ldr	r3, [pc, #372]	@ (8010734 <tcp_receive+0xf10>)
 80105be:	681b      	ldr	r3, [r3, #0]
 80105c0:	441a      	add	r2, r3
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80105c6:	6879      	ldr	r1, [r7, #4]
 80105c8:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80105ca:	440b      	add	r3, r1
 80105cc:	1ad3      	subs	r3, r2, r3
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	f340 8088 	ble.w	80106e4 <tcp_receive+0xec0>
                    LWIP_DEBUGF(TCP_INPUT_DEBUG,
                                ("tcp_receive: other end overran receive window"
                                 "seqno %"U32_F" len %"U16_F" right edge %"U32_F"\n",
                                 seqno, tcplen, pcb->rcv_nxt + pcb->rcv_wnd));
                    if (TCPH_FLAGS(next->next->tcphdr) & TCP_FIN) {
 80105d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105d6:	681b      	ldr	r3, [r3, #0]
 80105d8:	68db      	ldr	r3, [r3, #12]
 80105da:	899b      	ldrh	r3, [r3, #12]
 80105dc:	b29b      	uxth	r3, r3
 80105de:	4618      	mov	r0, r3
 80105e0:	f7fa fb9c 	bl	800ad1c <lwip_htons>
 80105e4:	4603      	mov	r3, r0
 80105e6:	b2db      	uxtb	r3, r3
 80105e8:	f003 0301 	and.w	r3, r3, #1
 80105ec:	2b00      	cmp	r3, #0
 80105ee:	d021      	beq.n	8010634 <tcp_receive+0xe10>
                      /* Must remove the FIN from the header as we're trimming
                       * that byte of sequence-space from the packet */
                      TCPH_FLAGS_SET(next->next->tcphdr, TCPH_FLAGS(next->next->tcphdr) & ~TCP_FIN);
 80105f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80105f2:	681b      	ldr	r3, [r3, #0]
 80105f4:	68db      	ldr	r3, [r3, #12]
 80105f6:	899b      	ldrh	r3, [r3, #12]
 80105f8:	b29b      	uxth	r3, r3
 80105fa:	b21b      	sxth	r3, r3
 80105fc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8010600:	b21c      	sxth	r4, r3
 8010602:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010604:	681b      	ldr	r3, [r3, #0]
 8010606:	68db      	ldr	r3, [r3, #12]
 8010608:	899b      	ldrh	r3, [r3, #12]
 801060a:	b29b      	uxth	r3, r3
 801060c:	4618      	mov	r0, r3
 801060e:	f7fa fb85 	bl	800ad1c <lwip_htons>
 8010612:	4603      	mov	r3, r0
 8010614:	b2db      	uxtb	r3, r3
 8010616:	f003 033e 	and.w	r3, r3, #62	@ 0x3e
 801061a:	b29b      	uxth	r3, r3
 801061c:	4618      	mov	r0, r3
 801061e:	f7fa fb7d 	bl	800ad1c <lwip_htons>
 8010622:	4603      	mov	r3, r0
 8010624:	b21b      	sxth	r3, r3
 8010626:	4323      	orrs	r3, r4
 8010628:	b21a      	sxth	r2, r3
 801062a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801062c:	681b      	ldr	r3, [r3, #0]
 801062e:	68db      	ldr	r3, [r3, #12]
 8010630:	b292      	uxth	r2, r2
 8010632:	819a      	strh	r2, [r3, #12]
                    }
                    /* Adjust length of segment to fit in the window. */
                    next->next->len = (u16_t)(pcb->rcv_nxt + pcb->rcv_wnd - seqno);
 8010634:	687b      	ldr	r3, [r7, #4]
 8010636:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010638:	b29a      	uxth	r2, r3
 801063a:	687b      	ldr	r3, [r7, #4]
 801063c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 801063e:	4413      	add	r3, r2
 8010640:	b299      	uxth	r1, r3
 8010642:	4b3c      	ldr	r3, [pc, #240]	@ (8010734 <tcp_receive+0xf10>)
 8010644:	681b      	ldr	r3, [r3, #0]
 8010646:	b29a      	uxth	r2, r3
 8010648:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801064a:	681b      	ldr	r3, [r3, #0]
 801064c:	1a8a      	subs	r2, r1, r2
 801064e:	b292      	uxth	r2, r2
 8010650:	811a      	strh	r2, [r3, #8]
                    pbuf_realloc(next->next->p, next->next->len);
 8010652:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010654:	681b      	ldr	r3, [r3, #0]
 8010656:	685a      	ldr	r2, [r3, #4]
 8010658:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801065a:	681b      	ldr	r3, [r3, #0]
 801065c:	891b      	ldrh	r3, [r3, #8]
 801065e:	4619      	mov	r1, r3
 8010660:	4610      	mov	r0, r2
 8010662:	f7fb fe6d 	bl	800c340 <pbuf_realloc>
                    tcplen = TCP_TCPLEN(next->next);
 8010666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010668:	681b      	ldr	r3, [r3, #0]
 801066a:	891c      	ldrh	r4, [r3, #8]
 801066c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801066e:	681b      	ldr	r3, [r3, #0]
 8010670:	68db      	ldr	r3, [r3, #12]
 8010672:	899b      	ldrh	r3, [r3, #12]
 8010674:	b29b      	uxth	r3, r3
 8010676:	4618      	mov	r0, r3
 8010678:	f7fa fb50 	bl	800ad1c <lwip_htons>
 801067c:	4603      	mov	r3, r0
 801067e:	b2db      	uxtb	r3, r3
 8010680:	f003 0303 	and.w	r3, r3, #3
 8010684:	2b00      	cmp	r3, #0
 8010686:	d001      	beq.n	801068c <tcp_receive+0xe68>
 8010688:	2301      	movs	r3, #1
 801068a:	e000      	b.n	801068e <tcp_receive+0xe6a>
 801068c:	2300      	movs	r3, #0
 801068e:	4423      	add	r3, r4
 8010690:	b29a      	uxth	r2, r3
 8010692:	4b2a      	ldr	r3, [pc, #168]	@ (801073c <tcp_receive+0xf18>)
 8010694:	801a      	strh	r2, [r3, #0]
                    LWIP_ASSERT("tcp_receive: segment not trimmed correctly to rcv_wnd\n",
 8010696:	4b29      	ldr	r3, [pc, #164]	@ (801073c <tcp_receive+0xf18>)
 8010698:	881b      	ldrh	r3, [r3, #0]
 801069a:	461a      	mov	r2, r3
 801069c:	4b25      	ldr	r3, [pc, #148]	@ (8010734 <tcp_receive+0xf10>)
 801069e:	681b      	ldr	r3, [r3, #0]
 80106a0:	441a      	add	r2, r3
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80106a6:	6879      	ldr	r1, [r7, #4]
 80106a8:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 80106aa:	440b      	add	r3, r1
 80106ac:	429a      	cmp	r2, r3
 80106ae:	d019      	beq.n	80106e4 <tcp_receive+0xec0>
 80106b0:	4b23      	ldr	r3, [pc, #140]	@ (8010740 <tcp_receive+0xf1c>)
 80106b2:	f44f 62df 	mov.w	r2, #1784	@ 0x6f8
 80106b6:	4923      	ldr	r1, [pc, #140]	@ (8010744 <tcp_receive+0xf20>)
 80106b8:	4823      	ldr	r0, [pc, #140]	@ (8010748 <tcp_receive+0xf24>)
 80106ba:	f004 fbc9 	bl	8014e50 <iprintf>
                                (seqno + tcplen) == (pcb->rcv_nxt + pcb->rcv_wnd));
                  }
                }
                break;
 80106be:	e011      	b.n	80106e4 <tcp_receive+0xec0>
          for (next = pcb->ooseq; next != NULL; next = next->next) {
 80106c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106c2:	681b      	ldr	r3, [r3, #0]
 80106c4:	63bb      	str	r3, [r7, #56]	@ 0x38
 80106c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80106c8:	2b00      	cmp	r3, #0
 80106ca:	f47f aea5 	bne.w	8010418 <tcp_receive+0xbf4>
 80106ce:	e00a      	b.n	80106e6 <tcp_receive+0xec2>
                break;
 80106d0:	bf00      	nop
 80106d2:	e008      	b.n	80106e6 <tcp_receive+0xec2>
                break;
 80106d4:	bf00      	nop
 80106d6:	e006      	b.n	80106e6 <tcp_receive+0xec2>
                  break;
 80106d8:	bf00      	nop
 80106da:	e004      	b.n	80106e6 <tcp_receive+0xec2>
                  break;
 80106dc:	bf00      	nop
 80106de:	e002      	b.n	80106e6 <tcp_receive+0xec2>
                  break;
 80106e0:	bf00      	nop
 80106e2:	e000      	b.n	80106e6 <tcp_receive+0xec2>
                break;
 80106e4:	bf00      	nop
#endif /* TCP_OOSEQ_BYTES_LIMIT || TCP_OOSEQ_PBUFS_LIMIT */
#endif /* TCP_QUEUE_OOSEQ */

        /* We send the ACK packet after we've (potentially) dealt with SACKs,
           so they can be included in the acknowledgment. */
        tcp_send_empty_ack(pcb);
 80106e6:	6878      	ldr	r0, [r7, #4]
 80106e8:	f001 fa30 	bl	8011b4c <tcp_send_empty_ack>
      if (pcb->rcv_nxt == seqno) {
 80106ec:	e003      	b.n	80106f6 <tcp_receive+0xed2>
      }
    } else {
      /* The incoming segment is not within the window. */
      tcp_send_empty_ack(pcb);
 80106ee:	6878      	ldr	r0, [r7, #4]
 80106f0:	f001 fa2c 	bl	8011b4c <tcp_send_empty_ack>
    if (TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt,
 80106f4:	e01a      	b.n	801072c <tcp_receive+0xf08>
 80106f6:	e019      	b.n	801072c <tcp_receive+0xf08>
    }
  } else {
    /* Segments with length 0 is taken care of here. Segments that
       fall out of the window are ACKed. */
    if (!TCP_SEQ_BETWEEN(seqno, pcb->rcv_nxt, pcb->rcv_nxt + pcb->rcv_wnd - 1)) {
 80106f8:	4b0e      	ldr	r3, [pc, #56]	@ (8010734 <tcp_receive+0xf10>)
 80106fa:	681a      	ldr	r2, [r3, #0]
 80106fc:	687b      	ldr	r3, [r7, #4]
 80106fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010700:	1ad3      	subs	r3, r2, r3
 8010702:	2b00      	cmp	r3, #0
 8010704:	db0a      	blt.n	801071c <tcp_receive+0xef8>
 8010706:	4b0b      	ldr	r3, [pc, #44]	@ (8010734 <tcp_receive+0xf10>)
 8010708:	681a      	ldr	r2, [r3, #0]
 801070a:	687b      	ldr	r3, [r7, #4]
 801070c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801070e:	6879      	ldr	r1, [r7, #4]
 8010710:	8d09      	ldrh	r1, [r1, #40]	@ 0x28
 8010712:	440b      	add	r3, r1
 8010714:	1ad3      	subs	r3, r2, r3
 8010716:	3301      	adds	r3, #1
 8010718:	2b00      	cmp	r3, #0
 801071a:	dd07      	ble.n	801072c <tcp_receive+0xf08>
      tcp_ack_now(pcb);
 801071c:	687b      	ldr	r3, [r7, #4]
 801071e:	8b5b      	ldrh	r3, [r3, #26]
 8010720:	f043 0302 	orr.w	r3, r3, #2
 8010724:	b29a      	uxth	r2, r3
 8010726:	687b      	ldr	r3, [r7, #4]
 8010728:	835a      	strh	r2, [r3, #26]
    }
  }
}
 801072a:	e7ff      	b.n	801072c <tcp_receive+0xf08>
 801072c:	bf00      	nop
 801072e:	3750      	adds	r7, #80	@ 0x50
 8010730:	46bd      	mov	sp, r7
 8010732:	bdb0      	pop	{r4, r5, r7, pc}
 8010734:	24007d70 	.word	0x24007d70
 8010738:	24007d50 	.word	0x24007d50
 801073c:	24007d7a 	.word	0x24007d7a
 8010740:	08016fdc 	.word	0x08016fdc
 8010744:	08017384 	.word	0x08017384
 8010748:	08017028 	.word	0x08017028

0801074c <tcp_get_next_optbyte>:

static u8_t
tcp_get_next_optbyte(void)
{
 801074c:	b480      	push	{r7}
 801074e:	b083      	sub	sp, #12
 8010750:	af00      	add	r7, sp, #0
  u16_t optidx = tcp_optidx++;
 8010752:	4b15      	ldr	r3, [pc, #84]	@ (80107a8 <tcp_get_next_optbyte+0x5c>)
 8010754:	881b      	ldrh	r3, [r3, #0]
 8010756:	1c5a      	adds	r2, r3, #1
 8010758:	b291      	uxth	r1, r2
 801075a:	4a13      	ldr	r2, [pc, #76]	@ (80107a8 <tcp_get_next_optbyte+0x5c>)
 801075c:	8011      	strh	r1, [r2, #0]
 801075e:	80fb      	strh	r3, [r7, #6]
  if ((tcphdr_opt2 == NULL) || (optidx < tcphdr_opt1len)) {
 8010760:	4b12      	ldr	r3, [pc, #72]	@ (80107ac <tcp_get_next_optbyte+0x60>)
 8010762:	681b      	ldr	r3, [r3, #0]
 8010764:	2b00      	cmp	r3, #0
 8010766:	d004      	beq.n	8010772 <tcp_get_next_optbyte+0x26>
 8010768:	4b11      	ldr	r3, [pc, #68]	@ (80107b0 <tcp_get_next_optbyte+0x64>)
 801076a:	881b      	ldrh	r3, [r3, #0]
 801076c:	88fa      	ldrh	r2, [r7, #6]
 801076e:	429a      	cmp	r2, r3
 8010770:	d208      	bcs.n	8010784 <tcp_get_next_optbyte+0x38>
    u8_t *opts = (u8_t *)tcphdr + TCP_HLEN;
 8010772:	4b10      	ldr	r3, [pc, #64]	@ (80107b4 <tcp_get_next_optbyte+0x68>)
 8010774:	681b      	ldr	r3, [r3, #0]
 8010776:	3314      	adds	r3, #20
 8010778:	603b      	str	r3, [r7, #0]
    return opts[optidx];
 801077a:	88fb      	ldrh	r3, [r7, #6]
 801077c:	683a      	ldr	r2, [r7, #0]
 801077e:	4413      	add	r3, r2
 8010780:	781b      	ldrb	r3, [r3, #0]
 8010782:	e00b      	b.n	801079c <tcp_get_next_optbyte+0x50>
  } else {
    u8_t idx = (u8_t)(optidx - tcphdr_opt1len);
 8010784:	88fb      	ldrh	r3, [r7, #6]
 8010786:	b2da      	uxtb	r2, r3
 8010788:	4b09      	ldr	r3, [pc, #36]	@ (80107b0 <tcp_get_next_optbyte+0x64>)
 801078a:	881b      	ldrh	r3, [r3, #0]
 801078c:	b2db      	uxtb	r3, r3
 801078e:	1ad3      	subs	r3, r2, r3
 8010790:	717b      	strb	r3, [r7, #5]
    return tcphdr_opt2[idx];
 8010792:	4b06      	ldr	r3, [pc, #24]	@ (80107ac <tcp_get_next_optbyte+0x60>)
 8010794:	681a      	ldr	r2, [r3, #0]
 8010796:	797b      	ldrb	r3, [r7, #5]
 8010798:	4413      	add	r3, r2
 801079a:	781b      	ldrb	r3, [r3, #0]
  }
}
 801079c:	4618      	mov	r0, r3
 801079e:	370c      	adds	r7, #12
 80107a0:	46bd      	mov	sp, r7
 80107a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80107a6:	4770      	bx	lr
 80107a8:	24007d6c 	.word	0x24007d6c
 80107ac:	24007d68 	.word	0x24007d68
 80107b0:	24007d66 	.word	0x24007d66
 80107b4:	24007d60 	.word	0x24007d60

080107b8 <tcp_parseopt>:
 *
 * @param pcb the tcp_pcb for which a segment arrived
 */
static void
tcp_parseopt(struct tcp_pcb *pcb)
{
 80107b8:	b580      	push	{r7, lr}
 80107ba:	b084      	sub	sp, #16
 80107bc:	af00      	add	r7, sp, #0
 80107be:	6078      	str	r0, [r7, #4]
  u16_t mss;
#if LWIP_TCP_TIMESTAMPS
  u32_t tsval;
#endif

  LWIP_ASSERT("tcp_parseopt: invalid pcb", pcb != NULL);
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	2b00      	cmp	r3, #0
 80107c4:	d106      	bne.n	80107d4 <tcp_parseopt+0x1c>
 80107c6:	4b32      	ldr	r3, [pc, #200]	@ (8010890 <tcp_parseopt+0xd8>)
 80107c8:	f240 727d 	movw	r2, #1917	@ 0x77d
 80107cc:	4931      	ldr	r1, [pc, #196]	@ (8010894 <tcp_parseopt+0xdc>)
 80107ce:	4832      	ldr	r0, [pc, #200]	@ (8010898 <tcp_parseopt+0xe0>)
 80107d0:	f004 fb3e 	bl	8014e50 <iprintf>

  /* Parse the TCP MSS option, if present. */
  if (tcphdr_optlen != 0) {
 80107d4:	4b31      	ldr	r3, [pc, #196]	@ (801089c <tcp_parseopt+0xe4>)
 80107d6:	881b      	ldrh	r3, [r3, #0]
 80107d8:	2b00      	cmp	r3, #0
 80107da:	d056      	beq.n	801088a <tcp_parseopt+0xd2>
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 80107dc:	4b30      	ldr	r3, [pc, #192]	@ (80108a0 <tcp_parseopt+0xe8>)
 80107de:	2200      	movs	r2, #0
 80107e0:	801a      	strh	r2, [r3, #0]
 80107e2:	e046      	b.n	8010872 <tcp_parseopt+0xba>
      u8_t opt = tcp_get_next_optbyte();
 80107e4:	f7ff ffb2 	bl	801074c <tcp_get_next_optbyte>
 80107e8:	4603      	mov	r3, r0
 80107ea:	73fb      	strb	r3, [r7, #15]
      switch (opt) {
 80107ec:	7bfb      	ldrb	r3, [r7, #15]
 80107ee:	2b02      	cmp	r3, #2
 80107f0:	d006      	beq.n	8010800 <tcp_parseopt+0x48>
 80107f2:	2b02      	cmp	r3, #2
 80107f4:	dc2a      	bgt.n	801084c <tcp_parseopt+0x94>
 80107f6:	2b00      	cmp	r3, #0
 80107f8:	d042      	beq.n	8010880 <tcp_parseopt+0xc8>
 80107fa:	2b01      	cmp	r3, #1
 80107fc:	d038      	beq.n	8010870 <tcp_parseopt+0xb8>
 80107fe:	e025      	b.n	801084c <tcp_parseopt+0x94>
          /* NOP option. */
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: NOP\n"));
          break;
        case LWIP_TCP_OPT_MSS:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: MSS\n"));
          if (tcp_get_next_optbyte() != LWIP_TCP_OPT_LEN_MSS || (tcp_optidx - 2 + LWIP_TCP_OPT_LEN_MSS) > tcphdr_optlen) {
 8010800:	f7ff ffa4 	bl	801074c <tcp_get_next_optbyte>
 8010804:	4603      	mov	r3, r0
 8010806:	2b04      	cmp	r3, #4
 8010808:	d13c      	bne.n	8010884 <tcp_parseopt+0xcc>
 801080a:	4b25      	ldr	r3, [pc, #148]	@ (80108a0 <tcp_parseopt+0xe8>)
 801080c:	881b      	ldrh	r3, [r3, #0]
 801080e:	3301      	adds	r3, #1
 8010810:	4a22      	ldr	r2, [pc, #136]	@ (801089c <tcp_parseopt+0xe4>)
 8010812:	8812      	ldrh	r2, [r2, #0]
 8010814:	4293      	cmp	r3, r2
 8010816:	da35      	bge.n	8010884 <tcp_parseopt+0xcc>
            /* Bad length */
            LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: bad length\n"));
            return;
          }
          /* An MSS option with the right option length. */
          mss = (u16_t)(tcp_get_next_optbyte() << 8);
 8010818:	f7ff ff98 	bl	801074c <tcp_get_next_optbyte>
 801081c:	4603      	mov	r3, r0
 801081e:	021b      	lsls	r3, r3, #8
 8010820:	81bb      	strh	r3, [r7, #12]
          mss |= tcp_get_next_optbyte();
 8010822:	f7ff ff93 	bl	801074c <tcp_get_next_optbyte>
 8010826:	4603      	mov	r3, r0
 8010828:	461a      	mov	r2, r3
 801082a:	89bb      	ldrh	r3, [r7, #12]
 801082c:	4313      	orrs	r3, r2
 801082e:	81bb      	strh	r3, [r7, #12]
          /* Limit the mss to the configured TCP_MSS and prevent division by zero */
          pcb->mss = ((mss > TCP_MSS) || (mss == 0)) ? TCP_MSS : mss;
 8010830:	89bb      	ldrh	r3, [r7, #12]
 8010832:	f5b3 7f06 	cmp.w	r3, #536	@ 0x218
 8010836:	d804      	bhi.n	8010842 <tcp_parseopt+0x8a>
 8010838:	89bb      	ldrh	r3, [r7, #12]
 801083a:	2b00      	cmp	r3, #0
 801083c:	d001      	beq.n	8010842 <tcp_parseopt+0x8a>
 801083e:	89ba      	ldrh	r2, [r7, #12]
 8010840:	e001      	b.n	8010846 <tcp_parseopt+0x8e>
 8010842:	f44f 7206 	mov.w	r2, #536	@ 0x218
 8010846:	687b      	ldr	r3, [r7, #4]
 8010848:	865a      	strh	r2, [r3, #50]	@ 0x32
          break;
 801084a:	e012      	b.n	8010872 <tcp_parseopt+0xba>
          }
          break;
#endif /* LWIP_TCP_SACK_OUT */
        default:
          LWIP_DEBUGF(TCP_INPUT_DEBUG, ("tcp_parseopt: other\n"));
          data = tcp_get_next_optbyte();
 801084c:	f7ff ff7e 	bl	801074c <tcp_get_next_optbyte>
 8010850:	4603      	mov	r3, r0
 8010852:	72fb      	strb	r3, [r7, #11]
          if (data < 2) {
 8010854:	7afb      	ldrb	r3, [r7, #11]
 8010856:	2b01      	cmp	r3, #1
 8010858:	d916      	bls.n	8010888 <tcp_parseopt+0xd0>
               and we don't process them further. */
            return;
          }
          /* All other options have a length field, so that we easily
             can skip past them. */
          tcp_optidx += data - 2;
 801085a:	7afb      	ldrb	r3, [r7, #11]
 801085c:	b29a      	uxth	r2, r3
 801085e:	4b10      	ldr	r3, [pc, #64]	@ (80108a0 <tcp_parseopt+0xe8>)
 8010860:	881b      	ldrh	r3, [r3, #0]
 8010862:	4413      	add	r3, r2
 8010864:	b29b      	uxth	r3, r3
 8010866:	3b02      	subs	r3, #2
 8010868:	b29a      	uxth	r2, r3
 801086a:	4b0d      	ldr	r3, [pc, #52]	@ (80108a0 <tcp_parseopt+0xe8>)
 801086c:	801a      	strh	r2, [r3, #0]
 801086e:	e000      	b.n	8010872 <tcp_parseopt+0xba>
          break;
 8010870:	bf00      	nop
    for (tcp_optidx = 0; tcp_optidx < tcphdr_optlen; ) {
 8010872:	4b0b      	ldr	r3, [pc, #44]	@ (80108a0 <tcp_parseopt+0xe8>)
 8010874:	881a      	ldrh	r2, [r3, #0]
 8010876:	4b09      	ldr	r3, [pc, #36]	@ (801089c <tcp_parseopt+0xe4>)
 8010878:	881b      	ldrh	r3, [r3, #0]
 801087a:	429a      	cmp	r2, r3
 801087c:	d3b2      	bcc.n	80107e4 <tcp_parseopt+0x2c>
 801087e:	e004      	b.n	801088a <tcp_parseopt+0xd2>
          return;
 8010880:	bf00      	nop
 8010882:	e002      	b.n	801088a <tcp_parseopt+0xd2>
            return;
 8010884:	bf00      	nop
 8010886:	e000      	b.n	801088a <tcp_parseopt+0xd2>
            return;
 8010888:	bf00      	nop
      }
    }
  }
}
 801088a:	3710      	adds	r7, #16
 801088c:	46bd      	mov	sp, r7
 801088e:	bd80      	pop	{r7, pc}
 8010890:	08016fdc 	.word	0x08016fdc
 8010894:	08017440 	.word	0x08017440
 8010898:	08017028 	.word	0x08017028
 801089c:	24007d64 	.word	0x24007d64
 80108a0:	24007d6c 	.word	0x24007d6c

080108a4 <tcp_trigger_input_pcb_close>:

void
tcp_trigger_input_pcb_close(void)
{
 80108a4:	b480      	push	{r7}
 80108a6:	af00      	add	r7, sp, #0
  recv_flags |= TF_CLOSED;
 80108a8:	4b05      	ldr	r3, [pc, #20]	@ (80108c0 <tcp_trigger_input_pcb_close+0x1c>)
 80108aa:	781b      	ldrb	r3, [r3, #0]
 80108ac:	f043 0310 	orr.w	r3, r3, #16
 80108b0:	b2da      	uxtb	r2, r3
 80108b2:	4b03      	ldr	r3, [pc, #12]	@ (80108c0 <tcp_trigger_input_pcb_close+0x1c>)
 80108b4:	701a      	strb	r2, [r3, #0]
}
 80108b6:	bf00      	nop
 80108b8:	46bd      	mov	sp, r7
 80108ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108be:	4770      	bx	lr
 80108c0:	24007d7d 	.word	0x24007d7d

080108c4 <tcp_route>:
static err_t tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif);

/* tcp_route: common code that returns a fixed bound netif or calls ip_route */
static struct netif *
tcp_route(const struct tcp_pcb *pcb, const ip_addr_t *src, const ip_addr_t *dst)
{
 80108c4:	b580      	push	{r7, lr}
 80108c6:	b084      	sub	sp, #16
 80108c8:	af00      	add	r7, sp, #0
 80108ca:	60f8      	str	r0, [r7, #12]
 80108cc:	60b9      	str	r1, [r7, #8]
 80108ce:	607a      	str	r2, [r7, #4]
  LWIP_UNUSED_ARG(src); /* in case IPv4-only and source-based routing is disabled */

  if ((pcb != NULL) && (pcb->netif_idx != NETIF_NO_INDEX)) {
 80108d0:	68fb      	ldr	r3, [r7, #12]
 80108d2:	2b00      	cmp	r3, #0
 80108d4:	d00a      	beq.n	80108ec <tcp_route+0x28>
 80108d6:	68fb      	ldr	r3, [r7, #12]
 80108d8:	7a1b      	ldrb	r3, [r3, #8]
 80108da:	2b00      	cmp	r3, #0
 80108dc:	d006      	beq.n	80108ec <tcp_route+0x28>
    return netif_get_by_index(pcb->netif_idx);
 80108de:	68fb      	ldr	r3, [r7, #12]
 80108e0:	7a1b      	ldrb	r3, [r3, #8]
 80108e2:	4618      	mov	r0, r3
 80108e4:	f7fb fb24 	bl	800bf30 <netif_get_by_index>
 80108e8:	4603      	mov	r3, r0
 80108ea:	e003      	b.n	80108f4 <tcp_route+0x30>
  } else {
    return ip_route(src, dst);
 80108ec:	6878      	ldr	r0, [r7, #4]
 80108ee:	f002 fed1 	bl	8013694 <ip4_route>
 80108f2:	4603      	mov	r3, r0
  }
}
 80108f4:	4618      	mov	r0, r3
 80108f6:	3710      	adds	r7, #16
 80108f8:	46bd      	mov	sp, r7
 80108fa:	bd80      	pop	{r7, pc}

080108fc <tcp_create_segment>:
 * The TCP header is filled in except ackno and wnd.
 * p is freed on failure.
 */
static struct tcp_seg *
tcp_create_segment(const struct tcp_pcb *pcb, struct pbuf *p, u8_t hdrflags, u32_t seqno, u8_t optflags)
{
 80108fc:	b590      	push	{r4, r7, lr}
 80108fe:	b087      	sub	sp, #28
 8010900:	af00      	add	r7, sp, #0
 8010902:	60f8      	str	r0, [r7, #12]
 8010904:	60b9      	str	r1, [r7, #8]
 8010906:	603b      	str	r3, [r7, #0]
 8010908:	4613      	mov	r3, r2
 801090a:	71fb      	strb	r3, [r7, #7]
  struct tcp_seg *seg;
  u8_t optlen;

  LWIP_ASSERT("tcp_create_segment: invalid pcb", pcb != NULL);
 801090c:	68fb      	ldr	r3, [r7, #12]
 801090e:	2b00      	cmp	r3, #0
 8010910:	d105      	bne.n	801091e <tcp_create_segment+0x22>
 8010912:	4b43      	ldr	r3, [pc, #268]	@ (8010a20 <tcp_create_segment+0x124>)
 8010914:	22a3      	movs	r2, #163	@ 0xa3
 8010916:	4943      	ldr	r1, [pc, #268]	@ (8010a24 <tcp_create_segment+0x128>)
 8010918:	4843      	ldr	r0, [pc, #268]	@ (8010a28 <tcp_create_segment+0x12c>)
 801091a:	f004 fa99 	bl	8014e50 <iprintf>
  LWIP_ASSERT("tcp_create_segment: invalid pbuf", p != NULL);
 801091e:	68bb      	ldr	r3, [r7, #8]
 8010920:	2b00      	cmp	r3, #0
 8010922:	d105      	bne.n	8010930 <tcp_create_segment+0x34>
 8010924:	4b3e      	ldr	r3, [pc, #248]	@ (8010a20 <tcp_create_segment+0x124>)
 8010926:	22a4      	movs	r2, #164	@ 0xa4
 8010928:	4940      	ldr	r1, [pc, #256]	@ (8010a2c <tcp_create_segment+0x130>)
 801092a:	483f      	ldr	r0, [pc, #252]	@ (8010a28 <tcp_create_segment+0x12c>)
 801092c:	f004 fa90 	bl	8014e50 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8010930:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8010934:	009b      	lsls	r3, r3, #2
 8010936:	b2db      	uxtb	r3, r3
 8010938:	f003 0304 	and.w	r3, r3, #4
 801093c:	75fb      	strb	r3, [r7, #23]

  if ((seg = (struct tcp_seg *)memp_malloc(MEMP_TCP_SEG)) == NULL) {
 801093e:	2003      	movs	r0, #3
 8010940:	f7fa ff6a 	bl	800b818 <memp_malloc>
 8010944:	6138      	str	r0, [r7, #16]
 8010946:	693b      	ldr	r3, [r7, #16]
 8010948:	2b00      	cmp	r3, #0
 801094a:	d104      	bne.n	8010956 <tcp_create_segment+0x5a>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no memory.\n"));
    pbuf_free(p);
 801094c:	68b8      	ldr	r0, [r7, #8]
 801094e:	f7fb fe7b 	bl	800c648 <pbuf_free>
    return NULL;
 8010952:	2300      	movs	r3, #0
 8010954:	e060      	b.n	8010a18 <tcp_create_segment+0x11c>
  }
  seg->flags = optflags;
 8010956:	693b      	ldr	r3, [r7, #16]
 8010958:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 801095c:	729a      	strb	r2, [r3, #10]
  seg->next = NULL;
 801095e:	693b      	ldr	r3, [r7, #16]
 8010960:	2200      	movs	r2, #0
 8010962:	601a      	str	r2, [r3, #0]
  seg->p = p;
 8010964:	693b      	ldr	r3, [r7, #16]
 8010966:	68ba      	ldr	r2, [r7, #8]
 8010968:	605a      	str	r2, [r3, #4]
  LWIP_ASSERT("p->tot_len >= optlen", p->tot_len >= optlen);
 801096a:	68bb      	ldr	r3, [r7, #8]
 801096c:	891a      	ldrh	r2, [r3, #8]
 801096e:	7dfb      	ldrb	r3, [r7, #23]
 8010970:	b29b      	uxth	r3, r3
 8010972:	429a      	cmp	r2, r3
 8010974:	d205      	bcs.n	8010982 <tcp_create_segment+0x86>
 8010976:	4b2a      	ldr	r3, [pc, #168]	@ (8010a20 <tcp_create_segment+0x124>)
 8010978:	22b0      	movs	r2, #176	@ 0xb0
 801097a:	492d      	ldr	r1, [pc, #180]	@ (8010a30 <tcp_create_segment+0x134>)
 801097c:	482a      	ldr	r0, [pc, #168]	@ (8010a28 <tcp_create_segment+0x12c>)
 801097e:	f004 fa67 	bl	8014e50 <iprintf>
  seg->len = p->tot_len - optlen;
 8010982:	68bb      	ldr	r3, [r7, #8]
 8010984:	891a      	ldrh	r2, [r3, #8]
 8010986:	7dfb      	ldrb	r3, [r7, #23]
 8010988:	b29b      	uxth	r3, r3
 801098a:	1ad3      	subs	r3, r2, r3
 801098c:	b29a      	uxth	r2, r3
 801098e:	693b      	ldr	r3, [r7, #16]
 8010990:	811a      	strh	r2, [r3, #8]
  LWIP_ASSERT("invalid optflags passed: TF_SEG_DATA_CHECKSUMMED",
              (optflags & TF_SEG_DATA_CHECKSUMMED) == 0);
#endif /* TCP_CHECKSUM_ON_COPY */

  /* build TCP header */
  if (pbuf_add_header(p, TCP_HLEN)) {
 8010992:	2114      	movs	r1, #20
 8010994:	68b8      	ldr	r0, [r7, #8]
 8010996:	f7fb fdc1 	bl	800c51c <pbuf_add_header>
 801099a:	4603      	mov	r3, r0
 801099c:	2b00      	cmp	r3, #0
 801099e:	d004      	beq.n	80109aa <tcp_create_segment+0xae>
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_create_segment: no room for TCP header in pbuf.\n"));
    TCP_STATS_INC(tcp.err);
    tcp_seg_free(seg);
 80109a0:	6938      	ldr	r0, [r7, #16]
 80109a2:	f7fd f8d2 	bl	800db4a <tcp_seg_free>
    return NULL;
 80109a6:	2300      	movs	r3, #0
 80109a8:	e036      	b.n	8010a18 <tcp_create_segment+0x11c>
  }
  seg->tcphdr = (struct tcp_hdr *)seg->p->payload;
 80109aa:	693b      	ldr	r3, [r7, #16]
 80109ac:	685b      	ldr	r3, [r3, #4]
 80109ae:	685a      	ldr	r2, [r3, #4]
 80109b0:	693b      	ldr	r3, [r7, #16]
 80109b2:	60da      	str	r2, [r3, #12]
  seg->tcphdr->src = lwip_htons(pcb->local_port);
 80109b4:	68fb      	ldr	r3, [r7, #12]
 80109b6:	8ada      	ldrh	r2, [r3, #22]
 80109b8:	693b      	ldr	r3, [r7, #16]
 80109ba:	68dc      	ldr	r4, [r3, #12]
 80109bc:	4610      	mov	r0, r2
 80109be:	f7fa f9ad 	bl	800ad1c <lwip_htons>
 80109c2:	4603      	mov	r3, r0
 80109c4:	8023      	strh	r3, [r4, #0]
  seg->tcphdr->dest = lwip_htons(pcb->remote_port);
 80109c6:	68fb      	ldr	r3, [r7, #12]
 80109c8:	8b1a      	ldrh	r2, [r3, #24]
 80109ca:	693b      	ldr	r3, [r7, #16]
 80109cc:	68dc      	ldr	r4, [r3, #12]
 80109ce:	4610      	mov	r0, r2
 80109d0:	f7fa f9a4 	bl	800ad1c <lwip_htons>
 80109d4:	4603      	mov	r3, r0
 80109d6:	8063      	strh	r3, [r4, #2]
  seg->tcphdr->seqno = lwip_htonl(seqno);
 80109d8:	693b      	ldr	r3, [r7, #16]
 80109da:	68dc      	ldr	r4, [r3, #12]
 80109dc:	6838      	ldr	r0, [r7, #0]
 80109de:	f7fa f9b3 	bl	800ad48 <lwip_htonl>
 80109e2:	4603      	mov	r3, r0
 80109e4:	6063      	str	r3, [r4, #4]
  /* ackno is set in tcp_output */
  TCPH_HDRLEN_FLAGS_SET(seg->tcphdr, (5 + optlen / 4), hdrflags);
 80109e6:	7dfb      	ldrb	r3, [r7, #23]
 80109e8:	089b      	lsrs	r3, r3, #2
 80109ea:	b2db      	uxtb	r3, r3
 80109ec:	3305      	adds	r3, #5
 80109ee:	b29b      	uxth	r3, r3
 80109f0:	031b      	lsls	r3, r3, #12
 80109f2:	b29a      	uxth	r2, r3
 80109f4:	79fb      	ldrb	r3, [r7, #7]
 80109f6:	b29b      	uxth	r3, r3
 80109f8:	4313      	orrs	r3, r2
 80109fa:	b29a      	uxth	r2, r3
 80109fc:	693b      	ldr	r3, [r7, #16]
 80109fe:	68dc      	ldr	r4, [r3, #12]
 8010a00:	4610      	mov	r0, r2
 8010a02:	f7fa f98b 	bl	800ad1c <lwip_htons>
 8010a06:	4603      	mov	r3, r0
 8010a08:	81a3      	strh	r3, [r4, #12]
  /* wnd and chksum are set in tcp_output */
  seg->tcphdr->urgp = 0;
 8010a0a:	693b      	ldr	r3, [r7, #16]
 8010a0c:	68db      	ldr	r3, [r3, #12]
 8010a0e:	2200      	movs	r2, #0
 8010a10:	749a      	strb	r2, [r3, #18]
 8010a12:	2200      	movs	r2, #0
 8010a14:	74da      	strb	r2, [r3, #19]
  return seg;
 8010a16:	693b      	ldr	r3, [r7, #16]
}
 8010a18:	4618      	mov	r0, r3
 8010a1a:	371c      	adds	r7, #28
 8010a1c:	46bd      	mov	sp, r7
 8010a1e:	bd90      	pop	{r4, r7, pc}
 8010a20:	0801745c 	.word	0x0801745c
 8010a24:	08017490 	.word	0x08017490
 8010a28:	080174b0 	.word	0x080174b0
 8010a2c:	080174d8 	.word	0x080174d8
 8010a30:	080174fc 	.word	0x080174fc

08010a34 <tcp_split_unsent_seg>:
 * @param pcb the tcp_pcb for which to split the unsent head
 * @param split the amount of payload to remain in the head
 */
err_t
tcp_split_unsent_seg(struct tcp_pcb *pcb, u16_t split)
{
 8010a34:	b590      	push	{r4, r7, lr}
 8010a36:	b08b      	sub	sp, #44	@ 0x2c
 8010a38:	af02      	add	r7, sp, #8
 8010a3a:	6078      	str	r0, [r7, #4]
 8010a3c:	460b      	mov	r3, r1
 8010a3e:	807b      	strh	r3, [r7, #2]
  struct tcp_seg *seg = NULL, *useg = NULL;
 8010a40:	2300      	movs	r3, #0
 8010a42:	61fb      	str	r3, [r7, #28]
 8010a44:	2300      	movs	r3, #0
 8010a46:	617b      	str	r3, [r7, #20]
  struct pbuf *p = NULL;
 8010a48:	2300      	movs	r3, #0
 8010a4a:	613b      	str	r3, [r7, #16]
  u16_t chksum = 0;
  u8_t chksum_swapped = 0;
  struct pbuf *q;
#endif /* TCP_CHECKSUM_ON_COPY */

  LWIP_ASSERT("tcp_split_unsent_seg: invalid pcb", pcb != NULL);
 8010a4c:	687b      	ldr	r3, [r7, #4]
 8010a4e:	2b00      	cmp	r3, #0
 8010a50:	d106      	bne.n	8010a60 <tcp_split_unsent_seg+0x2c>
 8010a52:	4b95      	ldr	r3, [pc, #596]	@ (8010ca8 <tcp_split_unsent_seg+0x274>)
 8010a54:	f240 324b 	movw	r2, #843	@ 0x34b
 8010a58:	4994      	ldr	r1, [pc, #592]	@ (8010cac <tcp_split_unsent_seg+0x278>)
 8010a5a:	4895      	ldr	r0, [pc, #596]	@ (8010cb0 <tcp_split_unsent_seg+0x27c>)
 8010a5c:	f004 f9f8 	bl	8014e50 <iprintf>

  useg = pcb->unsent;
 8010a60:	687b      	ldr	r3, [r7, #4]
 8010a62:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010a64:	617b      	str	r3, [r7, #20]
  if (useg == NULL) {
 8010a66:	697b      	ldr	r3, [r7, #20]
 8010a68:	2b00      	cmp	r3, #0
 8010a6a:	d102      	bne.n	8010a72 <tcp_split_unsent_seg+0x3e>
    return ERR_MEM;
 8010a6c:	f04f 33ff 	mov.w	r3, #4294967295
 8010a70:	e116      	b.n	8010ca0 <tcp_split_unsent_seg+0x26c>
  }

  if (split == 0) {
 8010a72:	887b      	ldrh	r3, [r7, #2]
 8010a74:	2b00      	cmp	r3, #0
 8010a76:	d109      	bne.n	8010a8c <tcp_split_unsent_seg+0x58>
    LWIP_ASSERT("Can't split segment into length 0", 0);
 8010a78:	4b8b      	ldr	r3, [pc, #556]	@ (8010ca8 <tcp_split_unsent_seg+0x274>)
 8010a7a:	f240 3253 	movw	r2, #851	@ 0x353
 8010a7e:	498d      	ldr	r1, [pc, #564]	@ (8010cb4 <tcp_split_unsent_seg+0x280>)
 8010a80:	488b      	ldr	r0, [pc, #556]	@ (8010cb0 <tcp_split_unsent_seg+0x27c>)
 8010a82:	f004 f9e5 	bl	8014e50 <iprintf>
    return ERR_VAL;
 8010a86:	f06f 0305 	mvn.w	r3, #5
 8010a8a:	e109      	b.n	8010ca0 <tcp_split_unsent_seg+0x26c>
  }

  if (useg->len <= split) {
 8010a8c:	697b      	ldr	r3, [r7, #20]
 8010a8e:	891b      	ldrh	r3, [r3, #8]
 8010a90:	887a      	ldrh	r2, [r7, #2]
 8010a92:	429a      	cmp	r2, r3
 8010a94:	d301      	bcc.n	8010a9a <tcp_split_unsent_seg+0x66>
    return ERR_OK;
 8010a96:	2300      	movs	r3, #0
 8010a98:	e102      	b.n	8010ca0 <tcp_split_unsent_seg+0x26c>
  }

  LWIP_ASSERT("split <= mss", split <= pcb->mss);
 8010a9a:	687b      	ldr	r3, [r7, #4]
 8010a9c:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 8010a9e:	887a      	ldrh	r2, [r7, #2]
 8010aa0:	429a      	cmp	r2, r3
 8010aa2:	d906      	bls.n	8010ab2 <tcp_split_unsent_seg+0x7e>
 8010aa4:	4b80      	ldr	r3, [pc, #512]	@ (8010ca8 <tcp_split_unsent_seg+0x274>)
 8010aa6:	f240 325b 	movw	r2, #859	@ 0x35b
 8010aaa:	4983      	ldr	r1, [pc, #524]	@ (8010cb8 <tcp_split_unsent_seg+0x284>)
 8010aac:	4880      	ldr	r0, [pc, #512]	@ (8010cb0 <tcp_split_unsent_seg+0x27c>)
 8010aae:	f004 f9cf 	bl	8014e50 <iprintf>
  LWIP_ASSERT("useg->len > 0", useg->len > 0);
 8010ab2:	697b      	ldr	r3, [r7, #20]
 8010ab4:	891b      	ldrh	r3, [r3, #8]
 8010ab6:	2b00      	cmp	r3, #0
 8010ab8:	d106      	bne.n	8010ac8 <tcp_split_unsent_seg+0x94>
 8010aba:	4b7b      	ldr	r3, [pc, #492]	@ (8010ca8 <tcp_split_unsent_seg+0x274>)
 8010abc:	f44f 7257 	mov.w	r2, #860	@ 0x35c
 8010ac0:	497e      	ldr	r1, [pc, #504]	@ (8010cbc <tcp_split_unsent_seg+0x288>)
 8010ac2:	487b      	ldr	r0, [pc, #492]	@ (8010cb0 <tcp_split_unsent_seg+0x27c>)
 8010ac4:	f004 f9c4 	bl	8014e50 <iprintf>
   * to split this packet so we may actually exceed the max value by
   * one!
   */
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue: split_unsent_seg: %u\n", (unsigned int)pcb->snd_queuelen));

  optflags = useg->flags;
 8010ac8:	697b      	ldr	r3, [r7, #20]
 8010aca:	7a9b      	ldrb	r3, [r3, #10]
 8010acc:	73fb      	strb	r3, [r7, #15]
#if TCP_CHECKSUM_ON_COPY
  /* Remove since checksum is not stored until after tcp_create_segment() */
  optflags &= ~TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */
  optlen = LWIP_TCP_OPT_LENGTH(optflags);
 8010ace:	7bfb      	ldrb	r3, [r7, #15]
 8010ad0:	009b      	lsls	r3, r3, #2
 8010ad2:	b2db      	uxtb	r3, r3
 8010ad4:	f003 0304 	and.w	r3, r3, #4
 8010ad8:	73bb      	strb	r3, [r7, #14]
  remainder = useg->len - split;
 8010ada:	697b      	ldr	r3, [r7, #20]
 8010adc:	891a      	ldrh	r2, [r3, #8]
 8010ade:	887b      	ldrh	r3, [r7, #2]
 8010ae0:	1ad3      	subs	r3, r2, r3
 8010ae2:	81bb      	strh	r3, [r7, #12]

  /* Create new pbuf for the remainder of the split */
  p = pbuf_alloc(PBUF_TRANSPORT, remainder + optlen, PBUF_RAM);
 8010ae4:	7bbb      	ldrb	r3, [r7, #14]
 8010ae6:	b29a      	uxth	r2, r3
 8010ae8:	89bb      	ldrh	r3, [r7, #12]
 8010aea:	4413      	add	r3, r2
 8010aec:	b29b      	uxth	r3, r3
 8010aee:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8010af2:	4619      	mov	r1, r3
 8010af4:	2036      	movs	r0, #54	@ 0x36
 8010af6:	f7fb fac5 	bl	800c084 <pbuf_alloc>
 8010afa:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8010afc:	693b      	ldr	r3, [r7, #16]
 8010afe:	2b00      	cmp	r3, #0
 8010b00:	f000 80b7 	beq.w	8010c72 <tcp_split_unsent_seg+0x23e>
                ("tcp_split_unsent_seg: could not allocate memory for pbuf remainder %u\n", remainder));
    goto memerr;
  }

  /* Offset into the original pbuf is past TCP/IP headers, options, and split amount */
  offset = useg->p->tot_len - useg->len + split;
 8010b04:	697b      	ldr	r3, [r7, #20]
 8010b06:	685b      	ldr	r3, [r3, #4]
 8010b08:	891a      	ldrh	r2, [r3, #8]
 8010b0a:	697b      	ldr	r3, [r7, #20]
 8010b0c:	891b      	ldrh	r3, [r3, #8]
 8010b0e:	1ad3      	subs	r3, r2, r3
 8010b10:	b29a      	uxth	r2, r3
 8010b12:	887b      	ldrh	r3, [r7, #2]
 8010b14:	4413      	add	r3, r2
 8010b16:	817b      	strh	r3, [r7, #10]
  /* Copy remainder into new pbuf, headers and options will not be filled out */
  if (pbuf_copy_partial(useg->p, (u8_t *)p->payload + optlen, remainder, offset ) != remainder) {
 8010b18:	697b      	ldr	r3, [r7, #20]
 8010b1a:	6858      	ldr	r0, [r3, #4]
 8010b1c:	693b      	ldr	r3, [r7, #16]
 8010b1e:	685a      	ldr	r2, [r3, #4]
 8010b20:	7bbb      	ldrb	r3, [r7, #14]
 8010b22:	18d1      	adds	r1, r2, r3
 8010b24:	897b      	ldrh	r3, [r7, #10]
 8010b26:	89ba      	ldrh	r2, [r7, #12]
 8010b28:	f7fb ff84 	bl	800ca34 <pbuf_copy_partial>
 8010b2c:	4603      	mov	r3, r0
 8010b2e:	461a      	mov	r2, r3
 8010b30:	89bb      	ldrh	r3, [r7, #12]
 8010b32:	4293      	cmp	r3, r2
 8010b34:	f040 809f 	bne.w	8010c76 <tcp_split_unsent_seg+0x242>
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Options are created when calling tcp_output() */

  /* Migrate flags from original segment */
  split_flags = TCPH_FLAGS(useg->tcphdr);
 8010b38:	697b      	ldr	r3, [r7, #20]
 8010b3a:	68db      	ldr	r3, [r3, #12]
 8010b3c:	899b      	ldrh	r3, [r3, #12]
 8010b3e:	b29b      	uxth	r3, r3
 8010b40:	4618      	mov	r0, r3
 8010b42:	f7fa f8eb 	bl	800ad1c <lwip_htons>
 8010b46:	4603      	mov	r3, r0
 8010b48:	b2db      	uxtb	r3, r3
 8010b4a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8010b4e:	76fb      	strb	r3, [r7, #27]
  remainder_flags = 0; /* ACK added in tcp_output() */
 8010b50:	2300      	movs	r3, #0
 8010b52:	76bb      	strb	r3, [r7, #26]

  if (split_flags & TCP_PSH) {
 8010b54:	7efb      	ldrb	r3, [r7, #27]
 8010b56:	f003 0308 	and.w	r3, r3, #8
 8010b5a:	2b00      	cmp	r3, #0
 8010b5c:	d007      	beq.n	8010b6e <tcp_split_unsent_seg+0x13a>
    split_flags &= ~TCP_PSH;
 8010b5e:	7efb      	ldrb	r3, [r7, #27]
 8010b60:	f023 0308 	bic.w	r3, r3, #8
 8010b64:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_PSH;
 8010b66:	7ebb      	ldrb	r3, [r7, #26]
 8010b68:	f043 0308 	orr.w	r3, r3, #8
 8010b6c:	76bb      	strb	r3, [r7, #26]
  }
  if (split_flags & TCP_FIN) {
 8010b6e:	7efb      	ldrb	r3, [r7, #27]
 8010b70:	f003 0301 	and.w	r3, r3, #1
 8010b74:	2b00      	cmp	r3, #0
 8010b76:	d007      	beq.n	8010b88 <tcp_split_unsent_seg+0x154>
    split_flags &= ~TCP_FIN;
 8010b78:	7efb      	ldrb	r3, [r7, #27]
 8010b7a:	f023 0301 	bic.w	r3, r3, #1
 8010b7e:	76fb      	strb	r3, [r7, #27]
    remainder_flags |= TCP_FIN;
 8010b80:	7ebb      	ldrb	r3, [r7, #26]
 8010b82:	f043 0301 	orr.w	r3, r3, #1
 8010b86:	76bb      	strb	r3, [r7, #26]
  }
  /* SYN should be left on split, RST should not be present with data */

  seg = tcp_create_segment(pcb, p, remainder_flags, lwip_ntohl(useg->tcphdr->seqno) + split, optflags);
 8010b88:	697b      	ldr	r3, [r7, #20]
 8010b8a:	68db      	ldr	r3, [r3, #12]
 8010b8c:	685b      	ldr	r3, [r3, #4]
 8010b8e:	4618      	mov	r0, r3
 8010b90:	f7fa f8da 	bl	800ad48 <lwip_htonl>
 8010b94:	4602      	mov	r2, r0
 8010b96:	887b      	ldrh	r3, [r7, #2]
 8010b98:	18d1      	adds	r1, r2, r3
 8010b9a:	7eba      	ldrb	r2, [r7, #26]
 8010b9c:	7bfb      	ldrb	r3, [r7, #15]
 8010b9e:	9300      	str	r3, [sp, #0]
 8010ba0:	460b      	mov	r3, r1
 8010ba2:	6939      	ldr	r1, [r7, #16]
 8010ba4:	6878      	ldr	r0, [r7, #4]
 8010ba6:	f7ff fea9 	bl	80108fc <tcp_create_segment>
 8010baa:	61f8      	str	r0, [r7, #28]
  if (seg == NULL) {
 8010bac:	69fb      	ldr	r3, [r7, #28]
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	d063      	beq.n	8010c7a <tcp_split_unsent_seg+0x246>
  seg->chksum_swapped = chksum_swapped;
  seg->flags |= TF_SEG_DATA_CHECKSUMMED;
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Remove this segment from the queue since trimming it may free pbufs */
  pcb->snd_queuelen -= pbuf_clen(useg->p);
 8010bb2:	697b      	ldr	r3, [r7, #20]
 8010bb4:	685b      	ldr	r3, [r3, #4]
 8010bb6:	4618      	mov	r0, r3
 8010bb8:	f7fb fdd4 	bl	800c764 <pbuf_clen>
 8010bbc:	4603      	mov	r3, r0
 8010bbe:	461a      	mov	r2, r3
 8010bc0:	687b      	ldr	r3, [r7, #4]
 8010bc2:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010bc6:	1a9b      	subs	r3, r3, r2
 8010bc8:	b29a      	uxth	r2, r3
 8010bca:	687b      	ldr	r3, [r7, #4]
 8010bcc:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Trim the original pbuf into our split size.  At this point our remainder segment must be setup
  successfully because we are modifying the original segment */
  pbuf_realloc(useg->p, useg->p->tot_len - remainder);
 8010bd0:	697b      	ldr	r3, [r7, #20]
 8010bd2:	6858      	ldr	r0, [r3, #4]
 8010bd4:	697b      	ldr	r3, [r7, #20]
 8010bd6:	685b      	ldr	r3, [r3, #4]
 8010bd8:	891a      	ldrh	r2, [r3, #8]
 8010bda:	89bb      	ldrh	r3, [r7, #12]
 8010bdc:	1ad3      	subs	r3, r2, r3
 8010bde:	b29b      	uxth	r3, r3
 8010be0:	4619      	mov	r1, r3
 8010be2:	f7fb fbad 	bl	800c340 <pbuf_realloc>
  useg->len -= remainder;
 8010be6:	697b      	ldr	r3, [r7, #20]
 8010be8:	891a      	ldrh	r2, [r3, #8]
 8010bea:	89bb      	ldrh	r3, [r7, #12]
 8010bec:	1ad3      	subs	r3, r2, r3
 8010bee:	b29a      	uxth	r2, r3
 8010bf0:	697b      	ldr	r3, [r7, #20]
 8010bf2:	811a      	strh	r2, [r3, #8]
  TCPH_SET_FLAG(useg->tcphdr, split_flags);
 8010bf4:	697b      	ldr	r3, [r7, #20]
 8010bf6:	68db      	ldr	r3, [r3, #12]
 8010bf8:	899b      	ldrh	r3, [r3, #12]
 8010bfa:	b29c      	uxth	r4, r3
 8010bfc:	7efb      	ldrb	r3, [r7, #27]
 8010bfe:	b29b      	uxth	r3, r3
 8010c00:	4618      	mov	r0, r3
 8010c02:	f7fa f88b 	bl	800ad1c <lwip_htons>
 8010c06:	4603      	mov	r3, r0
 8010c08:	461a      	mov	r2, r3
 8010c0a:	697b      	ldr	r3, [r7, #20]
 8010c0c:	68db      	ldr	r3, [r3, #12]
 8010c0e:	4322      	orrs	r2, r4
 8010c10:	b292      	uxth	r2, r2
 8010c12:	819a      	strh	r2, [r3, #12]
  /* By trimming, realloc may have actually shrunk the pbuf, so clear oversize_left */
  useg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */

  /* Add back to the queue with new trimmed pbuf */
  pcb->snd_queuelen += pbuf_clen(useg->p);
 8010c14:	697b      	ldr	r3, [r7, #20]
 8010c16:	685b      	ldr	r3, [r3, #4]
 8010c18:	4618      	mov	r0, r3
 8010c1a:	f7fb fda3 	bl	800c764 <pbuf_clen>
 8010c1e:	4603      	mov	r3, r0
 8010c20:	461a      	mov	r2, r3
 8010c22:	687b      	ldr	r3, [r7, #4]
 8010c24:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010c28:	4413      	add	r3, r2
 8010c2a:	b29a      	uxth	r2, r3
 8010c2c:	687b      	ldr	r3, [r7, #4]
 8010c2e:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
#endif /* TCP_CHECKSUM_ON_COPY */

  /* Update number of segments on the queues. Note that length now may
   * exceed TCP_SND_QUEUELEN! We don't have to touch pcb->snd_buf
   * because the total amount of data is constant when packet is split */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8010c32:	69fb      	ldr	r3, [r7, #28]
 8010c34:	685b      	ldr	r3, [r3, #4]
 8010c36:	4618      	mov	r0, r3
 8010c38:	f7fb fd94 	bl	800c764 <pbuf_clen>
 8010c3c:	4603      	mov	r3, r0
 8010c3e:	461a      	mov	r2, r3
 8010c40:	687b      	ldr	r3, [r7, #4]
 8010c42:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010c46:	4413      	add	r3, r2
 8010c48:	b29a      	uxth	r2, r3
 8010c4a:	687b      	ldr	r3, [r7, #4]
 8010c4c:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66

  /* Finally insert remainder into queue after split (which stays head) */
  seg->next = useg->next;
 8010c50:	697b      	ldr	r3, [r7, #20]
 8010c52:	681a      	ldr	r2, [r3, #0]
 8010c54:	69fb      	ldr	r3, [r7, #28]
 8010c56:	601a      	str	r2, [r3, #0]
  useg->next = seg;
 8010c58:	697b      	ldr	r3, [r7, #20]
 8010c5a:	69fa      	ldr	r2, [r7, #28]
 8010c5c:	601a      	str	r2, [r3, #0]

#if TCP_OVERSIZE
  /* If remainder is last segment on the unsent, ensure we clear the oversize amount
   * because the remainder is always sized to the exact remaining amount */
  if (seg->next == NULL) {
 8010c5e:	69fb      	ldr	r3, [r7, #28]
 8010c60:	681b      	ldr	r3, [r3, #0]
 8010c62:	2b00      	cmp	r3, #0
 8010c64:	d103      	bne.n	8010c6e <tcp_split_unsent_seg+0x23a>
    pcb->unsent_oversize = 0;
 8010c66:	687b      	ldr	r3, [r7, #4]
 8010c68:	2200      	movs	r2, #0
 8010c6a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  return ERR_OK;
 8010c6e:	2300      	movs	r3, #0
 8010c70:	e016      	b.n	8010ca0 <tcp_split_unsent_seg+0x26c>
    goto memerr;
 8010c72:	bf00      	nop
 8010c74:	e002      	b.n	8010c7c <tcp_split_unsent_seg+0x248>
    goto memerr;
 8010c76:	bf00      	nop
 8010c78:	e000      	b.n	8010c7c <tcp_split_unsent_seg+0x248>
    goto memerr;
 8010c7a:	bf00      	nop
memerr:
  TCP_STATS_INC(tcp.memerr);

  LWIP_ASSERT("seg == NULL", seg == NULL);
 8010c7c:	69fb      	ldr	r3, [r7, #28]
 8010c7e:	2b00      	cmp	r3, #0
 8010c80:	d006      	beq.n	8010c90 <tcp_split_unsent_seg+0x25c>
 8010c82:	4b09      	ldr	r3, [pc, #36]	@ (8010ca8 <tcp_split_unsent_seg+0x274>)
 8010c84:	f44f 7276 	mov.w	r2, #984	@ 0x3d8
 8010c88:	490d      	ldr	r1, [pc, #52]	@ (8010cc0 <tcp_split_unsent_seg+0x28c>)
 8010c8a:	4809      	ldr	r0, [pc, #36]	@ (8010cb0 <tcp_split_unsent_seg+0x27c>)
 8010c8c:	f004 f8e0 	bl	8014e50 <iprintf>
  if (p != NULL) {
 8010c90:	693b      	ldr	r3, [r7, #16]
 8010c92:	2b00      	cmp	r3, #0
 8010c94:	d002      	beq.n	8010c9c <tcp_split_unsent_seg+0x268>
    pbuf_free(p);
 8010c96:	6938      	ldr	r0, [r7, #16]
 8010c98:	f7fb fcd6 	bl	800c648 <pbuf_free>
  }

  return ERR_MEM;
 8010c9c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8010ca0:	4618      	mov	r0, r3
 8010ca2:	3724      	adds	r7, #36	@ 0x24
 8010ca4:	46bd      	mov	sp, r7
 8010ca6:	bd90      	pop	{r4, r7, pc}
 8010ca8:	0801745c 	.word	0x0801745c
 8010cac:	080177f0 	.word	0x080177f0
 8010cb0:	080174b0 	.word	0x080174b0
 8010cb4:	08017814 	.word	0x08017814
 8010cb8:	08017838 	.word	0x08017838
 8010cbc:	08017848 	.word	0x08017848
 8010cc0:	08017858 	.word	0x08017858

08010cc4 <tcp_send_fin>:
 * @param pcb the tcp_pcb over which to send a segment
 * @return ERR_OK if sent, another err_t otherwise
 */
err_t
tcp_send_fin(struct tcp_pcb *pcb)
{
 8010cc4:	b590      	push	{r4, r7, lr}
 8010cc6:	b085      	sub	sp, #20
 8010cc8:	af00      	add	r7, sp, #0
 8010cca:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_send_fin: invalid pcb", pcb != NULL);
 8010ccc:	687b      	ldr	r3, [r7, #4]
 8010cce:	2b00      	cmp	r3, #0
 8010cd0:	d106      	bne.n	8010ce0 <tcp_send_fin+0x1c>
 8010cd2:	4b21      	ldr	r3, [pc, #132]	@ (8010d58 <tcp_send_fin+0x94>)
 8010cd4:	f240 32eb 	movw	r2, #1003	@ 0x3eb
 8010cd8:	4920      	ldr	r1, [pc, #128]	@ (8010d5c <tcp_send_fin+0x98>)
 8010cda:	4821      	ldr	r0, [pc, #132]	@ (8010d60 <tcp_send_fin+0x9c>)
 8010cdc:	f004 f8b8 	bl	8014e50 <iprintf>

  /* first, try to add the fin to the last unsent segment */
  if (pcb->unsent != NULL) {
 8010ce0:	687b      	ldr	r3, [r7, #4]
 8010ce2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010ce4:	2b00      	cmp	r3, #0
 8010ce6:	d02e      	beq.n	8010d46 <tcp_send_fin+0x82>
    struct tcp_seg *last_unsent;
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8010ce8:	687b      	ldr	r3, [r7, #4]
 8010cea:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010cec:	60fb      	str	r3, [r7, #12]
 8010cee:	e002      	b.n	8010cf6 <tcp_send_fin+0x32>
         last_unsent = last_unsent->next);
 8010cf0:	68fb      	ldr	r3, [r7, #12]
 8010cf2:	681b      	ldr	r3, [r3, #0]
 8010cf4:	60fb      	str	r3, [r7, #12]
    for (last_unsent = pcb->unsent; last_unsent->next != NULL;
 8010cf6:	68fb      	ldr	r3, [r7, #12]
 8010cf8:	681b      	ldr	r3, [r3, #0]
 8010cfa:	2b00      	cmp	r3, #0
 8010cfc:	d1f8      	bne.n	8010cf0 <tcp_send_fin+0x2c>

    if ((TCPH_FLAGS(last_unsent->tcphdr) & (TCP_SYN | TCP_FIN | TCP_RST)) == 0) {
 8010cfe:	68fb      	ldr	r3, [r7, #12]
 8010d00:	68db      	ldr	r3, [r3, #12]
 8010d02:	899b      	ldrh	r3, [r3, #12]
 8010d04:	b29b      	uxth	r3, r3
 8010d06:	4618      	mov	r0, r3
 8010d08:	f7fa f808 	bl	800ad1c <lwip_htons>
 8010d0c:	4603      	mov	r3, r0
 8010d0e:	b2db      	uxtb	r3, r3
 8010d10:	f003 0307 	and.w	r3, r3, #7
 8010d14:	2b00      	cmp	r3, #0
 8010d16:	d116      	bne.n	8010d46 <tcp_send_fin+0x82>
      /* no SYN/FIN/RST flag in the header, we can add the FIN flag */
      TCPH_SET_FLAG(last_unsent->tcphdr, TCP_FIN);
 8010d18:	68fb      	ldr	r3, [r7, #12]
 8010d1a:	68db      	ldr	r3, [r3, #12]
 8010d1c:	899b      	ldrh	r3, [r3, #12]
 8010d1e:	b29c      	uxth	r4, r3
 8010d20:	2001      	movs	r0, #1
 8010d22:	f7f9 fffb 	bl	800ad1c <lwip_htons>
 8010d26:	4603      	mov	r3, r0
 8010d28:	461a      	mov	r2, r3
 8010d2a:	68fb      	ldr	r3, [r7, #12]
 8010d2c:	68db      	ldr	r3, [r3, #12]
 8010d2e:	4322      	orrs	r2, r4
 8010d30:	b292      	uxth	r2, r2
 8010d32:	819a      	strh	r2, [r3, #12]
      tcp_set_flags(pcb, TF_FIN);
 8010d34:	687b      	ldr	r3, [r7, #4]
 8010d36:	8b5b      	ldrh	r3, [r3, #26]
 8010d38:	f043 0320 	orr.w	r3, r3, #32
 8010d3c:	b29a      	uxth	r2, r3
 8010d3e:	687b      	ldr	r3, [r7, #4]
 8010d40:	835a      	strh	r2, [r3, #26]
      return ERR_OK;
 8010d42:	2300      	movs	r3, #0
 8010d44:	e004      	b.n	8010d50 <tcp_send_fin+0x8c>
    }
  }
  /* no data, no length, flags, copy=1, no optdata */
  return tcp_enqueue_flags(pcb, TCP_FIN);
 8010d46:	2101      	movs	r1, #1
 8010d48:	6878      	ldr	r0, [r7, #4]
 8010d4a:	f000 f80b 	bl	8010d64 <tcp_enqueue_flags>
 8010d4e:	4603      	mov	r3, r0
}
 8010d50:	4618      	mov	r0, r3
 8010d52:	3714      	adds	r7, #20
 8010d54:	46bd      	mov	sp, r7
 8010d56:	bd90      	pop	{r4, r7, pc}
 8010d58:	0801745c 	.word	0x0801745c
 8010d5c:	08017864 	.word	0x08017864
 8010d60:	080174b0 	.word	0x080174b0

08010d64 <tcp_enqueue_flags>:
 * @param pcb Protocol control block for the TCP connection.
 * @param flags TCP header flags to set in the outgoing segment.
 */
err_t
tcp_enqueue_flags(struct tcp_pcb *pcb, u8_t flags)
{
 8010d64:	b580      	push	{r7, lr}
 8010d66:	b08a      	sub	sp, #40	@ 0x28
 8010d68:	af02      	add	r7, sp, #8
 8010d6a:	6078      	str	r0, [r7, #4]
 8010d6c:	460b      	mov	r3, r1
 8010d6e:	70fb      	strb	r3, [r7, #3]
  struct pbuf *p;
  struct tcp_seg *seg;
  u8_t optflags = 0;
 8010d70:	2300      	movs	r3, #0
 8010d72:	77fb      	strb	r3, [r7, #31]
  u8_t optlen = 0;
 8010d74:	2300      	movs	r3, #0
 8010d76:	75fb      	strb	r3, [r7, #23]

  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: queuelen: %"U16_F"\n", (u16_t)pcb->snd_queuelen));

  LWIP_ASSERT("tcp_enqueue_flags: need either TCP_SYN or TCP_FIN in flags (programmer violates API)",
 8010d78:	78fb      	ldrb	r3, [r7, #3]
 8010d7a:	f003 0303 	and.w	r3, r3, #3
 8010d7e:	2b00      	cmp	r3, #0
 8010d80:	d106      	bne.n	8010d90 <tcp_enqueue_flags+0x2c>
 8010d82:	4b67      	ldr	r3, [pc, #412]	@ (8010f20 <tcp_enqueue_flags+0x1bc>)
 8010d84:	f240 4211 	movw	r2, #1041	@ 0x411
 8010d88:	4966      	ldr	r1, [pc, #408]	@ (8010f24 <tcp_enqueue_flags+0x1c0>)
 8010d8a:	4867      	ldr	r0, [pc, #412]	@ (8010f28 <tcp_enqueue_flags+0x1c4>)
 8010d8c:	f004 f860 	bl	8014e50 <iprintf>
              (flags & (TCP_SYN | TCP_FIN)) != 0);
  LWIP_ASSERT("tcp_enqueue_flags: invalid pcb", pcb != NULL);
 8010d90:	687b      	ldr	r3, [r7, #4]
 8010d92:	2b00      	cmp	r3, #0
 8010d94:	d106      	bne.n	8010da4 <tcp_enqueue_flags+0x40>
 8010d96:	4b62      	ldr	r3, [pc, #392]	@ (8010f20 <tcp_enqueue_flags+0x1bc>)
 8010d98:	f240 4213 	movw	r2, #1043	@ 0x413
 8010d9c:	4963      	ldr	r1, [pc, #396]	@ (8010f2c <tcp_enqueue_flags+0x1c8>)
 8010d9e:	4862      	ldr	r0, [pc, #392]	@ (8010f28 <tcp_enqueue_flags+0x1c4>)
 8010da0:	f004 f856 	bl	8014e50 <iprintf>

  /* No need to check pcb->snd_queuelen if only SYN or FIN are allowed! */

  /* Get options for this segment. This is a special case since this is the
     only place where a SYN can be sent. */
  if (flags & TCP_SYN) {
 8010da4:	78fb      	ldrb	r3, [r7, #3]
 8010da6:	f003 0302 	and.w	r3, r3, #2
 8010daa:	2b00      	cmp	r3, #0
 8010dac:	d001      	beq.n	8010db2 <tcp_enqueue_flags+0x4e>
    optflags = TF_SEG_OPTS_MSS;
 8010dae:	2301      	movs	r3, #1
 8010db0:	77fb      	strb	r3, [r7, #31]
    /* Make sure the timestamp option is only included in data segments if we
       agreed about it with the remote host (and in active open SYN segments). */
    optflags |= TF_SEG_OPTS_TS;
  }
#endif /* LWIP_TCP_TIMESTAMPS */
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8010db2:	7ffb      	ldrb	r3, [r7, #31]
 8010db4:	009b      	lsls	r3, r3, #2
 8010db6:	b2db      	uxtb	r3, r3
 8010db8:	f003 0304 	and.w	r3, r3, #4
 8010dbc:	75fb      	strb	r3, [r7, #23]

  /* Allocate pbuf with room for TCP header + options */
  if ((p = pbuf_alloc(PBUF_TRANSPORT, optlen, PBUF_RAM)) == NULL) {
 8010dbe:	7dfb      	ldrb	r3, [r7, #23]
 8010dc0:	b29b      	uxth	r3, r3
 8010dc2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 8010dc6:	4619      	mov	r1, r3
 8010dc8:	2036      	movs	r0, #54	@ 0x36
 8010dca:	f7fb f95b 	bl	800c084 <pbuf_alloc>
 8010dce:	6138      	str	r0, [r7, #16]
 8010dd0:	693b      	ldr	r3, [r7, #16]
 8010dd2:	2b00      	cmp	r3, #0
 8010dd4:	d109      	bne.n	8010dea <tcp_enqueue_flags+0x86>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8010dd6:	687b      	ldr	r3, [r7, #4]
 8010dd8:	8b5b      	ldrh	r3, [r3, #26]
 8010dda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010dde:	b29a      	uxth	r2, r3
 8010de0:	687b      	ldr	r3, [r7, #4]
 8010de2:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8010de4:	f04f 33ff 	mov.w	r3, #4294967295
 8010de8:	e095      	b.n	8010f16 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("tcp_enqueue_flags: check that first pbuf can hold optlen",
 8010dea:	693b      	ldr	r3, [r7, #16]
 8010dec:	895a      	ldrh	r2, [r3, #10]
 8010dee:	7dfb      	ldrb	r3, [r7, #23]
 8010df0:	b29b      	uxth	r3, r3
 8010df2:	429a      	cmp	r2, r3
 8010df4:	d206      	bcs.n	8010e04 <tcp_enqueue_flags+0xa0>
 8010df6:	4b4a      	ldr	r3, [pc, #296]	@ (8010f20 <tcp_enqueue_flags+0x1bc>)
 8010df8:	f240 4239 	movw	r2, #1081	@ 0x439
 8010dfc:	494c      	ldr	r1, [pc, #304]	@ (8010f30 <tcp_enqueue_flags+0x1cc>)
 8010dfe:	484a      	ldr	r0, [pc, #296]	@ (8010f28 <tcp_enqueue_flags+0x1c4>)
 8010e00:	f004 f826 	bl	8014e50 <iprintf>
              (p->len >= optlen));

  /* Allocate memory for tcp_seg, and fill in fields. */
  if ((seg = tcp_create_segment(pcb, p, flags, pcb->snd_lbb, optflags)) == NULL) {
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 8010e08:	78fa      	ldrb	r2, [r7, #3]
 8010e0a:	7ffb      	ldrb	r3, [r7, #31]
 8010e0c:	9300      	str	r3, [sp, #0]
 8010e0e:	460b      	mov	r3, r1
 8010e10:	6939      	ldr	r1, [r7, #16]
 8010e12:	6878      	ldr	r0, [r7, #4]
 8010e14:	f7ff fd72 	bl	80108fc <tcp_create_segment>
 8010e18:	60f8      	str	r0, [r7, #12]
 8010e1a:	68fb      	ldr	r3, [r7, #12]
 8010e1c:	2b00      	cmp	r3, #0
 8010e1e:	d109      	bne.n	8010e34 <tcp_enqueue_flags+0xd0>
    tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8010e20:	687b      	ldr	r3, [r7, #4]
 8010e22:	8b5b      	ldrh	r3, [r3, #26]
 8010e24:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010e28:	b29a      	uxth	r2, r3
 8010e2a:	687b      	ldr	r3, [r7, #4]
 8010e2c:	835a      	strh	r2, [r3, #26]
    TCP_STATS_INC(tcp.memerr);
    return ERR_MEM;
 8010e2e:	f04f 33ff 	mov.w	r3, #4294967295
 8010e32:	e070      	b.n	8010f16 <tcp_enqueue_flags+0x1b2>
  }
  LWIP_ASSERT("seg->tcphdr not aligned", ((mem_ptr_t)seg->tcphdr % LWIP_MIN(MEM_ALIGNMENT, 4)) == 0);
 8010e34:	68fb      	ldr	r3, [r7, #12]
 8010e36:	68db      	ldr	r3, [r3, #12]
 8010e38:	f003 0303 	and.w	r3, r3, #3
 8010e3c:	2b00      	cmp	r3, #0
 8010e3e:	d006      	beq.n	8010e4e <tcp_enqueue_flags+0xea>
 8010e40:	4b37      	ldr	r3, [pc, #220]	@ (8010f20 <tcp_enqueue_flags+0x1bc>)
 8010e42:	f240 4242 	movw	r2, #1090	@ 0x442
 8010e46:	493b      	ldr	r1, [pc, #236]	@ (8010f34 <tcp_enqueue_flags+0x1d0>)
 8010e48:	4837      	ldr	r0, [pc, #220]	@ (8010f28 <tcp_enqueue_flags+0x1c4>)
 8010e4a:	f004 f801 	bl	8014e50 <iprintf>
  LWIP_ASSERT("tcp_enqueue_flags: invalid segment length", seg->len == 0);
 8010e4e:	68fb      	ldr	r3, [r7, #12]
 8010e50:	891b      	ldrh	r3, [r3, #8]
 8010e52:	2b00      	cmp	r3, #0
 8010e54:	d006      	beq.n	8010e64 <tcp_enqueue_flags+0x100>
 8010e56:	4b32      	ldr	r3, [pc, #200]	@ (8010f20 <tcp_enqueue_flags+0x1bc>)
 8010e58:	f240 4243 	movw	r2, #1091	@ 0x443
 8010e5c:	4936      	ldr	r1, [pc, #216]	@ (8010f38 <tcp_enqueue_flags+0x1d4>)
 8010e5e:	4832      	ldr	r0, [pc, #200]	@ (8010f28 <tcp_enqueue_flags+0x1c4>)
 8010e60:	f003 fff6 	bl	8014e50 <iprintf>
               lwip_ntohl(seg->tcphdr->seqno),
               lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg),
               (u16_t)flags));

  /* Now append seg to pcb->unsent queue */
  if (pcb->unsent == NULL) {
 8010e64:	687b      	ldr	r3, [r7, #4]
 8010e66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010e68:	2b00      	cmp	r3, #0
 8010e6a:	d103      	bne.n	8010e74 <tcp_enqueue_flags+0x110>
    pcb->unsent = seg;
 8010e6c:	687b      	ldr	r3, [r7, #4]
 8010e6e:	68fa      	ldr	r2, [r7, #12]
 8010e70:	66da      	str	r2, [r3, #108]	@ 0x6c
 8010e72:	e00d      	b.n	8010e90 <tcp_enqueue_flags+0x12c>
  } else {
    struct tcp_seg *useg;
    for (useg = pcb->unsent; useg->next != NULL; useg = useg->next);
 8010e74:	687b      	ldr	r3, [r7, #4]
 8010e76:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010e78:	61bb      	str	r3, [r7, #24]
 8010e7a:	e002      	b.n	8010e82 <tcp_enqueue_flags+0x11e>
 8010e7c:	69bb      	ldr	r3, [r7, #24]
 8010e7e:	681b      	ldr	r3, [r3, #0]
 8010e80:	61bb      	str	r3, [r7, #24]
 8010e82:	69bb      	ldr	r3, [r7, #24]
 8010e84:	681b      	ldr	r3, [r3, #0]
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	d1f8      	bne.n	8010e7c <tcp_enqueue_flags+0x118>
    useg->next = seg;
 8010e8a:	69bb      	ldr	r3, [r7, #24]
 8010e8c:	68fa      	ldr	r2, [r7, #12]
 8010e8e:	601a      	str	r2, [r3, #0]
  }
#if TCP_OVERSIZE
  /* The new unsent tail has no space */
  pcb->unsent_oversize = 0;
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	2200      	movs	r2, #0
 8010e94:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* TCP_OVERSIZE */

  /* SYN and FIN bump the sequence number */
  if ((flags & TCP_SYN) || (flags & TCP_FIN)) {
 8010e98:	78fb      	ldrb	r3, [r7, #3]
 8010e9a:	f003 0302 	and.w	r3, r3, #2
 8010e9e:	2b00      	cmp	r3, #0
 8010ea0:	d104      	bne.n	8010eac <tcp_enqueue_flags+0x148>
 8010ea2:	78fb      	ldrb	r3, [r7, #3]
 8010ea4:	f003 0301 	and.w	r3, r3, #1
 8010ea8:	2b00      	cmp	r3, #0
 8010eaa:	d004      	beq.n	8010eb6 <tcp_enqueue_flags+0x152>
    pcb->snd_lbb++;
 8010eac:	687b      	ldr	r3, [r7, #4]
 8010eae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8010eb0:	1c5a      	adds	r2, r3, #1
 8010eb2:	687b      	ldr	r3, [r7, #4]
 8010eb4:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* optlen does not influence snd_buf */
  }
  if (flags & TCP_FIN) {
 8010eb6:	78fb      	ldrb	r3, [r7, #3]
 8010eb8:	f003 0301 	and.w	r3, r3, #1
 8010ebc:	2b00      	cmp	r3, #0
 8010ebe:	d006      	beq.n	8010ece <tcp_enqueue_flags+0x16a>
    tcp_set_flags(pcb, TF_FIN);
 8010ec0:	687b      	ldr	r3, [r7, #4]
 8010ec2:	8b5b      	ldrh	r3, [r3, #26]
 8010ec4:	f043 0320 	orr.w	r3, r3, #32
 8010ec8:	b29a      	uxth	r2, r3
 8010eca:	687b      	ldr	r3, [r7, #4]
 8010ecc:	835a      	strh	r2, [r3, #26]
  }

  /* update number of segments on the queues */
  pcb->snd_queuelen += pbuf_clen(seg->p);
 8010ece:	68fb      	ldr	r3, [r7, #12]
 8010ed0:	685b      	ldr	r3, [r3, #4]
 8010ed2:	4618      	mov	r0, r3
 8010ed4:	f7fb fc46 	bl	800c764 <pbuf_clen>
 8010ed8:	4603      	mov	r3, r0
 8010eda:	461a      	mov	r2, r3
 8010edc:	687b      	ldr	r3, [r7, #4]
 8010ede:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010ee2:	4413      	add	r3, r2
 8010ee4:	b29a      	uxth	r2, r3
 8010ee6:	687b      	ldr	r3, [r7, #4]
 8010ee8:	f8a3 2066 	strh.w	r2, [r3, #102]	@ 0x66
  LWIP_DEBUGF(TCP_QLEN_DEBUG, ("tcp_enqueue_flags: %"S16_F" (after enqueued)\n", pcb->snd_queuelen));
  if (pcb->snd_queuelen != 0) {
 8010eec:	687b      	ldr	r3, [r7, #4]
 8010eee:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 8010ef2:	2b00      	cmp	r3, #0
 8010ef4:	d00e      	beq.n	8010f14 <tcp_enqueue_flags+0x1b0>
    LWIP_ASSERT("tcp_enqueue_flags: invalid queue length",
 8010ef6:	687b      	ldr	r3, [r7, #4]
 8010ef8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8010efa:	2b00      	cmp	r3, #0
 8010efc:	d10a      	bne.n	8010f14 <tcp_enqueue_flags+0x1b0>
 8010efe:	687b      	ldr	r3, [r7, #4]
 8010f00:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010f02:	2b00      	cmp	r3, #0
 8010f04:	d106      	bne.n	8010f14 <tcp_enqueue_flags+0x1b0>
 8010f06:	4b06      	ldr	r3, [pc, #24]	@ (8010f20 <tcp_enqueue_flags+0x1bc>)
 8010f08:	f240 4265 	movw	r2, #1125	@ 0x465
 8010f0c:	490b      	ldr	r1, [pc, #44]	@ (8010f3c <tcp_enqueue_flags+0x1d8>)
 8010f0e:	4806      	ldr	r0, [pc, #24]	@ (8010f28 <tcp_enqueue_flags+0x1c4>)
 8010f10:	f003 ff9e 	bl	8014e50 <iprintf>
                pcb->unacked != NULL || pcb->unsent != NULL);
  }

  return ERR_OK;
 8010f14:	2300      	movs	r3, #0
}
 8010f16:	4618      	mov	r0, r3
 8010f18:	3720      	adds	r7, #32
 8010f1a:	46bd      	mov	sp, r7
 8010f1c:	bd80      	pop	{r7, pc}
 8010f1e:	bf00      	nop
 8010f20:	0801745c 	.word	0x0801745c
 8010f24:	08017880 	.word	0x08017880
 8010f28:	080174b0 	.word	0x080174b0
 8010f2c:	080178d8 	.word	0x080178d8
 8010f30:	080178f8 	.word	0x080178f8
 8010f34:	08017934 	.word	0x08017934
 8010f38:	0801794c 	.word	0x0801794c
 8010f3c:	08017978 	.word	0x08017978

08010f40 <tcp_output>:
 * @return ERR_OK if data has been sent or nothing to send
 *         another err_t on error
 */
err_t
tcp_output(struct tcp_pcb *pcb)
{
 8010f40:	b5b0      	push	{r4, r5, r7, lr}
 8010f42:	b08a      	sub	sp, #40	@ 0x28
 8010f44:	af00      	add	r7, sp, #0
 8010f46:	6078      	str	r0, [r7, #4]
  s16_t i = 0;
#endif /* TCP_CWND_DEBUG */

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("tcp_output: invalid pcb", pcb != NULL);
 8010f48:	687b      	ldr	r3, [r7, #4]
 8010f4a:	2b00      	cmp	r3, #0
 8010f4c:	d106      	bne.n	8010f5c <tcp_output+0x1c>
 8010f4e:	4b8a      	ldr	r3, [pc, #552]	@ (8011178 <tcp_output+0x238>)
 8010f50:	f240 42e1 	movw	r2, #1249	@ 0x4e1
 8010f54:	4989      	ldr	r1, [pc, #548]	@ (801117c <tcp_output+0x23c>)
 8010f56:	488a      	ldr	r0, [pc, #552]	@ (8011180 <tcp_output+0x240>)
 8010f58:	f003 ff7a 	bl	8014e50 <iprintf>
  /* pcb->state LISTEN not allowed here */
  LWIP_ASSERT("don't call tcp_output for listen-pcbs",
 8010f5c:	687b      	ldr	r3, [r7, #4]
 8010f5e:	7d1b      	ldrb	r3, [r3, #20]
 8010f60:	2b01      	cmp	r3, #1
 8010f62:	d106      	bne.n	8010f72 <tcp_output+0x32>
 8010f64:	4b84      	ldr	r3, [pc, #528]	@ (8011178 <tcp_output+0x238>)
 8010f66:	f240 42e3 	movw	r2, #1251	@ 0x4e3
 8010f6a:	4986      	ldr	r1, [pc, #536]	@ (8011184 <tcp_output+0x244>)
 8010f6c:	4884      	ldr	r0, [pc, #528]	@ (8011180 <tcp_output+0x240>)
 8010f6e:	f003 ff6f 	bl	8014e50 <iprintf>

  /* First, check if we are invoked by the TCP input processing
     code. If so, we do not output anything. Instead, we rely on the
     input processing code to call us when input processing is done
     with. */
  if (tcp_input_pcb == pcb) {
 8010f72:	4b85      	ldr	r3, [pc, #532]	@ (8011188 <tcp_output+0x248>)
 8010f74:	681b      	ldr	r3, [r3, #0]
 8010f76:	687a      	ldr	r2, [r7, #4]
 8010f78:	429a      	cmp	r2, r3
 8010f7a:	d101      	bne.n	8010f80 <tcp_output+0x40>
    return ERR_OK;
 8010f7c:	2300      	movs	r3, #0
 8010f7e:	e1ce      	b.n	801131e <tcp_output+0x3de>
  }

  wnd = LWIP_MIN(pcb->snd_wnd, pcb->cwnd);
 8010f80:	687b      	ldr	r3, [r7, #4]
 8010f82:	f8b3 2048 	ldrh.w	r2, [r3, #72]	@ 0x48
 8010f86:	687b      	ldr	r3, [r7, #4]
 8010f88:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 8010f8c:	4293      	cmp	r3, r2
 8010f8e:	bf28      	it	cs
 8010f90:	4613      	movcs	r3, r2
 8010f92:	b29b      	uxth	r3, r3
 8010f94:	61bb      	str	r3, [r7, #24]

  seg = pcb->unsent;
 8010f96:	687b      	ldr	r3, [r7, #4]
 8010f98:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8010f9a:	627b      	str	r3, [r7, #36]	@ 0x24

  if (seg == NULL) {
 8010f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010f9e:	2b00      	cmp	r3, #0
 8010fa0:	d10b      	bne.n	8010fba <tcp_output+0x7a>
                                 ", seg == NULL, ack %"U32_F"\n",
                                 pcb->snd_wnd, pcb->cwnd, wnd, pcb->lastack));

    /* If the TF_ACK_NOW flag is set and the ->unsent queue is empty, construct
     * an empty ACK segment and send it. */
    if (pcb->flags & TF_ACK_NOW) {
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	8b5b      	ldrh	r3, [r3, #26]
 8010fa6:	f003 0302 	and.w	r3, r3, #2
 8010faa:	2b00      	cmp	r3, #0
 8010fac:	f000 81aa 	beq.w	8011304 <tcp_output+0x3c4>
      return tcp_send_empty_ack(pcb);
 8010fb0:	6878      	ldr	r0, [r7, #4]
 8010fb2:	f000 fdcb 	bl	8011b4c <tcp_send_empty_ack>
 8010fb6:	4603      	mov	r3, r0
 8010fb8:	e1b1      	b.n	801131e <tcp_output+0x3de>
                 pcb->snd_wnd, pcb->cwnd, wnd,
                 lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len,
                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack));
  }

  netif = tcp_route(pcb, &pcb->local_ip, &pcb->remote_ip);
 8010fba:	6879      	ldr	r1, [r7, #4]
 8010fbc:	687b      	ldr	r3, [r7, #4]
 8010fbe:	3304      	adds	r3, #4
 8010fc0:	461a      	mov	r2, r3
 8010fc2:	6878      	ldr	r0, [r7, #4]
 8010fc4:	f7ff fc7e 	bl	80108c4 <tcp_route>
 8010fc8:	6178      	str	r0, [r7, #20]
  if (netif == NULL) {
 8010fca:	697b      	ldr	r3, [r7, #20]
 8010fcc:	2b00      	cmp	r3, #0
 8010fce:	d102      	bne.n	8010fd6 <tcp_output+0x96>
    return ERR_RTE;
 8010fd0:	f06f 0303 	mvn.w	r3, #3
 8010fd4:	e1a3      	b.n	801131e <tcp_output+0x3de>
  }

  /* If we don't have a local IP address, we get one from netif */
  if (ip_addr_isany(&pcb->local_ip)) {
 8010fd6:	687b      	ldr	r3, [r7, #4]
 8010fd8:	2b00      	cmp	r3, #0
 8010fda:	d003      	beq.n	8010fe4 <tcp_output+0xa4>
 8010fdc:	687b      	ldr	r3, [r7, #4]
 8010fde:	681b      	ldr	r3, [r3, #0]
 8010fe0:	2b00      	cmp	r3, #0
 8010fe2:	d111      	bne.n	8011008 <tcp_output+0xc8>
    const ip_addr_t *local_ip = ip_netif_get_local_ip(netif, &pcb->remote_ip);
 8010fe4:	697b      	ldr	r3, [r7, #20]
 8010fe6:	2b00      	cmp	r3, #0
 8010fe8:	d002      	beq.n	8010ff0 <tcp_output+0xb0>
 8010fea:	697b      	ldr	r3, [r7, #20]
 8010fec:	3304      	adds	r3, #4
 8010fee:	e000      	b.n	8010ff2 <tcp_output+0xb2>
 8010ff0:	2300      	movs	r3, #0
 8010ff2:	613b      	str	r3, [r7, #16]
    if (local_ip == NULL) {
 8010ff4:	693b      	ldr	r3, [r7, #16]
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d102      	bne.n	8011000 <tcp_output+0xc0>
      return ERR_RTE;
 8010ffa:	f06f 0303 	mvn.w	r3, #3
 8010ffe:	e18e      	b.n	801131e <tcp_output+0x3de>
    }
    ip_addr_copy(pcb->local_ip, *local_ip);
 8011000:	693b      	ldr	r3, [r7, #16]
 8011002:	681a      	ldr	r2, [r3, #0]
 8011004:	687b      	ldr	r3, [r7, #4]
 8011006:	601a      	str	r2, [r3, #0]
  }

  /* Handle the current segment not fitting within the window */
  if (lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len > wnd) {
 8011008:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801100a:	68db      	ldr	r3, [r3, #12]
 801100c:	685b      	ldr	r3, [r3, #4]
 801100e:	4618      	mov	r0, r3
 8011010:	f7f9 fe9a 	bl	800ad48 <lwip_htonl>
 8011014:	4602      	mov	r2, r0
 8011016:	687b      	ldr	r3, [r7, #4]
 8011018:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801101a:	1ad3      	subs	r3, r2, r3
 801101c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801101e:	8912      	ldrh	r2, [r2, #8]
 8011020:	4413      	add	r3, r2
 8011022:	69ba      	ldr	r2, [r7, #24]
 8011024:	429a      	cmp	r2, r3
 8011026:	d227      	bcs.n	8011078 <tcp_output+0x138>
     * within the remaining (could be 0) send window and RTO timer is not running (we
     * have no in-flight data). If window is still too small after persist timer fires,
     * then we split the segment. We don't consider the congestion window since a cwnd
     * smaller than 1 SMSS implies in-flight data
     */
    if (wnd == pcb->snd_wnd && pcb->unacked == NULL && pcb->persist_backoff == 0) {
 8011028:	687b      	ldr	r3, [r7, #4]
 801102a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 801102e:	461a      	mov	r2, r3
 8011030:	69bb      	ldr	r3, [r7, #24]
 8011032:	4293      	cmp	r3, r2
 8011034:	d114      	bne.n	8011060 <tcp_output+0x120>
 8011036:	687b      	ldr	r3, [r7, #4]
 8011038:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 801103a:	2b00      	cmp	r3, #0
 801103c:	d110      	bne.n	8011060 <tcp_output+0x120>
 801103e:	687b      	ldr	r3, [r7, #4]
 8011040:	f893 3099 	ldrb.w	r3, [r3, #153]	@ 0x99
 8011044:	2b00      	cmp	r3, #0
 8011046:	d10b      	bne.n	8011060 <tcp_output+0x120>
      pcb->persist_cnt = 0;
 8011048:	687b      	ldr	r3, [r7, #4]
 801104a:	2200      	movs	r2, #0
 801104c:	f883 2098 	strb.w	r2, [r3, #152]	@ 0x98
      pcb->persist_backoff = 1;
 8011050:	687b      	ldr	r3, [r7, #4]
 8011052:	2201      	movs	r2, #1
 8011054:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99
      pcb->persist_probe = 0;
 8011058:	687b      	ldr	r3, [r7, #4]
 801105a:	2200      	movs	r2, #0
 801105c:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
    }
    /* We need an ACK, but can't send data now, so send an empty ACK */
    if (pcb->flags & TF_ACK_NOW) {
 8011060:	687b      	ldr	r3, [r7, #4]
 8011062:	8b5b      	ldrh	r3, [r3, #26]
 8011064:	f003 0302 	and.w	r3, r3, #2
 8011068:	2b00      	cmp	r3, #0
 801106a:	f000 814d 	beq.w	8011308 <tcp_output+0x3c8>
      return tcp_send_empty_ack(pcb);
 801106e:	6878      	ldr	r0, [r7, #4]
 8011070:	f000 fd6c 	bl	8011b4c <tcp_send_empty_ack>
 8011074:	4603      	mov	r3, r0
 8011076:	e152      	b.n	801131e <tcp_output+0x3de>
    }
    goto output_done;
  }
  /* Stop persist timer, above conditions are not active */
  pcb->persist_backoff = 0;
 8011078:	687b      	ldr	r3, [r7, #4]
 801107a:	2200      	movs	r2, #0
 801107c:	f883 2099 	strb.w	r2, [r3, #153]	@ 0x99

  /* useg should point to last segment on unacked queue */
  useg = pcb->unacked;
 8011080:	687b      	ldr	r3, [r7, #4]
 8011082:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011084:	623b      	str	r3, [r7, #32]
  if (useg != NULL) {
 8011086:	6a3b      	ldr	r3, [r7, #32]
 8011088:	2b00      	cmp	r3, #0
 801108a:	f000 811c 	beq.w	80112c6 <tcp_output+0x386>
    for (; useg->next != NULL; useg = useg->next);
 801108e:	e002      	b.n	8011096 <tcp_output+0x156>
 8011090:	6a3b      	ldr	r3, [r7, #32]
 8011092:	681b      	ldr	r3, [r3, #0]
 8011094:	623b      	str	r3, [r7, #32]
 8011096:	6a3b      	ldr	r3, [r7, #32]
 8011098:	681b      	ldr	r3, [r3, #0]
 801109a:	2b00      	cmp	r3, #0
 801109c:	d1f8      	bne.n	8011090 <tcp_output+0x150>
  }
  /* data available and window allows it to be sent? */
  while (seg != NULL &&
 801109e:	e112      	b.n	80112c6 <tcp_output+0x386>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
    LWIP_ASSERT("RST not expected here!",
 80110a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80110a2:	68db      	ldr	r3, [r3, #12]
 80110a4:	899b      	ldrh	r3, [r3, #12]
 80110a6:	b29b      	uxth	r3, r3
 80110a8:	4618      	mov	r0, r3
 80110aa:	f7f9 fe37 	bl	800ad1c <lwip_htons>
 80110ae:	4603      	mov	r3, r0
 80110b0:	b2db      	uxtb	r3, r3
 80110b2:	f003 0304 	and.w	r3, r3, #4
 80110b6:	2b00      	cmp	r3, #0
 80110b8:	d006      	beq.n	80110c8 <tcp_output+0x188>
 80110ba:	4b2f      	ldr	r3, [pc, #188]	@ (8011178 <tcp_output+0x238>)
 80110bc:	f240 5236 	movw	r2, #1334	@ 0x536
 80110c0:	4932      	ldr	r1, [pc, #200]	@ (801118c <tcp_output+0x24c>)
 80110c2:	482f      	ldr	r0, [pc, #188]	@ (8011180 <tcp_output+0x240>)
 80110c4:	f003 fec4 	bl	8014e50 <iprintf>
     * - if tcp_write had a memory error before (prevent delayed ACK timeout) or
     * - if FIN was already enqueued for this PCB (SYN is always alone in a segment -
     *   either seg->next != NULL or pcb->unacked == NULL;
     *   RST is no sent using tcp_write/tcp_output.
     */
    if ((tcp_do_output_nagle(pcb) == 0) &&
 80110c8:	687b      	ldr	r3, [r7, #4]
 80110ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80110cc:	2b00      	cmp	r3, #0
 80110ce:	d01f      	beq.n	8011110 <tcp_output+0x1d0>
 80110d0:	687b      	ldr	r3, [r7, #4]
 80110d2:	8b5b      	ldrh	r3, [r3, #26]
 80110d4:	f003 0344 	and.w	r3, r3, #68	@ 0x44
 80110d8:	2b00      	cmp	r3, #0
 80110da:	d119      	bne.n	8011110 <tcp_output+0x1d0>
 80110dc:	687b      	ldr	r3, [r7, #4]
 80110de:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80110e0:	2b00      	cmp	r3, #0
 80110e2:	d00b      	beq.n	80110fc <tcp_output+0x1bc>
 80110e4:	687b      	ldr	r3, [r7, #4]
 80110e6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80110e8:	681b      	ldr	r3, [r3, #0]
 80110ea:	2b00      	cmp	r3, #0
 80110ec:	d110      	bne.n	8011110 <tcp_output+0x1d0>
 80110ee:	687b      	ldr	r3, [r7, #4]
 80110f0:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80110f2:	891a      	ldrh	r2, [r3, #8]
 80110f4:	687b      	ldr	r3, [r7, #4]
 80110f6:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80110f8:	429a      	cmp	r2, r3
 80110fa:	d209      	bcs.n	8011110 <tcp_output+0x1d0>
 80110fc:	687b      	ldr	r3, [r7, #4]
 80110fe:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8011102:	2b00      	cmp	r3, #0
 8011104:	d004      	beq.n	8011110 <tcp_output+0x1d0>
 8011106:	687b      	ldr	r3, [r7, #4]
 8011108:	f8b3 3066 	ldrh.w	r3, [r3, #102]	@ 0x66
 801110c:	2b08      	cmp	r3, #8
 801110e:	d901      	bls.n	8011114 <tcp_output+0x1d4>
 8011110:	2301      	movs	r3, #1
 8011112:	e000      	b.n	8011116 <tcp_output+0x1d6>
 8011114:	2300      	movs	r3, #0
 8011116:	2b00      	cmp	r3, #0
 8011118:	d106      	bne.n	8011128 <tcp_output+0x1e8>
        ((pcb->flags & (TF_NAGLEMEMERR | TF_FIN)) == 0)) {
 801111a:	687b      	ldr	r3, [r7, #4]
 801111c:	8b5b      	ldrh	r3, [r3, #26]
 801111e:	f003 03a0 	and.w	r3, r3, #160	@ 0xa0
    if ((tcp_do_output_nagle(pcb) == 0) &&
 8011122:	2b00      	cmp	r3, #0
 8011124:	f000 80e4 	beq.w	80112f0 <tcp_output+0x3b0>
                                 pcb->lastack,
                                 lwip_ntohl(seg->tcphdr->seqno), pcb->lastack, i));
    ++i;
#endif /* TCP_CWND_DEBUG */

    if (pcb->state != SYN_SENT) {
 8011128:	687b      	ldr	r3, [r7, #4]
 801112a:	7d1b      	ldrb	r3, [r3, #20]
 801112c:	2b02      	cmp	r3, #2
 801112e:	d00d      	beq.n	801114c <tcp_output+0x20c>
      TCPH_SET_FLAG(seg->tcphdr, TCP_ACK);
 8011130:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011132:	68db      	ldr	r3, [r3, #12]
 8011134:	899b      	ldrh	r3, [r3, #12]
 8011136:	b29c      	uxth	r4, r3
 8011138:	2010      	movs	r0, #16
 801113a:	f7f9 fdef 	bl	800ad1c <lwip_htons>
 801113e:	4603      	mov	r3, r0
 8011140:	461a      	mov	r2, r3
 8011142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011144:	68db      	ldr	r3, [r3, #12]
 8011146:	4322      	orrs	r2, r4
 8011148:	b292      	uxth	r2, r2
 801114a:	819a      	strh	r2, [r3, #12]
    }

    err = tcp_output_segment(seg, pcb, netif);
 801114c:	697a      	ldr	r2, [r7, #20]
 801114e:	6879      	ldr	r1, [r7, #4]
 8011150:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8011152:	f000 f909 	bl	8011368 <tcp_output_segment>
 8011156:	4603      	mov	r3, r0
 8011158:	73fb      	strb	r3, [r7, #15]
    if (err != ERR_OK) {
 801115a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801115e:	2b00      	cmp	r3, #0
 8011160:	d016      	beq.n	8011190 <tcp_output+0x250>
      /* segment could not be sent, for whatever reason */
      tcp_set_flags(pcb, TF_NAGLEMEMERR);
 8011162:	687b      	ldr	r3, [r7, #4]
 8011164:	8b5b      	ldrh	r3, [r3, #26]
 8011166:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801116a:	b29a      	uxth	r2, r3
 801116c:	687b      	ldr	r3, [r7, #4]
 801116e:	835a      	strh	r2, [r3, #26]
      return err;
 8011170:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011174:	e0d3      	b.n	801131e <tcp_output+0x3de>
 8011176:	bf00      	nop
 8011178:	0801745c 	.word	0x0801745c
 801117c:	080179a0 	.word	0x080179a0
 8011180:	080174b0 	.word	0x080174b0
 8011184:	080179b8 	.word	0x080179b8
 8011188:	24007d84 	.word	0x24007d84
 801118c:	080179e0 	.word	0x080179e0
    }
#if TCP_OVERSIZE_DBGCHECK
    seg->oversize_left = 0;
#endif /* TCP_OVERSIZE_DBGCHECK */
    pcb->unsent = seg->next;
 8011190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011192:	681a      	ldr	r2, [r3, #0]
 8011194:	687b      	ldr	r3, [r7, #4]
 8011196:	66da      	str	r2, [r3, #108]	@ 0x6c
    if (pcb->state != SYN_SENT) {
 8011198:	687b      	ldr	r3, [r7, #4]
 801119a:	7d1b      	ldrb	r3, [r3, #20]
 801119c:	2b02      	cmp	r3, #2
 801119e:	d006      	beq.n	80111ae <tcp_output+0x26e>
      tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 80111a0:	687b      	ldr	r3, [r7, #4]
 80111a2:	8b5b      	ldrh	r3, [r3, #26]
 80111a4:	f023 0303 	bic.w	r3, r3, #3
 80111a8:	b29a      	uxth	r2, r3
 80111aa:	687b      	ldr	r3, [r7, #4]
 80111ac:	835a      	strh	r2, [r3, #26]
    }
    snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80111ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111b0:	68db      	ldr	r3, [r3, #12]
 80111b2:	685b      	ldr	r3, [r3, #4]
 80111b4:	4618      	mov	r0, r3
 80111b6:	f7f9 fdc7 	bl	800ad48 <lwip_htonl>
 80111ba:	4604      	mov	r4, r0
 80111bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111be:	891b      	ldrh	r3, [r3, #8]
 80111c0:	461d      	mov	r5, r3
 80111c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111c4:	68db      	ldr	r3, [r3, #12]
 80111c6:	899b      	ldrh	r3, [r3, #12]
 80111c8:	b29b      	uxth	r3, r3
 80111ca:	4618      	mov	r0, r3
 80111cc:	f7f9 fda6 	bl	800ad1c <lwip_htons>
 80111d0:	4603      	mov	r3, r0
 80111d2:	b2db      	uxtb	r3, r3
 80111d4:	f003 0303 	and.w	r3, r3, #3
 80111d8:	2b00      	cmp	r3, #0
 80111da:	d001      	beq.n	80111e0 <tcp_output+0x2a0>
 80111dc:	2301      	movs	r3, #1
 80111de:	e000      	b.n	80111e2 <tcp_output+0x2a2>
 80111e0:	2300      	movs	r3, #0
 80111e2:	442b      	add	r3, r5
 80111e4:	4423      	add	r3, r4
 80111e6:	60bb      	str	r3, [r7, #8]
    if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 80111e8:	687b      	ldr	r3, [r7, #4]
 80111ea:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80111ec:	68bb      	ldr	r3, [r7, #8]
 80111ee:	1ad3      	subs	r3, r2, r3
 80111f0:	2b00      	cmp	r3, #0
 80111f2:	da02      	bge.n	80111fa <tcp_output+0x2ba>
      pcb->snd_nxt = snd_nxt;
 80111f4:	687b      	ldr	r3, [r7, #4]
 80111f6:	68ba      	ldr	r2, [r7, #8]
 80111f8:	651a      	str	r2, [r3, #80]	@ 0x50
    }
    /* put segment on unacknowledged list if length > 0 */
    if (TCP_TCPLEN(seg) > 0) {
 80111fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80111fc:	891b      	ldrh	r3, [r3, #8]
 80111fe:	461c      	mov	r4, r3
 8011200:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011202:	68db      	ldr	r3, [r3, #12]
 8011204:	899b      	ldrh	r3, [r3, #12]
 8011206:	b29b      	uxth	r3, r3
 8011208:	4618      	mov	r0, r3
 801120a:	f7f9 fd87 	bl	800ad1c <lwip_htons>
 801120e:	4603      	mov	r3, r0
 8011210:	b2db      	uxtb	r3, r3
 8011212:	f003 0303 	and.w	r3, r3, #3
 8011216:	2b00      	cmp	r3, #0
 8011218:	d001      	beq.n	801121e <tcp_output+0x2de>
 801121a:	2301      	movs	r3, #1
 801121c:	e000      	b.n	8011220 <tcp_output+0x2e0>
 801121e:	2300      	movs	r3, #0
 8011220:	4423      	add	r3, r4
 8011222:	2b00      	cmp	r3, #0
 8011224:	d049      	beq.n	80112ba <tcp_output+0x37a>
      seg->next = NULL;
 8011226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011228:	2200      	movs	r2, #0
 801122a:	601a      	str	r2, [r3, #0]
      /* unacked list is empty? */
      if (pcb->unacked == NULL) {
 801122c:	687b      	ldr	r3, [r7, #4]
 801122e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011230:	2b00      	cmp	r3, #0
 8011232:	d105      	bne.n	8011240 <tcp_output+0x300>
        pcb->unacked = seg;
 8011234:	687b      	ldr	r3, [r7, #4]
 8011236:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011238:	671a      	str	r2, [r3, #112]	@ 0x70
        useg = seg;
 801123a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801123c:	623b      	str	r3, [r7, #32]
 801123e:	e03f      	b.n	80112c0 <tcp_output+0x380>
        /* unacked list is not empty? */
      } else {
        /* In the case of fast retransmit, the packet should not go to the tail
         * of the unacked queue, but rather somewhere before it. We need to check for
         * this case. -STJ Jul 27, 2004 */
        if (TCP_SEQ_LT(lwip_ntohl(seg->tcphdr->seqno), lwip_ntohl(useg->tcphdr->seqno))) {
 8011240:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011242:	68db      	ldr	r3, [r3, #12]
 8011244:	685b      	ldr	r3, [r3, #4]
 8011246:	4618      	mov	r0, r3
 8011248:	f7f9 fd7e 	bl	800ad48 <lwip_htonl>
 801124c:	4604      	mov	r4, r0
 801124e:	6a3b      	ldr	r3, [r7, #32]
 8011250:	68db      	ldr	r3, [r3, #12]
 8011252:	685b      	ldr	r3, [r3, #4]
 8011254:	4618      	mov	r0, r3
 8011256:	f7f9 fd77 	bl	800ad48 <lwip_htonl>
 801125a:	4603      	mov	r3, r0
 801125c:	1ae3      	subs	r3, r4, r3
 801125e:	2b00      	cmp	r3, #0
 8011260:	da24      	bge.n	80112ac <tcp_output+0x36c>
          /* add segment to before tail of unacked list, keeping the list sorted */
          struct tcp_seg **cur_seg = &(pcb->unacked);
 8011262:	687b      	ldr	r3, [r7, #4]
 8011264:	3370      	adds	r3, #112	@ 0x70
 8011266:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8011268:	e002      	b.n	8011270 <tcp_output+0x330>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
            cur_seg = &((*cur_seg)->next );
 801126a:	69fb      	ldr	r3, [r7, #28]
 801126c:	681b      	ldr	r3, [r3, #0]
 801126e:	61fb      	str	r3, [r7, #28]
          while (*cur_seg &&
 8011270:	69fb      	ldr	r3, [r7, #28]
 8011272:	681b      	ldr	r3, [r3, #0]
 8011274:	2b00      	cmp	r3, #0
 8011276:	d011      	beq.n	801129c <tcp_output+0x35c>
                 TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 8011278:	69fb      	ldr	r3, [r7, #28]
 801127a:	681b      	ldr	r3, [r3, #0]
 801127c:	68db      	ldr	r3, [r3, #12]
 801127e:	685b      	ldr	r3, [r3, #4]
 8011280:	4618      	mov	r0, r3
 8011282:	f7f9 fd61 	bl	800ad48 <lwip_htonl>
 8011286:	4604      	mov	r4, r0
 8011288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801128a:	68db      	ldr	r3, [r3, #12]
 801128c:	685b      	ldr	r3, [r3, #4]
 801128e:	4618      	mov	r0, r3
 8011290:	f7f9 fd5a 	bl	800ad48 <lwip_htonl>
 8011294:	4603      	mov	r3, r0
 8011296:	1ae3      	subs	r3, r4, r3
          while (*cur_seg &&
 8011298:	2b00      	cmp	r3, #0
 801129a:	dbe6      	blt.n	801126a <tcp_output+0x32a>
          }
          seg->next = (*cur_seg);
 801129c:	69fb      	ldr	r3, [r7, #28]
 801129e:	681a      	ldr	r2, [r3, #0]
 80112a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112a2:	601a      	str	r2, [r3, #0]
          (*cur_seg) = seg;
 80112a4:	69fb      	ldr	r3, [r7, #28]
 80112a6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80112a8:	601a      	str	r2, [r3, #0]
 80112aa:	e009      	b.n	80112c0 <tcp_output+0x380>
        } else {
          /* add segment to tail of unacked list */
          useg->next = seg;
 80112ac:	6a3b      	ldr	r3, [r7, #32]
 80112ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80112b0:	601a      	str	r2, [r3, #0]
          useg = useg->next;
 80112b2:	6a3b      	ldr	r3, [r7, #32]
 80112b4:	681b      	ldr	r3, [r3, #0]
 80112b6:	623b      	str	r3, [r7, #32]
 80112b8:	e002      	b.n	80112c0 <tcp_output+0x380>
        }
      }
      /* do not queue empty segments on the unacked list */
    } else {
      tcp_seg_free(seg);
 80112ba:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80112bc:	f7fc fc45 	bl	800db4a <tcp_seg_free>
    }
    seg = pcb->unsent;
 80112c0:	687b      	ldr	r3, [r7, #4]
 80112c2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80112c4:	627b      	str	r3, [r7, #36]	@ 0x24
  while (seg != NULL &&
 80112c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112c8:	2b00      	cmp	r3, #0
 80112ca:	d012      	beq.n	80112f2 <tcp_output+0x3b2>
         lwip_ntohl(seg->tcphdr->seqno) - pcb->lastack + seg->len <= wnd) {
 80112cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80112ce:	68db      	ldr	r3, [r3, #12]
 80112d0:	685b      	ldr	r3, [r3, #4]
 80112d2:	4618      	mov	r0, r3
 80112d4:	f7f9 fd38 	bl	800ad48 <lwip_htonl>
 80112d8:	4602      	mov	r2, r0
 80112da:	687b      	ldr	r3, [r7, #4]
 80112dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80112de:	1ad3      	subs	r3, r2, r3
 80112e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80112e2:	8912      	ldrh	r2, [r2, #8]
 80112e4:	4413      	add	r3, r2
  while (seg != NULL &&
 80112e6:	69ba      	ldr	r2, [r7, #24]
 80112e8:	429a      	cmp	r2, r3
 80112ea:	f4bf aed9 	bcs.w	80110a0 <tcp_output+0x160>
 80112ee:	e000      	b.n	80112f2 <tcp_output+0x3b2>
      break;
 80112f0:	bf00      	nop
  }
#if TCP_OVERSIZE
  if (pcb->unsent == NULL) {
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80112f6:	2b00      	cmp	r3, #0
 80112f8:	d108      	bne.n	801130c <tcp_output+0x3cc>
    /* last unsent has been removed, reset unsent_oversize */
    pcb->unsent_oversize = 0;
 80112fa:	687b      	ldr	r3, [r7, #4]
 80112fc:	2200      	movs	r2, #0
 80112fe:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
 8011302:	e004      	b.n	801130e <tcp_output+0x3ce>
    goto output_done;
 8011304:	bf00      	nop
 8011306:	e002      	b.n	801130e <tcp_output+0x3ce>
    goto output_done;
 8011308:	bf00      	nop
 801130a:	e000      	b.n	801130e <tcp_output+0x3ce>
  }
#endif /* TCP_OVERSIZE */

output_done:
 801130c:	bf00      	nop
  tcp_clear_flags(pcb, TF_NAGLEMEMERR);
 801130e:	687b      	ldr	r3, [r7, #4]
 8011310:	8b5b      	ldrh	r3, [r3, #26]
 8011312:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8011316:	b29a      	uxth	r2, r3
 8011318:	687b      	ldr	r3, [r7, #4]
 801131a:	835a      	strh	r2, [r3, #26]
  return ERR_OK;
 801131c:	2300      	movs	r3, #0
}
 801131e:	4618      	mov	r0, r3
 8011320:	3728      	adds	r7, #40	@ 0x28
 8011322:	46bd      	mov	sp, r7
 8011324:	bdb0      	pop	{r4, r5, r7, pc}
 8011326:	bf00      	nop

08011328 <tcp_output_segment_busy>:
 * @arg seg the tcp segment to check
 * @return 1 if ref != 1, 0 if ref == 1
 */
static int
tcp_output_segment_busy(const struct tcp_seg *seg)
{
 8011328:	b580      	push	{r7, lr}
 801132a:	b082      	sub	sp, #8
 801132c:	af00      	add	r7, sp, #0
 801132e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_output_segment_busy: invalid seg", seg != NULL);
 8011330:	687b      	ldr	r3, [r7, #4]
 8011332:	2b00      	cmp	r3, #0
 8011334:	d106      	bne.n	8011344 <tcp_output_segment_busy+0x1c>
 8011336:	4b09      	ldr	r3, [pc, #36]	@ (801135c <tcp_output_segment_busy+0x34>)
 8011338:	f240 529a 	movw	r2, #1434	@ 0x59a
 801133c:	4908      	ldr	r1, [pc, #32]	@ (8011360 <tcp_output_segment_busy+0x38>)
 801133e:	4809      	ldr	r0, [pc, #36]	@ (8011364 <tcp_output_segment_busy+0x3c>)
 8011340:	f003 fd86 	bl	8014e50 <iprintf>

  /* We only need to check the first pbuf here:
     If a pbuf is queued for transmission, a driver calls pbuf_ref(),
     which only changes the ref count of the first pbuf */
  if (seg->p->ref != 1) {
 8011344:	687b      	ldr	r3, [r7, #4]
 8011346:	685b      	ldr	r3, [r3, #4]
 8011348:	7b9b      	ldrb	r3, [r3, #14]
 801134a:	2b01      	cmp	r3, #1
 801134c:	d001      	beq.n	8011352 <tcp_output_segment_busy+0x2a>
    /* other reference found */
    return 1;
 801134e:	2301      	movs	r3, #1
 8011350:	e000      	b.n	8011354 <tcp_output_segment_busy+0x2c>
  }
  /* no other references found */
  return 0;
 8011352:	2300      	movs	r3, #0
}
 8011354:	4618      	mov	r0, r3
 8011356:	3708      	adds	r7, #8
 8011358:	46bd      	mov	sp, r7
 801135a:	bd80      	pop	{r7, pc}
 801135c:	0801745c 	.word	0x0801745c
 8011360:	080179f8 	.word	0x080179f8
 8011364:	080174b0 	.word	0x080174b0

08011368 <tcp_output_segment>:
 * @param pcb the tcp_pcb for the TCP connection used to send the segment
 * @param netif the netif used to send the segment
 */
static err_t
tcp_output_segment(struct tcp_seg *seg, struct tcp_pcb *pcb, struct netif *netif)
{
 8011368:	b5b0      	push	{r4, r5, r7, lr}
 801136a:	b08c      	sub	sp, #48	@ 0x30
 801136c:	af04      	add	r7, sp, #16
 801136e:	60f8      	str	r0, [r7, #12]
 8011370:	60b9      	str	r1, [r7, #8]
 8011372:	607a      	str	r2, [r7, #4]
  u32_t *opts;
#if TCP_CHECKSUM_ON_COPY
  int seg_chksum_was_swapped = 0;
#endif

  LWIP_ASSERT("tcp_output_segment: invalid seg", seg != NULL);
 8011374:	68fb      	ldr	r3, [r7, #12]
 8011376:	2b00      	cmp	r3, #0
 8011378:	d106      	bne.n	8011388 <tcp_output_segment+0x20>
 801137a:	4b64      	ldr	r3, [pc, #400]	@ (801150c <tcp_output_segment+0x1a4>)
 801137c:	f44f 62b7 	mov.w	r2, #1464	@ 0x5b8
 8011380:	4963      	ldr	r1, [pc, #396]	@ (8011510 <tcp_output_segment+0x1a8>)
 8011382:	4864      	ldr	r0, [pc, #400]	@ (8011514 <tcp_output_segment+0x1ac>)
 8011384:	f003 fd64 	bl	8014e50 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid pcb", pcb != NULL);
 8011388:	68bb      	ldr	r3, [r7, #8]
 801138a:	2b00      	cmp	r3, #0
 801138c:	d106      	bne.n	801139c <tcp_output_segment+0x34>
 801138e:	4b5f      	ldr	r3, [pc, #380]	@ (801150c <tcp_output_segment+0x1a4>)
 8011390:	f240 52b9 	movw	r2, #1465	@ 0x5b9
 8011394:	4960      	ldr	r1, [pc, #384]	@ (8011518 <tcp_output_segment+0x1b0>)
 8011396:	485f      	ldr	r0, [pc, #380]	@ (8011514 <tcp_output_segment+0x1ac>)
 8011398:	f003 fd5a 	bl	8014e50 <iprintf>
  LWIP_ASSERT("tcp_output_segment: invalid netif", netif != NULL);
 801139c:	687b      	ldr	r3, [r7, #4]
 801139e:	2b00      	cmp	r3, #0
 80113a0:	d106      	bne.n	80113b0 <tcp_output_segment+0x48>
 80113a2:	4b5a      	ldr	r3, [pc, #360]	@ (801150c <tcp_output_segment+0x1a4>)
 80113a4:	f240 52ba 	movw	r2, #1466	@ 0x5ba
 80113a8:	495c      	ldr	r1, [pc, #368]	@ (801151c <tcp_output_segment+0x1b4>)
 80113aa:	485a      	ldr	r0, [pc, #360]	@ (8011514 <tcp_output_segment+0x1ac>)
 80113ac:	f003 fd50 	bl	8014e50 <iprintf>

  if (tcp_output_segment_busy(seg)) {
 80113b0:	68f8      	ldr	r0, [r7, #12]
 80113b2:	f7ff ffb9 	bl	8011328 <tcp_output_segment_busy>
 80113b6:	4603      	mov	r3, r0
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	d001      	beq.n	80113c0 <tcp_output_segment+0x58>
    /* This should not happen: rexmit functions should have checked this.
       However, since this function modifies p->len, we must not continue in this case. */
    LWIP_DEBUGF(TCP_RTO_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("tcp_output_segment: segment busy\n"));
    return ERR_OK;
 80113bc:	2300      	movs	r3, #0
 80113be:	e0a1      	b.n	8011504 <tcp_output_segment+0x19c>
  }

  /* The TCP header has already been constructed, but the ackno and
   wnd fields remain. */
  seg->tcphdr->ackno = lwip_htonl(pcb->rcv_nxt);
 80113c0:	68bb      	ldr	r3, [r7, #8]
 80113c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80113c4:	68fb      	ldr	r3, [r7, #12]
 80113c6:	68dc      	ldr	r4, [r3, #12]
 80113c8:	4610      	mov	r0, r2
 80113ca:	f7f9 fcbd 	bl	800ad48 <lwip_htonl>
 80113ce:	4603      	mov	r3, r0
 80113d0:	60a3      	str	r3, [r4, #8]
       the window scale option) is never scaled. */
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(pcb->rcv_ann_wnd));
  } else
#endif /* LWIP_WND_SCALE */
  {
    seg->tcphdr->wnd = lwip_htons(TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
 80113d2:	68bb      	ldr	r3, [r7, #8]
 80113d4:	8d5a      	ldrh	r2, [r3, #42]	@ 0x2a
 80113d6:	68fb      	ldr	r3, [r7, #12]
 80113d8:	68dc      	ldr	r4, [r3, #12]
 80113da:	4610      	mov	r0, r2
 80113dc:	f7f9 fc9e 	bl	800ad1c <lwip_htons>
 80113e0:	4603      	mov	r3, r0
 80113e2:	81e3      	strh	r3, [r4, #14]
  }

  pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 80113e4:	68bb      	ldr	r3, [r7, #8]
 80113e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80113e8:	68ba      	ldr	r2, [r7, #8]
 80113ea:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 80113ec:	441a      	add	r2, r3
 80113ee:	68bb      	ldr	r3, [r7, #8]
 80113f0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Add any requested options.  NB MSS option is only set on SYN
     packets, so ignore it here */
  /* cast through void* to get rid of alignment warnings */
  opts = (u32_t *)(void *)(seg->tcphdr + 1);
 80113f2:	68fb      	ldr	r3, [r7, #12]
 80113f4:	68db      	ldr	r3, [r3, #12]
 80113f6:	3314      	adds	r3, #20
 80113f8:	61fb      	str	r3, [r7, #28]
  if (seg->flags & TF_SEG_OPTS_MSS) {
 80113fa:	68fb      	ldr	r3, [r7, #12]
 80113fc:	7a9b      	ldrb	r3, [r3, #10]
 80113fe:	f003 0301 	and.w	r3, r3, #1
 8011402:	2b00      	cmp	r3, #0
 8011404:	d015      	beq.n	8011432 <tcp_output_segment+0xca>
    u16_t mss;
#if TCP_CALCULATE_EFF_SEND_MSS
    mss = tcp_eff_send_mss_netif(TCP_MSS, netif, &pcb->remote_ip);
 8011406:	68bb      	ldr	r3, [r7, #8]
 8011408:	3304      	adds	r3, #4
 801140a:	461a      	mov	r2, r3
 801140c:	6879      	ldr	r1, [r7, #4]
 801140e:	f44f 7006 	mov.w	r0, #536	@ 0x218
 8011412:	f7fc fe91 	bl	800e138 <tcp_eff_send_mss_netif>
 8011416:	4603      	mov	r3, r0
 8011418:	837b      	strh	r3, [r7, #26]
#else /* TCP_CALCULATE_EFF_SEND_MSS */
    mss = TCP_MSS;
#endif /* TCP_CALCULATE_EFF_SEND_MSS */
    *opts = TCP_BUILD_MSS_OPTION(mss);
 801141a:	8b7b      	ldrh	r3, [r7, #26]
 801141c:	f043 7301 	orr.w	r3, r3, #33816576	@ 0x2040000
 8011420:	4618      	mov	r0, r3
 8011422:	f7f9 fc91 	bl	800ad48 <lwip_htonl>
 8011426:	4602      	mov	r2, r0
 8011428:	69fb      	ldr	r3, [r7, #28]
 801142a:	601a      	str	r2, [r3, #0]
    opts += 1;
 801142c:	69fb      	ldr	r3, [r7, #28]
 801142e:	3304      	adds	r3, #4
 8011430:	61fb      	str	r3, [r7, #28]
  }
#endif

  /* Set retransmission timer running if it is not currently enabled
     This must be set before checking the route. */
  if (pcb->rtime < 0) {
 8011432:	68bb      	ldr	r3, [r7, #8]
 8011434:	f9b3 3030 	ldrsh.w	r3, [r3, #48]	@ 0x30
 8011438:	2b00      	cmp	r3, #0
 801143a:	da02      	bge.n	8011442 <tcp_output_segment+0xda>
    pcb->rtime = 0;
 801143c:	68bb      	ldr	r3, [r7, #8]
 801143e:	2200      	movs	r2, #0
 8011440:	861a      	strh	r2, [r3, #48]	@ 0x30
  }

  if (pcb->rttest == 0) {
 8011442:	68bb      	ldr	r3, [r7, #8]
 8011444:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8011446:	2b00      	cmp	r3, #0
 8011448:	d10c      	bne.n	8011464 <tcp_output_segment+0xfc>
    pcb->rttest = tcp_ticks;
 801144a:	4b35      	ldr	r3, [pc, #212]	@ (8011520 <tcp_output_segment+0x1b8>)
 801144c:	681a      	ldr	r2, [r3, #0]
 801144e:	68bb      	ldr	r3, [r7, #8]
 8011450:	635a      	str	r2, [r3, #52]	@ 0x34
    pcb->rtseq = lwip_ntohl(seg->tcphdr->seqno);
 8011452:	68fb      	ldr	r3, [r7, #12]
 8011454:	68db      	ldr	r3, [r3, #12]
 8011456:	685b      	ldr	r3, [r3, #4]
 8011458:	4618      	mov	r0, r3
 801145a:	f7f9 fc75 	bl	800ad48 <lwip_htonl>
 801145e:	4602      	mov	r2, r0
 8011460:	68bb      	ldr	r3, [r7, #8]
 8011462:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output_segment: %"U32_F":%"U32_F"\n",
                                 lwip_htonl(seg->tcphdr->seqno), lwip_htonl(seg->tcphdr->seqno) +
                                 seg->len));

  len = (u16_t)((u8_t *)seg->tcphdr - (u8_t *)seg->p->payload);
 8011464:	68fb      	ldr	r3, [r7, #12]
 8011466:	68da      	ldr	r2, [r3, #12]
 8011468:	68fb      	ldr	r3, [r7, #12]
 801146a:	685b      	ldr	r3, [r3, #4]
 801146c:	685b      	ldr	r3, [r3, #4]
 801146e:	1ad3      	subs	r3, r2, r3
 8011470:	833b      	strh	r3, [r7, #24]
  if (len == 0) {
    /** Exclude retransmitted segments from this count. */
    MIB2_STATS_INC(mib2.tcpoutsegs);
  }

  seg->p->len -= len;
 8011472:	68fb      	ldr	r3, [r7, #12]
 8011474:	685b      	ldr	r3, [r3, #4]
 8011476:	8959      	ldrh	r1, [r3, #10]
 8011478:	68fb      	ldr	r3, [r7, #12]
 801147a:	685b      	ldr	r3, [r3, #4]
 801147c:	8b3a      	ldrh	r2, [r7, #24]
 801147e:	1a8a      	subs	r2, r1, r2
 8011480:	b292      	uxth	r2, r2
 8011482:	815a      	strh	r2, [r3, #10]
  seg->p->tot_len -= len;
 8011484:	68fb      	ldr	r3, [r7, #12]
 8011486:	685b      	ldr	r3, [r3, #4]
 8011488:	8919      	ldrh	r1, [r3, #8]
 801148a:	68fb      	ldr	r3, [r7, #12]
 801148c:	685b      	ldr	r3, [r3, #4]
 801148e:	8b3a      	ldrh	r2, [r7, #24]
 8011490:	1a8a      	subs	r2, r1, r2
 8011492:	b292      	uxth	r2, r2
 8011494:	811a      	strh	r2, [r3, #8]

  seg->p->payload = seg->tcphdr;
 8011496:	68fb      	ldr	r3, [r7, #12]
 8011498:	685b      	ldr	r3, [r3, #4]
 801149a:	68fa      	ldr	r2, [r7, #12]
 801149c:	68d2      	ldr	r2, [r2, #12]
 801149e:	605a      	str	r2, [r3, #4]

  seg->tcphdr->chksum = 0;
 80114a0:	68fb      	ldr	r3, [r7, #12]
 80114a2:	68db      	ldr	r3, [r3, #12]
 80114a4:	2200      	movs	r2, #0
 80114a6:	741a      	strb	r2, [r3, #16]
 80114a8:	2200      	movs	r2, #0
 80114aa:	745a      	strb	r2, [r3, #17]

#ifdef LWIP_HOOK_TCP_OUT_ADD_TCPOPTS
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(seg->p, seg->tcphdr, pcb, opts);
#endif
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(seg->tcphdr + 1)) + LWIP_TCP_OPT_LENGTH_SEGMENT(seg->flags, pcb));
 80114ac:	68fb      	ldr	r3, [r7, #12]
 80114ae:	68da      	ldr	r2, [r3, #12]
 80114b0:	68fb      	ldr	r3, [r7, #12]
 80114b2:	7a9b      	ldrb	r3, [r3, #10]
 80114b4:	f003 0301 	and.w	r3, r3, #1
 80114b8:	2b00      	cmp	r3, #0
 80114ba:	d001      	beq.n	80114c0 <tcp_output_segment+0x158>
 80114bc:	2318      	movs	r3, #24
 80114be:	e000      	b.n	80114c2 <tcp_output_segment+0x15a>
 80114c0:	2314      	movs	r3, #20
 80114c2:	4413      	add	r3, r2
 80114c4:	69fa      	ldr	r2, [r7, #28]
 80114c6:	429a      	cmp	r2, r3
 80114c8:	d006      	beq.n	80114d8 <tcp_output_segment+0x170>
 80114ca:	4b10      	ldr	r3, [pc, #64]	@ (801150c <tcp_output_segment+0x1a4>)
 80114cc:	f240 621c 	movw	r2, #1564	@ 0x61c
 80114d0:	4914      	ldr	r1, [pc, #80]	@ (8011524 <tcp_output_segment+0x1bc>)
 80114d2:	4810      	ldr	r0, [pc, #64]	@ (8011514 <tcp_output_segment+0x1ac>)
 80114d4:	f003 fcbc 	bl	8014e50 <iprintf>
  }
#endif /* CHECKSUM_GEN_TCP */
  TCP_STATS_INC(tcp.xmit);

  NETIF_SET_HINTS(netif, &(pcb->netif_hints));
  err = ip_output_if(seg->p, &pcb->local_ip, &pcb->remote_ip, pcb->ttl,
 80114d8:	68fb      	ldr	r3, [r7, #12]
 80114da:	6858      	ldr	r0, [r3, #4]
 80114dc:	68b9      	ldr	r1, [r7, #8]
 80114de:	68bb      	ldr	r3, [r7, #8]
 80114e0:	1d1c      	adds	r4, r3, #4
 80114e2:	68bb      	ldr	r3, [r7, #8]
 80114e4:	7add      	ldrb	r5, [r3, #11]
 80114e6:	68bb      	ldr	r3, [r7, #8]
 80114e8:	7a9b      	ldrb	r3, [r3, #10]
 80114ea:	687a      	ldr	r2, [r7, #4]
 80114ec:	9202      	str	r2, [sp, #8]
 80114ee:	2206      	movs	r2, #6
 80114f0:	9201      	str	r2, [sp, #4]
 80114f2:	9300      	str	r3, [sp, #0]
 80114f4:	462b      	mov	r3, r5
 80114f6:	4622      	mov	r2, r4
 80114f8:	f002 fa8a 	bl	8013a10 <ip4_output_if>
 80114fc:	4603      	mov	r3, r0
 80114fe:	75fb      	strb	r3, [r7, #23]
    seg->chksum = SWAP_BYTES_IN_WORD(seg->chksum);
    seg->chksum_swapped = 1;
  }
#endif

  return err;
 8011500:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011504:	4618      	mov	r0, r3
 8011506:	3720      	adds	r7, #32
 8011508:	46bd      	mov	sp, r7
 801150a:	bdb0      	pop	{r4, r5, r7, pc}
 801150c:	0801745c 	.word	0x0801745c
 8011510:	08017a20 	.word	0x08017a20
 8011514:	080174b0 	.word	0x080174b0
 8011518:	08017a40 	.word	0x08017a40
 801151c:	08017a60 	.word	0x08017a60
 8011520:	24007d38 	.word	0x24007d38
 8011524:	08017a84 	.word	0x08017a84

08011528 <tcp_rexmit_rto_prepare>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
err_t
tcp_rexmit_rto_prepare(struct tcp_pcb *pcb)
{
 8011528:	b5b0      	push	{r4, r5, r7, lr}
 801152a:	b084      	sub	sp, #16
 801152c:	af00      	add	r7, sp, #0
 801152e:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;

  LWIP_ASSERT("tcp_rexmit_rto_prepare: invalid pcb", pcb != NULL);
 8011530:	687b      	ldr	r3, [r7, #4]
 8011532:	2b00      	cmp	r3, #0
 8011534:	d106      	bne.n	8011544 <tcp_rexmit_rto_prepare+0x1c>
 8011536:	4b31      	ldr	r3, [pc, #196]	@ (80115fc <tcp_rexmit_rto_prepare+0xd4>)
 8011538:	f240 6263 	movw	r2, #1635	@ 0x663
 801153c:	4930      	ldr	r1, [pc, #192]	@ (8011600 <tcp_rexmit_rto_prepare+0xd8>)
 801153e:	4831      	ldr	r0, [pc, #196]	@ (8011604 <tcp_rexmit_rto_prepare+0xdc>)
 8011540:	f003 fc86 	bl	8014e50 <iprintf>

  if (pcb->unacked == NULL) {
 8011544:	687b      	ldr	r3, [r7, #4]
 8011546:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011548:	2b00      	cmp	r3, #0
 801154a:	d102      	bne.n	8011552 <tcp_rexmit_rto_prepare+0x2a>
    return ERR_VAL;
 801154c:	f06f 0305 	mvn.w	r3, #5
 8011550:	e050      	b.n	80115f4 <tcp_rexmit_rto_prepare+0xcc>

  /* Move all unacked segments to the head of the unsent queue.
     However, give up if any of the unsent pbufs are still referenced by the
     netif driver due to deferred transmission. No point loading the link further
     if it is struggling to flush its buffered writes. */
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011556:	60fb      	str	r3, [r7, #12]
 8011558:	e00b      	b.n	8011572 <tcp_rexmit_rto_prepare+0x4a>
    if (tcp_output_segment_busy(seg)) {
 801155a:	68f8      	ldr	r0, [r7, #12]
 801155c:	f7ff fee4 	bl	8011328 <tcp_output_segment_busy>
 8011560:	4603      	mov	r3, r0
 8011562:	2b00      	cmp	r3, #0
 8011564:	d002      	beq.n	801156c <tcp_rexmit_rto_prepare+0x44>
      LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
      return ERR_VAL;
 8011566:	f06f 0305 	mvn.w	r3, #5
 801156a:	e043      	b.n	80115f4 <tcp_rexmit_rto_prepare+0xcc>
  for (seg = pcb->unacked; seg->next != NULL; seg = seg->next) {
 801156c:	68fb      	ldr	r3, [r7, #12]
 801156e:	681b      	ldr	r3, [r3, #0]
 8011570:	60fb      	str	r3, [r7, #12]
 8011572:	68fb      	ldr	r3, [r7, #12]
 8011574:	681b      	ldr	r3, [r3, #0]
 8011576:	2b00      	cmp	r3, #0
 8011578:	d1ef      	bne.n	801155a <tcp_rexmit_rto_prepare+0x32>
    }
  }
  if (tcp_output_segment_busy(seg)) {
 801157a:	68f8      	ldr	r0, [r7, #12]
 801157c:	f7ff fed4 	bl	8011328 <tcp_output_segment_busy>
 8011580:	4603      	mov	r3, r0
 8011582:	2b00      	cmp	r3, #0
 8011584:	d002      	beq.n	801158c <tcp_rexmit_rto_prepare+0x64>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit_rto: segment busy\n"));
    return ERR_VAL;
 8011586:	f06f 0305 	mvn.w	r3, #5
 801158a:	e033      	b.n	80115f4 <tcp_rexmit_rto_prepare+0xcc>
  }
  /* concatenate unsent queue after unacked queue */
  seg->next = pcb->unsent;
 801158c:	687b      	ldr	r3, [r7, #4]
 801158e:	6eda      	ldr	r2, [r3, #108]	@ 0x6c
 8011590:	68fb      	ldr	r3, [r7, #12]
 8011592:	601a      	str	r2, [r3, #0]
  if (pcb->unsent == NULL) {
    pcb->unsent_oversize = seg->oversize_left;
  }
#endif /* TCP_OVERSIZE_DBGCHECK */
  /* unsent queue is the concatenated queue (of unacked, unsent) */
  pcb->unsent = pcb->unacked;
 8011594:	687b      	ldr	r3, [r7, #4]
 8011596:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8011598:	687b      	ldr	r3, [r7, #4]
 801159a:	66da      	str	r2, [r3, #108]	@ 0x6c
  /* unacked queue is now empty */
  pcb->unacked = NULL;
 801159c:	687b      	ldr	r3, [r7, #4]
 801159e:	2200      	movs	r2, #0
 80115a0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Mark RTO in-progress */
  tcp_set_flags(pcb, TF_RTO);
 80115a2:	687b      	ldr	r3, [r7, #4]
 80115a4:	8b5b      	ldrh	r3, [r3, #26]
 80115a6:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80115aa:	b29a      	uxth	r2, r3
 80115ac:	687b      	ldr	r3, [r7, #4]
 80115ae:	835a      	strh	r2, [r3, #26]
  /* Record the next byte following retransmit */
  pcb->rto_end = lwip_ntohl(seg->tcphdr->seqno) + TCP_TCPLEN(seg);
 80115b0:	68fb      	ldr	r3, [r7, #12]
 80115b2:	68db      	ldr	r3, [r3, #12]
 80115b4:	685b      	ldr	r3, [r3, #4]
 80115b6:	4618      	mov	r0, r3
 80115b8:	f7f9 fbc6 	bl	800ad48 <lwip_htonl>
 80115bc:	4604      	mov	r4, r0
 80115be:	68fb      	ldr	r3, [r7, #12]
 80115c0:	891b      	ldrh	r3, [r3, #8]
 80115c2:	461d      	mov	r5, r3
 80115c4:	68fb      	ldr	r3, [r7, #12]
 80115c6:	68db      	ldr	r3, [r3, #12]
 80115c8:	899b      	ldrh	r3, [r3, #12]
 80115ca:	b29b      	uxth	r3, r3
 80115cc:	4618      	mov	r0, r3
 80115ce:	f7f9 fba5 	bl	800ad1c <lwip_htons>
 80115d2:	4603      	mov	r3, r0
 80115d4:	b2db      	uxtb	r3, r3
 80115d6:	f003 0303 	and.w	r3, r3, #3
 80115da:	2b00      	cmp	r3, #0
 80115dc:	d001      	beq.n	80115e2 <tcp_rexmit_rto_prepare+0xba>
 80115de:	2301      	movs	r3, #1
 80115e0:	e000      	b.n	80115e4 <tcp_rexmit_rto_prepare+0xbc>
 80115e2:	2300      	movs	r3, #0
 80115e4:	442b      	add	r3, r5
 80115e6:	18e2      	adds	r2, r4, r3
 80115e8:	687b      	ldr	r3, [r7, #4]
 80115ea:	64da      	str	r2, [r3, #76]	@ 0x4c
  /* Don't take any RTT measurements after retransmitting. */
  pcb->rttest = 0;
 80115ec:	687b      	ldr	r3, [r7, #4]
 80115ee:	2200      	movs	r2, #0
 80115f0:	635a      	str	r2, [r3, #52]	@ 0x34

  return ERR_OK;
 80115f2:	2300      	movs	r3, #0
}
 80115f4:	4618      	mov	r0, r3
 80115f6:	3710      	adds	r7, #16
 80115f8:	46bd      	mov	sp, r7
 80115fa:	bdb0      	pop	{r4, r5, r7, pc}
 80115fc:	0801745c 	.word	0x0801745c
 8011600:	08017a98 	.word	0x08017a98
 8011604:	080174b0 	.word	0x080174b0

08011608 <tcp_rexmit_rto_commit>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto_commit(struct tcp_pcb *pcb)
{
 8011608:	b580      	push	{r7, lr}
 801160a:	b082      	sub	sp, #8
 801160c:	af00      	add	r7, sp, #0
 801160e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto_commit: invalid pcb", pcb != NULL);
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	2b00      	cmp	r3, #0
 8011614:	d106      	bne.n	8011624 <tcp_rexmit_rto_commit+0x1c>
 8011616:	4b0d      	ldr	r3, [pc, #52]	@ (801164c <tcp_rexmit_rto_commit+0x44>)
 8011618:	f44f 62d3 	mov.w	r2, #1688	@ 0x698
 801161c:	490c      	ldr	r1, [pc, #48]	@ (8011650 <tcp_rexmit_rto_commit+0x48>)
 801161e:	480d      	ldr	r0, [pc, #52]	@ (8011654 <tcp_rexmit_rto_commit+0x4c>)
 8011620:	f003 fc16 	bl	8014e50 <iprintf>

  /* increment number of retransmissions */
  if (pcb->nrtx < 0xFF) {
 8011624:	687b      	ldr	r3, [r7, #4]
 8011626:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801162a:	2bff      	cmp	r3, #255	@ 0xff
 801162c:	d007      	beq.n	801163e <tcp_rexmit_rto_commit+0x36>
    ++pcb->nrtx;
 801162e:	687b      	ldr	r3, [r7, #4]
 8011630:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011634:	3301      	adds	r3, #1
 8011636:	b2da      	uxtb	r2, r3
 8011638:	687b      	ldr	r3, [r7, #4]
 801163a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }
  /* Do the actual retransmission */
  tcp_output(pcb);
 801163e:	6878      	ldr	r0, [r7, #4]
 8011640:	f7ff fc7e 	bl	8010f40 <tcp_output>
}
 8011644:	bf00      	nop
 8011646:	3708      	adds	r7, #8
 8011648:	46bd      	mov	sp, r7
 801164a:	bd80      	pop	{r7, pc}
 801164c:	0801745c 	.word	0x0801745c
 8011650:	08017abc 	.word	0x08017abc
 8011654:	080174b0 	.word	0x080174b0

08011658 <tcp_rexmit_rto>:
 *
 * @param pcb the tcp_pcb for which to re-enqueue all unacked segments
 */
void
tcp_rexmit_rto(struct tcp_pcb *pcb)
{
 8011658:	b580      	push	{r7, lr}
 801165a:	b082      	sub	sp, #8
 801165c:	af00      	add	r7, sp, #0
 801165e:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_rto: invalid pcb", pcb != NULL);
 8011660:	687b      	ldr	r3, [r7, #4]
 8011662:	2b00      	cmp	r3, #0
 8011664:	d106      	bne.n	8011674 <tcp_rexmit_rto+0x1c>
 8011666:	4b0a      	ldr	r3, [pc, #40]	@ (8011690 <tcp_rexmit_rto+0x38>)
 8011668:	f240 62ad 	movw	r2, #1709	@ 0x6ad
 801166c:	4909      	ldr	r1, [pc, #36]	@ (8011694 <tcp_rexmit_rto+0x3c>)
 801166e:	480a      	ldr	r0, [pc, #40]	@ (8011698 <tcp_rexmit_rto+0x40>)
 8011670:	f003 fbee 	bl	8014e50 <iprintf>

  if (tcp_rexmit_rto_prepare(pcb) == ERR_OK) {
 8011674:	6878      	ldr	r0, [r7, #4]
 8011676:	f7ff ff57 	bl	8011528 <tcp_rexmit_rto_prepare>
 801167a:	4603      	mov	r3, r0
 801167c:	2b00      	cmp	r3, #0
 801167e:	d102      	bne.n	8011686 <tcp_rexmit_rto+0x2e>
    tcp_rexmit_rto_commit(pcb);
 8011680:	6878      	ldr	r0, [r7, #4]
 8011682:	f7ff ffc1 	bl	8011608 <tcp_rexmit_rto_commit>
  }
}
 8011686:	bf00      	nop
 8011688:	3708      	adds	r7, #8
 801168a:	46bd      	mov	sp, r7
 801168c:	bd80      	pop	{r7, pc}
 801168e:	bf00      	nop
 8011690:	0801745c 	.word	0x0801745c
 8011694:	08017ae0 	.word	0x08017ae0
 8011698:	080174b0 	.word	0x080174b0

0801169c <tcp_rexmit>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
err_t
tcp_rexmit(struct tcp_pcb *pcb)
{
 801169c:	b590      	push	{r4, r7, lr}
 801169e:	b085      	sub	sp, #20
 80116a0:	af00      	add	r7, sp, #0
 80116a2:	6078      	str	r0, [r7, #4]
  struct tcp_seg *seg;
  struct tcp_seg **cur_seg;

  LWIP_ASSERT("tcp_rexmit: invalid pcb", pcb != NULL);
 80116a4:	687b      	ldr	r3, [r7, #4]
 80116a6:	2b00      	cmp	r3, #0
 80116a8:	d106      	bne.n	80116b8 <tcp_rexmit+0x1c>
 80116aa:	4b2f      	ldr	r3, [pc, #188]	@ (8011768 <tcp_rexmit+0xcc>)
 80116ac:	f240 62c1 	movw	r2, #1729	@ 0x6c1
 80116b0:	492e      	ldr	r1, [pc, #184]	@ (801176c <tcp_rexmit+0xd0>)
 80116b2:	482f      	ldr	r0, [pc, #188]	@ (8011770 <tcp_rexmit+0xd4>)
 80116b4:	f003 fbcc 	bl	8014e50 <iprintf>

  if (pcb->unacked == NULL) {
 80116b8:	687b      	ldr	r3, [r7, #4]
 80116ba:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80116bc:	2b00      	cmp	r3, #0
 80116be:	d102      	bne.n	80116c6 <tcp_rexmit+0x2a>
    return ERR_VAL;
 80116c0:	f06f 0305 	mvn.w	r3, #5
 80116c4:	e04c      	b.n	8011760 <tcp_rexmit+0xc4>
  }

  seg = pcb->unacked;
 80116c6:	687b      	ldr	r3, [r7, #4]
 80116c8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80116ca:	60bb      	str	r3, [r7, #8]

  /* Give up if the segment is still referenced by the netif driver
     due to deferred transmission. */
  if (tcp_output_segment_busy(seg)) {
 80116cc:	68b8      	ldr	r0, [r7, #8]
 80116ce:	f7ff fe2b 	bl	8011328 <tcp_output_segment_busy>
 80116d2:	4603      	mov	r3, r0
 80116d4:	2b00      	cmp	r3, #0
 80116d6:	d002      	beq.n	80116de <tcp_rexmit+0x42>
    LWIP_DEBUGF(TCP_RTO_DEBUG, ("tcp_rexmit busy\n"));
    return ERR_VAL;
 80116d8:	f06f 0305 	mvn.w	r3, #5
 80116dc:	e040      	b.n	8011760 <tcp_rexmit+0xc4>
  }

  /* Move the first unacked segment to the unsent queue */
  /* Keep the unsent queue sorted. */
  pcb->unacked = seg->next;
 80116de:	68bb      	ldr	r3, [r7, #8]
 80116e0:	681a      	ldr	r2, [r3, #0]
 80116e2:	687b      	ldr	r3, [r7, #4]
 80116e4:	671a      	str	r2, [r3, #112]	@ 0x70

  cur_seg = &(pcb->unsent);
 80116e6:	687b      	ldr	r3, [r7, #4]
 80116e8:	336c      	adds	r3, #108	@ 0x6c
 80116ea:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80116ec:	e002      	b.n	80116f4 <tcp_rexmit+0x58>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
    cur_seg = &((*cur_seg)->next );
 80116ee:	68fb      	ldr	r3, [r7, #12]
 80116f0:	681b      	ldr	r3, [r3, #0]
 80116f2:	60fb      	str	r3, [r7, #12]
  while (*cur_seg &&
 80116f4:	68fb      	ldr	r3, [r7, #12]
 80116f6:	681b      	ldr	r3, [r3, #0]
 80116f8:	2b00      	cmp	r3, #0
 80116fa:	d011      	beq.n	8011720 <tcp_rexmit+0x84>
         TCP_SEQ_LT(lwip_ntohl((*cur_seg)->tcphdr->seqno), lwip_ntohl(seg->tcphdr->seqno))) {
 80116fc:	68fb      	ldr	r3, [r7, #12]
 80116fe:	681b      	ldr	r3, [r3, #0]
 8011700:	68db      	ldr	r3, [r3, #12]
 8011702:	685b      	ldr	r3, [r3, #4]
 8011704:	4618      	mov	r0, r3
 8011706:	f7f9 fb1f 	bl	800ad48 <lwip_htonl>
 801170a:	4604      	mov	r4, r0
 801170c:	68bb      	ldr	r3, [r7, #8]
 801170e:	68db      	ldr	r3, [r3, #12]
 8011710:	685b      	ldr	r3, [r3, #4]
 8011712:	4618      	mov	r0, r3
 8011714:	f7f9 fb18 	bl	800ad48 <lwip_htonl>
 8011718:	4603      	mov	r3, r0
 801171a:	1ae3      	subs	r3, r4, r3
  while (*cur_seg &&
 801171c:	2b00      	cmp	r3, #0
 801171e:	dbe6      	blt.n	80116ee <tcp_rexmit+0x52>
  }
  seg->next = *cur_seg;
 8011720:	68fb      	ldr	r3, [r7, #12]
 8011722:	681a      	ldr	r2, [r3, #0]
 8011724:	68bb      	ldr	r3, [r7, #8]
 8011726:	601a      	str	r2, [r3, #0]
  *cur_seg = seg;
 8011728:	68fb      	ldr	r3, [r7, #12]
 801172a:	68ba      	ldr	r2, [r7, #8]
 801172c:	601a      	str	r2, [r3, #0]
#if TCP_OVERSIZE
  if (seg->next == NULL) {
 801172e:	68bb      	ldr	r3, [r7, #8]
 8011730:	681b      	ldr	r3, [r3, #0]
 8011732:	2b00      	cmp	r3, #0
 8011734:	d103      	bne.n	801173e <tcp_rexmit+0xa2>
    /* the retransmitted segment is last in unsent, so reset unsent_oversize */
    pcb->unsent_oversize = 0;
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	2200      	movs	r2, #0
 801173a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
  }
#endif /* TCP_OVERSIZE */

  if (pcb->nrtx < 0xFF) {
 801173e:	687b      	ldr	r3, [r7, #4]
 8011740:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8011744:	2bff      	cmp	r3, #255	@ 0xff
 8011746:	d007      	beq.n	8011758 <tcp_rexmit+0xbc>
    ++pcb->nrtx;
 8011748:	687b      	ldr	r3, [r7, #4]
 801174a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 801174e:	3301      	adds	r3, #1
 8011750:	b2da      	uxtb	r2, r3
 8011752:	687b      	ldr	r3, [r7, #4]
 8011754:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  }

  /* Don't take any rtt measurements after retransmitting. */
  pcb->rttest = 0;
 8011758:	687b      	ldr	r3, [r7, #4]
 801175a:	2200      	movs	r2, #0
 801175c:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Do the actual retransmission. */
  MIB2_STATS_INC(mib2.tcpretranssegs);
  /* No need to call tcp_output: we are always called from tcp_input()
     and thus tcp_output directly returns. */
  return ERR_OK;
 801175e:	2300      	movs	r3, #0
}
 8011760:	4618      	mov	r0, r3
 8011762:	3714      	adds	r7, #20
 8011764:	46bd      	mov	sp, r7
 8011766:	bd90      	pop	{r4, r7, pc}
 8011768:	0801745c 	.word	0x0801745c
 801176c:	08017afc 	.word	0x08017afc
 8011770:	080174b0 	.word	0x080174b0

08011774 <tcp_rexmit_fast>:
 *
 * @param pcb the tcp_pcb for which to retransmit the first unacked segment
 */
void
tcp_rexmit_fast(struct tcp_pcb *pcb)
{
 8011774:	b580      	push	{r7, lr}
 8011776:	b082      	sub	sp, #8
 8011778:	af00      	add	r7, sp, #0
 801177a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("tcp_rexmit_fast: invalid pcb", pcb != NULL);
 801177c:	687b      	ldr	r3, [r7, #4]
 801177e:	2b00      	cmp	r3, #0
 8011780:	d106      	bne.n	8011790 <tcp_rexmit_fast+0x1c>
 8011782:	4b2a      	ldr	r3, [pc, #168]	@ (801182c <tcp_rexmit_fast+0xb8>)
 8011784:	f240 62f9 	movw	r2, #1785	@ 0x6f9
 8011788:	4929      	ldr	r1, [pc, #164]	@ (8011830 <tcp_rexmit_fast+0xbc>)
 801178a:	482a      	ldr	r0, [pc, #168]	@ (8011834 <tcp_rexmit_fast+0xc0>)
 801178c:	f003 fb60 	bl	8014e50 <iprintf>

  if (pcb->unacked != NULL && !(pcb->flags & TF_INFR)) {
 8011790:	687b      	ldr	r3, [r7, #4]
 8011792:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8011794:	2b00      	cmp	r3, #0
 8011796:	d045      	beq.n	8011824 <tcp_rexmit_fast+0xb0>
 8011798:	687b      	ldr	r3, [r7, #4]
 801179a:	8b5b      	ldrh	r3, [r3, #26]
 801179c:	f003 0304 	and.w	r3, r3, #4
 80117a0:	2b00      	cmp	r3, #0
 80117a2:	d13f      	bne.n	8011824 <tcp_rexmit_fast+0xb0>
    LWIP_DEBUGF(TCP_FR_DEBUG,
                ("tcp_receive: dupacks %"U16_F" (%"U32_F
                 "), fast retransmit %"U32_F"\n",
                 (u16_t)pcb->dupacks, pcb->lastack,
                 lwip_ntohl(pcb->unacked->tcphdr->seqno)));
    if (tcp_rexmit(pcb) == ERR_OK) {
 80117a4:	6878      	ldr	r0, [r7, #4]
 80117a6:	f7ff ff79 	bl	801169c <tcp_rexmit>
 80117aa:	4603      	mov	r3, r0
 80117ac:	2b00      	cmp	r3, #0
 80117ae:	d139      	bne.n	8011824 <tcp_rexmit_fast+0xb0>
      /* Set ssthresh to half of the minimum of the current
       * cwnd and the advertised window */
      pcb->ssthresh = LWIP_MIN(pcb->cwnd, pcb->snd_wnd) / 2;
 80117b0:	687b      	ldr	r3, [r7, #4]
 80117b2:	f8b3 2060 	ldrh.w	r2, [r3, #96]	@ 0x60
 80117b6:	687b      	ldr	r3, [r7, #4]
 80117b8:	f8b3 3048 	ldrh.w	r3, [r3, #72]	@ 0x48
 80117bc:	4293      	cmp	r3, r2
 80117be:	bf28      	it	cs
 80117c0:	4613      	movcs	r3, r2
 80117c2:	b29b      	uxth	r3, r3
 80117c4:	2b00      	cmp	r3, #0
 80117c6:	da00      	bge.n	80117ca <tcp_rexmit_fast+0x56>
 80117c8:	3301      	adds	r3, #1
 80117ca:	105b      	asrs	r3, r3, #1
 80117cc:	b29a      	uxth	r2, r3
 80117ce:	687b      	ldr	r3, [r7, #4]
 80117d0:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a

      /* The minimum value for ssthresh should be 2 MSS */
      if (pcb->ssthresh < (2U * pcb->mss)) {
 80117d4:	687b      	ldr	r3, [r7, #4]
 80117d6:	f8b3 304a 	ldrh.w	r3, [r3, #74]	@ 0x4a
 80117da:	461a      	mov	r2, r3
 80117dc:	687b      	ldr	r3, [r7, #4]
 80117de:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80117e0:	005b      	lsls	r3, r3, #1
 80117e2:	429a      	cmp	r2, r3
 80117e4:	d206      	bcs.n	80117f4 <tcp_rexmit_fast+0x80>
        LWIP_DEBUGF(TCP_FR_DEBUG,
                    ("tcp_receive: The minimum value for ssthresh %"TCPWNDSIZE_F
                     " should be min 2 mss %"U16_F"...\n",
                     pcb->ssthresh, (u16_t)(2 * pcb->mss)));
        pcb->ssthresh = 2 * pcb->mss;
 80117e6:	687b      	ldr	r3, [r7, #4]
 80117e8:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80117ea:	005b      	lsls	r3, r3, #1
 80117ec:	b29a      	uxth	r2, r3
 80117ee:	687b      	ldr	r3, [r7, #4]
 80117f0:	f8a3 204a 	strh.w	r2, [r3, #74]	@ 0x4a
      }

      pcb->cwnd = pcb->ssthresh + 3 * pcb->mss;
 80117f4:	687b      	ldr	r3, [r7, #4]
 80117f6:	f8b3 204a 	ldrh.w	r2, [r3, #74]	@ 0x4a
 80117fa:	687b      	ldr	r3, [r7, #4]
 80117fc:	8e5b      	ldrh	r3, [r3, #50]	@ 0x32
 80117fe:	4619      	mov	r1, r3
 8011800:	0049      	lsls	r1, r1, #1
 8011802:	440b      	add	r3, r1
 8011804:	b29b      	uxth	r3, r3
 8011806:	4413      	add	r3, r2
 8011808:	b29a      	uxth	r2, r3
 801180a:	687b      	ldr	r3, [r7, #4]
 801180c:	f8a3 2048 	strh.w	r2, [r3, #72]	@ 0x48
      tcp_set_flags(pcb, TF_INFR);
 8011810:	687b      	ldr	r3, [r7, #4]
 8011812:	8b5b      	ldrh	r3, [r3, #26]
 8011814:	f043 0304 	orr.w	r3, r3, #4
 8011818:	b29a      	uxth	r2, r3
 801181a:	687b      	ldr	r3, [r7, #4]
 801181c:	835a      	strh	r2, [r3, #26]

      /* Reset the retransmission timer to prevent immediate rto retransmissions */
      pcb->rtime = 0;
 801181e:	687b      	ldr	r3, [r7, #4]
 8011820:	2200      	movs	r2, #0
 8011822:	861a      	strh	r2, [r3, #48]	@ 0x30
    }
  }
}
 8011824:	bf00      	nop
 8011826:	3708      	adds	r7, #8
 8011828:	46bd      	mov	sp, r7
 801182a:	bd80      	pop	{r7, pc}
 801182c:	0801745c 	.word	0x0801745c
 8011830:	08017b14 	.word	0x08017b14
 8011834:	080174b0 	.word	0x080174b0

08011838 <tcp_output_alloc_header_common>:

static struct pbuf *
tcp_output_alloc_header_common(u32_t ackno, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */,
                        u16_t src_port, u16_t dst_port, u8_t flags, u16_t wnd)
{
 8011838:	b580      	push	{r7, lr}
 801183a:	b086      	sub	sp, #24
 801183c:	af00      	add	r7, sp, #0
 801183e:	60f8      	str	r0, [r7, #12]
 8011840:	607b      	str	r3, [r7, #4]
 8011842:	460b      	mov	r3, r1
 8011844:	817b      	strh	r3, [r7, #10]
 8011846:	4613      	mov	r3, r2
 8011848:	813b      	strh	r3, [r7, #8]
  struct tcp_hdr *tcphdr;
  struct pbuf *p;

  p = pbuf_alloc(PBUF_IP, TCP_HLEN + optlen + datalen, PBUF_RAM);
 801184a:	897a      	ldrh	r2, [r7, #10]
 801184c:	893b      	ldrh	r3, [r7, #8]
 801184e:	4413      	add	r3, r2
 8011850:	b29b      	uxth	r3, r3
 8011852:	3314      	adds	r3, #20
 8011854:	b29b      	uxth	r3, r3
 8011856:	f44f 7220 	mov.w	r2, #640	@ 0x280
 801185a:	4619      	mov	r1, r3
 801185c:	2022      	movs	r0, #34	@ 0x22
 801185e:	f7fa fc11 	bl	800c084 <pbuf_alloc>
 8011862:	6178      	str	r0, [r7, #20]
  if (p != NULL) {
 8011864:	697b      	ldr	r3, [r7, #20]
 8011866:	2b00      	cmp	r3, #0
 8011868:	d04d      	beq.n	8011906 <tcp_output_alloc_header_common+0xce>
    LWIP_ASSERT("check that first pbuf can hold struct tcp_hdr",
 801186a:	897b      	ldrh	r3, [r7, #10]
 801186c:	3313      	adds	r3, #19
 801186e:	697a      	ldr	r2, [r7, #20]
 8011870:	8952      	ldrh	r2, [r2, #10]
 8011872:	4293      	cmp	r3, r2
 8011874:	db06      	blt.n	8011884 <tcp_output_alloc_header_common+0x4c>
 8011876:	4b26      	ldr	r3, [pc, #152]	@ (8011910 <tcp_output_alloc_header_common+0xd8>)
 8011878:	f240 7223 	movw	r2, #1827	@ 0x723
 801187c:	4925      	ldr	r1, [pc, #148]	@ (8011914 <tcp_output_alloc_header_common+0xdc>)
 801187e:	4826      	ldr	r0, [pc, #152]	@ (8011918 <tcp_output_alloc_header_common+0xe0>)
 8011880:	f003 fae6 	bl	8014e50 <iprintf>
                (p->len >= TCP_HLEN + optlen));
    tcphdr = (struct tcp_hdr *)p->payload;
 8011884:	697b      	ldr	r3, [r7, #20]
 8011886:	685b      	ldr	r3, [r3, #4]
 8011888:	613b      	str	r3, [r7, #16]
    tcphdr->src = lwip_htons(src_port);
 801188a:	8c3b      	ldrh	r3, [r7, #32]
 801188c:	4618      	mov	r0, r3
 801188e:	f7f9 fa45 	bl	800ad1c <lwip_htons>
 8011892:	4603      	mov	r3, r0
 8011894:	461a      	mov	r2, r3
 8011896:	693b      	ldr	r3, [r7, #16]
 8011898:	801a      	strh	r2, [r3, #0]
    tcphdr->dest = lwip_htons(dst_port);
 801189a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801189c:	4618      	mov	r0, r3
 801189e:	f7f9 fa3d 	bl	800ad1c <lwip_htons>
 80118a2:	4603      	mov	r3, r0
 80118a4:	461a      	mov	r2, r3
 80118a6:	693b      	ldr	r3, [r7, #16]
 80118a8:	805a      	strh	r2, [r3, #2]
    tcphdr->seqno = seqno_be;
 80118aa:	693b      	ldr	r3, [r7, #16]
 80118ac:	687a      	ldr	r2, [r7, #4]
 80118ae:	605a      	str	r2, [r3, #4]
    tcphdr->ackno = lwip_htonl(ackno);
 80118b0:	68f8      	ldr	r0, [r7, #12]
 80118b2:	f7f9 fa49 	bl	800ad48 <lwip_htonl>
 80118b6:	4602      	mov	r2, r0
 80118b8:	693b      	ldr	r3, [r7, #16]
 80118ba:	609a      	str	r2, [r3, #8]
    TCPH_HDRLEN_FLAGS_SET(tcphdr, (5 + optlen / 4), flags);
 80118bc:	897b      	ldrh	r3, [r7, #10]
 80118be:	089b      	lsrs	r3, r3, #2
 80118c0:	b29b      	uxth	r3, r3
 80118c2:	3305      	adds	r3, #5
 80118c4:	b29b      	uxth	r3, r3
 80118c6:	031b      	lsls	r3, r3, #12
 80118c8:	b29a      	uxth	r2, r3
 80118ca:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80118ce:	b29b      	uxth	r3, r3
 80118d0:	4313      	orrs	r3, r2
 80118d2:	b29b      	uxth	r3, r3
 80118d4:	4618      	mov	r0, r3
 80118d6:	f7f9 fa21 	bl	800ad1c <lwip_htons>
 80118da:	4603      	mov	r3, r0
 80118dc:	461a      	mov	r2, r3
 80118de:	693b      	ldr	r3, [r7, #16]
 80118e0:	819a      	strh	r2, [r3, #12]
    tcphdr->wnd = lwip_htons(wnd);
 80118e2:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 80118e4:	4618      	mov	r0, r3
 80118e6:	f7f9 fa19 	bl	800ad1c <lwip_htons>
 80118ea:	4603      	mov	r3, r0
 80118ec:	461a      	mov	r2, r3
 80118ee:	693b      	ldr	r3, [r7, #16]
 80118f0:	81da      	strh	r2, [r3, #14]
    tcphdr->chksum = 0;
 80118f2:	693b      	ldr	r3, [r7, #16]
 80118f4:	2200      	movs	r2, #0
 80118f6:	741a      	strb	r2, [r3, #16]
 80118f8:	2200      	movs	r2, #0
 80118fa:	745a      	strb	r2, [r3, #17]
    tcphdr->urgp = 0;
 80118fc:	693b      	ldr	r3, [r7, #16]
 80118fe:	2200      	movs	r2, #0
 8011900:	749a      	strb	r2, [r3, #18]
 8011902:	2200      	movs	r2, #0
 8011904:	74da      	strb	r2, [r3, #19]
  }
  return p;
 8011906:	697b      	ldr	r3, [r7, #20]
}
 8011908:	4618      	mov	r0, r3
 801190a:	3718      	adds	r7, #24
 801190c:	46bd      	mov	sp, r7
 801190e:	bd80      	pop	{r7, pc}
 8011910:	0801745c 	.word	0x0801745c
 8011914:	08017b34 	.word	0x08017b34
 8011918:	080174b0 	.word	0x080174b0

0801191c <tcp_output_alloc_header>:
 * @return pbuf with p->payload being the tcp_hdr
 */
static struct pbuf *
tcp_output_alloc_header(struct tcp_pcb *pcb, u16_t optlen, u16_t datalen,
                        u32_t seqno_be /* already in network byte order */)
{
 801191c:	b5b0      	push	{r4, r5, r7, lr}
 801191e:	b08a      	sub	sp, #40	@ 0x28
 8011920:	af04      	add	r7, sp, #16
 8011922:	60f8      	str	r0, [r7, #12]
 8011924:	607b      	str	r3, [r7, #4]
 8011926:	460b      	mov	r3, r1
 8011928:	817b      	strh	r3, [r7, #10]
 801192a:	4613      	mov	r3, r2
 801192c:	813b      	strh	r3, [r7, #8]
  struct pbuf *p;

  LWIP_ASSERT("tcp_output_alloc_header: invalid pcb", pcb != NULL);
 801192e:	68fb      	ldr	r3, [r7, #12]
 8011930:	2b00      	cmp	r3, #0
 8011932:	d106      	bne.n	8011942 <tcp_output_alloc_header+0x26>
 8011934:	4b15      	ldr	r3, [pc, #84]	@ (801198c <tcp_output_alloc_header+0x70>)
 8011936:	f240 7242 	movw	r2, #1858	@ 0x742
 801193a:	4915      	ldr	r1, [pc, #84]	@ (8011990 <tcp_output_alloc_header+0x74>)
 801193c:	4815      	ldr	r0, [pc, #84]	@ (8011994 <tcp_output_alloc_header+0x78>)
 801193e:	f003 fa87 	bl	8014e50 <iprintf>

  p = tcp_output_alloc_header_common(pcb->rcv_nxt, optlen, datalen,
 8011942:	68fb      	ldr	r3, [r7, #12]
 8011944:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 8011946:	68fb      	ldr	r3, [r7, #12]
 8011948:	8adb      	ldrh	r3, [r3, #22]
 801194a:	68fa      	ldr	r2, [r7, #12]
 801194c:	8b12      	ldrh	r2, [r2, #24]
 801194e:	68f9      	ldr	r1, [r7, #12]
 8011950:	8d49      	ldrh	r1, [r1, #42]	@ 0x2a
 8011952:	893d      	ldrh	r5, [r7, #8]
 8011954:	897c      	ldrh	r4, [r7, #10]
 8011956:	9103      	str	r1, [sp, #12]
 8011958:	2110      	movs	r1, #16
 801195a:	9102      	str	r1, [sp, #8]
 801195c:	9201      	str	r2, [sp, #4]
 801195e:	9300      	str	r3, [sp, #0]
 8011960:	687b      	ldr	r3, [r7, #4]
 8011962:	462a      	mov	r2, r5
 8011964:	4621      	mov	r1, r4
 8011966:	f7ff ff67 	bl	8011838 <tcp_output_alloc_header_common>
 801196a:	6178      	str	r0, [r7, #20]
    seqno_be, pcb->local_port, pcb->remote_port, TCP_ACK,
    TCPWND_MIN16(RCV_WND_SCALE(pcb, pcb->rcv_ann_wnd)));
  if (p != NULL) {
 801196c:	697b      	ldr	r3, [r7, #20]
 801196e:	2b00      	cmp	r3, #0
 8011970:	d006      	beq.n	8011980 <tcp_output_alloc_header+0x64>
    /* If we're sending a packet, update the announced right window edge */
    pcb->rcv_ann_right_edge = pcb->rcv_nxt + pcb->rcv_ann_wnd;
 8011972:	68fb      	ldr	r3, [r7, #12]
 8011974:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8011976:	68fa      	ldr	r2, [r7, #12]
 8011978:	8d52      	ldrh	r2, [r2, #42]	@ 0x2a
 801197a:	441a      	add	r2, r3
 801197c:	68fb      	ldr	r3, [r7, #12]
 801197e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  return p;
 8011980:	697b      	ldr	r3, [r7, #20]
}
 8011982:	4618      	mov	r0, r3
 8011984:	3718      	adds	r7, #24
 8011986:	46bd      	mov	sp, r7
 8011988:	bdb0      	pop	{r4, r5, r7, pc}
 801198a:	bf00      	nop
 801198c:	0801745c 	.word	0x0801745c
 8011990:	08017b64 	.word	0x08017b64
 8011994:	080174b0 	.word	0x080174b0

08011998 <tcp_output_fill_options>:

/* Fill in options for control segments */
static void
tcp_output_fill_options(const struct tcp_pcb *pcb, struct pbuf *p, u8_t optflags, u8_t num_sacks)
{
 8011998:	b580      	push	{r7, lr}
 801199a:	b088      	sub	sp, #32
 801199c:	af00      	add	r7, sp, #0
 801199e:	60f8      	str	r0, [r7, #12]
 80119a0:	60b9      	str	r1, [r7, #8]
 80119a2:	4611      	mov	r1, r2
 80119a4:	461a      	mov	r2, r3
 80119a6:	460b      	mov	r3, r1
 80119a8:	71fb      	strb	r3, [r7, #7]
 80119aa:	4613      	mov	r3, r2
 80119ac:	71bb      	strb	r3, [r7, #6]
  struct tcp_hdr *tcphdr;
  u32_t *opts;
  u16_t sacks_len = 0;
 80119ae:	2300      	movs	r3, #0
 80119b0:	83fb      	strh	r3, [r7, #30]

  LWIP_ASSERT("tcp_output_fill_options: invalid pbuf", p != NULL);
 80119b2:	68bb      	ldr	r3, [r7, #8]
 80119b4:	2b00      	cmp	r3, #0
 80119b6:	d106      	bne.n	80119c6 <tcp_output_fill_options+0x2e>
 80119b8:	4b12      	ldr	r3, [pc, #72]	@ (8011a04 <tcp_output_fill_options+0x6c>)
 80119ba:	f240 7256 	movw	r2, #1878	@ 0x756
 80119be:	4912      	ldr	r1, [pc, #72]	@ (8011a08 <tcp_output_fill_options+0x70>)
 80119c0:	4812      	ldr	r0, [pc, #72]	@ (8011a0c <tcp_output_fill_options+0x74>)
 80119c2:	f003 fa45 	bl	8014e50 <iprintf>

  tcphdr = (struct tcp_hdr *)p->payload;
 80119c6:	68bb      	ldr	r3, [r7, #8]
 80119c8:	685b      	ldr	r3, [r3, #4]
 80119ca:	61bb      	str	r3, [r7, #24]
  opts = (u32_t *)(void *)(tcphdr + 1);
 80119cc:	69bb      	ldr	r3, [r7, #24]
 80119ce:	3314      	adds	r3, #20
 80119d0:	617b      	str	r3, [r7, #20]
  opts = LWIP_HOOK_TCP_OUT_ADD_TCPOPTS(p, tcphdr, pcb, opts);
#endif

  LWIP_UNUSED_ARG(pcb);
  LWIP_UNUSED_ARG(sacks_len);
  LWIP_ASSERT("options not filled", (u8_t *)opts == ((u8_t *)(tcphdr + 1)) + sacks_len * 4 + LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb));
 80119d2:	8bfb      	ldrh	r3, [r7, #30]
 80119d4:	009b      	lsls	r3, r3, #2
 80119d6:	461a      	mov	r2, r3
 80119d8:	79fb      	ldrb	r3, [r7, #7]
 80119da:	009b      	lsls	r3, r3, #2
 80119dc:	f003 0304 	and.w	r3, r3, #4
 80119e0:	4413      	add	r3, r2
 80119e2:	3314      	adds	r3, #20
 80119e4:	69ba      	ldr	r2, [r7, #24]
 80119e6:	4413      	add	r3, r2
 80119e8:	697a      	ldr	r2, [r7, #20]
 80119ea:	429a      	cmp	r2, r3
 80119ec:	d006      	beq.n	80119fc <tcp_output_fill_options+0x64>
 80119ee:	4b05      	ldr	r3, [pc, #20]	@ (8011a04 <tcp_output_fill_options+0x6c>)
 80119f0:	f240 7275 	movw	r2, #1909	@ 0x775
 80119f4:	4906      	ldr	r1, [pc, #24]	@ (8011a10 <tcp_output_fill_options+0x78>)
 80119f6:	4805      	ldr	r0, [pc, #20]	@ (8011a0c <tcp_output_fill_options+0x74>)
 80119f8:	f003 fa2a 	bl	8014e50 <iprintf>
  LWIP_UNUSED_ARG(optflags); /* for LWIP_NOASSERT */
  LWIP_UNUSED_ARG(opts); /* for LWIP_NOASSERT */
}
 80119fc:	bf00      	nop
 80119fe:	3720      	adds	r7, #32
 8011a00:	46bd      	mov	sp, r7
 8011a02:	bd80      	pop	{r7, pc}
 8011a04:	0801745c 	.word	0x0801745c
 8011a08:	08017b8c 	.word	0x08017b8c
 8011a0c:	080174b0 	.word	0x080174b0
 8011a10:	08017a84 	.word	0x08017a84

08011a14 <tcp_output_control_segment>:
 * header checksum and calling ip_output_if while handling netif hints and stats.
 */
static err_t
tcp_output_control_segment(const struct tcp_pcb *pcb, struct pbuf *p,
                           const ip_addr_t *src, const ip_addr_t *dst)
{
 8011a14:	b580      	push	{r7, lr}
 8011a16:	b08a      	sub	sp, #40	@ 0x28
 8011a18:	af04      	add	r7, sp, #16
 8011a1a:	60f8      	str	r0, [r7, #12]
 8011a1c:	60b9      	str	r1, [r7, #8]
 8011a1e:	607a      	str	r2, [r7, #4]
 8011a20:	603b      	str	r3, [r7, #0]
  err_t err;
  struct netif *netif;

  LWIP_ASSERT("tcp_output_control_segment: invalid pbuf", p != NULL);
 8011a22:	68bb      	ldr	r3, [r7, #8]
 8011a24:	2b00      	cmp	r3, #0
 8011a26:	d106      	bne.n	8011a36 <tcp_output_control_segment+0x22>
 8011a28:	4b1c      	ldr	r3, [pc, #112]	@ (8011a9c <tcp_output_control_segment+0x88>)
 8011a2a:	f240 7287 	movw	r2, #1927	@ 0x787
 8011a2e:	491c      	ldr	r1, [pc, #112]	@ (8011aa0 <tcp_output_control_segment+0x8c>)
 8011a30:	481c      	ldr	r0, [pc, #112]	@ (8011aa4 <tcp_output_control_segment+0x90>)
 8011a32:	f003 fa0d 	bl	8014e50 <iprintf>

  netif = tcp_route(pcb, src, dst);
 8011a36:	683a      	ldr	r2, [r7, #0]
 8011a38:	6879      	ldr	r1, [r7, #4]
 8011a3a:	68f8      	ldr	r0, [r7, #12]
 8011a3c:	f7fe ff42 	bl	80108c4 <tcp_route>
 8011a40:	6138      	str	r0, [r7, #16]
  if (netif == NULL) {
 8011a42:	693b      	ldr	r3, [r7, #16]
 8011a44:	2b00      	cmp	r3, #0
 8011a46:	d102      	bne.n	8011a4e <tcp_output_control_segment+0x3a>
    err = ERR_RTE;
 8011a48:	23fc      	movs	r3, #252	@ 0xfc
 8011a4a:	75fb      	strb	r3, [r7, #23]
 8011a4c:	e01c      	b.n	8011a88 <tcp_output_control_segment+0x74>
      struct tcp_hdr *tcphdr = (struct tcp_hdr *)p->payload;
      tcphdr->chksum = ip_chksum_pseudo(p, IP_PROTO_TCP, p->tot_len,
                                        src, dst);
    }
#endif
    if (pcb != NULL) {
 8011a4e:	68fb      	ldr	r3, [r7, #12]
 8011a50:	2b00      	cmp	r3, #0
 8011a52:	d006      	beq.n	8011a62 <tcp_output_control_segment+0x4e>
      NETIF_SET_HINTS(netif, LWIP_CONST_CAST(struct netif_hint*, &(pcb->netif_hints)));
      ttl = pcb->ttl;
 8011a54:	68fb      	ldr	r3, [r7, #12]
 8011a56:	7adb      	ldrb	r3, [r3, #11]
 8011a58:	75bb      	strb	r3, [r7, #22]
      tos = pcb->tos;
 8011a5a:	68fb      	ldr	r3, [r7, #12]
 8011a5c:	7a9b      	ldrb	r3, [r3, #10]
 8011a5e:	757b      	strb	r3, [r7, #21]
 8011a60:	e003      	b.n	8011a6a <tcp_output_control_segment+0x56>
    } else {
      /* Send output with hardcoded TTL/HL since we have no access to the pcb */
      ttl = TCP_TTL;
 8011a62:	23ff      	movs	r3, #255	@ 0xff
 8011a64:	75bb      	strb	r3, [r7, #22]
      tos = 0;
 8011a66:	2300      	movs	r3, #0
 8011a68:	757b      	strb	r3, [r7, #21]
    }
    TCP_STATS_INC(tcp.xmit);
    err = ip_output_if(p, src, dst, ttl, tos, IP_PROTO_TCP, netif);
 8011a6a:	7dba      	ldrb	r2, [r7, #22]
 8011a6c:	693b      	ldr	r3, [r7, #16]
 8011a6e:	9302      	str	r3, [sp, #8]
 8011a70:	2306      	movs	r3, #6
 8011a72:	9301      	str	r3, [sp, #4]
 8011a74:	7d7b      	ldrb	r3, [r7, #21]
 8011a76:	9300      	str	r3, [sp, #0]
 8011a78:	4613      	mov	r3, r2
 8011a7a:	683a      	ldr	r2, [r7, #0]
 8011a7c:	6879      	ldr	r1, [r7, #4]
 8011a7e:	68b8      	ldr	r0, [r7, #8]
 8011a80:	f001 ffc6 	bl	8013a10 <ip4_output_if>
 8011a84:	4603      	mov	r3, r0
 8011a86:	75fb      	strb	r3, [r7, #23]
    NETIF_RESET_HINTS(netif);
  }
  pbuf_free(p);
 8011a88:	68b8      	ldr	r0, [r7, #8]
 8011a8a:	f7fa fddd 	bl	800c648 <pbuf_free>
  return err;
 8011a8e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011a92:	4618      	mov	r0, r3
 8011a94:	3718      	adds	r7, #24
 8011a96:	46bd      	mov	sp, r7
 8011a98:	bd80      	pop	{r7, pc}
 8011a9a:	bf00      	nop
 8011a9c:	0801745c 	.word	0x0801745c
 8011aa0:	08017bb4 	.word	0x08017bb4
 8011aa4:	080174b0 	.word	0x080174b0

08011aa8 <tcp_rst>:
 */
void
tcp_rst(const struct tcp_pcb *pcb, u32_t seqno, u32_t ackno,
        const ip_addr_t *local_ip, const ip_addr_t *remote_ip,
        u16_t local_port, u16_t remote_port)
{
 8011aa8:	b590      	push	{r4, r7, lr}
 8011aaa:	b08b      	sub	sp, #44	@ 0x2c
 8011aac:	af04      	add	r7, sp, #16
 8011aae:	60f8      	str	r0, [r7, #12]
 8011ab0:	60b9      	str	r1, [r7, #8]
 8011ab2:	607a      	str	r2, [r7, #4]
 8011ab4:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  u16_t wnd;
  u8_t optlen;

  LWIP_ASSERT("tcp_rst: invalid local_ip", local_ip != NULL);
 8011ab6:	683b      	ldr	r3, [r7, #0]
 8011ab8:	2b00      	cmp	r3, #0
 8011aba:	d106      	bne.n	8011aca <tcp_rst+0x22>
 8011abc:	4b1f      	ldr	r3, [pc, #124]	@ (8011b3c <tcp_rst+0x94>)
 8011abe:	f240 72c4 	movw	r2, #1988	@ 0x7c4
 8011ac2:	491f      	ldr	r1, [pc, #124]	@ (8011b40 <tcp_rst+0x98>)
 8011ac4:	481f      	ldr	r0, [pc, #124]	@ (8011b44 <tcp_rst+0x9c>)
 8011ac6:	f003 f9c3 	bl	8014e50 <iprintf>
  LWIP_ASSERT("tcp_rst: invalid remote_ip", remote_ip != NULL);
 8011aca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011acc:	2b00      	cmp	r3, #0
 8011ace:	d106      	bne.n	8011ade <tcp_rst+0x36>
 8011ad0:	4b1a      	ldr	r3, [pc, #104]	@ (8011b3c <tcp_rst+0x94>)
 8011ad2:	f240 72c5 	movw	r2, #1989	@ 0x7c5
 8011ad6:	491c      	ldr	r1, [pc, #112]	@ (8011b48 <tcp_rst+0xa0>)
 8011ad8:	481a      	ldr	r0, [pc, #104]	@ (8011b44 <tcp_rst+0x9c>)
 8011ada:	f003 f9b9 	bl	8014e50 <iprintf>

  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011ade:	2300      	movs	r3, #0
 8011ae0:	75fb      	strb	r3, [r7, #23]

#if LWIP_WND_SCALE
  wnd = PP_HTONS(((TCP_WND >> TCP_RCV_SCALE) & 0xFFFF));
#else
  wnd = PP_HTONS(TCP_WND);
 8011ae2:	f246 0308 	movw	r3, #24584	@ 0x6008
 8011ae6:	82bb      	strh	r3, [r7, #20]
#endif

  p = tcp_output_alloc_header_common(ackno, optlen, 0, lwip_htonl(seqno), local_port,
 8011ae8:	7dfb      	ldrb	r3, [r7, #23]
 8011aea:	b29c      	uxth	r4, r3
 8011aec:	68b8      	ldr	r0, [r7, #8]
 8011aee:	f7f9 f92b 	bl	800ad48 <lwip_htonl>
 8011af2:	4602      	mov	r2, r0
 8011af4:	8abb      	ldrh	r3, [r7, #20]
 8011af6:	9303      	str	r3, [sp, #12]
 8011af8:	2314      	movs	r3, #20
 8011afa:	9302      	str	r3, [sp, #8]
 8011afc:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8011afe:	9301      	str	r3, [sp, #4]
 8011b00:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8011b02:	9300      	str	r3, [sp, #0]
 8011b04:	4613      	mov	r3, r2
 8011b06:	2200      	movs	r2, #0
 8011b08:	4621      	mov	r1, r4
 8011b0a:	6878      	ldr	r0, [r7, #4]
 8011b0c:	f7ff fe94 	bl	8011838 <tcp_output_alloc_header_common>
 8011b10:	6138      	str	r0, [r7, #16]
    remote_port, TCP_RST | TCP_ACK, wnd);
  if (p == NULL) {
 8011b12:	693b      	ldr	r3, [r7, #16]
 8011b14:	2b00      	cmp	r3, #0
 8011b16:	d00c      	beq.n	8011b32 <tcp_rst+0x8a>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_rst: could not allocate memory for pbuf\n"));
    return;
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8011b18:	7dfb      	ldrb	r3, [r7, #23]
 8011b1a:	2200      	movs	r2, #0
 8011b1c:	6939      	ldr	r1, [r7, #16]
 8011b1e:	68f8      	ldr	r0, [r7, #12]
 8011b20:	f7ff ff3a 	bl	8011998 <tcp_output_fill_options>

  MIB2_STATS_INC(mib2.tcpoutrsts);

  tcp_output_control_segment(pcb, p, local_ip, remote_ip);
 8011b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011b26:	683a      	ldr	r2, [r7, #0]
 8011b28:	6939      	ldr	r1, [r7, #16]
 8011b2a:	68f8      	ldr	r0, [r7, #12]
 8011b2c:	f7ff ff72 	bl	8011a14 <tcp_output_control_segment>
 8011b30:	e000      	b.n	8011b34 <tcp_rst+0x8c>
    return;
 8011b32:	bf00      	nop
  LWIP_DEBUGF(TCP_RST_DEBUG, ("tcp_rst: seqno %"U32_F" ackno %"U32_F".\n", seqno, ackno));
}
 8011b34:	371c      	adds	r7, #28
 8011b36:	46bd      	mov	sp, r7
 8011b38:	bd90      	pop	{r4, r7, pc}
 8011b3a:	bf00      	nop
 8011b3c:	0801745c 	.word	0x0801745c
 8011b40:	08017be0 	.word	0x08017be0
 8011b44:	080174b0 	.word	0x080174b0
 8011b48:	08017bfc 	.word	0x08017bfc

08011b4c <tcp_send_empty_ack>:
 *
 * @param pcb Protocol control block for the TCP connection to send the ACK
 */
err_t
tcp_send_empty_ack(struct tcp_pcb *pcb)
{
 8011b4c:	b590      	push	{r4, r7, lr}
 8011b4e:	b087      	sub	sp, #28
 8011b50:	af00      	add	r7, sp, #0
 8011b52:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen, optflags = 0;
 8011b54:	2300      	movs	r3, #0
 8011b56:	75fb      	strb	r3, [r7, #23]
  u8_t num_sacks = 0;
 8011b58:	2300      	movs	r3, #0
 8011b5a:	75bb      	strb	r3, [r7, #22]

  LWIP_ASSERT("tcp_send_empty_ack: invalid pcb", pcb != NULL);
 8011b5c:	687b      	ldr	r3, [r7, #4]
 8011b5e:	2b00      	cmp	r3, #0
 8011b60:	d106      	bne.n	8011b70 <tcp_send_empty_ack+0x24>
 8011b62:	4b28      	ldr	r3, [pc, #160]	@ (8011c04 <tcp_send_empty_ack+0xb8>)
 8011b64:	f240 72ea 	movw	r2, #2026	@ 0x7ea
 8011b68:	4927      	ldr	r1, [pc, #156]	@ (8011c08 <tcp_send_empty_ack+0xbc>)
 8011b6a:	4828      	ldr	r0, [pc, #160]	@ (8011c0c <tcp_send_empty_ack+0xc0>)
 8011b6c:	f003 f970 	bl	8014e50 <iprintf>
#if LWIP_TCP_TIMESTAMPS
  if (pcb->flags & TF_TIMESTAMP) {
    optflags = TF_SEG_OPTS_TS;
  }
#endif
  optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(optflags, pcb);
 8011b70:	7dfb      	ldrb	r3, [r7, #23]
 8011b72:	009b      	lsls	r3, r3, #2
 8011b74:	b2db      	uxtb	r3, r3
 8011b76:	f003 0304 	and.w	r3, r3, #4
 8011b7a:	757b      	strb	r3, [r7, #21]
  if ((num_sacks = tcp_get_num_sacks(pcb, optlen)) > 0) {
    optlen += 4 + num_sacks * 8; /* 4 bytes for header (including 2*NOP), plus 8B for each SACK */
  }
#endif

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt));
 8011b7c:	7d7b      	ldrb	r3, [r7, #21]
 8011b7e:	b29c      	uxth	r4, r3
 8011b80:	687b      	ldr	r3, [r7, #4]
 8011b82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011b84:	4618      	mov	r0, r3
 8011b86:	f7f9 f8df 	bl	800ad48 <lwip_htonl>
 8011b8a:	4603      	mov	r3, r0
 8011b8c:	2200      	movs	r2, #0
 8011b8e:	4621      	mov	r1, r4
 8011b90:	6878      	ldr	r0, [r7, #4]
 8011b92:	f7ff fec3 	bl	801191c <tcp_output_alloc_header>
 8011b96:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011b98:	693b      	ldr	r3, [r7, #16]
 8011b9a:	2b00      	cmp	r3, #0
 8011b9c:	d109      	bne.n	8011bb2 <tcp_send_empty_ack+0x66>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011b9e:	687b      	ldr	r3, [r7, #4]
 8011ba0:	8b5b      	ldrh	r3, [r3, #26]
 8011ba2:	f043 0303 	orr.w	r3, r3, #3
 8011ba6:	b29a      	uxth	r2, r3
 8011ba8:	687b      	ldr	r3, [r7, #4]
 8011baa:	835a      	strh	r2, [r3, #26]
    LWIP_DEBUGF(TCP_OUTPUT_DEBUG, ("tcp_output: (ACK) could not allocate pbuf\n"));
    return ERR_BUF;
 8011bac:	f06f 0301 	mvn.w	r3, #1
 8011bb0:	e023      	b.n	8011bfa <tcp_send_empty_ack+0xae>
  }
  tcp_output_fill_options(pcb, p, optflags, num_sacks);
 8011bb2:	7dbb      	ldrb	r3, [r7, #22]
 8011bb4:	7dfa      	ldrb	r2, [r7, #23]
 8011bb6:	6939      	ldr	r1, [r7, #16]
 8011bb8:	6878      	ldr	r0, [r7, #4]
 8011bba:	f7ff feed 	bl	8011998 <tcp_output_fill_options>
  pcb->ts_lastacksent = pcb->rcv_nxt;
#endif

  LWIP_DEBUGF(TCP_OUTPUT_DEBUG,
              ("tcp_output: sending ACK for %"U32_F"\n", pcb->rcv_nxt));
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8011bbe:	687a      	ldr	r2, [r7, #4]
 8011bc0:	687b      	ldr	r3, [r7, #4]
 8011bc2:	3304      	adds	r3, #4
 8011bc4:	6939      	ldr	r1, [r7, #16]
 8011bc6:	6878      	ldr	r0, [r7, #4]
 8011bc8:	f7ff ff24 	bl	8011a14 <tcp_output_control_segment>
 8011bcc:	4603      	mov	r3, r0
 8011bce:	73fb      	strb	r3, [r7, #15]
  if (err != ERR_OK) {
 8011bd0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011bd4:	2b00      	cmp	r3, #0
 8011bd6:	d007      	beq.n	8011be8 <tcp_send_empty_ack+0x9c>
    /* let tcp_fasttmr retry sending this ACK */
    tcp_set_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011bd8:	687b      	ldr	r3, [r7, #4]
 8011bda:	8b5b      	ldrh	r3, [r3, #26]
 8011bdc:	f043 0303 	orr.w	r3, r3, #3
 8011be0:	b29a      	uxth	r2, r3
 8011be2:	687b      	ldr	r3, [r7, #4]
 8011be4:	835a      	strh	r2, [r3, #26]
 8011be6:	e006      	b.n	8011bf6 <tcp_send_empty_ack+0xaa>
  } else {
    /* remove ACK flags from the PCB, as we sent an empty ACK now */
    tcp_clear_flags(pcb, TF_ACK_DELAY | TF_ACK_NOW);
 8011be8:	687b      	ldr	r3, [r7, #4]
 8011bea:	8b5b      	ldrh	r3, [r3, #26]
 8011bec:	f023 0303 	bic.w	r3, r3, #3
 8011bf0:	b29a      	uxth	r2, r3
 8011bf2:	687b      	ldr	r3, [r7, #4]
 8011bf4:	835a      	strh	r2, [r3, #26]
  }

  return err;
 8011bf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011bfa:	4618      	mov	r0, r3
 8011bfc:	371c      	adds	r7, #28
 8011bfe:	46bd      	mov	sp, r7
 8011c00:	bd90      	pop	{r4, r7, pc}
 8011c02:	bf00      	nop
 8011c04:	0801745c 	.word	0x0801745c
 8011c08:	08017c18 	.word	0x08017c18
 8011c0c:	080174b0 	.word	0x080174b0

08011c10 <tcp_keepalive>:
 *
 * @param pcb the tcp_pcb for which to send a keepalive packet
 */
err_t
tcp_keepalive(struct tcp_pcb *pcb)
{
 8011c10:	b590      	push	{r4, r7, lr}
 8011c12:	b087      	sub	sp, #28
 8011c14:	af00      	add	r7, sp, #0
 8011c16:	6078      	str	r0, [r7, #4]
  err_t err;
  struct pbuf *p;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011c18:	2300      	movs	r3, #0
 8011c1a:	75fb      	strb	r3, [r7, #23]

  LWIP_ASSERT("tcp_keepalive: invalid pcb", pcb != NULL);
 8011c1c:	687b      	ldr	r3, [r7, #4]
 8011c1e:	2b00      	cmp	r3, #0
 8011c20:	d106      	bne.n	8011c30 <tcp_keepalive+0x20>
 8011c22:	4b18      	ldr	r3, [pc, #96]	@ (8011c84 <tcp_keepalive+0x74>)
 8011c24:	f640 0224 	movw	r2, #2084	@ 0x824
 8011c28:	4917      	ldr	r1, [pc, #92]	@ (8011c88 <tcp_keepalive+0x78>)
 8011c2a:	4818      	ldr	r0, [pc, #96]	@ (8011c8c <tcp_keepalive+0x7c>)
 8011c2c:	f003 f910 	bl	8014e50 <iprintf>
  LWIP_DEBUGF(TCP_DEBUG, ("\n"));

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: tcp_ticks %"U32_F"   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
                          tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  p = tcp_output_alloc_header(pcb, optlen, 0, lwip_htonl(pcb->snd_nxt - 1));
 8011c30:	7dfb      	ldrb	r3, [r7, #23]
 8011c32:	b29c      	uxth	r4, r3
 8011c34:	687b      	ldr	r3, [r7, #4]
 8011c36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8011c38:	3b01      	subs	r3, #1
 8011c3a:	4618      	mov	r0, r3
 8011c3c:	f7f9 f884 	bl	800ad48 <lwip_htonl>
 8011c40:	4603      	mov	r3, r0
 8011c42:	2200      	movs	r2, #0
 8011c44:	4621      	mov	r1, r4
 8011c46:	6878      	ldr	r0, [r7, #4]
 8011c48:	f7ff fe68 	bl	801191c <tcp_output_alloc_header>
 8011c4c:	6138      	str	r0, [r7, #16]
  if (p == NULL) {
 8011c4e:	693b      	ldr	r3, [r7, #16]
 8011c50:	2b00      	cmp	r3, #0
 8011c52:	d102      	bne.n	8011c5a <tcp_keepalive+0x4a>
    LWIP_DEBUGF(TCP_DEBUG,
                ("tcp_keepalive: could not allocate memory for pbuf\n"));
    return ERR_MEM;
 8011c54:	f04f 33ff 	mov.w	r3, #4294967295
 8011c58:	e010      	b.n	8011c7c <tcp_keepalive+0x6c>
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8011c5a:	7dfb      	ldrb	r3, [r7, #23]
 8011c5c:	2200      	movs	r2, #0
 8011c5e:	6939      	ldr	r1, [r7, #16]
 8011c60:	6878      	ldr	r0, [r7, #4]
 8011c62:	f7ff fe99 	bl	8011998 <tcp_output_fill_options>
  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8011c66:	687a      	ldr	r2, [r7, #4]
 8011c68:	687b      	ldr	r3, [r7, #4]
 8011c6a:	3304      	adds	r3, #4
 8011c6c:	6939      	ldr	r1, [r7, #16]
 8011c6e:	6878      	ldr	r0, [r7, #4]
 8011c70:	f7ff fed0 	bl	8011a14 <tcp_output_control_segment>
 8011c74:	4603      	mov	r3, r0
 8011c76:	73fb      	strb	r3, [r7, #15]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_keepalive: seqno %"U32_F" ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8011c78:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011c7c:	4618      	mov	r0, r3
 8011c7e:	371c      	adds	r7, #28
 8011c80:	46bd      	mov	sp, r7
 8011c82:	bd90      	pop	{r4, r7, pc}
 8011c84:	0801745c 	.word	0x0801745c
 8011c88:	08017c38 	.word	0x08017c38
 8011c8c:	080174b0 	.word	0x080174b0

08011c90 <tcp_zero_window_probe>:
 *
 * @param pcb the tcp_pcb for which to send a zero-window probe packet
 */
err_t
tcp_zero_window_probe(struct tcp_pcb *pcb)
{
 8011c90:	b590      	push	{r4, r7, lr}
 8011c92:	b08b      	sub	sp, #44	@ 0x2c
 8011c94:	af00      	add	r7, sp, #0
 8011c96:	6078      	str	r0, [r7, #4]
  struct tcp_hdr *tcphdr;
  struct tcp_seg *seg;
  u16_t len;
  u8_t is_fin;
  u32_t snd_nxt;
  u8_t optlen = LWIP_TCP_OPT_LENGTH_SEGMENT(0, pcb);
 8011c98:	2300      	movs	r3, #0
 8011c9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  LWIP_ASSERT("tcp_zero_window_probe: invalid pcb", pcb != NULL);
 8011c9e:	687b      	ldr	r3, [r7, #4]
 8011ca0:	2b00      	cmp	r3, #0
 8011ca2:	d106      	bne.n	8011cb2 <tcp_zero_window_probe+0x22>
 8011ca4:	4b4c      	ldr	r3, [pc, #304]	@ (8011dd8 <tcp_zero_window_probe+0x148>)
 8011ca6:	f640 024f 	movw	r2, #2127	@ 0x84f
 8011caa:	494c      	ldr	r1, [pc, #304]	@ (8011ddc <tcp_zero_window_probe+0x14c>)
 8011cac:	484c      	ldr	r0, [pc, #304]	@ (8011de0 <tcp_zero_window_probe+0x150>)
 8011cae:	f003 f8cf 	bl	8014e50 <iprintf>
              ("tcp_zero_window_probe: tcp_ticks %"U32_F
               "   pcb->tmr %"U32_F" pcb->keep_cnt_sent %"U16_F"\n",
               tcp_ticks, pcb->tmr, (u16_t)pcb->keep_cnt_sent));

  /* Only consider unsent, persist timer should be off when there is data in-flight */
  seg = pcb->unsent;
 8011cb2:	687b      	ldr	r3, [r7, #4]
 8011cb4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8011cb6:	623b      	str	r3, [r7, #32]
  if (seg == NULL) {
 8011cb8:	6a3b      	ldr	r3, [r7, #32]
 8011cba:	2b00      	cmp	r3, #0
 8011cbc:	d101      	bne.n	8011cc2 <tcp_zero_window_probe+0x32>
    /* Not expected, persist timer should be off when the send buffer is empty */
    return ERR_OK;
 8011cbe:	2300      	movs	r3, #0
 8011cc0:	e086      	b.n	8011dd0 <tcp_zero_window_probe+0x140>

  /* increment probe count. NOTE: we record probe even if it fails
     to actually transmit due to an error. This ensures memory exhaustion/
     routing problem doesn't leave a zero-window pcb as an indefinite zombie.
     RTO mechanism has similar behavior, see pcb->nrtx */
  if (pcb->persist_probe < 0xFF) {
 8011cc2:	687b      	ldr	r3, [r7, #4]
 8011cc4:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8011cc8:	2bff      	cmp	r3, #255	@ 0xff
 8011cca:	d007      	beq.n	8011cdc <tcp_zero_window_probe+0x4c>
    ++pcb->persist_probe;
 8011ccc:	687b      	ldr	r3, [r7, #4]
 8011cce:	f893 309a 	ldrb.w	r3, [r3, #154]	@ 0x9a
 8011cd2:	3301      	adds	r3, #1
 8011cd4:	b2da      	uxtb	r2, r3
 8011cd6:	687b      	ldr	r3, [r7, #4]
 8011cd8:	f883 209a 	strb.w	r2, [r3, #154]	@ 0x9a
  }

  is_fin = ((TCPH_FLAGS(seg->tcphdr) & TCP_FIN) != 0) && (seg->len == 0);
 8011cdc:	6a3b      	ldr	r3, [r7, #32]
 8011cde:	68db      	ldr	r3, [r3, #12]
 8011ce0:	899b      	ldrh	r3, [r3, #12]
 8011ce2:	b29b      	uxth	r3, r3
 8011ce4:	4618      	mov	r0, r3
 8011ce6:	f7f9 f819 	bl	800ad1c <lwip_htons>
 8011cea:	4603      	mov	r3, r0
 8011cec:	b2db      	uxtb	r3, r3
 8011cee:	f003 0301 	and.w	r3, r3, #1
 8011cf2:	2b00      	cmp	r3, #0
 8011cf4:	d005      	beq.n	8011d02 <tcp_zero_window_probe+0x72>
 8011cf6:	6a3b      	ldr	r3, [r7, #32]
 8011cf8:	891b      	ldrh	r3, [r3, #8]
 8011cfa:	2b00      	cmp	r3, #0
 8011cfc:	d101      	bne.n	8011d02 <tcp_zero_window_probe+0x72>
 8011cfe:	2301      	movs	r3, #1
 8011d00:	e000      	b.n	8011d04 <tcp_zero_window_probe+0x74>
 8011d02:	2300      	movs	r3, #0
 8011d04:	77fb      	strb	r3, [r7, #31]
  /* we want to send one seqno: either FIN or data (no options) */
  len = is_fin ? 0 : 1;
 8011d06:	7ffb      	ldrb	r3, [r7, #31]
 8011d08:	2b00      	cmp	r3, #0
 8011d0a:	bf0c      	ite	eq
 8011d0c:	2301      	moveq	r3, #1
 8011d0e:	2300      	movne	r3, #0
 8011d10:	b2db      	uxtb	r3, r3
 8011d12:	83bb      	strh	r3, [r7, #28]

  p = tcp_output_alloc_header(pcb, optlen, len, seg->tcphdr->seqno);
 8011d14:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011d18:	b299      	uxth	r1, r3
 8011d1a:	6a3b      	ldr	r3, [r7, #32]
 8011d1c:	68db      	ldr	r3, [r3, #12]
 8011d1e:	685b      	ldr	r3, [r3, #4]
 8011d20:	8bba      	ldrh	r2, [r7, #28]
 8011d22:	6878      	ldr	r0, [r7, #4]
 8011d24:	f7ff fdfa 	bl	801191c <tcp_output_alloc_header>
 8011d28:	61b8      	str	r0, [r7, #24]
  if (p == NULL) {
 8011d2a:	69bb      	ldr	r3, [r7, #24]
 8011d2c:	2b00      	cmp	r3, #0
 8011d2e:	d102      	bne.n	8011d36 <tcp_zero_window_probe+0xa6>
    LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: no memory for pbuf\n"));
    return ERR_MEM;
 8011d30:	f04f 33ff 	mov.w	r3, #4294967295
 8011d34:	e04c      	b.n	8011dd0 <tcp_zero_window_probe+0x140>
  }
  tcphdr = (struct tcp_hdr *)p->payload;
 8011d36:	69bb      	ldr	r3, [r7, #24]
 8011d38:	685b      	ldr	r3, [r3, #4]
 8011d3a:	617b      	str	r3, [r7, #20]

  if (is_fin) {
 8011d3c:	7ffb      	ldrb	r3, [r7, #31]
 8011d3e:	2b00      	cmp	r3, #0
 8011d40:	d011      	beq.n	8011d66 <tcp_zero_window_probe+0xd6>
    /* FIN segment, no data */
    TCPH_FLAGS_SET(tcphdr, TCP_ACK | TCP_FIN);
 8011d42:	697b      	ldr	r3, [r7, #20]
 8011d44:	899b      	ldrh	r3, [r3, #12]
 8011d46:	b29b      	uxth	r3, r3
 8011d48:	b21b      	sxth	r3, r3
 8011d4a:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8011d4e:	b21c      	sxth	r4, r3
 8011d50:	2011      	movs	r0, #17
 8011d52:	f7f8 ffe3 	bl	800ad1c <lwip_htons>
 8011d56:	4603      	mov	r3, r0
 8011d58:	b21b      	sxth	r3, r3
 8011d5a:	4323      	orrs	r3, r4
 8011d5c:	b21b      	sxth	r3, r3
 8011d5e:	b29a      	uxth	r2, r3
 8011d60:	697b      	ldr	r3, [r7, #20]
 8011d62:	819a      	strh	r2, [r3, #12]
 8011d64:	e010      	b.n	8011d88 <tcp_zero_window_probe+0xf8>
  } else {
    /* Data segment, copy in one byte from the head of the unacked queue */
    char *d = ((char *)p->payload + TCP_HLEN);
 8011d66:	69bb      	ldr	r3, [r7, #24]
 8011d68:	685b      	ldr	r3, [r3, #4]
 8011d6a:	3314      	adds	r3, #20
 8011d6c:	613b      	str	r3, [r7, #16]
    /* Depending on whether the segment has already been sent (unacked) or not
       (unsent), seg->p->payload points to the IP header or TCP header.
       Ensure we copy the first TCP data byte: */
    pbuf_copy_partial(seg->p, d, 1, seg->p->tot_len - seg->len);
 8011d6e:	6a3b      	ldr	r3, [r7, #32]
 8011d70:	6858      	ldr	r0, [r3, #4]
 8011d72:	6a3b      	ldr	r3, [r7, #32]
 8011d74:	685b      	ldr	r3, [r3, #4]
 8011d76:	891a      	ldrh	r2, [r3, #8]
 8011d78:	6a3b      	ldr	r3, [r7, #32]
 8011d7a:	891b      	ldrh	r3, [r3, #8]
 8011d7c:	1ad3      	subs	r3, r2, r3
 8011d7e:	b29b      	uxth	r3, r3
 8011d80:	2201      	movs	r2, #1
 8011d82:	6939      	ldr	r1, [r7, #16]
 8011d84:	f7fa fe56 	bl	800ca34 <pbuf_copy_partial>
  }

  /* The byte may be acknowledged without the window being opened. */
  snd_nxt = lwip_ntohl(seg->tcphdr->seqno) + 1;
 8011d88:	6a3b      	ldr	r3, [r7, #32]
 8011d8a:	68db      	ldr	r3, [r3, #12]
 8011d8c:	685b      	ldr	r3, [r3, #4]
 8011d8e:	4618      	mov	r0, r3
 8011d90:	f7f8 ffda 	bl	800ad48 <lwip_htonl>
 8011d94:	4603      	mov	r3, r0
 8011d96:	3301      	adds	r3, #1
 8011d98:	60fb      	str	r3, [r7, #12]
  if (TCP_SEQ_LT(pcb->snd_nxt, snd_nxt)) {
 8011d9a:	687b      	ldr	r3, [r7, #4]
 8011d9c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8011d9e:	68fb      	ldr	r3, [r7, #12]
 8011da0:	1ad3      	subs	r3, r2, r3
 8011da2:	2b00      	cmp	r3, #0
 8011da4:	da02      	bge.n	8011dac <tcp_zero_window_probe+0x11c>
    pcb->snd_nxt = snd_nxt;
 8011da6:	687b      	ldr	r3, [r7, #4]
 8011da8:	68fa      	ldr	r2, [r7, #12]
 8011daa:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  tcp_output_fill_options(pcb, p, 0, optlen);
 8011dac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8011db0:	2200      	movs	r2, #0
 8011db2:	69b9      	ldr	r1, [r7, #24]
 8011db4:	6878      	ldr	r0, [r7, #4]
 8011db6:	f7ff fdef 	bl	8011998 <tcp_output_fill_options>

  err = tcp_output_control_segment(pcb, p, &pcb->local_ip, &pcb->remote_ip);
 8011dba:	687a      	ldr	r2, [r7, #4]
 8011dbc:	687b      	ldr	r3, [r7, #4]
 8011dbe:	3304      	adds	r3, #4
 8011dc0:	69b9      	ldr	r1, [r7, #24]
 8011dc2:	6878      	ldr	r0, [r7, #4]
 8011dc4:	f7ff fe26 	bl	8011a14 <tcp_output_control_segment>
 8011dc8:	4603      	mov	r3, r0
 8011dca:	72fb      	strb	r3, [r7, #11]

  LWIP_DEBUGF(TCP_DEBUG, ("tcp_zero_window_probe: seqno %"U32_F
                          " ackno %"U32_F" err %d.\n",
                          pcb->snd_nxt - 1, pcb->rcv_nxt, (int)err));
  return err;
 8011dcc:	f997 300b 	ldrsb.w	r3, [r7, #11]
}
 8011dd0:	4618      	mov	r0, r3
 8011dd2:	372c      	adds	r7, #44	@ 0x2c
 8011dd4:	46bd      	mov	sp, r7
 8011dd6:	bd90      	pop	{r4, r7, pc}
 8011dd8:	0801745c 	.word	0x0801745c
 8011ddc:	08017c54 	.word	0x08017c54
 8011de0:	080174b0 	.word	0x080174b0

08011de4 <tcpip_tcp_timer>:
 *
 * @param arg unused argument
 */
static void
tcpip_tcp_timer(void *arg)
{
 8011de4:	b580      	push	{r7, lr}
 8011de6:	b082      	sub	sp, #8
 8011de8:	af00      	add	r7, sp, #0
 8011dea:	6078      	str	r0, [r7, #4]
  LWIP_UNUSED_ARG(arg);

  /* call TCP timer handler */
  tcp_tmr();
 8011dec:	f7fa ff10 	bl	800cc10 <tcp_tmr>
  /* timer still needed? */
  if (tcp_active_pcbs || tcp_tw_pcbs) {
 8011df0:	4b0a      	ldr	r3, [pc, #40]	@ (8011e1c <tcpip_tcp_timer+0x38>)
 8011df2:	681b      	ldr	r3, [r3, #0]
 8011df4:	2b00      	cmp	r3, #0
 8011df6:	d103      	bne.n	8011e00 <tcpip_tcp_timer+0x1c>
 8011df8:	4b09      	ldr	r3, [pc, #36]	@ (8011e20 <tcpip_tcp_timer+0x3c>)
 8011dfa:	681b      	ldr	r3, [r3, #0]
 8011dfc:	2b00      	cmp	r3, #0
 8011dfe:	d005      	beq.n	8011e0c <tcpip_tcp_timer+0x28>
    /* restart timer */
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8011e00:	2200      	movs	r2, #0
 8011e02:	4908      	ldr	r1, [pc, #32]	@ (8011e24 <tcpip_tcp_timer+0x40>)
 8011e04:	20fa      	movs	r0, #250	@ 0xfa
 8011e06:	f000 f8f3 	bl	8011ff0 <sys_timeout>
 8011e0a:	e003      	b.n	8011e14 <tcpip_tcp_timer+0x30>
  } else {
    /* disable timer */
    tcpip_tcp_timer_active = 0;
 8011e0c:	4b06      	ldr	r3, [pc, #24]	@ (8011e28 <tcpip_tcp_timer+0x44>)
 8011e0e:	2200      	movs	r2, #0
 8011e10:	601a      	str	r2, [r3, #0]
  }
}
 8011e12:	bf00      	nop
 8011e14:	bf00      	nop
 8011e16:	3708      	adds	r7, #8
 8011e18:	46bd      	mov	sp, r7
 8011e1a:	bd80      	pop	{r7, pc}
 8011e1c:	24007d44 	.word	0x24007d44
 8011e20:	24007d48 	.word	0x24007d48
 8011e24:	08011de5 	.word	0x08011de5
 8011e28:	24007d90 	.word	0x24007d90

08011e2c <tcp_timer_needed>:
 * the reason is to have the TCP timer only running when
 * there are active (or time-wait) PCBs.
 */
void
tcp_timer_needed(void)
{
 8011e2c:	b580      	push	{r7, lr}
 8011e2e:	af00      	add	r7, sp, #0
  LWIP_ASSERT_CORE_LOCKED();

  /* timer is off but needed again? */
  if (!tcpip_tcp_timer_active && (tcp_active_pcbs || tcp_tw_pcbs)) {
 8011e30:	4b0a      	ldr	r3, [pc, #40]	@ (8011e5c <tcp_timer_needed+0x30>)
 8011e32:	681b      	ldr	r3, [r3, #0]
 8011e34:	2b00      	cmp	r3, #0
 8011e36:	d10f      	bne.n	8011e58 <tcp_timer_needed+0x2c>
 8011e38:	4b09      	ldr	r3, [pc, #36]	@ (8011e60 <tcp_timer_needed+0x34>)
 8011e3a:	681b      	ldr	r3, [r3, #0]
 8011e3c:	2b00      	cmp	r3, #0
 8011e3e:	d103      	bne.n	8011e48 <tcp_timer_needed+0x1c>
 8011e40:	4b08      	ldr	r3, [pc, #32]	@ (8011e64 <tcp_timer_needed+0x38>)
 8011e42:	681b      	ldr	r3, [r3, #0]
 8011e44:	2b00      	cmp	r3, #0
 8011e46:	d007      	beq.n	8011e58 <tcp_timer_needed+0x2c>
    /* enable and start timer */
    tcpip_tcp_timer_active = 1;
 8011e48:	4b04      	ldr	r3, [pc, #16]	@ (8011e5c <tcp_timer_needed+0x30>)
 8011e4a:	2201      	movs	r2, #1
 8011e4c:	601a      	str	r2, [r3, #0]
    sys_timeout(TCP_TMR_INTERVAL, tcpip_tcp_timer, NULL);
 8011e4e:	2200      	movs	r2, #0
 8011e50:	4905      	ldr	r1, [pc, #20]	@ (8011e68 <tcp_timer_needed+0x3c>)
 8011e52:	20fa      	movs	r0, #250	@ 0xfa
 8011e54:	f000 f8cc 	bl	8011ff0 <sys_timeout>
  }
}
 8011e58:	bf00      	nop
 8011e5a:	bd80      	pop	{r7, pc}
 8011e5c:	24007d90 	.word	0x24007d90
 8011e60:	24007d44 	.word	0x24007d44
 8011e64:	24007d48 	.word	0x24007d48
 8011e68:	08011de5 	.word	0x08011de5

08011e6c <sys_timeout_abs>:
#if LWIP_DEBUG_TIMERNAMES
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
sys_timeout_abs(u32_t abs_time, sys_timeout_handler handler, void *arg)
#endif
{
 8011e6c:	b580      	push	{r7, lr}
 8011e6e:	b086      	sub	sp, #24
 8011e70:	af00      	add	r7, sp, #0
 8011e72:	60f8      	str	r0, [r7, #12]
 8011e74:	60b9      	str	r1, [r7, #8]
 8011e76:	607a      	str	r2, [r7, #4]
  struct sys_timeo *timeout, *t;

  timeout = (struct sys_timeo *)memp_malloc(MEMP_SYS_TIMEOUT);
 8011e78:	200a      	movs	r0, #10
 8011e7a:	f7f9 fccd 	bl	800b818 <memp_malloc>
 8011e7e:	6138      	str	r0, [r7, #16]
  if (timeout == NULL) {
 8011e80:	693b      	ldr	r3, [r7, #16]
 8011e82:	2b00      	cmp	r3, #0
 8011e84:	d109      	bne.n	8011e9a <sys_timeout_abs+0x2e>
    LWIP_ASSERT("sys_timeout: timeout != NULL, pool MEMP_SYS_TIMEOUT is empty", timeout != NULL);
 8011e86:	693b      	ldr	r3, [r7, #16]
 8011e88:	2b00      	cmp	r3, #0
 8011e8a:	d151      	bne.n	8011f30 <sys_timeout_abs+0xc4>
 8011e8c:	4b2a      	ldr	r3, [pc, #168]	@ (8011f38 <sys_timeout_abs+0xcc>)
 8011e8e:	22be      	movs	r2, #190	@ 0xbe
 8011e90:	492a      	ldr	r1, [pc, #168]	@ (8011f3c <sys_timeout_abs+0xd0>)
 8011e92:	482b      	ldr	r0, [pc, #172]	@ (8011f40 <sys_timeout_abs+0xd4>)
 8011e94:	f002 ffdc 	bl	8014e50 <iprintf>
    return;
 8011e98:	e04a      	b.n	8011f30 <sys_timeout_abs+0xc4>
  }

  timeout->next = NULL;
 8011e9a:	693b      	ldr	r3, [r7, #16]
 8011e9c:	2200      	movs	r2, #0
 8011e9e:	601a      	str	r2, [r3, #0]
  timeout->h = handler;
 8011ea0:	693b      	ldr	r3, [r7, #16]
 8011ea2:	68ba      	ldr	r2, [r7, #8]
 8011ea4:	609a      	str	r2, [r3, #8]
  timeout->arg = arg;
 8011ea6:	693b      	ldr	r3, [r7, #16]
 8011ea8:	687a      	ldr	r2, [r7, #4]
 8011eaa:	60da      	str	r2, [r3, #12]
  timeout->time = abs_time;
 8011eac:	693b      	ldr	r3, [r7, #16]
 8011eae:	68fa      	ldr	r2, [r7, #12]
 8011eb0:	605a      	str	r2, [r3, #4]
  timeout->handler_name = handler_name;
  LWIP_DEBUGF(TIMERS_DEBUG, ("sys_timeout: %p abs_time=%"U32_F" handler=%s arg=%p\n",
                             (void *)timeout, abs_time, handler_name, (void *)arg));
#endif /* LWIP_DEBUG_TIMERNAMES */

  if (next_timeout == NULL) {
 8011eb2:	4b24      	ldr	r3, [pc, #144]	@ (8011f44 <sys_timeout_abs+0xd8>)
 8011eb4:	681b      	ldr	r3, [r3, #0]
 8011eb6:	2b00      	cmp	r3, #0
 8011eb8:	d103      	bne.n	8011ec2 <sys_timeout_abs+0x56>
    next_timeout = timeout;
 8011eba:	4a22      	ldr	r2, [pc, #136]	@ (8011f44 <sys_timeout_abs+0xd8>)
 8011ebc:	693b      	ldr	r3, [r7, #16]
 8011ebe:	6013      	str	r3, [r2, #0]
    return;
 8011ec0:	e037      	b.n	8011f32 <sys_timeout_abs+0xc6>
  }
  if (TIME_LESS_THAN(timeout->time, next_timeout->time)) {
 8011ec2:	693b      	ldr	r3, [r7, #16]
 8011ec4:	685a      	ldr	r2, [r3, #4]
 8011ec6:	4b1f      	ldr	r3, [pc, #124]	@ (8011f44 <sys_timeout_abs+0xd8>)
 8011ec8:	681b      	ldr	r3, [r3, #0]
 8011eca:	685b      	ldr	r3, [r3, #4]
 8011ecc:	1ad3      	subs	r3, r2, r3
 8011ece:	0fdb      	lsrs	r3, r3, #31
 8011ed0:	f003 0301 	and.w	r3, r3, #1
 8011ed4:	b2db      	uxtb	r3, r3
 8011ed6:	2b00      	cmp	r3, #0
 8011ed8:	d007      	beq.n	8011eea <sys_timeout_abs+0x7e>
    timeout->next = next_timeout;
 8011eda:	4b1a      	ldr	r3, [pc, #104]	@ (8011f44 <sys_timeout_abs+0xd8>)
 8011edc:	681a      	ldr	r2, [r3, #0]
 8011ede:	693b      	ldr	r3, [r7, #16]
 8011ee0:	601a      	str	r2, [r3, #0]
    next_timeout = timeout;
 8011ee2:	4a18      	ldr	r2, [pc, #96]	@ (8011f44 <sys_timeout_abs+0xd8>)
 8011ee4:	693b      	ldr	r3, [r7, #16]
 8011ee6:	6013      	str	r3, [r2, #0]
 8011ee8:	e023      	b.n	8011f32 <sys_timeout_abs+0xc6>
  } else {
    for (t = next_timeout; t != NULL; t = t->next) {
 8011eea:	4b16      	ldr	r3, [pc, #88]	@ (8011f44 <sys_timeout_abs+0xd8>)
 8011eec:	681b      	ldr	r3, [r3, #0]
 8011eee:	617b      	str	r3, [r7, #20]
 8011ef0:	e01a      	b.n	8011f28 <sys_timeout_abs+0xbc>
      if ((t->next == NULL) || TIME_LESS_THAN(timeout->time, t->next->time)) {
 8011ef2:	697b      	ldr	r3, [r7, #20]
 8011ef4:	681b      	ldr	r3, [r3, #0]
 8011ef6:	2b00      	cmp	r3, #0
 8011ef8:	d00b      	beq.n	8011f12 <sys_timeout_abs+0xa6>
 8011efa:	693b      	ldr	r3, [r7, #16]
 8011efc:	685a      	ldr	r2, [r3, #4]
 8011efe:	697b      	ldr	r3, [r7, #20]
 8011f00:	681b      	ldr	r3, [r3, #0]
 8011f02:	685b      	ldr	r3, [r3, #4]
 8011f04:	1ad3      	subs	r3, r2, r3
 8011f06:	0fdb      	lsrs	r3, r3, #31
 8011f08:	f003 0301 	and.w	r3, r3, #1
 8011f0c:	b2db      	uxtb	r3, r3
 8011f0e:	2b00      	cmp	r3, #0
 8011f10:	d007      	beq.n	8011f22 <sys_timeout_abs+0xb6>
        timeout->next = t->next;
 8011f12:	697b      	ldr	r3, [r7, #20]
 8011f14:	681a      	ldr	r2, [r3, #0]
 8011f16:	693b      	ldr	r3, [r7, #16]
 8011f18:	601a      	str	r2, [r3, #0]
        t->next = timeout;
 8011f1a:	697b      	ldr	r3, [r7, #20]
 8011f1c:	693a      	ldr	r2, [r7, #16]
 8011f1e:	601a      	str	r2, [r3, #0]
        break;
 8011f20:	e007      	b.n	8011f32 <sys_timeout_abs+0xc6>
    for (t = next_timeout; t != NULL; t = t->next) {
 8011f22:	697b      	ldr	r3, [r7, #20]
 8011f24:	681b      	ldr	r3, [r3, #0]
 8011f26:	617b      	str	r3, [r7, #20]
 8011f28:	697b      	ldr	r3, [r7, #20]
 8011f2a:	2b00      	cmp	r3, #0
 8011f2c:	d1e1      	bne.n	8011ef2 <sys_timeout_abs+0x86>
 8011f2e:	e000      	b.n	8011f32 <sys_timeout_abs+0xc6>
    return;
 8011f30:	bf00      	nop
      }
    }
  }
}
 8011f32:	3718      	adds	r7, #24
 8011f34:	46bd      	mov	sp, r7
 8011f36:	bd80      	pop	{r7, pc}
 8011f38:	08017c78 	.word	0x08017c78
 8011f3c:	08017cac 	.word	0x08017cac
 8011f40:	08017cec 	.word	0x08017cec
 8011f44:	24007d88 	.word	0x24007d88

08011f48 <lwip_cyclic_timer>:
#if !LWIP_TESTMODE
static
#endif
void
lwip_cyclic_timer(void *arg)
{
 8011f48:	b580      	push	{r7, lr}
 8011f4a:	b086      	sub	sp, #24
 8011f4c:	af00      	add	r7, sp, #0
 8011f4e:	6078      	str	r0, [r7, #4]
  u32_t now;
  u32_t next_timeout_time;
  const struct lwip_cyclic_timer *cyclic = (const struct lwip_cyclic_timer *)arg;
 8011f50:	687b      	ldr	r3, [r7, #4]
 8011f52:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  LWIP_DEBUGF(TIMERS_DEBUG, ("tcpip: %s()\n", cyclic->handler_name));
#endif
  cyclic->handler();
 8011f54:	697b      	ldr	r3, [r7, #20]
 8011f56:	685b      	ldr	r3, [r3, #4]
 8011f58:	4798      	blx	r3

  now = sys_now();
 8011f5a:	f7f4 fcbd 	bl	80068d8 <sys_now>
 8011f5e:	6138      	str	r0, [r7, #16]
  next_timeout_time = (u32_t)(current_timeout_due_time + cyclic->interval_ms);  /* overflow handled by TIME_LESS_THAN macro */ 
 8011f60:	697b      	ldr	r3, [r7, #20]
 8011f62:	681a      	ldr	r2, [r3, #0]
 8011f64:	4b0f      	ldr	r3, [pc, #60]	@ (8011fa4 <lwip_cyclic_timer+0x5c>)
 8011f66:	681b      	ldr	r3, [r3, #0]
 8011f68:	4413      	add	r3, r2
 8011f6a:	60fb      	str	r3, [r7, #12]
  if (TIME_LESS_THAN(next_timeout_time, now)) {
 8011f6c:	68fa      	ldr	r2, [r7, #12]
 8011f6e:	693b      	ldr	r3, [r7, #16]
 8011f70:	1ad3      	subs	r3, r2, r3
 8011f72:	0fdb      	lsrs	r3, r3, #31
 8011f74:	f003 0301 	and.w	r3, r3, #1
 8011f78:	b2db      	uxtb	r3, r3
 8011f7a:	2b00      	cmp	r3, #0
 8011f7c:	d009      	beq.n	8011f92 <lwip_cyclic_timer+0x4a>
    /* timer would immediately expire again -> "overload" -> restart without any correction */
#if LWIP_DEBUG_TIMERNAMES
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs((u32_t)(now + cyclic->interval_ms), lwip_cyclic_timer, arg);
 8011f7e:	697b      	ldr	r3, [r7, #20]
 8011f80:	681a      	ldr	r2, [r3, #0]
 8011f82:	693b      	ldr	r3, [r7, #16]
 8011f84:	4413      	add	r3, r2
 8011f86:	687a      	ldr	r2, [r7, #4]
 8011f88:	4907      	ldr	r1, [pc, #28]	@ (8011fa8 <lwip_cyclic_timer+0x60>)
 8011f8a:	4618      	mov	r0, r3
 8011f8c:	f7ff ff6e 	bl	8011e6c <sys_timeout_abs>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg, cyclic->handler_name);
#else
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
#endif
  }
}
 8011f90:	e004      	b.n	8011f9c <lwip_cyclic_timer+0x54>
    sys_timeout_abs(next_timeout_time, lwip_cyclic_timer, arg);
 8011f92:	687a      	ldr	r2, [r7, #4]
 8011f94:	4904      	ldr	r1, [pc, #16]	@ (8011fa8 <lwip_cyclic_timer+0x60>)
 8011f96:	68f8      	ldr	r0, [r7, #12]
 8011f98:	f7ff ff68 	bl	8011e6c <sys_timeout_abs>
}
 8011f9c:	bf00      	nop
 8011f9e:	3718      	adds	r7, #24
 8011fa0:	46bd      	mov	sp, r7
 8011fa2:	bd80      	pop	{r7, pc}
 8011fa4:	24007d8c 	.word	0x24007d8c
 8011fa8:	08011f49 	.word	0x08011f49

08011fac <sys_timeouts_init>:

/** Initialize this module */
void sys_timeouts_init(void)
{
 8011fac:	b580      	push	{r7, lr}
 8011fae:	b082      	sub	sp, #8
 8011fb0:	af00      	add	r7, sp, #0
  size_t i;
  /* tcp_tmr() at index 0 is started on demand */
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8011fb2:	2301      	movs	r3, #1
 8011fb4:	607b      	str	r3, [r7, #4]
 8011fb6:	e00e      	b.n	8011fd6 <sys_timeouts_init+0x2a>
    /* we have to cast via size_t to get rid of const warning
      (this is OK as cyclic_timer() casts back to const* */
    sys_timeout(lwip_cyclic_timers[i].interval_ms, lwip_cyclic_timer, LWIP_CONST_CAST(void *, &lwip_cyclic_timers[i]));
 8011fb8:	4a0b      	ldr	r2, [pc, #44]	@ (8011fe8 <sys_timeouts_init+0x3c>)
 8011fba:	687b      	ldr	r3, [r7, #4]
 8011fbc:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8011fc0:	687b      	ldr	r3, [r7, #4]
 8011fc2:	00db      	lsls	r3, r3, #3
 8011fc4:	4a08      	ldr	r2, [pc, #32]	@ (8011fe8 <sys_timeouts_init+0x3c>)
 8011fc6:	4413      	add	r3, r2
 8011fc8:	461a      	mov	r2, r3
 8011fca:	4908      	ldr	r1, [pc, #32]	@ (8011fec <sys_timeouts_init+0x40>)
 8011fcc:	f000 f810 	bl	8011ff0 <sys_timeout>
  for (i = (LWIP_TCP ? 1 : 0); i < LWIP_ARRAYSIZE(lwip_cyclic_timers); i++) {
 8011fd0:	687b      	ldr	r3, [r7, #4]
 8011fd2:	3301      	adds	r3, #1
 8011fd4:	607b      	str	r3, [r7, #4]
 8011fd6:	687b      	ldr	r3, [r7, #4]
 8011fd8:	2b02      	cmp	r3, #2
 8011fda:	d9ed      	bls.n	8011fb8 <sys_timeouts_init+0xc>
  }
}
 8011fdc:	bf00      	nop
 8011fde:	bf00      	nop
 8011fe0:	3708      	adds	r7, #8
 8011fe2:	46bd      	mov	sp, r7
 8011fe4:	bd80      	pop	{r7, pc}
 8011fe6:	bf00      	nop
 8011fe8:	080188c0 	.word	0x080188c0
 8011fec:	08011f49 	.word	0x08011f49

08011ff0 <sys_timeout>:
sys_timeout_debug(u32_t msecs, sys_timeout_handler handler, void *arg, const char *handler_name)
#else /* LWIP_DEBUG_TIMERNAMES */
void
sys_timeout(u32_t msecs, sys_timeout_handler handler, void *arg)
#endif /* LWIP_DEBUG_TIMERNAMES */
{
 8011ff0:	b580      	push	{r7, lr}
 8011ff2:	b086      	sub	sp, #24
 8011ff4:	af00      	add	r7, sp, #0
 8011ff6:	60f8      	str	r0, [r7, #12]
 8011ff8:	60b9      	str	r1, [r7, #8]
 8011ffa:	607a      	str	r2, [r7, #4]
  u32_t next_timeout_time;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("Timeout time too long, max is LWIP_UINT32_MAX/4 msecs", msecs <= (LWIP_UINT32_MAX / 4));
 8011ffc:	68fb      	ldr	r3, [r7, #12]
 8011ffe:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8012002:	d306      	bcc.n	8012012 <sys_timeout+0x22>
 8012004:	4b0a      	ldr	r3, [pc, #40]	@ (8012030 <sys_timeout+0x40>)
 8012006:	f240 1229 	movw	r2, #297	@ 0x129
 801200a:	490a      	ldr	r1, [pc, #40]	@ (8012034 <sys_timeout+0x44>)
 801200c:	480a      	ldr	r0, [pc, #40]	@ (8012038 <sys_timeout+0x48>)
 801200e:	f002 ff1f 	bl	8014e50 <iprintf>

  next_timeout_time = (u32_t)(sys_now() + msecs); /* overflow handled by TIME_LESS_THAN macro */ 
 8012012:	f7f4 fc61 	bl	80068d8 <sys_now>
 8012016:	4602      	mov	r2, r0
 8012018:	68fb      	ldr	r3, [r7, #12]
 801201a:	4413      	add	r3, r2
 801201c:	617b      	str	r3, [r7, #20]

#if LWIP_DEBUG_TIMERNAMES
  sys_timeout_abs(next_timeout_time, handler, arg, handler_name);
#else
  sys_timeout_abs(next_timeout_time, handler, arg);
 801201e:	687a      	ldr	r2, [r7, #4]
 8012020:	68b9      	ldr	r1, [r7, #8]
 8012022:	6978      	ldr	r0, [r7, #20]
 8012024:	f7ff ff22 	bl	8011e6c <sys_timeout_abs>
#endif
}
 8012028:	bf00      	nop
 801202a:	3718      	adds	r7, #24
 801202c:	46bd      	mov	sp, r7
 801202e:	bd80      	pop	{r7, pc}
 8012030:	08017c78 	.word	0x08017c78
 8012034:	08017d14 	.word	0x08017d14
 8012038:	08017cec 	.word	0x08017cec

0801203c <sys_check_timeouts>:
 *
 * Must be called periodically from your main loop.
 */
void
sys_check_timeouts(void)
{
 801203c:	b580      	push	{r7, lr}
 801203e:	b084      	sub	sp, #16
 8012040:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  /* Process only timers expired at the start of the function. */
  now = sys_now();
 8012042:	f7f4 fc49 	bl	80068d8 <sys_now>
 8012046:	60f8      	str	r0, [r7, #12]
    sys_timeout_handler handler;
    void *arg;

    PBUF_CHECK_FREE_OOSEQ();

    tmptimeout = next_timeout;
 8012048:	4b17      	ldr	r3, [pc, #92]	@ (80120a8 <sys_check_timeouts+0x6c>)
 801204a:	681b      	ldr	r3, [r3, #0]
 801204c:	60bb      	str	r3, [r7, #8]
    if (tmptimeout == NULL) {
 801204e:	68bb      	ldr	r3, [r7, #8]
 8012050:	2b00      	cmp	r3, #0
 8012052:	d022      	beq.n	801209a <sys_check_timeouts+0x5e>
      return;
    }

    if (TIME_LESS_THAN(now, tmptimeout->time)) {
 8012054:	68bb      	ldr	r3, [r7, #8]
 8012056:	685b      	ldr	r3, [r3, #4]
 8012058:	68fa      	ldr	r2, [r7, #12]
 801205a:	1ad3      	subs	r3, r2, r3
 801205c:	0fdb      	lsrs	r3, r3, #31
 801205e:	f003 0301 	and.w	r3, r3, #1
 8012062:	b2db      	uxtb	r3, r3
 8012064:	2b00      	cmp	r3, #0
 8012066:	d11a      	bne.n	801209e <sys_check_timeouts+0x62>
      return;
    }

    /* Timeout has expired */
    next_timeout = tmptimeout->next;
 8012068:	68bb      	ldr	r3, [r7, #8]
 801206a:	681b      	ldr	r3, [r3, #0]
 801206c:	4a0e      	ldr	r2, [pc, #56]	@ (80120a8 <sys_check_timeouts+0x6c>)
 801206e:	6013      	str	r3, [r2, #0]
    handler = tmptimeout->h;
 8012070:	68bb      	ldr	r3, [r7, #8]
 8012072:	689b      	ldr	r3, [r3, #8]
 8012074:	607b      	str	r3, [r7, #4]
    arg = tmptimeout->arg;
 8012076:	68bb      	ldr	r3, [r7, #8]
 8012078:	68db      	ldr	r3, [r3, #12]
 801207a:	603b      	str	r3, [r7, #0]
    current_timeout_due_time = tmptimeout->time;
 801207c:	68bb      	ldr	r3, [r7, #8]
 801207e:	685b      	ldr	r3, [r3, #4]
 8012080:	4a0a      	ldr	r2, [pc, #40]	@ (80120ac <sys_check_timeouts+0x70>)
 8012082:	6013      	str	r3, [r2, #0]
    if (handler != NULL) {
      LWIP_DEBUGF(TIMERS_DEBUG, ("sct calling h=%s t=%"U32_F" arg=%p\n",
                                 tmptimeout->handler_name, sys_now() - tmptimeout->time, arg));
    }
#endif /* LWIP_DEBUG_TIMERNAMES */
    memp_free(MEMP_SYS_TIMEOUT, tmptimeout);
 8012084:	68b9      	ldr	r1, [r7, #8]
 8012086:	200a      	movs	r0, #10
 8012088:	f7f9 fc3c 	bl	800b904 <memp_free>
    if (handler != NULL) {
 801208c:	687b      	ldr	r3, [r7, #4]
 801208e:	2b00      	cmp	r3, #0
 8012090:	d0da      	beq.n	8012048 <sys_check_timeouts+0xc>
      handler(arg);
 8012092:	687b      	ldr	r3, [r7, #4]
 8012094:	6838      	ldr	r0, [r7, #0]
 8012096:	4798      	blx	r3
  do {
 8012098:	e7d6      	b.n	8012048 <sys_check_timeouts+0xc>
      return;
 801209a:	bf00      	nop
 801209c:	e000      	b.n	80120a0 <sys_check_timeouts+0x64>
      return;
 801209e:	bf00      	nop
    }
    LWIP_TCPIP_THREAD_ALIVE();

    /* Repeat until all expired timers have been called */
  } while (1);
}
 80120a0:	3710      	adds	r7, #16
 80120a2:	46bd      	mov	sp, r7
 80120a4:	bd80      	pop	{r7, pc}
 80120a6:	bf00      	nop
 80120a8:	24007d88 	.word	0x24007d88
 80120ac:	24007d8c 	.word	0x24007d8c

080120b0 <sys_timeouts_sleeptime>:
/** Return the time left before the next timeout is due. If no timeouts are
 * enqueued, returns 0xffffffff
 */
u32_t
sys_timeouts_sleeptime(void)
{
 80120b0:	b580      	push	{r7, lr}
 80120b2:	b082      	sub	sp, #8
 80120b4:	af00      	add	r7, sp, #0
  u32_t now;

  LWIP_ASSERT_CORE_LOCKED();

  if (next_timeout == NULL) {
 80120b6:	4b16      	ldr	r3, [pc, #88]	@ (8012110 <sys_timeouts_sleeptime+0x60>)
 80120b8:	681b      	ldr	r3, [r3, #0]
 80120ba:	2b00      	cmp	r3, #0
 80120bc:	d102      	bne.n	80120c4 <sys_timeouts_sleeptime+0x14>
    return SYS_TIMEOUTS_SLEEPTIME_INFINITE;
 80120be:	f04f 33ff 	mov.w	r3, #4294967295
 80120c2:	e020      	b.n	8012106 <sys_timeouts_sleeptime+0x56>
  }
  now = sys_now();
 80120c4:	f7f4 fc08 	bl	80068d8 <sys_now>
 80120c8:	6078      	str	r0, [r7, #4]
  if (TIME_LESS_THAN(next_timeout->time, now)) {
 80120ca:	4b11      	ldr	r3, [pc, #68]	@ (8012110 <sys_timeouts_sleeptime+0x60>)
 80120cc:	681b      	ldr	r3, [r3, #0]
 80120ce:	685a      	ldr	r2, [r3, #4]
 80120d0:	687b      	ldr	r3, [r7, #4]
 80120d2:	1ad3      	subs	r3, r2, r3
 80120d4:	0fdb      	lsrs	r3, r3, #31
 80120d6:	f003 0301 	and.w	r3, r3, #1
 80120da:	b2db      	uxtb	r3, r3
 80120dc:	2b00      	cmp	r3, #0
 80120de:	d001      	beq.n	80120e4 <sys_timeouts_sleeptime+0x34>
    return 0;
 80120e0:	2300      	movs	r3, #0
 80120e2:	e010      	b.n	8012106 <sys_timeouts_sleeptime+0x56>
  } else {
    u32_t ret = (u32_t)(next_timeout->time - now);
 80120e4:	4b0a      	ldr	r3, [pc, #40]	@ (8012110 <sys_timeouts_sleeptime+0x60>)
 80120e6:	681b      	ldr	r3, [r3, #0]
 80120e8:	685a      	ldr	r2, [r3, #4]
 80120ea:	687b      	ldr	r3, [r7, #4]
 80120ec:	1ad3      	subs	r3, r2, r3
 80120ee:	603b      	str	r3, [r7, #0]
    LWIP_ASSERT("invalid sleeptime", ret <= LWIP_MAX_TIMEOUT);
 80120f0:	683b      	ldr	r3, [r7, #0]
 80120f2:	2b00      	cmp	r3, #0
 80120f4:	da06      	bge.n	8012104 <sys_timeouts_sleeptime+0x54>
 80120f6:	4b07      	ldr	r3, [pc, #28]	@ (8012114 <sys_timeouts_sleeptime+0x64>)
 80120f8:	f44f 72dc 	mov.w	r2, #440	@ 0x1b8
 80120fc:	4906      	ldr	r1, [pc, #24]	@ (8012118 <sys_timeouts_sleeptime+0x68>)
 80120fe:	4807      	ldr	r0, [pc, #28]	@ (801211c <sys_timeouts_sleeptime+0x6c>)
 8012100:	f002 fea6 	bl	8014e50 <iprintf>
    return ret;
 8012104:	683b      	ldr	r3, [r7, #0]
  }
}
 8012106:	4618      	mov	r0, r3
 8012108:	3708      	adds	r7, #8
 801210a:	46bd      	mov	sp, r7
 801210c:	bd80      	pop	{r7, pc}
 801210e:	bf00      	nop
 8012110:	24007d88 	.word	0x24007d88
 8012114:	08017c78 	.word	0x08017c78
 8012118:	08017d4c 	.word	0x08017d4c
 801211c:	08017cec 	.word	0x08017cec

08012120 <udp_init>:
/**
 * Initialize this module.
 */
void
udp_init(void)
{
 8012120:	b580      	push	{r7, lr}
 8012122:	af00      	add	r7, sp, #0
#ifdef LWIP_RAND
  udp_port = UDP_ENSURE_LOCAL_PORT_RANGE(LWIP_RAND());
 8012124:	f002 fd94 	bl	8014c50 <rand>
 8012128:	4603      	mov	r3, r0
 801212a:	b29b      	uxth	r3, r3
 801212c:	f3c3 030d 	ubfx	r3, r3, #0, #14
 8012130:	b29b      	uxth	r3, r3
 8012132:	f5a3 4380 	sub.w	r3, r3, #16384	@ 0x4000
 8012136:	b29a      	uxth	r2, r3
 8012138:	4b01      	ldr	r3, [pc, #4]	@ (8012140 <udp_init+0x20>)
 801213a:	801a      	strh	r2, [r3, #0]
#endif /* LWIP_RAND */
}
 801213c:	bf00      	nop
 801213e:	bd80      	pop	{r7, pc}
 8012140:	24000030 	.word	0x24000030

08012144 <udp_input_local_match>:
 * @param broadcast 1 if his is an IPv4 broadcast (global or subnet-only), 0 otherwise (only used for IPv4)
 * @return 1 on match, 0 otherwise
 */
static u8_t
udp_input_local_match(struct udp_pcb *pcb, struct netif *inp, u8_t broadcast)
{
 8012144:	b580      	push	{r7, lr}
 8012146:	b084      	sub	sp, #16
 8012148:	af00      	add	r7, sp, #0
 801214a:	60f8      	str	r0, [r7, #12]
 801214c:	60b9      	str	r1, [r7, #8]
 801214e:	4613      	mov	r3, r2
 8012150:	71fb      	strb	r3, [r7, #7]
  LWIP_UNUSED_ARG(inp);       /* in IPv6 only case */
  LWIP_UNUSED_ARG(broadcast); /* in IPv6 only case */

  LWIP_ASSERT("udp_input_local_match: invalid pcb", pcb != NULL);
 8012152:	68fb      	ldr	r3, [r7, #12]
 8012154:	2b00      	cmp	r3, #0
 8012156:	d105      	bne.n	8012164 <udp_input_local_match+0x20>
 8012158:	4b27      	ldr	r3, [pc, #156]	@ (80121f8 <udp_input_local_match+0xb4>)
 801215a:	2287      	movs	r2, #135	@ 0x87
 801215c:	4927      	ldr	r1, [pc, #156]	@ (80121fc <udp_input_local_match+0xb8>)
 801215e:	4828      	ldr	r0, [pc, #160]	@ (8012200 <udp_input_local_match+0xbc>)
 8012160:	f002 fe76 	bl	8014e50 <iprintf>
  LWIP_ASSERT("udp_input_local_match: invalid netif", inp != NULL);
 8012164:	68bb      	ldr	r3, [r7, #8]
 8012166:	2b00      	cmp	r3, #0
 8012168:	d105      	bne.n	8012176 <udp_input_local_match+0x32>
 801216a:	4b23      	ldr	r3, [pc, #140]	@ (80121f8 <udp_input_local_match+0xb4>)
 801216c:	2288      	movs	r2, #136	@ 0x88
 801216e:	4925      	ldr	r1, [pc, #148]	@ (8012204 <udp_input_local_match+0xc0>)
 8012170:	4823      	ldr	r0, [pc, #140]	@ (8012200 <udp_input_local_match+0xbc>)
 8012172:	f002 fe6d 	bl	8014e50 <iprintf>

  /* check if PCB is bound to specific netif */
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 8012176:	68fb      	ldr	r3, [r7, #12]
 8012178:	7a1b      	ldrb	r3, [r3, #8]
 801217a:	2b00      	cmp	r3, #0
 801217c:	d00b      	beq.n	8012196 <udp_input_local_match+0x52>
      (pcb->netif_idx != netif_get_index(ip_data.current_input_netif))) {
 801217e:	68fb      	ldr	r3, [r7, #12]
 8012180:	7a1a      	ldrb	r2, [r3, #8]
 8012182:	4b21      	ldr	r3, [pc, #132]	@ (8012208 <udp_input_local_match+0xc4>)
 8012184:	685b      	ldr	r3, [r3, #4]
 8012186:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 801218a:	3301      	adds	r3, #1
 801218c:	b2db      	uxtb	r3, r3
  if ((pcb->netif_idx != NETIF_NO_INDEX) &&
 801218e:	429a      	cmp	r2, r3
 8012190:	d001      	beq.n	8012196 <udp_input_local_match+0x52>
    return 0;
 8012192:	2300      	movs	r3, #0
 8012194:	e02b      	b.n	80121ee <udp_input_local_match+0xaa>
  /* Only need to check PCB if incoming IP version matches PCB IP version */
  if (IP_ADDR_PCB_VERSION_MATCH_EXACT(pcb, ip_current_dest_addr())) {
#if LWIP_IPV4
    /* Special case: IPv4 broadcast: all or broadcasts in my subnet
     * Note: broadcast variable can only be 1 if it is an IPv4 broadcast */
    if (broadcast != 0) {
 8012196:	79fb      	ldrb	r3, [r7, #7]
 8012198:	2b00      	cmp	r3, #0
 801219a:	d018      	beq.n	80121ce <udp_input_local_match+0x8a>
#if IP_SOF_BROADCAST_RECV
      if (ip_get_option(pcb, SOF_BROADCAST))
#endif /* IP_SOF_BROADCAST_RECV */
      {
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 801219c:	68fb      	ldr	r3, [r7, #12]
 801219e:	2b00      	cmp	r3, #0
 80121a0:	d013      	beq.n	80121ca <udp_input_local_match+0x86>
 80121a2:	68fb      	ldr	r3, [r7, #12]
 80121a4:	681b      	ldr	r3, [r3, #0]
 80121a6:	2b00      	cmp	r3, #0
 80121a8:	d00f      	beq.n	80121ca <udp_input_local_match+0x86>
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80121aa:	4b17      	ldr	r3, [pc, #92]	@ (8012208 <udp_input_local_match+0xc4>)
 80121ac:	695b      	ldr	r3, [r3, #20]
        if (ip4_addr_isany(ip_2_ip4(&pcb->local_ip)) ||
 80121ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80121b2:	d00a      	beq.n	80121ca <udp_input_local_match+0x86>
            ip4_addr_netcmp(ip_2_ip4(&pcb->local_ip), ip4_current_dest_addr(), netif_ip4_netmask(inp))) {
 80121b4:	68fb      	ldr	r3, [r7, #12]
 80121b6:	681a      	ldr	r2, [r3, #0]
 80121b8:	4b13      	ldr	r3, [pc, #76]	@ (8012208 <udp_input_local_match+0xc4>)
 80121ba:	695b      	ldr	r3, [r3, #20]
 80121bc:	405a      	eors	r2, r3
 80121be:	68bb      	ldr	r3, [r7, #8]
 80121c0:	3308      	adds	r3, #8
 80121c2:	681b      	ldr	r3, [r3, #0]
 80121c4:	4013      	ands	r3, r2
            ((ip4_current_dest_addr()->addr == IPADDR_BROADCAST)) ||
 80121c6:	2b00      	cmp	r3, #0
 80121c8:	d110      	bne.n	80121ec <udp_input_local_match+0xa8>
          return 1;
 80121ca:	2301      	movs	r3, #1
 80121cc:	e00f      	b.n	80121ee <udp_input_local_match+0xaa>
        }
      }
    } else
#endif /* LWIP_IPV4 */
      /* Handle IPv4 and IPv6: all or exact match */
      if (ip_addr_isany(&pcb->local_ip) || ip_addr_cmp(&pcb->local_ip, ip_current_dest_addr())) {
 80121ce:	68fb      	ldr	r3, [r7, #12]
 80121d0:	2b00      	cmp	r3, #0
 80121d2:	d009      	beq.n	80121e8 <udp_input_local_match+0xa4>
 80121d4:	68fb      	ldr	r3, [r7, #12]
 80121d6:	681b      	ldr	r3, [r3, #0]
 80121d8:	2b00      	cmp	r3, #0
 80121da:	d005      	beq.n	80121e8 <udp_input_local_match+0xa4>
 80121dc:	68fb      	ldr	r3, [r7, #12]
 80121de:	681a      	ldr	r2, [r3, #0]
 80121e0:	4b09      	ldr	r3, [pc, #36]	@ (8012208 <udp_input_local_match+0xc4>)
 80121e2:	695b      	ldr	r3, [r3, #20]
 80121e4:	429a      	cmp	r2, r3
 80121e6:	d101      	bne.n	80121ec <udp_input_local_match+0xa8>
        return 1;
 80121e8:	2301      	movs	r3, #1
 80121ea:	e000      	b.n	80121ee <udp_input_local_match+0xaa>
      }
  }

  return 0;
 80121ec:	2300      	movs	r3, #0
}
 80121ee:	4618      	mov	r0, r3
 80121f0:	3710      	adds	r7, #16
 80121f2:	46bd      	mov	sp, r7
 80121f4:	bd80      	pop	{r7, pc}
 80121f6:	bf00      	nop
 80121f8:	08017d60 	.word	0x08017d60
 80121fc:	08017d90 	.word	0x08017d90
 8012200:	08017db4 	.word	0x08017db4
 8012204:	08017ddc 	.word	0x08017ddc
 8012208:	24004c38 	.word	0x24004c38

0801220c <udp_input>:
 * @param inp network interface on which the datagram was received.
 *
 */
void
udp_input(struct pbuf *p, struct netif *inp)
{
 801220c:	b590      	push	{r4, r7, lr}
 801220e:	b08d      	sub	sp, #52	@ 0x34
 8012210:	af02      	add	r7, sp, #8
 8012212:	6078      	str	r0, [r7, #4]
 8012214:	6039      	str	r1, [r7, #0]
  struct udp_hdr *udphdr;
  struct udp_pcb *pcb, *prev;
  struct udp_pcb *uncon_pcb;
  u16_t src, dest;
  u8_t broadcast;
  u8_t for_us = 0;
 8012216:	2300      	movs	r3, #0
 8012218:	76fb      	strb	r3, [r7, #27]

  LWIP_UNUSED_ARG(inp);

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ASSERT("udp_input: invalid pbuf", p != NULL);
 801221a:	687b      	ldr	r3, [r7, #4]
 801221c:	2b00      	cmp	r3, #0
 801221e:	d105      	bne.n	801222c <udp_input+0x20>
 8012220:	4b7c      	ldr	r3, [pc, #496]	@ (8012414 <udp_input+0x208>)
 8012222:	22cf      	movs	r2, #207	@ 0xcf
 8012224:	497c      	ldr	r1, [pc, #496]	@ (8012418 <udp_input+0x20c>)
 8012226:	487d      	ldr	r0, [pc, #500]	@ (801241c <udp_input+0x210>)
 8012228:	f002 fe12 	bl	8014e50 <iprintf>
  LWIP_ASSERT("udp_input: invalid netif", inp != NULL);
 801222c:	683b      	ldr	r3, [r7, #0]
 801222e:	2b00      	cmp	r3, #0
 8012230:	d105      	bne.n	801223e <udp_input+0x32>
 8012232:	4b78      	ldr	r3, [pc, #480]	@ (8012414 <udp_input+0x208>)
 8012234:	22d0      	movs	r2, #208	@ 0xd0
 8012236:	497a      	ldr	r1, [pc, #488]	@ (8012420 <udp_input+0x214>)
 8012238:	4878      	ldr	r0, [pc, #480]	@ (801241c <udp_input+0x210>)
 801223a:	f002 fe09 	bl	8014e50 <iprintf>
  PERF_START;

  UDP_STATS_INC(udp.recv);

  /* Check minimum length (UDP header) */
  if (p->len < UDP_HLEN) {
 801223e:	687b      	ldr	r3, [r7, #4]
 8012240:	895b      	ldrh	r3, [r3, #10]
 8012242:	2b07      	cmp	r3, #7
 8012244:	d803      	bhi.n	801224e <udp_input+0x42>
    LWIP_DEBUGF(UDP_DEBUG,
                ("udp_input: short UDP datagram (%"U16_F" bytes) discarded\n", p->tot_len));
    UDP_STATS_INC(udp.lenerr);
    UDP_STATS_INC(udp.drop);
    MIB2_STATS_INC(mib2.udpinerrors);
    pbuf_free(p);
 8012246:	6878      	ldr	r0, [r7, #4]
 8012248:	f7fa f9fe 	bl	800c648 <pbuf_free>
    goto end;
 801224c:	e0de      	b.n	801240c <udp_input+0x200>
  }

  udphdr = (struct udp_hdr *)p->payload;
 801224e:	687b      	ldr	r3, [r7, #4]
 8012250:	685b      	ldr	r3, [r3, #4]
 8012252:	617b      	str	r3, [r7, #20]

  /* is broadcast packet ? */
  broadcast = ip_addr_isbroadcast(ip_current_dest_addr(), ip_current_netif());
 8012254:	4b73      	ldr	r3, [pc, #460]	@ (8012424 <udp_input+0x218>)
 8012256:	695b      	ldr	r3, [r3, #20]
 8012258:	4a72      	ldr	r2, [pc, #456]	@ (8012424 <udp_input+0x218>)
 801225a:	6812      	ldr	r2, [r2, #0]
 801225c:	4611      	mov	r1, r2
 801225e:	4618      	mov	r0, r3
 8012260:	f001 fcae 	bl	8013bc0 <ip4_addr_isbroadcast_u32>
 8012264:	4603      	mov	r3, r0
 8012266:	74fb      	strb	r3, [r7, #19]

  LWIP_DEBUGF(UDP_DEBUG, ("udp_input: received datagram of length %"U16_F"\n", p->tot_len));

  /* convert src and dest ports to host byte order */
  src = lwip_ntohs(udphdr->src);
 8012268:	697b      	ldr	r3, [r7, #20]
 801226a:	881b      	ldrh	r3, [r3, #0]
 801226c:	b29b      	uxth	r3, r3
 801226e:	4618      	mov	r0, r3
 8012270:	f7f8 fd54 	bl	800ad1c <lwip_htons>
 8012274:	4603      	mov	r3, r0
 8012276:	823b      	strh	r3, [r7, #16]
  dest = lwip_ntohs(udphdr->dest);
 8012278:	697b      	ldr	r3, [r7, #20]
 801227a:	885b      	ldrh	r3, [r3, #2]
 801227c:	b29b      	uxth	r3, r3
 801227e:	4618      	mov	r0, r3
 8012280:	f7f8 fd4c 	bl	800ad1c <lwip_htons>
 8012284:	4603      	mov	r3, r0
 8012286:	81fb      	strh	r3, [r7, #14]
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_dest_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", lwip_ntohs(udphdr->dest)));
  ip_addr_debug_print_val(UDP_DEBUG, *ip_current_src_addr());
  LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", lwip_ntohs(udphdr->src)));

  pcb = NULL;
 8012288:	2300      	movs	r3, #0
 801228a:	627b      	str	r3, [r7, #36]	@ 0x24
  prev = NULL;
 801228c:	2300      	movs	r3, #0
 801228e:	623b      	str	r3, [r7, #32]
  uncon_pcb = NULL;
 8012290:	2300      	movs	r3, #0
 8012292:	61fb      	str	r3, [r7, #28]
  /* Iterate through the UDP pcb list for a matching pcb.
   * 'Perfect match' pcbs (connected to the remote port & ip address) are
   * preferred. If no perfect match is found, the first unconnected pcb that
   * matches the local port and ip address gets the datagram. */
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8012294:	4b64      	ldr	r3, [pc, #400]	@ (8012428 <udp_input+0x21c>)
 8012296:	681b      	ldr	r3, [r3, #0]
 8012298:	627b      	str	r3, [r7, #36]	@ 0x24
 801229a:	e054      	b.n	8012346 <udp_input+0x13a>
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F") <-- (", pcb->local_port));
    ip_addr_debug_print_val(UDP_DEBUG, pcb->remote_ip);
    LWIP_DEBUGF(UDP_DEBUG, (", %"U16_F")\n", pcb->remote_port));

    /* compare PCB local addr+port to UDP destination addr+port */
    if ((pcb->local_port == dest) &&
 801229c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801229e:	8a5b      	ldrh	r3, [r3, #18]
 80122a0:	89fa      	ldrh	r2, [r7, #14]
 80122a2:	429a      	cmp	r2, r3
 80122a4:	d14a      	bne.n	801233c <udp_input+0x130>
        (udp_input_local_match(pcb, inp, broadcast) != 0)) {
 80122a6:	7cfb      	ldrb	r3, [r7, #19]
 80122a8:	461a      	mov	r2, r3
 80122aa:	6839      	ldr	r1, [r7, #0]
 80122ac:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80122ae:	f7ff ff49 	bl	8012144 <udp_input_local_match>
 80122b2:	4603      	mov	r3, r0
    if ((pcb->local_port == dest) &&
 80122b4:	2b00      	cmp	r3, #0
 80122b6:	d041      	beq.n	801233c <udp_input+0x130>
      if ((pcb->flags & UDP_FLAGS_CONNECTED) == 0) {
 80122b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122ba:	7c1b      	ldrb	r3, [r3, #16]
 80122bc:	f003 0304 	and.w	r3, r3, #4
 80122c0:	2b00      	cmp	r3, #0
 80122c2:	d11d      	bne.n	8012300 <udp_input+0xf4>
        if (uncon_pcb == NULL) {
 80122c4:	69fb      	ldr	r3, [r7, #28]
 80122c6:	2b00      	cmp	r3, #0
 80122c8:	d102      	bne.n	80122d0 <udp_input+0xc4>
          /* the first unconnected matching PCB */
          uncon_pcb = pcb;
 80122ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122cc:	61fb      	str	r3, [r7, #28]
 80122ce:	e017      	b.n	8012300 <udp_input+0xf4>
#if LWIP_IPV4
        } else if (broadcast && ip4_current_dest_addr()->addr == IPADDR_BROADCAST) {
 80122d0:	7cfb      	ldrb	r3, [r7, #19]
 80122d2:	2b00      	cmp	r3, #0
 80122d4:	d014      	beq.n	8012300 <udp_input+0xf4>
 80122d6:	4b53      	ldr	r3, [pc, #332]	@ (8012424 <udp_input+0x218>)
 80122d8:	695b      	ldr	r3, [r3, #20]
 80122da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80122de:	d10f      	bne.n	8012300 <udp_input+0xf4>
          /* global broadcast address (only valid for IPv4; match was checked before) */
          if (!IP_IS_V4_VAL(uncon_pcb->local_ip) || !ip4_addr_cmp(ip_2_ip4(&uncon_pcb->local_ip), netif_ip4_addr(inp))) {
 80122e0:	69fb      	ldr	r3, [r7, #28]
 80122e2:	681a      	ldr	r2, [r3, #0]
 80122e4:	683b      	ldr	r3, [r7, #0]
 80122e6:	3304      	adds	r3, #4
 80122e8:	681b      	ldr	r3, [r3, #0]
 80122ea:	429a      	cmp	r2, r3
 80122ec:	d008      	beq.n	8012300 <udp_input+0xf4>
            /* uncon_pcb does not match the input netif, check this pcb */
            if (IP_IS_V4_VAL(pcb->local_ip) && ip4_addr_cmp(ip_2_ip4(&pcb->local_ip), netif_ip4_addr(inp))) {
 80122ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122f0:	681a      	ldr	r2, [r3, #0]
 80122f2:	683b      	ldr	r3, [r7, #0]
 80122f4:	3304      	adds	r3, #4
 80122f6:	681b      	ldr	r3, [r3, #0]
 80122f8:	429a      	cmp	r2, r3
 80122fa:	d101      	bne.n	8012300 <udp_input+0xf4>
              /* better match */
              uncon_pcb = pcb;
 80122fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80122fe:	61fb      	str	r3, [r7, #28]
        }
#endif /* SO_REUSE */
      }

      /* compare PCB remote addr+port to UDP source addr+port */
      if ((pcb->remote_port == src) &&
 8012300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012302:	8a9b      	ldrh	r3, [r3, #20]
 8012304:	8a3a      	ldrh	r2, [r7, #16]
 8012306:	429a      	cmp	r2, r3
 8012308:	d118      	bne.n	801233c <udp_input+0x130>
          (ip_addr_isany_val(pcb->remote_ip) ||
 801230a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801230c:	685b      	ldr	r3, [r3, #4]
      if ((pcb->remote_port == src) &&
 801230e:	2b00      	cmp	r3, #0
 8012310:	d005      	beq.n	801231e <udp_input+0x112>
           ip_addr_cmp(&pcb->remote_ip, ip_current_src_addr()))) {
 8012312:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012314:	685a      	ldr	r2, [r3, #4]
 8012316:	4b43      	ldr	r3, [pc, #268]	@ (8012424 <udp_input+0x218>)
 8012318:	691b      	ldr	r3, [r3, #16]
          (ip_addr_isany_val(pcb->remote_ip) ||
 801231a:	429a      	cmp	r2, r3
 801231c:	d10e      	bne.n	801233c <udp_input+0x130>
        /* the first fully matching PCB */
        if (prev != NULL) {
 801231e:	6a3b      	ldr	r3, [r7, #32]
 8012320:	2b00      	cmp	r3, #0
 8012322:	d014      	beq.n	801234e <udp_input+0x142>
          /* move the pcb to the front of udp_pcbs so that is
             found faster next time */
          prev->next = pcb->next;
 8012324:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012326:	68da      	ldr	r2, [r3, #12]
 8012328:	6a3b      	ldr	r3, [r7, #32]
 801232a:	60da      	str	r2, [r3, #12]
          pcb->next = udp_pcbs;
 801232c:	4b3e      	ldr	r3, [pc, #248]	@ (8012428 <udp_input+0x21c>)
 801232e:	681a      	ldr	r2, [r3, #0]
 8012330:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012332:	60da      	str	r2, [r3, #12]
          udp_pcbs = pcb;
 8012334:	4a3c      	ldr	r2, [pc, #240]	@ (8012428 <udp_input+0x21c>)
 8012336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012338:	6013      	str	r3, [r2, #0]
        } else {
          UDP_STATS_INC(udp.cachehit);
        }
        break;
 801233a:	e008      	b.n	801234e <udp_input+0x142>
      }
    }

    prev = pcb;
 801233c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801233e:	623b      	str	r3, [r7, #32]
  for (pcb = udp_pcbs; pcb != NULL; pcb = pcb->next) {
 8012340:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012342:	68db      	ldr	r3, [r3, #12]
 8012344:	627b      	str	r3, [r7, #36]	@ 0x24
 8012346:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012348:	2b00      	cmp	r3, #0
 801234a:	d1a7      	bne.n	801229c <udp_input+0x90>
 801234c:	e000      	b.n	8012350 <udp_input+0x144>
        break;
 801234e:	bf00      	nop
  }
  /* no fully matching pcb found? then look for an unconnected pcb */
  if (pcb == NULL) {
 8012350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012352:	2b00      	cmp	r3, #0
 8012354:	d101      	bne.n	801235a <udp_input+0x14e>
    pcb = uncon_pcb;
 8012356:	69fb      	ldr	r3, [r7, #28]
 8012358:	627b      	str	r3, [r7, #36]	@ 0x24
  }

  /* Check checksum if this is a match or if it was directed at us. */
  if (pcb != NULL) {
 801235a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801235c:	2b00      	cmp	r3, #0
 801235e:	d002      	beq.n	8012366 <udp_input+0x15a>
    for_us = 1;
 8012360:	2301      	movs	r3, #1
 8012362:	76fb      	strb	r3, [r7, #27]
 8012364:	e00a      	b.n	801237c <udp_input+0x170>
      for_us = netif_get_ip6_addr_match(inp, ip6_current_dest_addr()) >= 0;
    }
#endif /* LWIP_IPV6 */
#if LWIP_IPV4
    if (!ip_current_is_v6()) {
      for_us = ip4_addr_cmp(netif_ip4_addr(inp), ip4_current_dest_addr());
 8012366:	683b      	ldr	r3, [r7, #0]
 8012368:	3304      	adds	r3, #4
 801236a:	681a      	ldr	r2, [r3, #0]
 801236c:	4b2d      	ldr	r3, [pc, #180]	@ (8012424 <udp_input+0x218>)
 801236e:	695b      	ldr	r3, [r3, #20]
 8012370:	429a      	cmp	r2, r3
 8012372:	bf0c      	ite	eq
 8012374:	2301      	moveq	r3, #1
 8012376:	2300      	movne	r3, #0
 8012378:	b2db      	uxtb	r3, r3
 801237a:	76fb      	strb	r3, [r7, #27]
    }
#endif /* LWIP_IPV4 */
  }

  if (for_us) {
 801237c:	7efb      	ldrb	r3, [r7, #27]
 801237e:	2b00      	cmp	r3, #0
 8012380:	d041      	beq.n	8012406 <udp_input+0x1fa>
          }
        }
      }
    }
#endif /* CHECKSUM_CHECK_UDP */
    if (pbuf_remove_header(p, UDP_HLEN)) {
 8012382:	2108      	movs	r1, #8
 8012384:	6878      	ldr	r0, [r7, #4]
 8012386:	f7fa f8d9 	bl	800c53c <pbuf_remove_header>
 801238a:	4603      	mov	r3, r0
 801238c:	2b00      	cmp	r3, #0
 801238e:	d00a      	beq.n	80123a6 <udp_input+0x19a>
      /* Can we cope with this failing? Just assert for now */
      LWIP_ASSERT("pbuf_remove_header failed\n", 0);
 8012390:	4b20      	ldr	r3, [pc, #128]	@ (8012414 <udp_input+0x208>)
 8012392:	f44f 72b8 	mov.w	r2, #368	@ 0x170
 8012396:	4925      	ldr	r1, [pc, #148]	@ (801242c <udp_input+0x220>)
 8012398:	4820      	ldr	r0, [pc, #128]	@ (801241c <udp_input+0x210>)
 801239a:	f002 fd59 	bl	8014e50 <iprintf>
      UDP_STATS_INC(udp.drop);
      MIB2_STATS_INC(mib2.udpinerrors);
      pbuf_free(p);
 801239e:	6878      	ldr	r0, [r7, #4]
 80123a0:	f7fa f952 	bl	800c648 <pbuf_free>
      goto end;
 80123a4:	e032      	b.n	801240c <udp_input+0x200>
    }

    if (pcb != NULL) {
 80123a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123a8:	2b00      	cmp	r3, #0
 80123aa:	d012      	beq.n	80123d2 <udp_input+0x1c6>
          }
        }
      }
#endif /* SO_REUSE && SO_REUSE_RXTOALL */
      /* callback */
      if (pcb->recv != NULL) {
 80123ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123ae:	699b      	ldr	r3, [r3, #24]
 80123b0:	2b00      	cmp	r3, #0
 80123b2:	d00a      	beq.n	80123ca <udp_input+0x1be>
        /* now the recv function is responsible for freeing p */
        pcb->recv(pcb->recv_arg, pcb, p, ip_current_src_addr(), src);
 80123b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123b6:	699c      	ldr	r4, [r3, #24]
 80123b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80123ba:	69d8      	ldr	r0, [r3, #28]
 80123bc:	8a3b      	ldrh	r3, [r7, #16]
 80123be:	9300      	str	r3, [sp, #0]
 80123c0:	4b1b      	ldr	r3, [pc, #108]	@ (8012430 <udp_input+0x224>)
 80123c2:	687a      	ldr	r2, [r7, #4]
 80123c4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80123c6:	47a0      	blx	r4
  } else {
    pbuf_free(p);
  }
end:
  PERF_STOP("udp_input");
  return;
 80123c8:	e021      	b.n	801240e <udp_input+0x202>
        pbuf_free(p);
 80123ca:	6878      	ldr	r0, [r7, #4]
 80123cc:	f7fa f93c 	bl	800c648 <pbuf_free>
        goto end;
 80123d0:	e01c      	b.n	801240c <udp_input+0x200>
      if (!broadcast && !ip_addr_ismulticast(ip_current_dest_addr())) {
 80123d2:	7cfb      	ldrb	r3, [r7, #19]
 80123d4:	2b00      	cmp	r3, #0
 80123d6:	d112      	bne.n	80123fe <udp_input+0x1f2>
 80123d8:	4b12      	ldr	r3, [pc, #72]	@ (8012424 <udp_input+0x218>)
 80123da:	695b      	ldr	r3, [r3, #20]
 80123dc:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80123e0:	2be0      	cmp	r3, #224	@ 0xe0
 80123e2:	d00c      	beq.n	80123fe <udp_input+0x1f2>
        pbuf_header_force(p, (s16_t)(ip_current_header_tot_len() + UDP_HLEN));
 80123e4:	4b0f      	ldr	r3, [pc, #60]	@ (8012424 <udp_input+0x218>)
 80123e6:	899b      	ldrh	r3, [r3, #12]
 80123e8:	3308      	adds	r3, #8
 80123ea:	b29b      	uxth	r3, r3
 80123ec:	b21b      	sxth	r3, r3
 80123ee:	4619      	mov	r1, r3
 80123f0:	6878      	ldr	r0, [r7, #4]
 80123f2:	f7fa f916 	bl	800c622 <pbuf_header_force>
        icmp_port_unreach(ip_current_is_v6(), p);
 80123f6:	2103      	movs	r1, #3
 80123f8:	6878      	ldr	r0, [r7, #4]
 80123fa:	f001 f8b7 	bl	801356c <icmp_dest_unreach>
      pbuf_free(p);
 80123fe:	6878      	ldr	r0, [r7, #4]
 8012400:	f7fa f922 	bl	800c648 <pbuf_free>
  return;
 8012404:	e003      	b.n	801240e <udp_input+0x202>
    pbuf_free(p);
 8012406:	6878      	ldr	r0, [r7, #4]
 8012408:	f7fa f91e 	bl	800c648 <pbuf_free>
  return;
 801240c:	bf00      	nop
  UDP_STATS_INC(udp.drop);
  MIB2_STATS_INC(mib2.udpinerrors);
  pbuf_free(p);
  PERF_STOP("udp_input");
#endif /* CHECKSUM_CHECK_UDP */
}
 801240e:	372c      	adds	r7, #44	@ 0x2c
 8012410:	46bd      	mov	sp, r7
 8012412:	bd90      	pop	{r4, r7, pc}
 8012414:	08017d60 	.word	0x08017d60
 8012418:	08017e04 	.word	0x08017e04
 801241c:	08017db4 	.word	0x08017db4
 8012420:	08017e1c 	.word	0x08017e1c
 8012424:	24004c38 	.word	0x24004c38
 8012428:	24007d94 	.word	0x24007d94
 801242c:	08017e38 	.word	0x08017e38
 8012430:	24004c48 	.word	0x24004c48

08012434 <udp_netif_ip_addr_changed>:
 *
 * @param old_addr IP address of the netif before change
 * @param new_addr IP address of the netif after change
 */
void udp_netif_ip_addr_changed(const ip_addr_t *old_addr, const ip_addr_t *new_addr)
{
 8012434:	b480      	push	{r7}
 8012436:	b085      	sub	sp, #20
 8012438:	af00      	add	r7, sp, #0
 801243a:	6078      	str	r0, [r7, #4]
 801243c:	6039      	str	r1, [r7, #0]
  struct udp_pcb *upcb;

  if (!ip_addr_isany(old_addr) && !ip_addr_isany(new_addr)) {
 801243e:	687b      	ldr	r3, [r7, #4]
 8012440:	2b00      	cmp	r3, #0
 8012442:	d01e      	beq.n	8012482 <udp_netif_ip_addr_changed+0x4e>
 8012444:	687b      	ldr	r3, [r7, #4]
 8012446:	681b      	ldr	r3, [r3, #0]
 8012448:	2b00      	cmp	r3, #0
 801244a:	d01a      	beq.n	8012482 <udp_netif_ip_addr_changed+0x4e>
 801244c:	683b      	ldr	r3, [r7, #0]
 801244e:	2b00      	cmp	r3, #0
 8012450:	d017      	beq.n	8012482 <udp_netif_ip_addr_changed+0x4e>
 8012452:	683b      	ldr	r3, [r7, #0]
 8012454:	681b      	ldr	r3, [r3, #0]
 8012456:	2b00      	cmp	r3, #0
 8012458:	d013      	beq.n	8012482 <udp_netif_ip_addr_changed+0x4e>
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 801245a:	4b0d      	ldr	r3, [pc, #52]	@ (8012490 <udp_netif_ip_addr_changed+0x5c>)
 801245c:	681b      	ldr	r3, [r3, #0]
 801245e:	60fb      	str	r3, [r7, #12]
 8012460:	e00c      	b.n	801247c <udp_netif_ip_addr_changed+0x48>
      /* PCB bound to current local interface address? */
      if (ip_addr_cmp(&upcb->local_ip, old_addr)) {
 8012462:	68fb      	ldr	r3, [r7, #12]
 8012464:	681a      	ldr	r2, [r3, #0]
 8012466:	687b      	ldr	r3, [r7, #4]
 8012468:	681b      	ldr	r3, [r3, #0]
 801246a:	429a      	cmp	r2, r3
 801246c:	d103      	bne.n	8012476 <udp_netif_ip_addr_changed+0x42>
        /* The PCB is bound to the old ipaddr and
         * is set to bound to the new one instead */
        ip_addr_copy(upcb->local_ip, *new_addr);
 801246e:	683b      	ldr	r3, [r7, #0]
 8012470:	681a      	ldr	r2, [r3, #0]
 8012472:	68fb      	ldr	r3, [r7, #12]
 8012474:	601a      	str	r2, [r3, #0]
    for (upcb = udp_pcbs; upcb != NULL; upcb = upcb->next) {
 8012476:	68fb      	ldr	r3, [r7, #12]
 8012478:	68db      	ldr	r3, [r3, #12]
 801247a:	60fb      	str	r3, [r7, #12]
 801247c:	68fb      	ldr	r3, [r7, #12]
 801247e:	2b00      	cmp	r3, #0
 8012480:	d1ef      	bne.n	8012462 <udp_netif_ip_addr_changed+0x2e>
      }
    }
  }
}
 8012482:	bf00      	nop
 8012484:	3714      	adds	r7, #20
 8012486:	46bd      	mov	sp, r7
 8012488:	f85d 7b04 	ldr.w	r7, [sp], #4
 801248c:	4770      	bx	lr
 801248e:	bf00      	nop
 8012490:	24007d94 	.word	0x24007d94

08012494 <etharp_free_entry>:
#endif /* ARP_QUEUEING */

/** Clean up ARP table entries */
static void
etharp_free_entry(int i)
{
 8012494:	b580      	push	{r7, lr}
 8012496:	b082      	sub	sp, #8
 8012498:	af00      	add	r7, sp, #0
 801249a:	6078      	str	r0, [r7, #4]
  /* remove from SNMP ARP index tree */
  mib2_remove_arp_entry(arp_table[i].netif, &arp_table[i].ipaddr);
  /* and empty packet queue */
  if (arp_table[i].q != NULL) {
 801249c:	4915      	ldr	r1, [pc, #84]	@ (80124f4 <etharp_free_entry+0x60>)
 801249e:	687a      	ldr	r2, [r7, #4]
 80124a0:	4613      	mov	r3, r2
 80124a2:	005b      	lsls	r3, r3, #1
 80124a4:	4413      	add	r3, r2
 80124a6:	00db      	lsls	r3, r3, #3
 80124a8:	440b      	add	r3, r1
 80124aa:	681b      	ldr	r3, [r3, #0]
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	d013      	beq.n	80124d8 <etharp_free_entry+0x44>
    /* remove all queued packets */
    LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_free_entry: freeing entry %"U16_F", packet queue %p.\n", (u16_t)i, (void *)(arp_table[i].q)));
    free_etharp_q(arp_table[i].q);
 80124b0:	4910      	ldr	r1, [pc, #64]	@ (80124f4 <etharp_free_entry+0x60>)
 80124b2:	687a      	ldr	r2, [r7, #4]
 80124b4:	4613      	mov	r3, r2
 80124b6:	005b      	lsls	r3, r3, #1
 80124b8:	4413      	add	r3, r2
 80124ba:	00db      	lsls	r3, r3, #3
 80124bc:	440b      	add	r3, r1
 80124be:	681b      	ldr	r3, [r3, #0]
 80124c0:	4618      	mov	r0, r3
 80124c2:	f7fa f8c1 	bl	800c648 <pbuf_free>
    arp_table[i].q = NULL;
 80124c6:	490b      	ldr	r1, [pc, #44]	@ (80124f4 <etharp_free_entry+0x60>)
 80124c8:	687a      	ldr	r2, [r7, #4]
 80124ca:	4613      	mov	r3, r2
 80124cc:	005b      	lsls	r3, r3, #1
 80124ce:	4413      	add	r3, r2
 80124d0:	00db      	lsls	r3, r3, #3
 80124d2:	440b      	add	r3, r1
 80124d4:	2200      	movs	r2, #0
 80124d6:	601a      	str	r2, [r3, #0]
  }
  /* recycle entry for re-use */
  arp_table[i].state = ETHARP_STATE_EMPTY;
 80124d8:	4906      	ldr	r1, [pc, #24]	@ (80124f4 <etharp_free_entry+0x60>)
 80124da:	687a      	ldr	r2, [r7, #4]
 80124dc:	4613      	mov	r3, r2
 80124de:	005b      	lsls	r3, r3, #1
 80124e0:	4413      	add	r3, r2
 80124e2:	00db      	lsls	r3, r3, #3
 80124e4:	440b      	add	r3, r1
 80124e6:	3314      	adds	r3, #20
 80124e8:	2200      	movs	r2, #0
 80124ea:	701a      	strb	r2, [r3, #0]
  arp_table[i].ctime = 0;
  arp_table[i].netif = NULL;
  ip4_addr_set_zero(&arp_table[i].ipaddr);
  arp_table[i].ethaddr = ethzero;
#endif /* LWIP_DEBUG */
}
 80124ec:	bf00      	nop
 80124ee:	3708      	adds	r7, #8
 80124f0:	46bd      	mov	sp, r7
 80124f2:	bd80      	pop	{r7, pc}
 80124f4:	24007d98 	.word	0x24007d98

080124f8 <etharp_tmr>:
 * This function should be called every ARP_TMR_INTERVAL milliseconds (1 second),
 * in order to expire entries in the ARP table.
 */
void
etharp_tmr(void)
{
 80124f8:	b580      	push	{r7, lr}
 80124fa:	b082      	sub	sp, #8
 80124fc:	af00      	add	r7, sp, #0
  int i;

  LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer\n"));
  /* remove expired entries from the ARP table */
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80124fe:	2300      	movs	r3, #0
 8012500:	607b      	str	r3, [r7, #4]
 8012502:	e096      	b.n	8012632 <etharp_tmr+0x13a>
    u8_t state = arp_table[i].state;
 8012504:	494f      	ldr	r1, [pc, #316]	@ (8012644 <etharp_tmr+0x14c>)
 8012506:	687a      	ldr	r2, [r7, #4]
 8012508:	4613      	mov	r3, r2
 801250a:	005b      	lsls	r3, r3, #1
 801250c:	4413      	add	r3, r2
 801250e:	00db      	lsls	r3, r3, #3
 8012510:	440b      	add	r3, r1
 8012512:	3314      	adds	r3, #20
 8012514:	781b      	ldrb	r3, [r3, #0]
 8012516:	70fb      	strb	r3, [r7, #3]
    if (state != ETHARP_STATE_EMPTY
 8012518:	78fb      	ldrb	r3, [r7, #3]
 801251a:	2b00      	cmp	r3, #0
 801251c:	f000 8086 	beq.w	801262c <etharp_tmr+0x134>
#if ETHARP_SUPPORT_STATIC_ENTRIES
        && (state != ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
       ) {
      arp_table[i].ctime++;
 8012520:	4948      	ldr	r1, [pc, #288]	@ (8012644 <etharp_tmr+0x14c>)
 8012522:	687a      	ldr	r2, [r7, #4]
 8012524:	4613      	mov	r3, r2
 8012526:	005b      	lsls	r3, r3, #1
 8012528:	4413      	add	r3, r2
 801252a:	00db      	lsls	r3, r3, #3
 801252c:	440b      	add	r3, r1
 801252e:	3312      	adds	r3, #18
 8012530:	881b      	ldrh	r3, [r3, #0]
 8012532:	3301      	adds	r3, #1
 8012534:	b298      	uxth	r0, r3
 8012536:	4943      	ldr	r1, [pc, #268]	@ (8012644 <etharp_tmr+0x14c>)
 8012538:	687a      	ldr	r2, [r7, #4]
 801253a:	4613      	mov	r3, r2
 801253c:	005b      	lsls	r3, r3, #1
 801253e:	4413      	add	r3, r2
 8012540:	00db      	lsls	r3, r3, #3
 8012542:	440b      	add	r3, r1
 8012544:	3312      	adds	r3, #18
 8012546:	4602      	mov	r2, r0
 8012548:	801a      	strh	r2, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 801254a:	493e      	ldr	r1, [pc, #248]	@ (8012644 <etharp_tmr+0x14c>)
 801254c:	687a      	ldr	r2, [r7, #4]
 801254e:	4613      	mov	r3, r2
 8012550:	005b      	lsls	r3, r3, #1
 8012552:	4413      	add	r3, r2
 8012554:	00db      	lsls	r3, r3, #3
 8012556:	440b      	add	r3, r1
 8012558:	3312      	adds	r3, #18
 801255a:	881b      	ldrh	r3, [r3, #0]
 801255c:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8012560:	d215      	bcs.n	801258e <etharp_tmr+0x96>
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 8012562:	4938      	ldr	r1, [pc, #224]	@ (8012644 <etharp_tmr+0x14c>)
 8012564:	687a      	ldr	r2, [r7, #4]
 8012566:	4613      	mov	r3, r2
 8012568:	005b      	lsls	r3, r3, #1
 801256a:	4413      	add	r3, r2
 801256c:	00db      	lsls	r3, r3, #3
 801256e:	440b      	add	r3, r1
 8012570:	3314      	adds	r3, #20
 8012572:	781b      	ldrb	r3, [r3, #0]
      if ((arp_table[i].ctime >= ARP_MAXAGE) ||
 8012574:	2b01      	cmp	r3, #1
 8012576:	d10e      	bne.n	8012596 <etharp_tmr+0x9e>
           (arp_table[i].ctime >= ARP_MAXPENDING))) {
 8012578:	4932      	ldr	r1, [pc, #200]	@ (8012644 <etharp_tmr+0x14c>)
 801257a:	687a      	ldr	r2, [r7, #4]
 801257c:	4613      	mov	r3, r2
 801257e:	005b      	lsls	r3, r3, #1
 8012580:	4413      	add	r3, r2
 8012582:	00db      	lsls	r3, r3, #3
 8012584:	440b      	add	r3, r1
 8012586:	3312      	adds	r3, #18
 8012588:	881b      	ldrh	r3, [r3, #0]
          ((arp_table[i].state == ETHARP_STATE_PENDING)  &&
 801258a:	2b04      	cmp	r3, #4
 801258c:	d903      	bls.n	8012596 <etharp_tmr+0x9e>
        /* pending or stable entry has become old! */
        LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_timer: expired %s entry %d.\n",
                                   arp_table[i].state >= ETHARP_STATE_STABLE ? "stable" : "pending", i));
        /* clean up entries that have just been expired */
        etharp_free_entry(i);
 801258e:	6878      	ldr	r0, [r7, #4]
 8012590:	f7ff ff80 	bl	8012494 <etharp_free_entry>
 8012594:	e04a      	b.n	801262c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_1) {
 8012596:	492b      	ldr	r1, [pc, #172]	@ (8012644 <etharp_tmr+0x14c>)
 8012598:	687a      	ldr	r2, [r7, #4]
 801259a:	4613      	mov	r3, r2
 801259c:	005b      	lsls	r3, r3, #1
 801259e:	4413      	add	r3, r2
 80125a0:	00db      	lsls	r3, r3, #3
 80125a2:	440b      	add	r3, r1
 80125a4:	3314      	adds	r3, #20
 80125a6:	781b      	ldrb	r3, [r3, #0]
 80125a8:	2b03      	cmp	r3, #3
 80125aa:	d10a      	bne.n	80125c2 <etharp_tmr+0xca>
        /* Don't send more than one request every 2 seconds. */
        arp_table[i].state = ETHARP_STATE_STABLE_REREQUESTING_2;
 80125ac:	4925      	ldr	r1, [pc, #148]	@ (8012644 <etharp_tmr+0x14c>)
 80125ae:	687a      	ldr	r2, [r7, #4]
 80125b0:	4613      	mov	r3, r2
 80125b2:	005b      	lsls	r3, r3, #1
 80125b4:	4413      	add	r3, r2
 80125b6:	00db      	lsls	r3, r3, #3
 80125b8:	440b      	add	r3, r1
 80125ba:	3314      	adds	r3, #20
 80125bc:	2204      	movs	r2, #4
 80125be:	701a      	strb	r2, [r3, #0]
 80125c0:	e034      	b.n	801262c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_STABLE_REREQUESTING_2) {
 80125c2:	4920      	ldr	r1, [pc, #128]	@ (8012644 <etharp_tmr+0x14c>)
 80125c4:	687a      	ldr	r2, [r7, #4]
 80125c6:	4613      	mov	r3, r2
 80125c8:	005b      	lsls	r3, r3, #1
 80125ca:	4413      	add	r3, r2
 80125cc:	00db      	lsls	r3, r3, #3
 80125ce:	440b      	add	r3, r1
 80125d0:	3314      	adds	r3, #20
 80125d2:	781b      	ldrb	r3, [r3, #0]
 80125d4:	2b04      	cmp	r3, #4
 80125d6:	d10a      	bne.n	80125ee <etharp_tmr+0xf6>
        /* Reset state to stable, so that the next transmitted packet will
           re-send an ARP request. */
        arp_table[i].state = ETHARP_STATE_STABLE;
 80125d8:	491a      	ldr	r1, [pc, #104]	@ (8012644 <etharp_tmr+0x14c>)
 80125da:	687a      	ldr	r2, [r7, #4]
 80125dc:	4613      	mov	r3, r2
 80125de:	005b      	lsls	r3, r3, #1
 80125e0:	4413      	add	r3, r2
 80125e2:	00db      	lsls	r3, r3, #3
 80125e4:	440b      	add	r3, r1
 80125e6:	3314      	adds	r3, #20
 80125e8:	2202      	movs	r2, #2
 80125ea:	701a      	strb	r2, [r3, #0]
 80125ec:	e01e      	b.n	801262c <etharp_tmr+0x134>
      } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80125ee:	4915      	ldr	r1, [pc, #84]	@ (8012644 <etharp_tmr+0x14c>)
 80125f0:	687a      	ldr	r2, [r7, #4]
 80125f2:	4613      	mov	r3, r2
 80125f4:	005b      	lsls	r3, r3, #1
 80125f6:	4413      	add	r3, r2
 80125f8:	00db      	lsls	r3, r3, #3
 80125fa:	440b      	add	r3, r1
 80125fc:	3314      	adds	r3, #20
 80125fe:	781b      	ldrb	r3, [r3, #0]
 8012600:	2b01      	cmp	r3, #1
 8012602:	d113      	bne.n	801262c <etharp_tmr+0x134>
        /* still pending, resend an ARP query */
        etharp_request(arp_table[i].netif, &arp_table[i].ipaddr);
 8012604:	490f      	ldr	r1, [pc, #60]	@ (8012644 <etharp_tmr+0x14c>)
 8012606:	687a      	ldr	r2, [r7, #4]
 8012608:	4613      	mov	r3, r2
 801260a:	005b      	lsls	r3, r3, #1
 801260c:	4413      	add	r3, r2
 801260e:	00db      	lsls	r3, r3, #3
 8012610:	440b      	add	r3, r1
 8012612:	3308      	adds	r3, #8
 8012614:	6818      	ldr	r0, [r3, #0]
 8012616:	687a      	ldr	r2, [r7, #4]
 8012618:	4613      	mov	r3, r2
 801261a:	005b      	lsls	r3, r3, #1
 801261c:	4413      	add	r3, r2
 801261e:	00db      	lsls	r3, r3, #3
 8012620:	4a08      	ldr	r2, [pc, #32]	@ (8012644 <etharp_tmr+0x14c>)
 8012622:	4413      	add	r3, r2
 8012624:	3304      	adds	r3, #4
 8012626:	4619      	mov	r1, r3
 8012628:	f000 fe6e 	bl	8013308 <etharp_request>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 801262c:	687b      	ldr	r3, [r7, #4]
 801262e:	3301      	adds	r3, #1
 8012630:	607b      	str	r3, [r7, #4]
 8012632:	687b      	ldr	r3, [r7, #4]
 8012634:	2b09      	cmp	r3, #9
 8012636:	f77f af65 	ble.w	8012504 <etharp_tmr+0xc>
      }
    }
  }
}
 801263a:	bf00      	nop
 801263c:	bf00      	nop
 801263e:	3708      	adds	r7, #8
 8012640:	46bd      	mov	sp, r7
 8012642:	bd80      	pop	{r7, pc}
 8012644:	24007d98 	.word	0x24007d98

08012648 <etharp_find_entry>:
 * @return The ARP entry index that matched or is created, ERR_MEM if no
 * entry is found or could be recycled.
 */
static s16_t
etharp_find_entry(const ip4_addr_t *ipaddr, u8_t flags, struct netif *netif)
{
 8012648:	b580      	push	{r7, lr}
 801264a:	b08a      	sub	sp, #40	@ 0x28
 801264c:	af00      	add	r7, sp, #0
 801264e:	60f8      	str	r0, [r7, #12]
 8012650:	460b      	mov	r3, r1
 8012652:	607a      	str	r2, [r7, #4]
 8012654:	72fb      	strb	r3, [r7, #11]
  s16_t old_pending = ARP_TABLE_SIZE, old_stable = ARP_TABLE_SIZE;
 8012656:	230a      	movs	r3, #10
 8012658:	84fb      	strh	r3, [r7, #38]	@ 0x26
 801265a:	230a      	movs	r3, #10
 801265c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  s16_t empty = ARP_TABLE_SIZE;
 801265e:	230a      	movs	r3, #10
 8012660:	847b      	strh	r3, [r7, #34]	@ 0x22
  s16_t i = 0;
 8012662:	2300      	movs	r3, #0
 8012664:	843b      	strh	r3, [r7, #32]
  /* oldest entry with packets on queue */
  s16_t old_queue = ARP_TABLE_SIZE;
 8012666:	230a      	movs	r3, #10
 8012668:	83fb      	strh	r3, [r7, #30]
  /* its age */
  u16_t age_queue = 0, age_pending = 0, age_stable = 0;
 801266a:	2300      	movs	r3, #0
 801266c:	83bb      	strh	r3, [r7, #28]
 801266e:	2300      	movs	r3, #0
 8012670:	837b      	strh	r3, [r7, #26]
 8012672:	2300      	movs	r3, #0
 8012674:	833b      	strh	r3, [r7, #24]
   * 4) remember the oldest pending entry with queued packets (if any)
   * 5) search for a matching IP entry, either pending or stable
   *    until 5 matches, or all entries are searched for.
   */

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012676:	2300      	movs	r3, #0
 8012678:	843b      	strh	r3, [r7, #32]
 801267a:	e0ae      	b.n	80127da <etharp_find_entry+0x192>
    u8_t state = arp_table[i].state;
 801267c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012680:	49a6      	ldr	r1, [pc, #664]	@ (801291c <etharp_find_entry+0x2d4>)
 8012682:	4613      	mov	r3, r2
 8012684:	005b      	lsls	r3, r3, #1
 8012686:	4413      	add	r3, r2
 8012688:	00db      	lsls	r3, r3, #3
 801268a:	440b      	add	r3, r1
 801268c:	3314      	adds	r3, #20
 801268e:	781b      	ldrb	r3, [r3, #0]
 8012690:	75fb      	strb	r3, [r7, #23]
    /* no empty entry found yet and now we do find one? */
    if ((empty == ARP_TABLE_SIZE) && (state == ETHARP_STATE_EMPTY)) {
 8012692:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8012696:	2b0a      	cmp	r3, #10
 8012698:	d105      	bne.n	80126a6 <etharp_find_entry+0x5e>
 801269a:	7dfb      	ldrb	r3, [r7, #23]
 801269c:	2b00      	cmp	r3, #0
 801269e:	d102      	bne.n	80126a6 <etharp_find_entry+0x5e>
      LWIP_DEBUGF(ETHARP_DEBUG, ("etharp_find_entry: found empty entry %d\n", (int)i));
      /* remember first empty entry */
      empty = i;
 80126a0:	8c3b      	ldrh	r3, [r7, #32]
 80126a2:	847b      	strh	r3, [r7, #34]	@ 0x22
 80126a4:	e095      	b.n	80127d2 <etharp_find_entry+0x18a>
    } else if (state != ETHARP_STATE_EMPTY) {
 80126a6:	7dfb      	ldrb	r3, [r7, #23]
 80126a8:	2b00      	cmp	r3, #0
 80126aa:	f000 8092 	beq.w	80127d2 <etharp_find_entry+0x18a>
      LWIP_ASSERT("state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE",
 80126ae:	7dfb      	ldrb	r3, [r7, #23]
 80126b0:	2b01      	cmp	r3, #1
 80126b2:	d009      	beq.n	80126c8 <etharp_find_entry+0x80>
 80126b4:	7dfb      	ldrb	r3, [r7, #23]
 80126b6:	2b01      	cmp	r3, #1
 80126b8:	d806      	bhi.n	80126c8 <etharp_find_entry+0x80>
 80126ba:	4b99      	ldr	r3, [pc, #612]	@ (8012920 <etharp_find_entry+0x2d8>)
 80126bc:	f240 1223 	movw	r2, #291	@ 0x123
 80126c0:	4998      	ldr	r1, [pc, #608]	@ (8012924 <etharp_find_entry+0x2dc>)
 80126c2:	4899      	ldr	r0, [pc, #612]	@ (8012928 <etharp_find_entry+0x2e0>)
 80126c4:	f002 fbc4 	bl	8014e50 <iprintf>
                  state == ETHARP_STATE_PENDING || state >= ETHARP_STATE_STABLE);
      /* if given, does IP address match IP address in ARP entry? */
      if (ipaddr && ip4_addr_cmp(ipaddr, &arp_table[i].ipaddr)
 80126c8:	68fb      	ldr	r3, [r7, #12]
 80126ca:	2b00      	cmp	r3, #0
 80126cc:	d020      	beq.n	8012710 <etharp_find_entry+0xc8>
 80126ce:	68fb      	ldr	r3, [r7, #12]
 80126d0:	6819      	ldr	r1, [r3, #0]
 80126d2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80126d6:	4891      	ldr	r0, [pc, #580]	@ (801291c <etharp_find_entry+0x2d4>)
 80126d8:	4613      	mov	r3, r2
 80126da:	005b      	lsls	r3, r3, #1
 80126dc:	4413      	add	r3, r2
 80126de:	00db      	lsls	r3, r3, #3
 80126e0:	4403      	add	r3, r0
 80126e2:	3304      	adds	r3, #4
 80126e4:	681b      	ldr	r3, [r3, #0]
 80126e6:	4299      	cmp	r1, r3
 80126e8:	d112      	bne.n	8012710 <etharp_find_entry+0xc8>
#if ETHARP_TABLE_MATCH_NETIF
          && ((netif == NULL) || (netif == arp_table[i].netif))
 80126ea:	687b      	ldr	r3, [r7, #4]
 80126ec:	2b00      	cmp	r3, #0
 80126ee:	d00c      	beq.n	801270a <etharp_find_entry+0xc2>
 80126f0:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80126f4:	4989      	ldr	r1, [pc, #548]	@ (801291c <etharp_find_entry+0x2d4>)
 80126f6:	4613      	mov	r3, r2
 80126f8:	005b      	lsls	r3, r3, #1
 80126fa:	4413      	add	r3, r2
 80126fc:	00db      	lsls	r3, r3, #3
 80126fe:	440b      	add	r3, r1
 8012700:	3308      	adds	r3, #8
 8012702:	681b      	ldr	r3, [r3, #0]
 8012704:	687a      	ldr	r2, [r7, #4]
 8012706:	429a      	cmp	r2, r3
 8012708:	d102      	bne.n	8012710 <etharp_find_entry+0xc8>
#endif /* ETHARP_TABLE_MATCH_NETIF */
         ) {
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: found matching entry %d\n", (int)i));
        /* found exact IP address match, simply bail out */
        return i;
 801270a:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801270e:	e100      	b.n	8012912 <etharp_find_entry+0x2ca>
      }
      /* pending entry? */
      if (state == ETHARP_STATE_PENDING) {
 8012710:	7dfb      	ldrb	r3, [r7, #23]
 8012712:	2b01      	cmp	r3, #1
 8012714:	d140      	bne.n	8012798 <etharp_find_entry+0x150>
        /* pending with queued packets? */
        if (arp_table[i].q != NULL) {
 8012716:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801271a:	4980      	ldr	r1, [pc, #512]	@ (801291c <etharp_find_entry+0x2d4>)
 801271c:	4613      	mov	r3, r2
 801271e:	005b      	lsls	r3, r3, #1
 8012720:	4413      	add	r3, r2
 8012722:	00db      	lsls	r3, r3, #3
 8012724:	440b      	add	r3, r1
 8012726:	681b      	ldr	r3, [r3, #0]
 8012728:	2b00      	cmp	r3, #0
 801272a:	d01a      	beq.n	8012762 <etharp_find_entry+0x11a>
          if (arp_table[i].ctime >= age_queue) {
 801272c:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012730:	497a      	ldr	r1, [pc, #488]	@ (801291c <etharp_find_entry+0x2d4>)
 8012732:	4613      	mov	r3, r2
 8012734:	005b      	lsls	r3, r3, #1
 8012736:	4413      	add	r3, r2
 8012738:	00db      	lsls	r3, r3, #3
 801273a:	440b      	add	r3, r1
 801273c:	3312      	adds	r3, #18
 801273e:	881b      	ldrh	r3, [r3, #0]
 8012740:	8bba      	ldrh	r2, [r7, #28]
 8012742:	429a      	cmp	r2, r3
 8012744:	d845      	bhi.n	80127d2 <etharp_find_entry+0x18a>
            old_queue = i;
 8012746:	8c3b      	ldrh	r3, [r7, #32]
 8012748:	83fb      	strh	r3, [r7, #30]
            age_queue = arp_table[i].ctime;
 801274a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 801274e:	4973      	ldr	r1, [pc, #460]	@ (801291c <etharp_find_entry+0x2d4>)
 8012750:	4613      	mov	r3, r2
 8012752:	005b      	lsls	r3, r3, #1
 8012754:	4413      	add	r3, r2
 8012756:	00db      	lsls	r3, r3, #3
 8012758:	440b      	add	r3, r1
 801275a:	3312      	adds	r3, #18
 801275c:	881b      	ldrh	r3, [r3, #0]
 801275e:	83bb      	strh	r3, [r7, #28]
 8012760:	e037      	b.n	80127d2 <etharp_find_entry+0x18a>
          }
        } else
          /* pending without queued packets? */
        {
          if (arp_table[i].ctime >= age_pending) {
 8012762:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012766:	496d      	ldr	r1, [pc, #436]	@ (801291c <etharp_find_entry+0x2d4>)
 8012768:	4613      	mov	r3, r2
 801276a:	005b      	lsls	r3, r3, #1
 801276c:	4413      	add	r3, r2
 801276e:	00db      	lsls	r3, r3, #3
 8012770:	440b      	add	r3, r1
 8012772:	3312      	adds	r3, #18
 8012774:	881b      	ldrh	r3, [r3, #0]
 8012776:	8b7a      	ldrh	r2, [r7, #26]
 8012778:	429a      	cmp	r2, r3
 801277a:	d82a      	bhi.n	80127d2 <etharp_find_entry+0x18a>
            old_pending = i;
 801277c:	8c3b      	ldrh	r3, [r7, #32]
 801277e:	84fb      	strh	r3, [r7, #38]	@ 0x26
            age_pending = arp_table[i].ctime;
 8012780:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012784:	4965      	ldr	r1, [pc, #404]	@ (801291c <etharp_find_entry+0x2d4>)
 8012786:	4613      	mov	r3, r2
 8012788:	005b      	lsls	r3, r3, #1
 801278a:	4413      	add	r3, r2
 801278c:	00db      	lsls	r3, r3, #3
 801278e:	440b      	add	r3, r1
 8012790:	3312      	adds	r3, #18
 8012792:	881b      	ldrh	r3, [r3, #0]
 8012794:	837b      	strh	r3, [r7, #26]
 8012796:	e01c      	b.n	80127d2 <etharp_find_entry+0x18a>
          }
        }
        /* stable entry? */
      } else if (state >= ETHARP_STATE_STABLE) {
 8012798:	7dfb      	ldrb	r3, [r7, #23]
 801279a:	2b01      	cmp	r3, #1
 801279c:	d919      	bls.n	80127d2 <etharp_find_entry+0x18a>
        /* don't record old_stable for static entries since they never expire */
        if (state < ETHARP_STATE_STATIC)
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
        {
          /* remember entry with oldest stable entry in oldest, its age in maxtime */
          if (arp_table[i].ctime >= age_stable) {
 801279e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80127a2:	495e      	ldr	r1, [pc, #376]	@ (801291c <etharp_find_entry+0x2d4>)
 80127a4:	4613      	mov	r3, r2
 80127a6:	005b      	lsls	r3, r3, #1
 80127a8:	4413      	add	r3, r2
 80127aa:	00db      	lsls	r3, r3, #3
 80127ac:	440b      	add	r3, r1
 80127ae:	3312      	adds	r3, #18
 80127b0:	881b      	ldrh	r3, [r3, #0]
 80127b2:	8b3a      	ldrh	r2, [r7, #24]
 80127b4:	429a      	cmp	r2, r3
 80127b6:	d80c      	bhi.n	80127d2 <etharp_find_entry+0x18a>
            old_stable = i;
 80127b8:	8c3b      	ldrh	r3, [r7, #32]
 80127ba:	84bb      	strh	r3, [r7, #36]	@ 0x24
            age_stable = arp_table[i].ctime;
 80127bc:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80127c0:	4956      	ldr	r1, [pc, #344]	@ (801291c <etharp_find_entry+0x2d4>)
 80127c2:	4613      	mov	r3, r2
 80127c4:	005b      	lsls	r3, r3, #1
 80127c6:	4413      	add	r3, r2
 80127c8:	00db      	lsls	r3, r3, #3
 80127ca:	440b      	add	r3, r1
 80127cc:	3312      	adds	r3, #18
 80127ce:	881b      	ldrh	r3, [r3, #0]
 80127d0:	833b      	strh	r3, [r7, #24]
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 80127d2:	8c3b      	ldrh	r3, [r7, #32]
 80127d4:	3301      	adds	r3, #1
 80127d6:	b29b      	uxth	r3, r3
 80127d8:	843b      	strh	r3, [r7, #32]
 80127da:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 80127de:	2b09      	cmp	r3, #9
 80127e0:	f77f af4c 	ble.w	801267c <etharp_find_entry+0x34>
    }
  }
  /* { we have no match } => try to create a new entry */

  /* don't create new entry, only search? */
  if (((flags & ETHARP_FLAG_FIND_ONLY) != 0) ||
 80127e4:	7afb      	ldrb	r3, [r7, #11]
 80127e6:	f003 0302 	and.w	r3, r3, #2
 80127ea:	2b00      	cmp	r3, #0
 80127ec:	d108      	bne.n	8012800 <etharp_find_entry+0x1b8>
 80127ee:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 80127f2:	2b0a      	cmp	r3, #10
 80127f4:	d107      	bne.n	8012806 <etharp_find_entry+0x1be>
      /* or no empty entry found and not allowed to recycle? */
      ((empty == ARP_TABLE_SIZE) && ((flags & ETHARP_FLAG_TRY_HARD) == 0))) {
 80127f6:	7afb      	ldrb	r3, [r7, #11]
 80127f8:	f003 0301 	and.w	r3, r3, #1
 80127fc:	2b00      	cmp	r3, #0
 80127fe:	d102      	bne.n	8012806 <etharp_find_entry+0x1be>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty entry found and not allowed to recycle\n"));
    return (s16_t)ERR_MEM;
 8012800:	f04f 33ff 	mov.w	r3, #4294967295
 8012804:	e085      	b.n	8012912 <etharp_find_entry+0x2ca>
   *
   * { ETHARP_FLAG_TRY_HARD is set at this point }
   */

  /* 1) empty entry available? */
  if (empty < ARP_TABLE_SIZE) {
 8012806:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 801280a:	2b09      	cmp	r3, #9
 801280c:	dc02      	bgt.n	8012814 <etharp_find_entry+0x1cc>
    i = empty;
 801280e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012810:	843b      	strh	r3, [r7, #32]
 8012812:	e039      	b.n	8012888 <etharp_find_entry+0x240>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting empty entry %d\n", (int)i));
  } else {
    /* 2) found recyclable stable entry? */
    if (old_stable < ARP_TABLE_SIZE) {
 8012814:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 8012818:	2b09      	cmp	r3, #9
 801281a:	dc14      	bgt.n	8012846 <etharp_find_entry+0x1fe>
      /* recycle oldest stable*/
      i = old_stable;
 801281c:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 801281e:	843b      	strh	r3, [r7, #32]
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest stable entry %d\n", (int)i));
      /* no queued packets should exist on stable entries */
      LWIP_ASSERT("arp_table[i].q == NULL", arp_table[i].q == NULL);
 8012820:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8012824:	493d      	ldr	r1, [pc, #244]	@ (801291c <etharp_find_entry+0x2d4>)
 8012826:	4613      	mov	r3, r2
 8012828:	005b      	lsls	r3, r3, #1
 801282a:	4413      	add	r3, r2
 801282c:	00db      	lsls	r3, r3, #3
 801282e:	440b      	add	r3, r1
 8012830:	681b      	ldr	r3, [r3, #0]
 8012832:	2b00      	cmp	r3, #0
 8012834:	d018      	beq.n	8012868 <etharp_find_entry+0x220>
 8012836:	4b3a      	ldr	r3, [pc, #232]	@ (8012920 <etharp_find_entry+0x2d8>)
 8012838:	f240 126d 	movw	r2, #365	@ 0x16d
 801283c:	493b      	ldr	r1, [pc, #236]	@ (801292c <etharp_find_entry+0x2e4>)
 801283e:	483a      	ldr	r0, [pc, #232]	@ (8012928 <etharp_find_entry+0x2e0>)
 8012840:	f002 fb06 	bl	8014e50 <iprintf>
 8012844:	e010      	b.n	8012868 <etharp_find_entry+0x220>
      /* 3) found recyclable pending entry without queued packets? */
    } else if (old_pending < ARP_TABLE_SIZE) {
 8012846:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 801284a:	2b09      	cmp	r3, #9
 801284c:	dc02      	bgt.n	8012854 <etharp_find_entry+0x20c>
      /* recycle oldest pending */
      i = old_pending;
 801284e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012850:	843b      	strh	r3, [r7, #32]
 8012852:	e009      	b.n	8012868 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d (without queue)\n", (int)i));
      /* 4) found recyclable pending entry with queued packets? */
    } else if (old_queue < ARP_TABLE_SIZE) {
 8012854:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8012858:	2b09      	cmp	r3, #9
 801285a:	dc02      	bgt.n	8012862 <etharp_find_entry+0x21a>
      /* recycle oldest pending (queued packets are free in etharp_free_entry) */
      i = old_queue;
 801285c:	8bfb      	ldrh	r3, [r7, #30]
 801285e:	843b      	strh	r3, [r7, #32]
 8012860:	e002      	b.n	8012868 <etharp_find_entry+0x220>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: selecting oldest pending entry %d, freeing packet queue %p\n", (int)i, (void *)(arp_table[i].q)));
      /* no empty or recyclable entries found */
    } else {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_find_entry: no empty or recyclable entries found\n"));
      return (s16_t)ERR_MEM;
 8012862:	f04f 33ff 	mov.w	r3, #4294967295
 8012866:	e054      	b.n	8012912 <etharp_find_entry+0x2ca>
    }

    /* { empty or recyclable entry found } */
    LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8012868:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801286c:	2b09      	cmp	r3, #9
 801286e:	dd06      	ble.n	801287e <etharp_find_entry+0x236>
 8012870:	4b2b      	ldr	r3, [pc, #172]	@ (8012920 <etharp_find_entry+0x2d8>)
 8012872:	f240 127f 	movw	r2, #383	@ 0x17f
 8012876:	492e      	ldr	r1, [pc, #184]	@ (8012930 <etharp_find_entry+0x2e8>)
 8012878:	482b      	ldr	r0, [pc, #172]	@ (8012928 <etharp_find_entry+0x2e0>)
 801287a:	f002 fae9 	bl	8014e50 <iprintf>
    etharp_free_entry(i);
 801287e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8012882:	4618      	mov	r0, r3
 8012884:	f7ff fe06 	bl	8012494 <etharp_free_entry>
  }

  LWIP_ASSERT("i < ARP_TABLE_SIZE", i < ARP_TABLE_SIZE);
 8012888:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 801288c:	2b09      	cmp	r3, #9
 801288e:	dd06      	ble.n	801289e <etharp_find_entry+0x256>
 8012890:	4b23      	ldr	r3, [pc, #140]	@ (8012920 <etharp_find_entry+0x2d8>)
 8012892:	f240 1283 	movw	r2, #387	@ 0x183
 8012896:	4926      	ldr	r1, [pc, #152]	@ (8012930 <etharp_find_entry+0x2e8>)
 8012898:	4823      	ldr	r0, [pc, #140]	@ (8012928 <etharp_find_entry+0x2e0>)
 801289a:	f002 fad9 	bl	8014e50 <iprintf>
  LWIP_ASSERT("arp_table[i].state == ETHARP_STATE_EMPTY",
 801289e:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80128a2:	491e      	ldr	r1, [pc, #120]	@ (801291c <etharp_find_entry+0x2d4>)
 80128a4:	4613      	mov	r3, r2
 80128a6:	005b      	lsls	r3, r3, #1
 80128a8:	4413      	add	r3, r2
 80128aa:	00db      	lsls	r3, r3, #3
 80128ac:	440b      	add	r3, r1
 80128ae:	3314      	adds	r3, #20
 80128b0:	781b      	ldrb	r3, [r3, #0]
 80128b2:	2b00      	cmp	r3, #0
 80128b4:	d006      	beq.n	80128c4 <etharp_find_entry+0x27c>
 80128b6:	4b1a      	ldr	r3, [pc, #104]	@ (8012920 <etharp_find_entry+0x2d8>)
 80128b8:	f44f 72c2 	mov.w	r2, #388	@ 0x184
 80128bc:	491d      	ldr	r1, [pc, #116]	@ (8012934 <etharp_find_entry+0x2ec>)
 80128be:	481a      	ldr	r0, [pc, #104]	@ (8012928 <etharp_find_entry+0x2e0>)
 80128c0:	f002 fac6 	bl	8014e50 <iprintf>
              arp_table[i].state == ETHARP_STATE_EMPTY);

  /* IP address given? */
  if (ipaddr != NULL) {
 80128c4:	68fb      	ldr	r3, [r7, #12]
 80128c6:	2b00      	cmp	r3, #0
 80128c8:	d00b      	beq.n	80128e2 <etharp_find_entry+0x29a>
    /* set IP address */
    ip4_addr_copy(arp_table[i].ipaddr, *ipaddr);
 80128ca:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80128ce:	68fb      	ldr	r3, [r7, #12]
 80128d0:	6819      	ldr	r1, [r3, #0]
 80128d2:	4812      	ldr	r0, [pc, #72]	@ (801291c <etharp_find_entry+0x2d4>)
 80128d4:	4613      	mov	r3, r2
 80128d6:	005b      	lsls	r3, r3, #1
 80128d8:	4413      	add	r3, r2
 80128da:	00db      	lsls	r3, r3, #3
 80128dc:	4403      	add	r3, r0
 80128de:	3304      	adds	r3, #4
 80128e0:	6019      	str	r1, [r3, #0]
  }
  arp_table[i].ctime = 0;
 80128e2:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80128e6:	490d      	ldr	r1, [pc, #52]	@ (801291c <etharp_find_entry+0x2d4>)
 80128e8:	4613      	mov	r3, r2
 80128ea:	005b      	lsls	r3, r3, #1
 80128ec:	4413      	add	r3, r2
 80128ee:	00db      	lsls	r3, r3, #3
 80128f0:	440b      	add	r3, r1
 80128f2:	3312      	adds	r3, #18
 80128f4:	2200      	movs	r2, #0
 80128f6:	801a      	strh	r2, [r3, #0]
#if ETHARP_TABLE_MATCH_NETIF
  arp_table[i].netif = netif;
 80128f8:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 80128fc:	4907      	ldr	r1, [pc, #28]	@ (801291c <etharp_find_entry+0x2d4>)
 80128fe:	4613      	mov	r3, r2
 8012900:	005b      	lsls	r3, r3, #1
 8012902:	4413      	add	r3, r2
 8012904:	00db      	lsls	r3, r3, #3
 8012906:	440b      	add	r3, r1
 8012908:	3308      	adds	r3, #8
 801290a:	687a      	ldr	r2, [r7, #4]
 801290c:	601a      	str	r2, [r3, #0]
#endif /* ETHARP_TABLE_MATCH_NETIF */
  return (s16_t)i;
 801290e:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
}
 8012912:	4618      	mov	r0, r3
 8012914:	3728      	adds	r7, #40	@ 0x28
 8012916:	46bd      	mov	sp, r7
 8012918:	bd80      	pop	{r7, pc}
 801291a:	bf00      	nop
 801291c:	24007d98 	.word	0x24007d98
 8012920:	080180c4 	.word	0x080180c4
 8012924:	080180fc 	.word	0x080180fc
 8012928:	0801813c 	.word	0x0801813c
 801292c:	08018164 	.word	0x08018164
 8012930:	0801817c 	.word	0x0801817c
 8012934:	08018190 	.word	0x08018190

08012938 <etharp_update_arp_entry>:
 *
 * @see pbuf_free()
 */
static err_t
etharp_update_arp_entry(struct netif *netif, const ip4_addr_t *ipaddr, struct eth_addr *ethaddr, u8_t flags)
{
 8012938:	b580      	push	{r7, lr}
 801293a:	b088      	sub	sp, #32
 801293c:	af02      	add	r7, sp, #8
 801293e:	60f8      	str	r0, [r7, #12]
 8012940:	60b9      	str	r1, [r7, #8]
 8012942:	607a      	str	r2, [r7, #4]
 8012944:	70fb      	strb	r3, [r7, #3]
  s16_t i;
  LWIP_ASSERT("netif->hwaddr_len == ETH_HWADDR_LEN", netif->hwaddr_len == ETH_HWADDR_LEN);
 8012946:	68fb      	ldr	r3, [r7, #12]
 8012948:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801294c:	2b06      	cmp	r3, #6
 801294e:	d006      	beq.n	801295e <etharp_update_arp_entry+0x26>
 8012950:	4b48      	ldr	r3, [pc, #288]	@ (8012a74 <etharp_update_arp_entry+0x13c>)
 8012952:	f240 12a9 	movw	r2, #425	@ 0x1a9
 8012956:	4948      	ldr	r1, [pc, #288]	@ (8012a78 <etharp_update_arp_entry+0x140>)
 8012958:	4848      	ldr	r0, [pc, #288]	@ (8012a7c <etharp_update_arp_entry+0x144>)
 801295a:	f002 fa79 	bl	8014e50 <iprintf>
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: %"U16_F".%"U16_F".%"U16_F".%"U16_F" - %02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F":%02"X16_F"\n",
              ip4_addr1_16(ipaddr), ip4_addr2_16(ipaddr), ip4_addr3_16(ipaddr), ip4_addr4_16(ipaddr),
              (u16_t)ethaddr->addr[0], (u16_t)ethaddr->addr[1], (u16_t)ethaddr->addr[2],
              (u16_t)ethaddr->addr[3], (u16_t)ethaddr->addr[4], (u16_t)ethaddr->addr[5]));
  /* non-unicast address? */
  if (ip4_addr_isany(ipaddr) ||
 801295e:	68bb      	ldr	r3, [r7, #8]
 8012960:	2b00      	cmp	r3, #0
 8012962:	d012      	beq.n	801298a <etharp_update_arp_entry+0x52>
 8012964:	68bb      	ldr	r3, [r7, #8]
 8012966:	681b      	ldr	r3, [r3, #0]
 8012968:	2b00      	cmp	r3, #0
 801296a:	d00e      	beq.n	801298a <etharp_update_arp_entry+0x52>
      ip4_addr_isbroadcast(ipaddr, netif) ||
 801296c:	68bb      	ldr	r3, [r7, #8]
 801296e:	681b      	ldr	r3, [r3, #0]
 8012970:	68f9      	ldr	r1, [r7, #12]
 8012972:	4618      	mov	r0, r3
 8012974:	f001 f924 	bl	8013bc0 <ip4_addr_isbroadcast_u32>
 8012978:	4603      	mov	r3, r0
  if (ip4_addr_isany(ipaddr) ||
 801297a:	2b00      	cmp	r3, #0
 801297c:	d105      	bne.n	801298a <etharp_update_arp_entry+0x52>
      ip4_addr_ismulticast(ipaddr)) {
 801297e:	68bb      	ldr	r3, [r7, #8]
 8012980:	681b      	ldr	r3, [r3, #0]
 8012982:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
      ip4_addr_isbroadcast(ipaddr, netif) ||
 8012986:	2be0      	cmp	r3, #224	@ 0xe0
 8012988:	d102      	bne.n	8012990 <etharp_update_arp_entry+0x58>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 801298a:	f06f 030f 	mvn.w	r3, #15
 801298e:	e06c      	b.n	8012a6a <etharp_update_arp_entry+0x132>
  }
  /* find or create ARP entry */
  i = etharp_find_entry(ipaddr, flags, netif);
 8012990:	78fb      	ldrb	r3, [r7, #3]
 8012992:	68fa      	ldr	r2, [r7, #12]
 8012994:	4619      	mov	r1, r3
 8012996:	68b8      	ldr	r0, [r7, #8]
 8012998:	f7ff fe56 	bl	8012648 <etharp_find_entry>
 801299c:	4603      	mov	r3, r0
 801299e:	82fb      	strh	r3, [r7, #22]
  /* bail out if no entry could be found */
  if (i < 0) {
 80129a0:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 80129a4:	2b00      	cmp	r3, #0
 80129a6:	da02      	bge.n	80129ae <etharp_update_arp_entry+0x76>
    return (err_t)i;
 80129a8:	8afb      	ldrh	r3, [r7, #22]
 80129aa:	b25b      	sxtb	r3, r3
 80129ac:	e05d      	b.n	8012a6a <etharp_update_arp_entry+0x132>
    return ERR_VAL;
  } else
#endif /* ETHARP_SUPPORT_STATIC_ENTRIES */
  {
    /* mark it stable */
    arp_table[i].state = ETHARP_STATE_STABLE;
 80129ae:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80129b2:	4933      	ldr	r1, [pc, #204]	@ (8012a80 <etharp_update_arp_entry+0x148>)
 80129b4:	4613      	mov	r3, r2
 80129b6:	005b      	lsls	r3, r3, #1
 80129b8:	4413      	add	r3, r2
 80129ba:	00db      	lsls	r3, r3, #3
 80129bc:	440b      	add	r3, r1
 80129be:	3314      	adds	r3, #20
 80129c0:	2202      	movs	r2, #2
 80129c2:	701a      	strb	r2, [r3, #0]
  }

  /* record network interface */
  arp_table[i].netif = netif;
 80129c4:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80129c8:	492d      	ldr	r1, [pc, #180]	@ (8012a80 <etharp_update_arp_entry+0x148>)
 80129ca:	4613      	mov	r3, r2
 80129cc:	005b      	lsls	r3, r3, #1
 80129ce:	4413      	add	r3, r2
 80129d0:	00db      	lsls	r3, r3, #3
 80129d2:	440b      	add	r3, r1
 80129d4:	3308      	adds	r3, #8
 80129d6:	68fa      	ldr	r2, [r7, #12]
 80129d8:	601a      	str	r2, [r3, #0]
  /* insert in SNMP ARP index tree */
  mib2_add_arp_entry(netif, &arp_table[i].ipaddr);

  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_update_arp_entry: updating stable entry %"S16_F"\n", i));
  /* update address */
  SMEMCPY(&arp_table[i].ethaddr, ethaddr, ETH_HWADDR_LEN);
 80129da:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80129de:	4613      	mov	r3, r2
 80129e0:	005b      	lsls	r3, r3, #1
 80129e2:	4413      	add	r3, r2
 80129e4:	00db      	lsls	r3, r3, #3
 80129e6:	3308      	adds	r3, #8
 80129e8:	4a25      	ldr	r2, [pc, #148]	@ (8012a80 <etharp_update_arp_entry+0x148>)
 80129ea:	4413      	add	r3, r2
 80129ec:	3304      	adds	r3, #4
 80129ee:	2206      	movs	r2, #6
 80129f0:	6879      	ldr	r1, [r7, #4]
 80129f2:	4618      	mov	r0, r3
 80129f4:	f002 fb07 	bl	8015006 <memcpy>
  /* reset time stamp */
  arp_table[i].ctime = 0;
 80129f8:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80129fc:	4920      	ldr	r1, [pc, #128]	@ (8012a80 <etharp_update_arp_entry+0x148>)
 80129fe:	4613      	mov	r3, r2
 8012a00:	005b      	lsls	r3, r3, #1
 8012a02:	4413      	add	r3, r2
 8012a04:	00db      	lsls	r3, r3, #3
 8012a06:	440b      	add	r3, r1
 8012a08:	3312      	adds	r3, #18
 8012a0a:	2200      	movs	r2, #0
 8012a0c:	801a      	strh	r2, [r3, #0]
    /* get the packet pointer */
    p = q->p;
    /* now queue entry can be freed */
    memp_free(MEMP_ARP_QUEUE, q);
#else /* ARP_QUEUEING */
  if (arp_table[i].q != NULL) {
 8012a0e:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012a12:	491b      	ldr	r1, [pc, #108]	@ (8012a80 <etharp_update_arp_entry+0x148>)
 8012a14:	4613      	mov	r3, r2
 8012a16:	005b      	lsls	r3, r3, #1
 8012a18:	4413      	add	r3, r2
 8012a1a:	00db      	lsls	r3, r3, #3
 8012a1c:	440b      	add	r3, r1
 8012a1e:	681b      	ldr	r3, [r3, #0]
 8012a20:	2b00      	cmp	r3, #0
 8012a22:	d021      	beq.n	8012a68 <etharp_update_arp_entry+0x130>
    struct pbuf *p = arp_table[i].q;
 8012a24:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012a28:	4915      	ldr	r1, [pc, #84]	@ (8012a80 <etharp_update_arp_entry+0x148>)
 8012a2a:	4613      	mov	r3, r2
 8012a2c:	005b      	lsls	r3, r3, #1
 8012a2e:	4413      	add	r3, r2
 8012a30:	00db      	lsls	r3, r3, #3
 8012a32:	440b      	add	r3, r1
 8012a34:	681b      	ldr	r3, [r3, #0]
 8012a36:	613b      	str	r3, [r7, #16]
    arp_table[i].q = NULL;
 8012a38:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 8012a3c:	4910      	ldr	r1, [pc, #64]	@ (8012a80 <etharp_update_arp_entry+0x148>)
 8012a3e:	4613      	mov	r3, r2
 8012a40:	005b      	lsls	r3, r3, #1
 8012a42:	4413      	add	r3, r2
 8012a44:	00db      	lsls	r3, r3, #3
 8012a46:	440b      	add	r3, r1
 8012a48:	2200      	movs	r2, #0
 8012a4a:	601a      	str	r2, [r3, #0]
#endif /* ARP_QUEUEING */
    /* send the queued IP packet */
    ethernet_output(netif, p, (struct eth_addr *)(netif->hwaddr), ethaddr, ETHTYPE_IP);
 8012a4c:	68fb      	ldr	r3, [r7, #12]
 8012a4e:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 8012a52:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8012a56:	9300      	str	r3, [sp, #0]
 8012a58:	687b      	ldr	r3, [r7, #4]
 8012a5a:	6939      	ldr	r1, [r7, #16]
 8012a5c:	68f8      	ldr	r0, [r7, #12]
 8012a5e:	f001 ffbd 	bl	80149dc <ethernet_output>
    /* free the queued IP packet */
    pbuf_free(p);
 8012a62:	6938      	ldr	r0, [r7, #16]
 8012a64:	f7f9 fdf0 	bl	800c648 <pbuf_free>
  }
  return ERR_OK;
 8012a68:	2300      	movs	r3, #0
}
 8012a6a:	4618      	mov	r0, r3
 8012a6c:	3718      	adds	r7, #24
 8012a6e:	46bd      	mov	sp, r7
 8012a70:	bd80      	pop	{r7, pc}
 8012a72:	bf00      	nop
 8012a74:	080180c4 	.word	0x080180c4
 8012a78:	080181bc 	.word	0x080181bc
 8012a7c:	0801813c 	.word	0x0801813c
 8012a80:	24007d98 	.word	0x24007d98

08012a84 <etharp_cleanup_netif>:
 *
 * @param netif points to a network interface
 */
void
etharp_cleanup_netif(struct netif *netif)
{
 8012a84:	b580      	push	{r7, lr}
 8012a86:	b084      	sub	sp, #16
 8012a88:	af00      	add	r7, sp, #0
 8012a8a:	6078      	str	r0, [r7, #4]
  int i;

  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012a8c:	2300      	movs	r3, #0
 8012a8e:	60fb      	str	r3, [r7, #12]
 8012a90:	e01e      	b.n	8012ad0 <etharp_cleanup_netif+0x4c>
    u8_t state = arp_table[i].state;
 8012a92:	4913      	ldr	r1, [pc, #76]	@ (8012ae0 <etharp_cleanup_netif+0x5c>)
 8012a94:	68fa      	ldr	r2, [r7, #12]
 8012a96:	4613      	mov	r3, r2
 8012a98:	005b      	lsls	r3, r3, #1
 8012a9a:	4413      	add	r3, r2
 8012a9c:	00db      	lsls	r3, r3, #3
 8012a9e:	440b      	add	r3, r1
 8012aa0:	3314      	adds	r3, #20
 8012aa2:	781b      	ldrb	r3, [r3, #0]
 8012aa4:	72fb      	strb	r3, [r7, #11]
    if ((state != ETHARP_STATE_EMPTY) && (arp_table[i].netif == netif)) {
 8012aa6:	7afb      	ldrb	r3, [r7, #11]
 8012aa8:	2b00      	cmp	r3, #0
 8012aaa:	d00e      	beq.n	8012aca <etharp_cleanup_netif+0x46>
 8012aac:	490c      	ldr	r1, [pc, #48]	@ (8012ae0 <etharp_cleanup_netif+0x5c>)
 8012aae:	68fa      	ldr	r2, [r7, #12]
 8012ab0:	4613      	mov	r3, r2
 8012ab2:	005b      	lsls	r3, r3, #1
 8012ab4:	4413      	add	r3, r2
 8012ab6:	00db      	lsls	r3, r3, #3
 8012ab8:	440b      	add	r3, r1
 8012aba:	3308      	adds	r3, #8
 8012abc:	681b      	ldr	r3, [r3, #0]
 8012abe:	687a      	ldr	r2, [r7, #4]
 8012ac0:	429a      	cmp	r2, r3
 8012ac2:	d102      	bne.n	8012aca <etharp_cleanup_netif+0x46>
      etharp_free_entry(i);
 8012ac4:	68f8      	ldr	r0, [r7, #12]
 8012ac6:	f7ff fce5 	bl	8012494 <etharp_free_entry>
  for (i = 0; i < ARP_TABLE_SIZE; ++i) {
 8012aca:	68fb      	ldr	r3, [r7, #12]
 8012acc:	3301      	adds	r3, #1
 8012ace:	60fb      	str	r3, [r7, #12]
 8012ad0:	68fb      	ldr	r3, [r7, #12]
 8012ad2:	2b09      	cmp	r3, #9
 8012ad4:	dddd      	ble.n	8012a92 <etharp_cleanup_netif+0xe>
    }
  }
}
 8012ad6:	bf00      	nop
 8012ad8:	bf00      	nop
 8012ada:	3710      	adds	r7, #16
 8012adc:	46bd      	mov	sp, r7
 8012ade:	bd80      	pop	{r7, pc}
 8012ae0:	24007d98 	.word	0x24007d98

08012ae4 <etharp_input>:
 *
 * @see pbuf_free()
 */
void
etharp_input(struct pbuf *p, struct netif *netif)
{
 8012ae4:	b5b0      	push	{r4, r5, r7, lr}
 8012ae6:	b08a      	sub	sp, #40	@ 0x28
 8012ae8:	af04      	add	r7, sp, #16
 8012aea:	6078      	str	r0, [r7, #4]
 8012aec:	6039      	str	r1, [r7, #0]
  ip4_addr_t sipaddr, dipaddr;
  u8_t for_us;

  LWIP_ASSERT_CORE_LOCKED();

  LWIP_ERROR("netif != NULL", (netif != NULL), return;);
 8012aee:	683b      	ldr	r3, [r7, #0]
 8012af0:	2b00      	cmp	r3, #0
 8012af2:	d107      	bne.n	8012b04 <etharp_input+0x20>
 8012af4:	4b3d      	ldr	r3, [pc, #244]	@ (8012bec <etharp_input+0x108>)
 8012af6:	f240 228a 	movw	r2, #650	@ 0x28a
 8012afa:	493d      	ldr	r1, [pc, #244]	@ (8012bf0 <etharp_input+0x10c>)
 8012afc:	483d      	ldr	r0, [pc, #244]	@ (8012bf4 <etharp_input+0x110>)
 8012afe:	f002 f9a7 	bl	8014e50 <iprintf>
 8012b02:	e06f      	b.n	8012be4 <etharp_input+0x100>

  hdr = (struct etharp_hdr *)p->payload;
 8012b04:	687b      	ldr	r3, [r7, #4]
 8012b06:	685b      	ldr	r3, [r3, #4]
 8012b08:	613b      	str	r3, [r7, #16]

  /* RFC 826 "Packet Reception": */
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8012b0a:	693b      	ldr	r3, [r7, #16]
 8012b0c:	881b      	ldrh	r3, [r3, #0]
 8012b0e:	b29b      	uxth	r3, r3
 8012b10:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012b14:	d10c      	bne.n	8012b30 <etharp_input+0x4c>
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8012b16:	693b      	ldr	r3, [r7, #16]
 8012b18:	791b      	ldrb	r3, [r3, #4]
  if ((hdr->hwtype != PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET)) ||
 8012b1a:	2b06      	cmp	r3, #6
 8012b1c:	d108      	bne.n	8012b30 <etharp_input+0x4c>
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8012b1e:	693b      	ldr	r3, [r7, #16]
 8012b20:	795b      	ldrb	r3, [r3, #5]
      (hdr->hwlen != ETH_HWADDR_LEN) ||
 8012b22:	2b04      	cmp	r3, #4
 8012b24:	d104      	bne.n	8012b30 <etharp_input+0x4c>
      (hdr->proto != PP_HTONS(ETHTYPE_IP)))  {
 8012b26:	693b      	ldr	r3, [r7, #16]
 8012b28:	885b      	ldrh	r3, [r3, #2]
 8012b2a:	b29b      	uxth	r3, r3
      (hdr->protolen != sizeof(ip4_addr_t)) ||
 8012b2c:	2b08      	cmp	r3, #8
 8012b2e:	d003      	beq.n	8012b38 <etharp_input+0x54>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING,
                ("etharp_input: packet dropped, wrong hw type, hwlen, proto, protolen or ethernet type (%"U16_F"/%"U16_F"/%"U16_F"/%"U16_F")\n",
                 hdr->hwtype, (u16_t)hdr->hwlen, hdr->proto, (u16_t)hdr->protolen));
    ETHARP_STATS_INC(etharp.proterr);
    ETHARP_STATS_INC(etharp.drop);
    pbuf_free(p);
 8012b30:	6878      	ldr	r0, [r7, #4]
 8012b32:	f7f9 fd89 	bl	800c648 <pbuf_free>
    return;
 8012b36:	e055      	b.n	8012be4 <etharp_input+0x100>
  autoip_arp_reply(netif, hdr);
#endif /* LWIP_AUTOIP */

  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing (not using structure copy which breaks strict-aliasing rules). */
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&sipaddr, &hdr->sipaddr);
 8012b38:	693b      	ldr	r3, [r7, #16]
 8012b3a:	330e      	adds	r3, #14
 8012b3c:	681b      	ldr	r3, [r3, #0]
 8012b3e:	60fb      	str	r3, [r7, #12]
  IPADDR_WORDALIGNED_COPY_TO_IP4_ADDR_T(&dipaddr, &hdr->dipaddr);
 8012b40:	693b      	ldr	r3, [r7, #16]
 8012b42:	3318      	adds	r3, #24
 8012b44:	681b      	ldr	r3, [r3, #0]
 8012b46:	60bb      	str	r3, [r7, #8]

  /* this interface is not configured? */
  if (ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 8012b48:	683b      	ldr	r3, [r7, #0]
 8012b4a:	3304      	adds	r3, #4
 8012b4c:	681b      	ldr	r3, [r3, #0]
 8012b4e:	2b00      	cmp	r3, #0
 8012b50:	d102      	bne.n	8012b58 <etharp_input+0x74>
    for_us = 0;
 8012b52:	2300      	movs	r3, #0
 8012b54:	75fb      	strb	r3, [r7, #23]
 8012b56:	e009      	b.n	8012b6c <etharp_input+0x88>
  } else {
    /* ARP packet directed to us? */
    for_us = (u8_t)ip4_addr_cmp(&dipaddr, netif_ip4_addr(netif));
 8012b58:	68ba      	ldr	r2, [r7, #8]
 8012b5a:	683b      	ldr	r3, [r7, #0]
 8012b5c:	3304      	adds	r3, #4
 8012b5e:	681b      	ldr	r3, [r3, #0]
 8012b60:	429a      	cmp	r2, r3
 8012b62:	bf0c      	ite	eq
 8012b64:	2301      	moveq	r3, #1
 8012b66:	2300      	movne	r3, #0
 8012b68:	b2db      	uxtb	r3, r3
 8012b6a:	75fb      	strb	r3, [r7, #23]
  /* ARP message directed to us?
      -> add IP address in ARP cache; assume requester wants to talk to us,
         can result in directly sending the queued packets for this host.
     ARP message not directed to us?
      ->  update the source IP address in the cache, if present */
  etharp_update_arp_entry(netif, &sipaddr, &(hdr->shwaddr),
 8012b6c:	693b      	ldr	r3, [r7, #16]
 8012b6e:	f103 0208 	add.w	r2, r3, #8
 8012b72:	7dfb      	ldrb	r3, [r7, #23]
 8012b74:	2b00      	cmp	r3, #0
 8012b76:	d001      	beq.n	8012b7c <etharp_input+0x98>
 8012b78:	2301      	movs	r3, #1
 8012b7a:	e000      	b.n	8012b7e <etharp_input+0x9a>
 8012b7c:	2302      	movs	r3, #2
 8012b7e:	f107 010c 	add.w	r1, r7, #12
 8012b82:	6838      	ldr	r0, [r7, #0]
 8012b84:	f7ff fed8 	bl	8012938 <etharp_update_arp_entry>
                          for_us ? ETHARP_FLAG_TRY_HARD : ETHARP_FLAG_FIND_ONLY);

  /* now act on the message itself */
  switch (hdr->opcode) {
 8012b88:	693b      	ldr	r3, [r7, #16]
 8012b8a:	88db      	ldrh	r3, [r3, #6]
 8012b8c:	b29b      	uxth	r3, r3
 8012b8e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012b92:	d003      	beq.n	8012b9c <etharp_input+0xb8>
 8012b94:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012b98:	d01e      	beq.n	8012bd8 <etharp_input+0xf4>
#endif /* (LWIP_DHCP && DHCP_DOES_ARP_CHECK) */
      break;
    default:
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_input: ARP unknown opcode type %"S16_F"\n", lwip_htons(hdr->opcode)));
      ETHARP_STATS_INC(etharp.err);
      break;
 8012b9a:	e020      	b.n	8012bde <etharp_input+0xfa>
      if (for_us) {
 8012b9c:	7dfb      	ldrb	r3, [r7, #23]
 8012b9e:	2b00      	cmp	r3, #0
 8012ba0:	d01c      	beq.n	8012bdc <etharp_input+0xf8>
                   (struct eth_addr *)netif->hwaddr, &hdr->shwaddr,
 8012ba2:	683b      	ldr	r3, [r7, #0]
 8012ba4:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 8012ba8:	693b      	ldr	r3, [r7, #16]
 8012baa:	f103 0408 	add.w	r4, r3, #8
                   (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif),
 8012bae:	683b      	ldr	r3, [r7, #0]
 8012bb0:	f103 0526 	add.w	r5, r3, #38	@ 0x26
 8012bb4:	683b      	ldr	r3, [r7, #0]
 8012bb6:	3304      	adds	r3, #4
                   &hdr->shwaddr, &sipaddr,
 8012bb8:	693a      	ldr	r2, [r7, #16]
 8012bba:	3208      	adds	r2, #8
        etharp_raw(netif,
 8012bbc:	2102      	movs	r1, #2
 8012bbe:	9103      	str	r1, [sp, #12]
 8012bc0:	f107 010c 	add.w	r1, r7, #12
 8012bc4:	9102      	str	r1, [sp, #8]
 8012bc6:	9201      	str	r2, [sp, #4]
 8012bc8:	9300      	str	r3, [sp, #0]
 8012bca:	462b      	mov	r3, r5
 8012bcc:	4622      	mov	r2, r4
 8012bce:	4601      	mov	r1, r0
 8012bd0:	6838      	ldr	r0, [r7, #0]
 8012bd2:	f000 faeb 	bl	80131ac <etharp_raw>
      break;
 8012bd6:	e001      	b.n	8012bdc <etharp_input+0xf8>
      break;
 8012bd8:	bf00      	nop
 8012bda:	e000      	b.n	8012bde <etharp_input+0xfa>
      break;
 8012bdc:	bf00      	nop
  }
  /* free ARP packet */
  pbuf_free(p);
 8012bde:	6878      	ldr	r0, [r7, #4]
 8012be0:	f7f9 fd32 	bl	800c648 <pbuf_free>
}
 8012be4:	3718      	adds	r7, #24
 8012be6:	46bd      	mov	sp, r7
 8012be8:	bdb0      	pop	{r4, r5, r7, pc}
 8012bea:	bf00      	nop
 8012bec:	080180c4 	.word	0x080180c4
 8012bf0:	08018214 	.word	0x08018214
 8012bf4:	0801813c 	.word	0x0801813c

08012bf8 <etharp_output_to_arp_index>:
/** Just a small helper function that sends a pbuf to an ethernet address
 * in the arp_table specified by the index 'arp_idx'.
 */
static err_t
etharp_output_to_arp_index(struct netif *netif, struct pbuf *q, netif_addr_idx_t arp_idx)
{
 8012bf8:	b580      	push	{r7, lr}
 8012bfa:	b086      	sub	sp, #24
 8012bfc:	af02      	add	r7, sp, #8
 8012bfe:	60f8      	str	r0, [r7, #12]
 8012c00:	60b9      	str	r1, [r7, #8]
 8012c02:	4613      	mov	r3, r2
 8012c04:	71fb      	strb	r3, [r7, #7]
  LWIP_ASSERT("arp_table[arp_idx].state >= ETHARP_STATE_STABLE",
 8012c06:	79fa      	ldrb	r2, [r7, #7]
 8012c08:	4944      	ldr	r1, [pc, #272]	@ (8012d1c <etharp_output_to_arp_index+0x124>)
 8012c0a:	4613      	mov	r3, r2
 8012c0c:	005b      	lsls	r3, r3, #1
 8012c0e:	4413      	add	r3, r2
 8012c10:	00db      	lsls	r3, r3, #3
 8012c12:	440b      	add	r3, r1
 8012c14:	3314      	adds	r3, #20
 8012c16:	781b      	ldrb	r3, [r3, #0]
 8012c18:	2b01      	cmp	r3, #1
 8012c1a:	d806      	bhi.n	8012c2a <etharp_output_to_arp_index+0x32>
 8012c1c:	4b40      	ldr	r3, [pc, #256]	@ (8012d20 <etharp_output_to_arp_index+0x128>)
 8012c1e:	f240 22ee 	movw	r2, #750	@ 0x2ee
 8012c22:	4940      	ldr	r1, [pc, #256]	@ (8012d24 <etharp_output_to_arp_index+0x12c>)
 8012c24:	4840      	ldr	r0, [pc, #256]	@ (8012d28 <etharp_output_to_arp_index+0x130>)
 8012c26:	f002 f913 	bl	8014e50 <iprintf>
              arp_table[arp_idx].state >= ETHARP_STATE_STABLE);
  /* if arp table entry is about to expire: re-request it,
     but only if its state is ETHARP_STATE_STABLE to prevent flooding the
     network with ARP requests if this address is used frequently. */
  if (arp_table[arp_idx].state == ETHARP_STATE_STABLE) {
 8012c2a:	79fa      	ldrb	r2, [r7, #7]
 8012c2c:	493b      	ldr	r1, [pc, #236]	@ (8012d1c <etharp_output_to_arp_index+0x124>)
 8012c2e:	4613      	mov	r3, r2
 8012c30:	005b      	lsls	r3, r3, #1
 8012c32:	4413      	add	r3, r2
 8012c34:	00db      	lsls	r3, r3, #3
 8012c36:	440b      	add	r3, r1
 8012c38:	3314      	adds	r3, #20
 8012c3a:	781b      	ldrb	r3, [r3, #0]
 8012c3c:	2b02      	cmp	r3, #2
 8012c3e:	d153      	bne.n	8012ce8 <etharp_output_to_arp_index+0xf0>
    if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_BROADCAST) {
 8012c40:	79fa      	ldrb	r2, [r7, #7]
 8012c42:	4936      	ldr	r1, [pc, #216]	@ (8012d1c <etharp_output_to_arp_index+0x124>)
 8012c44:	4613      	mov	r3, r2
 8012c46:	005b      	lsls	r3, r3, #1
 8012c48:	4413      	add	r3, r2
 8012c4a:	00db      	lsls	r3, r3, #3
 8012c4c:	440b      	add	r3, r1
 8012c4e:	3312      	adds	r3, #18
 8012c50:	881b      	ldrh	r3, [r3, #0]
 8012c52:	f5b3 7f8e 	cmp.w	r3, #284	@ 0x11c
 8012c56:	d919      	bls.n	8012c8c <etharp_output_to_arp_index+0x94>
      /* issue a standard request using broadcast */
      if (etharp_request(netif, &arp_table[arp_idx].ipaddr) == ERR_OK) {
 8012c58:	79fa      	ldrb	r2, [r7, #7]
 8012c5a:	4613      	mov	r3, r2
 8012c5c:	005b      	lsls	r3, r3, #1
 8012c5e:	4413      	add	r3, r2
 8012c60:	00db      	lsls	r3, r3, #3
 8012c62:	4a2e      	ldr	r2, [pc, #184]	@ (8012d1c <etharp_output_to_arp_index+0x124>)
 8012c64:	4413      	add	r3, r2
 8012c66:	3304      	adds	r3, #4
 8012c68:	4619      	mov	r1, r3
 8012c6a:	68f8      	ldr	r0, [r7, #12]
 8012c6c:	f000 fb4c 	bl	8013308 <etharp_request>
 8012c70:	4603      	mov	r3, r0
 8012c72:	2b00      	cmp	r3, #0
 8012c74:	d138      	bne.n	8012ce8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8012c76:	79fa      	ldrb	r2, [r7, #7]
 8012c78:	4928      	ldr	r1, [pc, #160]	@ (8012d1c <etharp_output_to_arp_index+0x124>)
 8012c7a:	4613      	mov	r3, r2
 8012c7c:	005b      	lsls	r3, r3, #1
 8012c7e:	4413      	add	r3, r2
 8012c80:	00db      	lsls	r3, r3, #3
 8012c82:	440b      	add	r3, r1
 8012c84:	3314      	adds	r3, #20
 8012c86:	2203      	movs	r2, #3
 8012c88:	701a      	strb	r2, [r3, #0]
 8012c8a:	e02d      	b.n	8012ce8 <etharp_output_to_arp_index+0xf0>
      }
    } else if (arp_table[arp_idx].ctime >= ARP_AGE_REREQUEST_USED_UNICAST) {
 8012c8c:	79fa      	ldrb	r2, [r7, #7]
 8012c8e:	4923      	ldr	r1, [pc, #140]	@ (8012d1c <etharp_output_to_arp_index+0x124>)
 8012c90:	4613      	mov	r3, r2
 8012c92:	005b      	lsls	r3, r3, #1
 8012c94:	4413      	add	r3, r2
 8012c96:	00db      	lsls	r3, r3, #3
 8012c98:	440b      	add	r3, r1
 8012c9a:	3312      	adds	r3, #18
 8012c9c:	881b      	ldrh	r3, [r3, #0]
 8012c9e:	f5b3 7f87 	cmp.w	r3, #270	@ 0x10e
 8012ca2:	d321      	bcc.n	8012ce8 <etharp_output_to_arp_index+0xf0>
      /* issue a unicast request (for 15 seconds) to prevent unnecessary broadcast */
      if (etharp_request_dst(netif, &arp_table[arp_idx].ipaddr, &arp_table[arp_idx].ethaddr) == ERR_OK) {
 8012ca4:	79fa      	ldrb	r2, [r7, #7]
 8012ca6:	4613      	mov	r3, r2
 8012ca8:	005b      	lsls	r3, r3, #1
 8012caa:	4413      	add	r3, r2
 8012cac:	00db      	lsls	r3, r3, #3
 8012cae:	4a1b      	ldr	r2, [pc, #108]	@ (8012d1c <etharp_output_to_arp_index+0x124>)
 8012cb0:	4413      	add	r3, r2
 8012cb2:	1d19      	adds	r1, r3, #4
 8012cb4:	79fa      	ldrb	r2, [r7, #7]
 8012cb6:	4613      	mov	r3, r2
 8012cb8:	005b      	lsls	r3, r3, #1
 8012cba:	4413      	add	r3, r2
 8012cbc:	00db      	lsls	r3, r3, #3
 8012cbe:	3308      	adds	r3, #8
 8012cc0:	4a16      	ldr	r2, [pc, #88]	@ (8012d1c <etharp_output_to_arp_index+0x124>)
 8012cc2:	4413      	add	r3, r2
 8012cc4:	3304      	adds	r3, #4
 8012cc6:	461a      	mov	r2, r3
 8012cc8:	68f8      	ldr	r0, [r7, #12]
 8012cca:	f000 fafb 	bl	80132c4 <etharp_request_dst>
 8012cce:	4603      	mov	r3, r0
 8012cd0:	2b00      	cmp	r3, #0
 8012cd2:	d109      	bne.n	8012ce8 <etharp_output_to_arp_index+0xf0>
        arp_table[arp_idx].state = ETHARP_STATE_STABLE_REREQUESTING_1;
 8012cd4:	79fa      	ldrb	r2, [r7, #7]
 8012cd6:	4911      	ldr	r1, [pc, #68]	@ (8012d1c <etharp_output_to_arp_index+0x124>)
 8012cd8:	4613      	mov	r3, r2
 8012cda:	005b      	lsls	r3, r3, #1
 8012cdc:	4413      	add	r3, r2
 8012cde:	00db      	lsls	r3, r3, #3
 8012ce0:	440b      	add	r3, r1
 8012ce2:	3314      	adds	r3, #20
 8012ce4:	2203      	movs	r2, #3
 8012ce6:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), &arp_table[arp_idx].ethaddr, ETHTYPE_IP);
 8012ce8:	68fb      	ldr	r3, [r7, #12]
 8012cea:	f103 0126 	add.w	r1, r3, #38	@ 0x26
 8012cee:	79fa      	ldrb	r2, [r7, #7]
 8012cf0:	4613      	mov	r3, r2
 8012cf2:	005b      	lsls	r3, r3, #1
 8012cf4:	4413      	add	r3, r2
 8012cf6:	00db      	lsls	r3, r3, #3
 8012cf8:	3308      	adds	r3, #8
 8012cfa:	4a08      	ldr	r2, [pc, #32]	@ (8012d1c <etharp_output_to_arp_index+0x124>)
 8012cfc:	4413      	add	r3, r2
 8012cfe:	3304      	adds	r3, #4
 8012d00:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8012d04:	9200      	str	r2, [sp, #0]
 8012d06:	460a      	mov	r2, r1
 8012d08:	68b9      	ldr	r1, [r7, #8]
 8012d0a:	68f8      	ldr	r0, [r7, #12]
 8012d0c:	f001 fe66 	bl	80149dc <ethernet_output>
 8012d10:	4603      	mov	r3, r0
}
 8012d12:	4618      	mov	r0, r3
 8012d14:	3710      	adds	r7, #16
 8012d16:	46bd      	mov	sp, r7
 8012d18:	bd80      	pop	{r7, pc}
 8012d1a:	bf00      	nop
 8012d1c:	24007d98 	.word	0x24007d98
 8012d20:	080180c4 	.word	0x080180c4
 8012d24:	08018234 	.word	0x08018234
 8012d28:	0801813c 	.word	0x0801813c

08012d2c <etharp_output>:
 * - ERR_RTE No route to destination (no gateway to external networks),
 * or the return type of either etharp_query() or ethernet_output().
 */
err_t
etharp_output(struct netif *netif, struct pbuf *q, const ip4_addr_t *ipaddr)
{
 8012d2c:	b580      	push	{r7, lr}
 8012d2e:	b08a      	sub	sp, #40	@ 0x28
 8012d30:	af02      	add	r7, sp, #8
 8012d32:	60f8      	str	r0, [r7, #12]
 8012d34:	60b9      	str	r1, [r7, #8]
 8012d36:	607a      	str	r2, [r7, #4]
  const struct eth_addr *dest;
  struct eth_addr mcastaddr;
  const ip4_addr_t *dst_addr = ipaddr;
 8012d38:	687b      	ldr	r3, [r7, #4]
 8012d3a:	61bb      	str	r3, [r7, #24]

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_ASSERT("netif != NULL", netif != NULL);
 8012d3c:	68fb      	ldr	r3, [r7, #12]
 8012d3e:	2b00      	cmp	r3, #0
 8012d40:	d106      	bne.n	8012d50 <etharp_output+0x24>
 8012d42:	4b73      	ldr	r3, [pc, #460]	@ (8012f10 <etharp_output+0x1e4>)
 8012d44:	f240 321e 	movw	r2, #798	@ 0x31e
 8012d48:	4972      	ldr	r1, [pc, #456]	@ (8012f14 <etharp_output+0x1e8>)
 8012d4a:	4873      	ldr	r0, [pc, #460]	@ (8012f18 <etharp_output+0x1ec>)
 8012d4c:	f002 f880 	bl	8014e50 <iprintf>
  LWIP_ASSERT("q != NULL", q != NULL);
 8012d50:	68bb      	ldr	r3, [r7, #8]
 8012d52:	2b00      	cmp	r3, #0
 8012d54:	d106      	bne.n	8012d64 <etharp_output+0x38>
 8012d56:	4b6e      	ldr	r3, [pc, #440]	@ (8012f10 <etharp_output+0x1e4>)
 8012d58:	f240 321f 	movw	r2, #799	@ 0x31f
 8012d5c:	496f      	ldr	r1, [pc, #444]	@ (8012f1c <etharp_output+0x1f0>)
 8012d5e:	486e      	ldr	r0, [pc, #440]	@ (8012f18 <etharp_output+0x1ec>)
 8012d60:	f002 f876 	bl	8014e50 <iprintf>
  LWIP_ASSERT("ipaddr != NULL", ipaddr != NULL);
 8012d64:	687b      	ldr	r3, [r7, #4]
 8012d66:	2b00      	cmp	r3, #0
 8012d68:	d106      	bne.n	8012d78 <etharp_output+0x4c>
 8012d6a:	4b69      	ldr	r3, [pc, #420]	@ (8012f10 <etharp_output+0x1e4>)
 8012d6c:	f44f 7248 	mov.w	r2, #800	@ 0x320
 8012d70:	496b      	ldr	r1, [pc, #428]	@ (8012f20 <etharp_output+0x1f4>)
 8012d72:	4869      	ldr	r0, [pc, #420]	@ (8012f18 <etharp_output+0x1ec>)
 8012d74:	f002 f86c 	bl	8014e50 <iprintf>

  /* Determine on destination hardware address. Broadcasts and multicasts
   * are special, other IP addresses are looked up in the ARP table. */

  /* broadcast destination IP address? */
  if (ip4_addr_isbroadcast(ipaddr, netif)) {
 8012d78:	687b      	ldr	r3, [r7, #4]
 8012d7a:	681b      	ldr	r3, [r3, #0]
 8012d7c:	68f9      	ldr	r1, [r7, #12]
 8012d7e:	4618      	mov	r0, r3
 8012d80:	f000 ff1e 	bl	8013bc0 <ip4_addr_isbroadcast_u32>
 8012d84:	4603      	mov	r3, r0
 8012d86:	2b00      	cmp	r3, #0
 8012d88:	d002      	beq.n	8012d90 <etharp_output+0x64>
    /* broadcast on Ethernet also */
    dest = (const struct eth_addr *)&ethbroadcast;
 8012d8a:	4b66      	ldr	r3, [pc, #408]	@ (8012f24 <etharp_output+0x1f8>)
 8012d8c:	61fb      	str	r3, [r7, #28]
 8012d8e:	e0af      	b.n	8012ef0 <etharp_output+0x1c4>
    /* multicast destination IP address? */
  } else if (ip4_addr_ismulticast(ipaddr)) {
 8012d90:	687b      	ldr	r3, [r7, #4]
 8012d92:	681b      	ldr	r3, [r3, #0]
 8012d94:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8012d98:	2be0      	cmp	r3, #224	@ 0xe0
 8012d9a:	d118      	bne.n	8012dce <etharp_output+0xa2>
    /* Hash IP multicast address to MAC address.*/
    mcastaddr.addr[0] = LL_IP4_MULTICAST_ADDR_0;
 8012d9c:	2301      	movs	r3, #1
 8012d9e:	743b      	strb	r3, [r7, #16]
    mcastaddr.addr[1] = LL_IP4_MULTICAST_ADDR_1;
 8012da0:	2300      	movs	r3, #0
 8012da2:	747b      	strb	r3, [r7, #17]
    mcastaddr.addr[2] = LL_IP4_MULTICAST_ADDR_2;
 8012da4:	235e      	movs	r3, #94	@ 0x5e
 8012da6:	74bb      	strb	r3, [r7, #18]
    mcastaddr.addr[3] = ip4_addr2(ipaddr) & 0x7f;
 8012da8:	687b      	ldr	r3, [r7, #4]
 8012daa:	3301      	adds	r3, #1
 8012dac:	781b      	ldrb	r3, [r3, #0]
 8012dae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012db2:	b2db      	uxtb	r3, r3
 8012db4:	74fb      	strb	r3, [r7, #19]
    mcastaddr.addr[4] = ip4_addr3(ipaddr);
 8012db6:	687b      	ldr	r3, [r7, #4]
 8012db8:	3302      	adds	r3, #2
 8012dba:	781b      	ldrb	r3, [r3, #0]
 8012dbc:	753b      	strb	r3, [r7, #20]
    mcastaddr.addr[5] = ip4_addr4(ipaddr);
 8012dbe:	687b      	ldr	r3, [r7, #4]
 8012dc0:	3303      	adds	r3, #3
 8012dc2:	781b      	ldrb	r3, [r3, #0]
 8012dc4:	757b      	strb	r3, [r7, #21]
    /* destination Ethernet address is multicast */
    dest = &mcastaddr;
 8012dc6:	f107 0310 	add.w	r3, r7, #16
 8012dca:	61fb      	str	r3, [r7, #28]
 8012dcc:	e090      	b.n	8012ef0 <etharp_output+0x1c4>
    /* unicast destination IP address? */
  } else {
    netif_addr_idx_t i;
    /* outside local network? if so, this can neither be a global broadcast nor
       a subnet broadcast. */
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8012dce:	687b      	ldr	r3, [r7, #4]
 8012dd0:	681a      	ldr	r2, [r3, #0]
 8012dd2:	68fb      	ldr	r3, [r7, #12]
 8012dd4:	3304      	adds	r3, #4
 8012dd6:	681b      	ldr	r3, [r3, #0]
 8012dd8:	405a      	eors	r2, r3
 8012dda:	68fb      	ldr	r3, [r7, #12]
 8012ddc:	3308      	adds	r3, #8
 8012dde:	681b      	ldr	r3, [r3, #0]
 8012de0:	4013      	ands	r3, r2
 8012de2:	2b00      	cmp	r3, #0
 8012de4:	d012      	beq.n	8012e0c <etharp_output+0xe0>
        !ip4_addr_islinklocal(ipaddr)) {
 8012de6:	687b      	ldr	r3, [r7, #4]
 8012de8:	681b      	ldr	r3, [r3, #0]
 8012dea:	b29b      	uxth	r3, r3
    if (!ip4_addr_netcmp(ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif)) &&
 8012dec:	f64f 62a9 	movw	r2, #65193	@ 0xfea9
 8012df0:	4293      	cmp	r3, r2
 8012df2:	d00b      	beq.n	8012e0c <etharp_output+0xe0>
        dst_addr = LWIP_HOOK_ETHARP_GET_GW(netif, ipaddr);
        if (dst_addr == NULL)
#endif /* LWIP_HOOK_ETHARP_GET_GW */
        {
          /* interface has default gateway? */
          if (!ip4_addr_isany_val(*netif_ip4_gw(netif))) {
 8012df4:	68fb      	ldr	r3, [r7, #12]
 8012df6:	330c      	adds	r3, #12
 8012df8:	681b      	ldr	r3, [r3, #0]
 8012dfa:	2b00      	cmp	r3, #0
 8012dfc:	d003      	beq.n	8012e06 <etharp_output+0xda>
            /* send to hardware address of default gateway IP address */
            dst_addr = netif_ip4_gw(netif);
 8012dfe:	68fb      	ldr	r3, [r7, #12]
 8012e00:	330c      	adds	r3, #12
 8012e02:	61bb      	str	r3, [r7, #24]
 8012e04:	e002      	b.n	8012e0c <etharp_output+0xe0>
            /* no default gateway available */
          } else {
            /* no route to destination error (default gateway missing) */
            return ERR_RTE;
 8012e06:	f06f 0303 	mvn.w	r3, #3
 8012e0a:	e07d      	b.n	8012f08 <etharp_output+0x1dc>
    if (netif->hints != NULL) {
      /* per-pcb cached entry was given */
      netif_addr_idx_t etharp_cached_entry = netif->hints->addr_hint;
      if (etharp_cached_entry < ARP_TABLE_SIZE) {
#endif /* LWIP_NETIF_HWADDRHINT */
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8012e0c:	4b46      	ldr	r3, [pc, #280]	@ (8012f28 <etharp_output+0x1fc>)
 8012e0e:	781b      	ldrb	r3, [r3, #0]
 8012e10:	4619      	mov	r1, r3
 8012e12:	4a46      	ldr	r2, [pc, #280]	@ (8012f2c <etharp_output+0x200>)
 8012e14:	460b      	mov	r3, r1
 8012e16:	005b      	lsls	r3, r3, #1
 8012e18:	440b      	add	r3, r1
 8012e1a:	00db      	lsls	r3, r3, #3
 8012e1c:	4413      	add	r3, r2
 8012e1e:	3314      	adds	r3, #20
 8012e20:	781b      	ldrb	r3, [r3, #0]
 8012e22:	2b01      	cmp	r3, #1
 8012e24:	d925      	bls.n	8012e72 <etharp_output+0x146>
#if ETHARP_TABLE_MATCH_NETIF
            (arp_table[etharp_cached_entry].netif == netif) &&
 8012e26:	4b40      	ldr	r3, [pc, #256]	@ (8012f28 <etharp_output+0x1fc>)
 8012e28:	781b      	ldrb	r3, [r3, #0]
 8012e2a:	4619      	mov	r1, r3
 8012e2c:	4a3f      	ldr	r2, [pc, #252]	@ (8012f2c <etharp_output+0x200>)
 8012e2e:	460b      	mov	r3, r1
 8012e30:	005b      	lsls	r3, r3, #1
 8012e32:	440b      	add	r3, r1
 8012e34:	00db      	lsls	r3, r3, #3
 8012e36:	4413      	add	r3, r2
 8012e38:	3308      	adds	r3, #8
 8012e3a:	681b      	ldr	r3, [r3, #0]
        if ((arp_table[etharp_cached_entry].state >= ETHARP_STATE_STABLE) &&
 8012e3c:	68fa      	ldr	r2, [r7, #12]
 8012e3e:	429a      	cmp	r2, r3
 8012e40:	d117      	bne.n	8012e72 <etharp_output+0x146>
#endif
            (ip4_addr_cmp(dst_addr, &arp_table[etharp_cached_entry].ipaddr))) {
 8012e42:	69bb      	ldr	r3, [r7, #24]
 8012e44:	681a      	ldr	r2, [r3, #0]
 8012e46:	4b38      	ldr	r3, [pc, #224]	@ (8012f28 <etharp_output+0x1fc>)
 8012e48:	781b      	ldrb	r3, [r3, #0]
 8012e4a:	4618      	mov	r0, r3
 8012e4c:	4937      	ldr	r1, [pc, #220]	@ (8012f2c <etharp_output+0x200>)
 8012e4e:	4603      	mov	r3, r0
 8012e50:	005b      	lsls	r3, r3, #1
 8012e52:	4403      	add	r3, r0
 8012e54:	00db      	lsls	r3, r3, #3
 8012e56:	440b      	add	r3, r1
 8012e58:	3304      	adds	r3, #4
 8012e5a:	681b      	ldr	r3, [r3, #0]
            (arp_table[etharp_cached_entry].netif == netif) &&
 8012e5c:	429a      	cmp	r2, r3
 8012e5e:	d108      	bne.n	8012e72 <etharp_output+0x146>
          /* the per-pcb-cached entry is stable and the right one! */
          ETHARP_STATS_INC(etharp.cachehit);
          return etharp_output_to_arp_index(netif, q, etharp_cached_entry);
 8012e60:	4b31      	ldr	r3, [pc, #196]	@ (8012f28 <etharp_output+0x1fc>)
 8012e62:	781b      	ldrb	r3, [r3, #0]
 8012e64:	461a      	mov	r2, r3
 8012e66:	68b9      	ldr	r1, [r7, #8]
 8012e68:	68f8      	ldr	r0, [r7, #12]
 8012e6a:	f7ff fec5 	bl	8012bf8 <etharp_output_to_arp_index>
 8012e6e:	4603      	mov	r3, r0
 8012e70:	e04a      	b.n	8012f08 <etharp_output+0x1dc>
    }
#endif /* LWIP_NETIF_HWADDRHINT */

    /* find stable entry: do this here since this is a critical path for
       throughput and etharp_find_entry() is kind of slow */
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8012e72:	2300      	movs	r3, #0
 8012e74:	75fb      	strb	r3, [r7, #23]
 8012e76:	e031      	b.n	8012edc <etharp_output+0x1b0>
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8012e78:	7dfa      	ldrb	r2, [r7, #23]
 8012e7a:	492c      	ldr	r1, [pc, #176]	@ (8012f2c <etharp_output+0x200>)
 8012e7c:	4613      	mov	r3, r2
 8012e7e:	005b      	lsls	r3, r3, #1
 8012e80:	4413      	add	r3, r2
 8012e82:	00db      	lsls	r3, r3, #3
 8012e84:	440b      	add	r3, r1
 8012e86:	3314      	adds	r3, #20
 8012e88:	781b      	ldrb	r3, [r3, #0]
 8012e8a:	2b01      	cmp	r3, #1
 8012e8c:	d923      	bls.n	8012ed6 <etharp_output+0x1aa>
#if ETHARP_TABLE_MATCH_NETIF
          (arp_table[i].netif == netif) &&
 8012e8e:	7dfa      	ldrb	r2, [r7, #23]
 8012e90:	4926      	ldr	r1, [pc, #152]	@ (8012f2c <etharp_output+0x200>)
 8012e92:	4613      	mov	r3, r2
 8012e94:	005b      	lsls	r3, r3, #1
 8012e96:	4413      	add	r3, r2
 8012e98:	00db      	lsls	r3, r3, #3
 8012e9a:	440b      	add	r3, r1
 8012e9c:	3308      	adds	r3, #8
 8012e9e:	681b      	ldr	r3, [r3, #0]
      if ((arp_table[i].state >= ETHARP_STATE_STABLE) &&
 8012ea0:	68fa      	ldr	r2, [r7, #12]
 8012ea2:	429a      	cmp	r2, r3
 8012ea4:	d117      	bne.n	8012ed6 <etharp_output+0x1aa>
#endif
          (ip4_addr_cmp(dst_addr, &arp_table[i].ipaddr))) {
 8012ea6:	69bb      	ldr	r3, [r7, #24]
 8012ea8:	6819      	ldr	r1, [r3, #0]
 8012eaa:	7dfa      	ldrb	r2, [r7, #23]
 8012eac:	481f      	ldr	r0, [pc, #124]	@ (8012f2c <etharp_output+0x200>)
 8012eae:	4613      	mov	r3, r2
 8012eb0:	005b      	lsls	r3, r3, #1
 8012eb2:	4413      	add	r3, r2
 8012eb4:	00db      	lsls	r3, r3, #3
 8012eb6:	4403      	add	r3, r0
 8012eb8:	3304      	adds	r3, #4
 8012eba:	681b      	ldr	r3, [r3, #0]
          (arp_table[i].netif == netif) &&
 8012ebc:	4299      	cmp	r1, r3
 8012ebe:	d10a      	bne.n	8012ed6 <etharp_output+0x1aa>
        /* found an existing, stable entry */
        ETHARP_SET_ADDRHINT(netif, i);
 8012ec0:	4a19      	ldr	r2, [pc, #100]	@ (8012f28 <etharp_output+0x1fc>)
 8012ec2:	7dfb      	ldrb	r3, [r7, #23]
 8012ec4:	7013      	strb	r3, [r2, #0]
        return etharp_output_to_arp_index(netif, q, i);
 8012ec6:	7dfb      	ldrb	r3, [r7, #23]
 8012ec8:	461a      	mov	r2, r3
 8012eca:	68b9      	ldr	r1, [r7, #8]
 8012ecc:	68f8      	ldr	r0, [r7, #12]
 8012ece:	f7ff fe93 	bl	8012bf8 <etharp_output_to_arp_index>
 8012ed2:	4603      	mov	r3, r0
 8012ed4:	e018      	b.n	8012f08 <etharp_output+0x1dc>
    for (i = 0; i < ARP_TABLE_SIZE; i++) {
 8012ed6:	7dfb      	ldrb	r3, [r7, #23]
 8012ed8:	3301      	adds	r3, #1
 8012eda:	75fb      	strb	r3, [r7, #23]
 8012edc:	7dfb      	ldrb	r3, [r7, #23]
 8012ede:	2b09      	cmp	r3, #9
 8012ee0:	d9ca      	bls.n	8012e78 <etharp_output+0x14c>
      }
    }
    /* no stable entry found, use the (slower) query function:
       queue on destination Ethernet address belonging to ipaddr */
    return etharp_query(netif, dst_addr, q);
 8012ee2:	68ba      	ldr	r2, [r7, #8]
 8012ee4:	69b9      	ldr	r1, [r7, #24]
 8012ee6:	68f8      	ldr	r0, [r7, #12]
 8012ee8:	f000 f822 	bl	8012f30 <etharp_query>
 8012eec:	4603      	mov	r3, r0
 8012eee:	e00b      	b.n	8012f08 <etharp_output+0x1dc>
  }

  /* continuation for multicast/broadcast destinations */
  /* obtain source Ethernet address of the given interface */
  /* send packet directly on the link */
  return ethernet_output(netif, q, (struct eth_addr *)(netif->hwaddr), dest, ETHTYPE_IP);
 8012ef0:	68fb      	ldr	r3, [r7, #12]
 8012ef2:	f103 0226 	add.w	r2, r3, #38	@ 0x26
 8012ef6:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8012efa:	9300      	str	r3, [sp, #0]
 8012efc:	69fb      	ldr	r3, [r7, #28]
 8012efe:	68b9      	ldr	r1, [r7, #8]
 8012f00:	68f8      	ldr	r0, [r7, #12]
 8012f02:	f001 fd6b 	bl	80149dc <ethernet_output>
 8012f06:	4603      	mov	r3, r0
}
 8012f08:	4618      	mov	r0, r3
 8012f0a:	3720      	adds	r7, #32
 8012f0c:	46bd      	mov	sp, r7
 8012f0e:	bd80      	pop	{r7, pc}
 8012f10:	080180c4 	.word	0x080180c4
 8012f14:	08018214 	.word	0x08018214
 8012f18:	0801813c 	.word	0x0801813c
 8012f1c:	08018264 	.word	0x08018264
 8012f20:	08018204 	.word	0x08018204
 8012f24:	080188dc 	.word	0x080188dc
 8012f28:	24007e88 	.word	0x24007e88
 8012f2c:	24007d98 	.word	0x24007d98

08012f30 <etharp_query>:
 * - ERR_ARG Non-unicast address given, those will not appear in ARP cache.
 *
 */
err_t
etharp_query(struct netif *netif, const ip4_addr_t *ipaddr, struct pbuf *q)
{
 8012f30:	b580      	push	{r7, lr}
 8012f32:	b08c      	sub	sp, #48	@ 0x30
 8012f34:	af02      	add	r7, sp, #8
 8012f36:	60f8      	str	r0, [r7, #12]
 8012f38:	60b9      	str	r1, [r7, #8]
 8012f3a:	607a      	str	r2, [r7, #4]
  struct eth_addr *srcaddr = (struct eth_addr *)netif->hwaddr;
 8012f3c:	68fb      	ldr	r3, [r7, #12]
 8012f3e:	3326      	adds	r3, #38	@ 0x26
 8012f40:	617b      	str	r3, [r7, #20]
  err_t result = ERR_MEM;
 8012f42:	23ff      	movs	r3, #255	@ 0xff
 8012f44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  int is_new_entry = 0;
 8012f48:	2300      	movs	r3, #0
 8012f4a:	623b      	str	r3, [r7, #32]
  s16_t i_err;
  netif_addr_idx_t i;

  /* non-unicast address? */
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8012f4c:	68bb      	ldr	r3, [r7, #8]
 8012f4e:	681b      	ldr	r3, [r3, #0]
 8012f50:	68f9      	ldr	r1, [r7, #12]
 8012f52:	4618      	mov	r0, r3
 8012f54:	f000 fe34 	bl	8013bc0 <ip4_addr_isbroadcast_u32>
 8012f58:	4603      	mov	r3, r0
 8012f5a:	2b00      	cmp	r3, #0
 8012f5c:	d10c      	bne.n	8012f78 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8012f5e:	68bb      	ldr	r3, [r7, #8]
 8012f60:	681b      	ldr	r3, [r3, #0]
 8012f62:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
  if (ip4_addr_isbroadcast(ipaddr, netif) ||
 8012f66:	2be0      	cmp	r3, #224	@ 0xe0
 8012f68:	d006      	beq.n	8012f78 <etharp_query+0x48>
      ip4_addr_ismulticast(ipaddr) ||
 8012f6a:	68bb      	ldr	r3, [r7, #8]
 8012f6c:	2b00      	cmp	r3, #0
 8012f6e:	d003      	beq.n	8012f78 <etharp_query+0x48>
      ip4_addr_isany(ipaddr)) {
 8012f70:	68bb      	ldr	r3, [r7, #8]
 8012f72:	681b      	ldr	r3, [r3, #0]
 8012f74:	2b00      	cmp	r3, #0
 8012f76:	d102      	bne.n	8012f7e <etharp_query+0x4e>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: will not add non-unicast IP address to ARP cache\n"));
    return ERR_ARG;
 8012f78:	f06f 030f 	mvn.w	r3, #15
 8012f7c:	e101      	b.n	8013182 <etharp_query+0x252>
  }

  /* find entry in ARP cache, ask to create entry if queueing packet */
  i_err = etharp_find_entry(ipaddr, ETHARP_FLAG_TRY_HARD, netif);
 8012f7e:	68fa      	ldr	r2, [r7, #12]
 8012f80:	2101      	movs	r1, #1
 8012f82:	68b8      	ldr	r0, [r7, #8]
 8012f84:	f7ff fb60 	bl	8012648 <etharp_find_entry>
 8012f88:	4603      	mov	r3, r0
 8012f8a:	827b      	strh	r3, [r7, #18]

  /* could not find or create entry? */
  if (i_err < 0) {
 8012f8c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012f90:	2b00      	cmp	r3, #0
 8012f92:	da02      	bge.n	8012f9a <etharp_query+0x6a>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not create ARP entry\n"));
    if (q) {
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: packet dropped\n"));
      ETHARP_STATS_INC(etharp.memerr);
    }
    return (err_t)i_err;
 8012f94:	8a7b      	ldrh	r3, [r7, #18]
 8012f96:	b25b      	sxtb	r3, r3
 8012f98:	e0f3      	b.n	8013182 <etharp_query+0x252>
  }
  LWIP_ASSERT("type overflow", (size_t)i_err < NETIF_ADDR_IDX_MAX);
 8012f9a:	8a7b      	ldrh	r3, [r7, #18]
 8012f9c:	2b7e      	cmp	r3, #126	@ 0x7e
 8012f9e:	d906      	bls.n	8012fae <etharp_query+0x7e>
 8012fa0:	4b7a      	ldr	r3, [pc, #488]	@ (801318c <etharp_query+0x25c>)
 8012fa2:	f240 32c1 	movw	r2, #961	@ 0x3c1
 8012fa6:	497a      	ldr	r1, [pc, #488]	@ (8013190 <etharp_query+0x260>)
 8012fa8:	487a      	ldr	r0, [pc, #488]	@ (8013194 <etharp_query+0x264>)
 8012faa:	f001 ff51 	bl	8014e50 <iprintf>
  i = (netif_addr_idx_t)i_err;
 8012fae:	8a7b      	ldrh	r3, [r7, #18]
 8012fb0:	747b      	strb	r3, [r7, #17]

  /* mark a fresh entry as pending (we just sent a request) */
  if (arp_table[i].state == ETHARP_STATE_EMPTY) {
 8012fb2:	7c7a      	ldrb	r2, [r7, #17]
 8012fb4:	4978      	ldr	r1, [pc, #480]	@ (8013198 <etharp_query+0x268>)
 8012fb6:	4613      	mov	r3, r2
 8012fb8:	005b      	lsls	r3, r3, #1
 8012fba:	4413      	add	r3, r2
 8012fbc:	00db      	lsls	r3, r3, #3
 8012fbe:	440b      	add	r3, r1
 8012fc0:	3314      	adds	r3, #20
 8012fc2:	781b      	ldrb	r3, [r3, #0]
 8012fc4:	2b00      	cmp	r3, #0
 8012fc6:	d115      	bne.n	8012ff4 <etharp_query+0xc4>
    is_new_entry = 1;
 8012fc8:	2301      	movs	r3, #1
 8012fca:	623b      	str	r3, [r7, #32]
    arp_table[i].state = ETHARP_STATE_PENDING;
 8012fcc:	7c7a      	ldrb	r2, [r7, #17]
 8012fce:	4972      	ldr	r1, [pc, #456]	@ (8013198 <etharp_query+0x268>)
 8012fd0:	4613      	mov	r3, r2
 8012fd2:	005b      	lsls	r3, r3, #1
 8012fd4:	4413      	add	r3, r2
 8012fd6:	00db      	lsls	r3, r3, #3
 8012fd8:	440b      	add	r3, r1
 8012fda:	3314      	adds	r3, #20
 8012fdc:	2201      	movs	r2, #1
 8012fde:	701a      	strb	r2, [r3, #0]
    /* record network interface for re-sending arp request in etharp_tmr */
    arp_table[i].netif = netif;
 8012fe0:	7c7a      	ldrb	r2, [r7, #17]
 8012fe2:	496d      	ldr	r1, [pc, #436]	@ (8013198 <etharp_query+0x268>)
 8012fe4:	4613      	mov	r3, r2
 8012fe6:	005b      	lsls	r3, r3, #1
 8012fe8:	4413      	add	r3, r2
 8012fea:	00db      	lsls	r3, r3, #3
 8012fec:	440b      	add	r3, r1
 8012fee:	3308      	adds	r3, #8
 8012ff0:	68fa      	ldr	r2, [r7, #12]
 8012ff2:	601a      	str	r2, [r3, #0]
  }

  /* { i is either a STABLE or (new or existing) PENDING entry } */
  LWIP_ASSERT("arp_table[i].state == PENDING or STABLE",
 8012ff4:	7c7a      	ldrb	r2, [r7, #17]
 8012ff6:	4968      	ldr	r1, [pc, #416]	@ (8013198 <etharp_query+0x268>)
 8012ff8:	4613      	mov	r3, r2
 8012ffa:	005b      	lsls	r3, r3, #1
 8012ffc:	4413      	add	r3, r2
 8012ffe:	00db      	lsls	r3, r3, #3
 8013000:	440b      	add	r3, r1
 8013002:	3314      	adds	r3, #20
 8013004:	781b      	ldrb	r3, [r3, #0]
 8013006:	2b01      	cmp	r3, #1
 8013008:	d011      	beq.n	801302e <etharp_query+0xfe>
 801300a:	7c7a      	ldrb	r2, [r7, #17]
 801300c:	4962      	ldr	r1, [pc, #392]	@ (8013198 <etharp_query+0x268>)
 801300e:	4613      	mov	r3, r2
 8013010:	005b      	lsls	r3, r3, #1
 8013012:	4413      	add	r3, r2
 8013014:	00db      	lsls	r3, r3, #3
 8013016:	440b      	add	r3, r1
 8013018:	3314      	adds	r3, #20
 801301a:	781b      	ldrb	r3, [r3, #0]
 801301c:	2b01      	cmp	r3, #1
 801301e:	d806      	bhi.n	801302e <etharp_query+0xfe>
 8013020:	4b5a      	ldr	r3, [pc, #360]	@ (801318c <etharp_query+0x25c>)
 8013022:	f240 32cd 	movw	r2, #973	@ 0x3cd
 8013026:	495d      	ldr	r1, [pc, #372]	@ (801319c <etharp_query+0x26c>)
 8013028:	485a      	ldr	r0, [pc, #360]	@ (8013194 <etharp_query+0x264>)
 801302a:	f001 ff11 	bl	8014e50 <iprintf>
              ((arp_table[i].state == ETHARP_STATE_PENDING) ||
               (arp_table[i].state >= ETHARP_STATE_STABLE)));

  /* do we have a new entry? or an implicit query request? */
  if (is_new_entry || (q == NULL)) {
 801302e:	6a3b      	ldr	r3, [r7, #32]
 8013030:	2b00      	cmp	r3, #0
 8013032:	d102      	bne.n	801303a <etharp_query+0x10a>
 8013034:	687b      	ldr	r3, [r7, #4]
 8013036:	2b00      	cmp	r3, #0
 8013038:	d10c      	bne.n	8013054 <etharp_query+0x124>
    /* try to resolve it; send out ARP request */
    result = etharp_request(netif, ipaddr);
 801303a:	68b9      	ldr	r1, [r7, #8]
 801303c:	68f8      	ldr	r0, [r7, #12]
 801303e:	f000 f963 	bl	8013308 <etharp_request>
 8013042:	4603      	mov	r3, r0
 8013044:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      /* ARP request couldn't be sent */
      /* We don't re-send arp request in etharp_tmr, but we still queue packets,
         since this failure could be temporary, and the next packet calling
         etharp_query again could lead to sending the queued packets. */
    }
    if (q == NULL) {
 8013048:	687b      	ldr	r3, [r7, #4]
 801304a:	2b00      	cmp	r3, #0
 801304c:	d102      	bne.n	8013054 <etharp_query+0x124>
      return result;
 801304e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8013052:	e096      	b.n	8013182 <etharp_query+0x252>
    }
  }

  /* packet given? */
  LWIP_ASSERT("q != NULL", q != NULL);
 8013054:	687b      	ldr	r3, [r7, #4]
 8013056:	2b00      	cmp	r3, #0
 8013058:	d106      	bne.n	8013068 <etharp_query+0x138>
 801305a:	4b4c      	ldr	r3, [pc, #304]	@ (801318c <etharp_query+0x25c>)
 801305c:	f240 32e1 	movw	r2, #993	@ 0x3e1
 8013060:	494f      	ldr	r1, [pc, #316]	@ (80131a0 <etharp_query+0x270>)
 8013062:	484c      	ldr	r0, [pc, #304]	@ (8013194 <etharp_query+0x264>)
 8013064:	f001 fef4 	bl	8014e50 <iprintf>
  /* stable entry? */
  if (arp_table[i].state >= ETHARP_STATE_STABLE) {
 8013068:	7c7a      	ldrb	r2, [r7, #17]
 801306a:	494b      	ldr	r1, [pc, #300]	@ (8013198 <etharp_query+0x268>)
 801306c:	4613      	mov	r3, r2
 801306e:	005b      	lsls	r3, r3, #1
 8013070:	4413      	add	r3, r2
 8013072:	00db      	lsls	r3, r3, #3
 8013074:	440b      	add	r3, r1
 8013076:	3314      	adds	r3, #20
 8013078:	781b      	ldrb	r3, [r3, #0]
 801307a:	2b01      	cmp	r3, #1
 801307c:	d917      	bls.n	80130ae <etharp_query+0x17e>
    /* we have a valid IP->Ethernet address mapping */
    ETHARP_SET_ADDRHINT(netif, i);
 801307e:	4a49      	ldr	r2, [pc, #292]	@ (80131a4 <etharp_query+0x274>)
 8013080:	7c7b      	ldrb	r3, [r7, #17]
 8013082:	7013      	strb	r3, [r2, #0]
    /* send the packet */
    result = ethernet_output(netif, q, srcaddr, &(arp_table[i].ethaddr), ETHTYPE_IP);
 8013084:	7c7a      	ldrb	r2, [r7, #17]
 8013086:	4613      	mov	r3, r2
 8013088:	005b      	lsls	r3, r3, #1
 801308a:	4413      	add	r3, r2
 801308c:	00db      	lsls	r3, r3, #3
 801308e:	3308      	adds	r3, #8
 8013090:	4a41      	ldr	r2, [pc, #260]	@ (8013198 <etharp_query+0x268>)
 8013092:	4413      	add	r3, r2
 8013094:	3304      	adds	r3, #4
 8013096:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 801309a:	9200      	str	r2, [sp, #0]
 801309c:	697a      	ldr	r2, [r7, #20]
 801309e:	6879      	ldr	r1, [r7, #4]
 80130a0:	68f8      	ldr	r0, [r7, #12]
 80130a2:	f001 fc9b 	bl	80149dc <ethernet_output>
 80130a6:	4603      	mov	r3, r0
 80130a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80130ac:	e067      	b.n	801317e <etharp_query+0x24e>
    /* pending entry? (either just created or already pending */
  } else if (arp_table[i].state == ETHARP_STATE_PENDING) {
 80130ae:	7c7a      	ldrb	r2, [r7, #17]
 80130b0:	4939      	ldr	r1, [pc, #228]	@ (8013198 <etharp_query+0x268>)
 80130b2:	4613      	mov	r3, r2
 80130b4:	005b      	lsls	r3, r3, #1
 80130b6:	4413      	add	r3, r2
 80130b8:	00db      	lsls	r3, r3, #3
 80130ba:	440b      	add	r3, r1
 80130bc:	3314      	adds	r3, #20
 80130be:	781b      	ldrb	r3, [r3, #0]
 80130c0:	2b01      	cmp	r3, #1
 80130c2:	d15c      	bne.n	801317e <etharp_query+0x24e>
    /* entry is still pending, queue the given packet 'q' */
    struct pbuf *p;
    int copy_needed = 0;
 80130c4:	2300      	movs	r3, #0
 80130c6:	61bb      	str	r3, [r7, #24]
    /* IF q includes a pbuf that must be copied, copy the whole chain into a
     * new PBUF_RAM. See the definition of PBUF_NEEDS_COPY for details. */
    p = q;
 80130c8:	687b      	ldr	r3, [r7, #4]
 80130ca:	61fb      	str	r3, [r7, #28]
    while (p) {
 80130cc:	e01c      	b.n	8013108 <etharp_query+0x1d8>
      LWIP_ASSERT("no packet queues allowed!", (p->len != p->tot_len) || (p->next == 0));
 80130ce:	69fb      	ldr	r3, [r7, #28]
 80130d0:	895a      	ldrh	r2, [r3, #10]
 80130d2:	69fb      	ldr	r3, [r7, #28]
 80130d4:	891b      	ldrh	r3, [r3, #8]
 80130d6:	429a      	cmp	r2, r3
 80130d8:	d10a      	bne.n	80130f0 <etharp_query+0x1c0>
 80130da:	69fb      	ldr	r3, [r7, #28]
 80130dc:	681b      	ldr	r3, [r3, #0]
 80130de:	2b00      	cmp	r3, #0
 80130e0:	d006      	beq.n	80130f0 <etharp_query+0x1c0>
 80130e2:	4b2a      	ldr	r3, [pc, #168]	@ (801318c <etharp_query+0x25c>)
 80130e4:	f240 32f1 	movw	r2, #1009	@ 0x3f1
 80130e8:	492f      	ldr	r1, [pc, #188]	@ (80131a8 <etharp_query+0x278>)
 80130ea:	482a      	ldr	r0, [pc, #168]	@ (8013194 <etharp_query+0x264>)
 80130ec:	f001 feb0 	bl	8014e50 <iprintf>
      if (PBUF_NEEDS_COPY(p)) {
 80130f0:	69fb      	ldr	r3, [r7, #28]
 80130f2:	7b1b      	ldrb	r3, [r3, #12]
 80130f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80130f8:	2b00      	cmp	r3, #0
 80130fa:	d002      	beq.n	8013102 <etharp_query+0x1d2>
        copy_needed = 1;
 80130fc:	2301      	movs	r3, #1
 80130fe:	61bb      	str	r3, [r7, #24]
        break;
 8013100:	e005      	b.n	801310e <etharp_query+0x1de>
      }
      p = p->next;
 8013102:	69fb      	ldr	r3, [r7, #28]
 8013104:	681b      	ldr	r3, [r3, #0]
 8013106:	61fb      	str	r3, [r7, #28]
    while (p) {
 8013108:	69fb      	ldr	r3, [r7, #28]
 801310a:	2b00      	cmp	r3, #0
 801310c:	d1df      	bne.n	80130ce <etharp_query+0x19e>
    }
    if (copy_needed) {
 801310e:	69bb      	ldr	r3, [r7, #24]
 8013110:	2b00      	cmp	r3, #0
 8013112:	d007      	beq.n	8013124 <etharp_query+0x1f4>
      /* copy the whole packet into new pbufs */
      p = pbuf_clone(PBUF_LINK, PBUF_RAM, q);
 8013114:	687a      	ldr	r2, [r7, #4]
 8013116:	f44f 7120 	mov.w	r1, #640	@ 0x280
 801311a:	200e      	movs	r0, #14
 801311c:	f7f9 fcfc 	bl	800cb18 <pbuf_clone>
 8013120:	61f8      	str	r0, [r7, #28]
 8013122:	e004      	b.n	801312e <etharp_query+0x1fe>
    } else {
      /* referencing the old pbuf is enough */
      p = q;
 8013124:	687b      	ldr	r3, [r7, #4]
 8013126:	61fb      	str	r3, [r7, #28]
      pbuf_ref(p);
 8013128:	69f8      	ldr	r0, [r7, #28]
 801312a:	f7f9 fb33 	bl	800c794 <pbuf_ref>
    }
    /* packet could be taken over? */
    if (p != NULL) {
 801312e:	69fb      	ldr	r3, [r7, #28]
 8013130:	2b00      	cmp	r3, #0
 8013132:	d021      	beq.n	8013178 <etharp_query+0x248>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
        result = ERR_MEM;
      }
#else /* ARP_QUEUEING */
      /* always queue one packet per ARP request only, freeing a previously queued packet */
      if (arp_table[i].q != NULL) {
 8013134:	7c7a      	ldrb	r2, [r7, #17]
 8013136:	4918      	ldr	r1, [pc, #96]	@ (8013198 <etharp_query+0x268>)
 8013138:	4613      	mov	r3, r2
 801313a:	005b      	lsls	r3, r3, #1
 801313c:	4413      	add	r3, r2
 801313e:	00db      	lsls	r3, r3, #3
 8013140:	440b      	add	r3, r1
 8013142:	681b      	ldr	r3, [r3, #0]
 8013144:	2b00      	cmp	r3, #0
 8013146:	d00a      	beq.n	801315e <etharp_query+0x22e>
        LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: dropped previously queued packet %p for ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
        pbuf_free(arp_table[i].q);
 8013148:	7c7a      	ldrb	r2, [r7, #17]
 801314a:	4913      	ldr	r1, [pc, #76]	@ (8013198 <etharp_query+0x268>)
 801314c:	4613      	mov	r3, r2
 801314e:	005b      	lsls	r3, r3, #1
 8013150:	4413      	add	r3, r2
 8013152:	00db      	lsls	r3, r3, #3
 8013154:	440b      	add	r3, r1
 8013156:	681b      	ldr	r3, [r3, #0]
 8013158:	4618      	mov	r0, r3
 801315a:	f7f9 fa75 	bl	800c648 <pbuf_free>
      }
      arp_table[i].q = p;
 801315e:	7c7a      	ldrb	r2, [r7, #17]
 8013160:	490d      	ldr	r1, [pc, #52]	@ (8013198 <etharp_query+0x268>)
 8013162:	4613      	mov	r3, r2
 8013164:	005b      	lsls	r3, r3, #1
 8013166:	4413      	add	r3, r2
 8013168:	00db      	lsls	r3, r3, #3
 801316a:	440b      	add	r3, r1
 801316c:	69fa      	ldr	r2, [r7, #28]
 801316e:	601a      	str	r2, [r3, #0]
      result = ERR_OK;
 8013170:	2300      	movs	r3, #0
 8013172:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8013176:	e002      	b.n	801317e <etharp_query+0x24e>
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: queued packet %p on ARP entry %"U16_F"\n", (void *)q, (u16_t)i));
#endif /* ARP_QUEUEING */
    } else {
      ETHARP_STATS_INC(etharp.memerr);
      LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_query: could not queue a copy of PBUF_REF packet %p (out of memory)\n", (void *)q));
      result = ERR_MEM;
 8013178:	23ff      	movs	r3, #255	@ 0xff
 801317a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    }
  }
  return result;
 801317e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 8013182:	4618      	mov	r0, r3
 8013184:	3728      	adds	r7, #40	@ 0x28
 8013186:	46bd      	mov	sp, r7
 8013188:	bd80      	pop	{r7, pc}
 801318a:	bf00      	nop
 801318c:	080180c4 	.word	0x080180c4
 8013190:	08018270 	.word	0x08018270
 8013194:	0801813c 	.word	0x0801813c
 8013198:	24007d98 	.word	0x24007d98
 801319c:	08018280 	.word	0x08018280
 80131a0:	08018264 	.word	0x08018264
 80131a4:	24007e88 	.word	0x24007e88
 80131a8:	080182a8 	.word	0x080182a8

080131ac <etharp_raw>:
etharp_raw(struct netif *netif, const struct eth_addr *ethsrc_addr,
           const struct eth_addr *ethdst_addr,
           const struct eth_addr *hwsrc_addr, const ip4_addr_t *ipsrc_addr,
           const struct eth_addr *hwdst_addr, const ip4_addr_t *ipdst_addr,
           const u16_t opcode)
{
 80131ac:	b580      	push	{r7, lr}
 80131ae:	b08a      	sub	sp, #40	@ 0x28
 80131b0:	af02      	add	r7, sp, #8
 80131b2:	60f8      	str	r0, [r7, #12]
 80131b4:	60b9      	str	r1, [r7, #8]
 80131b6:	607a      	str	r2, [r7, #4]
 80131b8:	603b      	str	r3, [r7, #0]
  struct pbuf *p;
  err_t result = ERR_OK;
 80131ba:	2300      	movs	r3, #0
 80131bc:	77fb      	strb	r3, [r7, #31]
  struct etharp_hdr *hdr;

  LWIP_ASSERT("netif != NULL", netif != NULL);
 80131be:	68fb      	ldr	r3, [r7, #12]
 80131c0:	2b00      	cmp	r3, #0
 80131c2:	d106      	bne.n	80131d2 <etharp_raw+0x26>
 80131c4:	4b3a      	ldr	r3, [pc, #232]	@ (80132b0 <etharp_raw+0x104>)
 80131c6:	f240 4257 	movw	r2, #1111	@ 0x457
 80131ca:	493a      	ldr	r1, [pc, #232]	@ (80132b4 <etharp_raw+0x108>)
 80131cc:	483a      	ldr	r0, [pc, #232]	@ (80132b8 <etharp_raw+0x10c>)
 80131ce:	f001 fe3f 	bl	8014e50 <iprintf>

  /* allocate a pbuf for the outgoing ARP request packet */
  p = pbuf_alloc(PBUF_LINK, SIZEOF_ETHARP_HDR, PBUF_RAM);
 80131d2:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80131d6:	211c      	movs	r1, #28
 80131d8:	200e      	movs	r0, #14
 80131da:	f7f8 ff53 	bl	800c084 <pbuf_alloc>
 80131de:	61b8      	str	r0, [r7, #24]
  /* could allocate a pbuf for an ARP request? */
  if (p == NULL) {
 80131e0:	69bb      	ldr	r3, [r7, #24]
 80131e2:	2b00      	cmp	r3, #0
 80131e4:	d102      	bne.n	80131ec <etharp_raw+0x40>
    LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
                ("etharp_raw: could not allocate pbuf for ARP request.\n"));
    ETHARP_STATS_INC(etharp.memerr);
    return ERR_MEM;
 80131e6:	f04f 33ff 	mov.w	r3, #4294967295
 80131ea:	e05d      	b.n	80132a8 <etharp_raw+0xfc>
  }
  LWIP_ASSERT("check that first pbuf can hold struct etharp_hdr",
 80131ec:	69bb      	ldr	r3, [r7, #24]
 80131ee:	895b      	ldrh	r3, [r3, #10]
 80131f0:	2b1b      	cmp	r3, #27
 80131f2:	d806      	bhi.n	8013202 <etharp_raw+0x56>
 80131f4:	4b2e      	ldr	r3, [pc, #184]	@ (80132b0 <etharp_raw+0x104>)
 80131f6:	f240 4262 	movw	r2, #1122	@ 0x462
 80131fa:	4930      	ldr	r1, [pc, #192]	@ (80132bc <etharp_raw+0x110>)
 80131fc:	482e      	ldr	r0, [pc, #184]	@ (80132b8 <etharp_raw+0x10c>)
 80131fe:	f001 fe27 	bl	8014e50 <iprintf>
              (p->len >= SIZEOF_ETHARP_HDR));

  hdr = (struct etharp_hdr *)p->payload;
 8013202:	69bb      	ldr	r3, [r7, #24]
 8013204:	685b      	ldr	r3, [r3, #4]
 8013206:	617b      	str	r3, [r7, #20]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_raw: sending raw ARP packet.\n"));
  hdr->opcode = lwip_htons(opcode);
 8013208:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 801320a:	4618      	mov	r0, r3
 801320c:	f7f7 fd86 	bl	800ad1c <lwip_htons>
 8013210:	4603      	mov	r3, r0
 8013212:	461a      	mov	r2, r3
 8013214:	697b      	ldr	r3, [r7, #20]
 8013216:	80da      	strh	r2, [r3, #6]

  LWIP_ASSERT("netif->hwaddr_len must be the same as ETH_HWADDR_LEN for etharp!",
 8013218:	68fb      	ldr	r3, [r7, #12]
 801321a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 801321e:	2b06      	cmp	r3, #6
 8013220:	d006      	beq.n	8013230 <etharp_raw+0x84>
 8013222:	4b23      	ldr	r3, [pc, #140]	@ (80132b0 <etharp_raw+0x104>)
 8013224:	f240 4269 	movw	r2, #1129	@ 0x469
 8013228:	4925      	ldr	r1, [pc, #148]	@ (80132c0 <etharp_raw+0x114>)
 801322a:	4823      	ldr	r0, [pc, #140]	@ (80132b8 <etharp_raw+0x10c>)
 801322c:	f001 fe10 	bl	8014e50 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));

  /* Write the ARP MAC-Addresses */
  SMEMCPY(&hdr->shwaddr, hwsrc_addr, ETH_HWADDR_LEN);
 8013230:	697b      	ldr	r3, [r7, #20]
 8013232:	3308      	adds	r3, #8
 8013234:	2206      	movs	r2, #6
 8013236:	6839      	ldr	r1, [r7, #0]
 8013238:	4618      	mov	r0, r3
 801323a:	f001 fee4 	bl	8015006 <memcpy>
  SMEMCPY(&hdr->dhwaddr, hwdst_addr, ETH_HWADDR_LEN);
 801323e:	697b      	ldr	r3, [r7, #20]
 8013240:	3312      	adds	r3, #18
 8013242:	2206      	movs	r2, #6
 8013244:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8013246:	4618      	mov	r0, r3
 8013248:	f001 fedd 	bl	8015006 <memcpy>
  /* Copy struct ip4_addr_wordaligned to aligned ip4_addr, to support compilers without
   * structure packing. */
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->sipaddr, ipsrc_addr);
 801324c:	697b      	ldr	r3, [r7, #20]
 801324e:	330e      	adds	r3, #14
 8013250:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013252:	6812      	ldr	r2, [r2, #0]
 8013254:	601a      	str	r2, [r3, #0]
  IPADDR_WORDALIGNED_COPY_FROM_IP4_ADDR_T(&hdr->dipaddr, ipdst_addr);
 8013256:	697b      	ldr	r3, [r7, #20]
 8013258:	3318      	adds	r3, #24
 801325a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801325c:	6812      	ldr	r2, [r2, #0]
 801325e:	601a      	str	r2, [r3, #0]

  hdr->hwtype = PP_HTONS(LWIP_IANA_HWTYPE_ETHERNET);
 8013260:	697b      	ldr	r3, [r7, #20]
 8013262:	2200      	movs	r2, #0
 8013264:	701a      	strb	r2, [r3, #0]
 8013266:	2200      	movs	r2, #0
 8013268:	f042 0201 	orr.w	r2, r2, #1
 801326c:	705a      	strb	r2, [r3, #1]
  hdr->proto = PP_HTONS(ETHTYPE_IP);
 801326e:	697b      	ldr	r3, [r7, #20]
 8013270:	2200      	movs	r2, #0
 8013272:	f042 0208 	orr.w	r2, r2, #8
 8013276:	709a      	strb	r2, [r3, #2]
 8013278:	2200      	movs	r2, #0
 801327a:	70da      	strb	r2, [r3, #3]
  /* set hwlen and protolen */
  hdr->hwlen = ETH_HWADDR_LEN;
 801327c:	697b      	ldr	r3, [r7, #20]
 801327e:	2206      	movs	r2, #6
 8013280:	711a      	strb	r2, [r3, #4]
  hdr->protolen = sizeof(ip4_addr_t);
 8013282:	697b      	ldr	r3, [r7, #20]
 8013284:	2204      	movs	r2, #4
 8013286:	715a      	strb	r2, [r3, #5]
  if (ip4_addr_islinklocal(ipsrc_addr)) {
    ethernet_output(netif, p, ethsrc_addr, &ethbroadcast, ETHTYPE_ARP);
  } else
#endif /* LWIP_AUTOIP */
  {
    ethernet_output(netif, p, ethsrc_addr, ethdst_addr, ETHTYPE_ARP);
 8013288:	f640 0306 	movw	r3, #2054	@ 0x806
 801328c:	9300      	str	r3, [sp, #0]
 801328e:	687b      	ldr	r3, [r7, #4]
 8013290:	68ba      	ldr	r2, [r7, #8]
 8013292:	69b9      	ldr	r1, [r7, #24]
 8013294:	68f8      	ldr	r0, [r7, #12]
 8013296:	f001 fba1 	bl	80149dc <ethernet_output>
  }

  ETHARP_STATS_INC(etharp.xmit);
  /* free ARP query packet */
  pbuf_free(p);
 801329a:	69b8      	ldr	r0, [r7, #24]
 801329c:	f7f9 f9d4 	bl	800c648 <pbuf_free>
  p = NULL;
 80132a0:	2300      	movs	r3, #0
 80132a2:	61bb      	str	r3, [r7, #24]
  /* could not allocate pbuf for ARP request */

  return result;
 80132a4:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 80132a8:	4618      	mov	r0, r3
 80132aa:	3720      	adds	r7, #32
 80132ac:	46bd      	mov	sp, r7
 80132ae:	bd80      	pop	{r7, pc}
 80132b0:	080180c4 	.word	0x080180c4
 80132b4:	08018214 	.word	0x08018214
 80132b8:	0801813c 	.word	0x0801813c
 80132bc:	080182c4 	.word	0x080182c4
 80132c0:	080182f8 	.word	0x080182f8

080132c4 <etharp_request_dst>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
static err_t
etharp_request_dst(struct netif *netif, const ip4_addr_t *ipaddr, const struct eth_addr *hw_dst_addr)
{
 80132c4:	b580      	push	{r7, lr}
 80132c6:	b088      	sub	sp, #32
 80132c8:	af04      	add	r7, sp, #16
 80132ca:	60f8      	str	r0, [r7, #12]
 80132cc:	60b9      	str	r1, [r7, #8]
 80132ce:	607a      	str	r2, [r7, #4]
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80132d0:	68fb      	ldr	r3, [r7, #12]
 80132d2:	f103 0126 	add.w	r1, r3, #38	@ 0x26
                    (struct eth_addr *)netif->hwaddr, netif_ip4_addr(netif), &ethzero,
 80132d6:	68fb      	ldr	r3, [r7, #12]
 80132d8:	f103 0026 	add.w	r0, r3, #38	@ 0x26
 80132dc:	68fb      	ldr	r3, [r7, #12]
 80132de:	3304      	adds	r3, #4
  return etharp_raw(netif, (struct eth_addr *)netif->hwaddr, hw_dst_addr,
 80132e0:	2201      	movs	r2, #1
 80132e2:	9203      	str	r2, [sp, #12]
 80132e4:	68ba      	ldr	r2, [r7, #8]
 80132e6:	9202      	str	r2, [sp, #8]
 80132e8:	4a06      	ldr	r2, [pc, #24]	@ (8013304 <etharp_request_dst+0x40>)
 80132ea:	9201      	str	r2, [sp, #4]
 80132ec:	9300      	str	r3, [sp, #0]
 80132ee:	4603      	mov	r3, r0
 80132f0:	687a      	ldr	r2, [r7, #4]
 80132f2:	68f8      	ldr	r0, [r7, #12]
 80132f4:	f7ff ff5a 	bl	80131ac <etharp_raw>
 80132f8:	4603      	mov	r3, r0
                    ipaddr, ARP_REQUEST);
}
 80132fa:	4618      	mov	r0, r3
 80132fc:	3710      	adds	r7, #16
 80132fe:	46bd      	mov	sp, r7
 8013300:	bd80      	pop	{r7, pc}
 8013302:	bf00      	nop
 8013304:	080188e4 	.word	0x080188e4

08013308 <etharp_request>:
 *         ERR_MEM if the ARP packet couldn't be allocated
 *         any other err_t on failure
 */
err_t
etharp_request(struct netif *netif, const ip4_addr_t *ipaddr)
{
 8013308:	b580      	push	{r7, lr}
 801330a:	b082      	sub	sp, #8
 801330c:	af00      	add	r7, sp, #0
 801330e:	6078      	str	r0, [r7, #4]
 8013310:	6039      	str	r1, [r7, #0]
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE, ("etharp_request: sending ARP request.\n"));
  return etharp_request_dst(netif, ipaddr, &ethbroadcast);
 8013312:	4a05      	ldr	r2, [pc, #20]	@ (8013328 <etharp_request+0x20>)
 8013314:	6839      	ldr	r1, [r7, #0]
 8013316:	6878      	ldr	r0, [r7, #4]
 8013318:	f7ff ffd4 	bl	80132c4 <etharp_request_dst>
 801331c:	4603      	mov	r3, r0
}
 801331e:	4618      	mov	r0, r3
 8013320:	3708      	adds	r7, #8
 8013322:	46bd      	mov	sp, r7
 8013324:	bd80      	pop	{r7, pc}
 8013326:	bf00      	nop
 8013328:	080188dc 	.word	0x080188dc

0801332c <icmp_input>:
 * @param p the icmp echo request packet, p->payload pointing to the icmp header
 * @param inp the netif on which this packet was received
 */
void
icmp_input(struct pbuf *p, struct netif *inp)
{
 801332c:	b580      	push	{r7, lr}
 801332e:	b08e      	sub	sp, #56	@ 0x38
 8013330:	af04      	add	r7, sp, #16
 8013332:	6078      	str	r0, [r7, #4]
 8013334:	6039      	str	r1, [r7, #0]
  const ip4_addr_t *src;

  ICMP_STATS_INC(icmp.recv);
  MIB2_STATS_INC(mib2.icmpinmsgs);

  iphdr_in = ip4_current_header();
 8013336:	4b87      	ldr	r3, [pc, #540]	@ (8013554 <icmp_input+0x228>)
 8013338:	689b      	ldr	r3, [r3, #8]
 801333a:	627b      	str	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(iphdr_in);
 801333c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801333e:	781b      	ldrb	r3, [r3, #0]
 8013340:	f003 030f 	and.w	r3, r3, #15
 8013344:	b2db      	uxtb	r3, r3
 8013346:	009b      	lsls	r3, r3, #2
 8013348:	b2db      	uxtb	r3, r3
 801334a:	847b      	strh	r3, [r7, #34]	@ 0x22
  if (hlen < IP_HLEN) {
 801334c:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801334e:	2b13      	cmp	r3, #19
 8013350:	f240 80e8 	bls.w	8013524 <icmp_input+0x1f8>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short IP header (%"S16_F" bytes) received\n", hlen));
    goto lenerr;
  }
  if (p->len < sizeof(u16_t) * 2) {
 8013354:	687b      	ldr	r3, [r7, #4]
 8013356:	895b      	ldrh	r3, [r3, #10]
 8013358:	2b03      	cmp	r3, #3
 801335a:	f240 80e5 	bls.w	8013528 <icmp_input+0x1fc>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: short ICMP (%"U16_F" bytes) received\n", p->tot_len));
    goto lenerr;
  }

  type = *((u8_t *)p->payload);
 801335e:	687b      	ldr	r3, [r7, #4]
 8013360:	685b      	ldr	r3, [r3, #4]
 8013362:	781b      	ldrb	r3, [r3, #0]
 8013364:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
#ifdef LWIP_DEBUG
  code = *(((u8_t *)p->payload) + 1);
  /* if debug is enabled but debug statement below is somehow disabled: */
  LWIP_UNUSED_ARG(code);
#endif /* LWIP_DEBUG */
  switch (type) {
 8013368:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 801336c:	2b00      	cmp	r3, #0
 801336e:	f000 80d2 	beq.w	8013516 <icmp_input+0x1ea>
 8013372:	2b08      	cmp	r3, #8
 8013374:	f040 80d2 	bne.w	801351c <icmp_input+0x1f0>
         (as obviously, an echo request has been sent, too). */
      MIB2_STATS_INC(mib2.icmpinechoreps);
      break;
    case ICMP_ECHO:
      MIB2_STATS_INC(mib2.icmpinechos);
      src = ip4_current_dest_addr();
 8013378:	4b77      	ldr	r3, [pc, #476]	@ (8013558 <icmp_input+0x22c>)
 801337a:	61fb      	str	r3, [r7, #28]
      /* multicast destination address? */
      if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 801337c:	4b75      	ldr	r3, [pc, #468]	@ (8013554 <icmp_input+0x228>)
 801337e:	695b      	ldr	r3, [r3, #20]
 8013380:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8013384:	2be0      	cmp	r3, #224	@ 0xe0
 8013386:	f000 80d6 	beq.w	8013536 <icmp_input+0x20a>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to multicast pings\n"));
        goto icmperr;
#endif /* LWIP_MULTICAST_PING */
      }
      /* broadcast destination address? */
      if (ip4_addr_isbroadcast(ip4_current_dest_addr(), ip_current_netif())) {
 801338a:	4b72      	ldr	r3, [pc, #456]	@ (8013554 <icmp_input+0x228>)
 801338c:	695b      	ldr	r3, [r3, #20]
 801338e:	4a71      	ldr	r2, [pc, #452]	@ (8013554 <icmp_input+0x228>)
 8013390:	6812      	ldr	r2, [r2, #0]
 8013392:	4611      	mov	r1, r2
 8013394:	4618      	mov	r0, r3
 8013396:	f000 fc13 	bl	8013bc0 <ip4_addr_isbroadcast_u32>
 801339a:	4603      	mov	r3, r0
 801339c:	2b00      	cmp	r3, #0
 801339e:	f040 80cc 	bne.w	801353a <icmp_input+0x20e>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: Not echoing to broadcast pings\n"));
        goto icmperr;
#endif /* LWIP_BROADCAST_PING */
      }
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ping\n"));
      if (p->tot_len < sizeof(struct icmp_echo_hdr)) {
 80133a2:	687b      	ldr	r3, [r7, #4]
 80133a4:	891b      	ldrh	r3, [r3, #8]
 80133a6:	2b07      	cmp	r3, #7
 80133a8:	f240 80c0 	bls.w	801352c <icmp_input+0x200>
        LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: bad ICMP echo received\n"));
        goto lenerr;
      }
#if CHECKSUM_CHECK_ICMP
      IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_CHECK_ICMP) {
        if (inet_chksum_pbuf(p) != 0) {
 80133ac:	6878      	ldr	r0, [r7, #4]
 80133ae:	f7f7 fd53 	bl	800ae58 <inet_chksum_pbuf>
 80133b2:	4603      	mov	r3, r0
 80133b4:	2b00      	cmp	r3, #0
 80133b6:	d003      	beq.n	80133c0 <icmp_input+0x94>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: checksum failed for received ICMP echo\n"));
          pbuf_free(p);
 80133b8:	6878      	ldr	r0, [r7, #4]
 80133ba:	f7f9 f945 	bl	800c648 <pbuf_free>
          ICMP_STATS_INC(icmp.chkerr);
          MIB2_STATS_INC(mib2.icmpinerrors);
          return;
 80133be:	e0c5      	b.n	801354c <icmp_input+0x220>
        }
      }
#endif
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN
      if (pbuf_add_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 80133c0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80133c2:	330e      	adds	r3, #14
 80133c4:	4619      	mov	r1, r3
 80133c6:	6878      	ldr	r0, [r7, #4]
 80133c8:	f7f9 f8a8 	bl	800c51c <pbuf_add_header>
 80133cc:	4603      	mov	r3, r0
 80133ce:	2b00      	cmp	r3, #0
 80133d0:	d04b      	beq.n	801346a <icmp_input+0x13e>
        /* p is not big enough to contain link headers
         * allocate a new one and copy p into it
         */
        struct pbuf *r;
        u16_t alloc_len = (u16_t)(p->tot_len + hlen);
 80133d2:	687b      	ldr	r3, [r7, #4]
 80133d4:	891a      	ldrh	r2, [r3, #8]
 80133d6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80133d8:	4413      	add	r3, r2
 80133da:	837b      	strh	r3, [r7, #26]
        if (alloc_len < p->tot_len) {
 80133dc:	687b      	ldr	r3, [r7, #4]
 80133de:	891b      	ldrh	r3, [r3, #8]
 80133e0:	8b7a      	ldrh	r2, [r7, #26]
 80133e2:	429a      	cmp	r2, r3
 80133e4:	f0c0 80ab 	bcc.w	801353e <icmp_input+0x212>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed (tot_len overflow)\n"));
          goto icmperr;
        }
        /* allocate new packet buffer with space for link headers */
        r = pbuf_alloc(PBUF_LINK, alloc_len, PBUF_RAM);
 80133e8:	8b7b      	ldrh	r3, [r7, #26]
 80133ea:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80133ee:	4619      	mov	r1, r3
 80133f0:	200e      	movs	r0, #14
 80133f2:	f7f8 fe47 	bl	800c084 <pbuf_alloc>
 80133f6:	6178      	str	r0, [r7, #20]
        if (r == NULL) {
 80133f8:	697b      	ldr	r3, [r7, #20]
 80133fa:	2b00      	cmp	r3, #0
 80133fc:	f000 80a1 	beq.w	8013542 <icmp_input+0x216>
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: allocating new pbuf failed\n"));
          goto icmperr;
        }
        if (r->len < hlen + sizeof(struct icmp_echo_hdr)) {
 8013400:	697b      	ldr	r3, [r7, #20]
 8013402:	895b      	ldrh	r3, [r3, #10]
 8013404:	461a      	mov	r2, r3
 8013406:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013408:	3308      	adds	r3, #8
 801340a:	429a      	cmp	r2, r3
 801340c:	d203      	bcs.n	8013416 <icmp_input+0xea>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("first pbuf cannot hold the ICMP header"));
          pbuf_free(r);
 801340e:	6978      	ldr	r0, [r7, #20]
 8013410:	f7f9 f91a 	bl	800c648 <pbuf_free>
          goto icmperr;
 8013414:	e096      	b.n	8013544 <icmp_input+0x218>
        }
        /* copy the ip header */
        MEMCPY(r->payload, iphdr_in, hlen);
 8013416:	697b      	ldr	r3, [r7, #20]
 8013418:	685b      	ldr	r3, [r3, #4]
 801341a:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 801341c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 801341e:	4618      	mov	r0, r3
 8013420:	f001 fdf1 	bl	8015006 <memcpy>
        /* switch r->payload back to icmp header (cannot fail) */
        if (pbuf_remove_header(r, hlen)) {
 8013424:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013426:	4619      	mov	r1, r3
 8013428:	6978      	ldr	r0, [r7, #20]
 801342a:	f7f9 f887 	bl	800c53c <pbuf_remove_header>
 801342e:	4603      	mov	r3, r0
 8013430:	2b00      	cmp	r3, #0
 8013432:	d009      	beq.n	8013448 <icmp_input+0x11c>
          LWIP_ASSERT("icmp_input: moving r->payload to icmp header failed\n", 0);
 8013434:	4b49      	ldr	r3, [pc, #292]	@ (801355c <icmp_input+0x230>)
 8013436:	22b6      	movs	r2, #182	@ 0xb6
 8013438:	4949      	ldr	r1, [pc, #292]	@ (8013560 <icmp_input+0x234>)
 801343a:	484a      	ldr	r0, [pc, #296]	@ (8013564 <icmp_input+0x238>)
 801343c:	f001 fd08 	bl	8014e50 <iprintf>
          pbuf_free(r);
 8013440:	6978      	ldr	r0, [r7, #20]
 8013442:	f7f9 f901 	bl	800c648 <pbuf_free>
          goto icmperr;
 8013446:	e07d      	b.n	8013544 <icmp_input+0x218>
        }
        /* copy the rest of the packet without ip header */
        if (pbuf_copy(r, p) != ERR_OK) {
 8013448:	6879      	ldr	r1, [r7, #4]
 801344a:	6978      	ldr	r0, [r7, #20]
 801344c:	f7f9 fa20 	bl	800c890 <pbuf_copy>
 8013450:	4603      	mov	r3, r0
 8013452:	2b00      	cmp	r3, #0
 8013454:	d003      	beq.n	801345e <icmp_input+0x132>
          LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("icmp_input: copying to new pbuf failed"));
          pbuf_free(r);
 8013456:	6978      	ldr	r0, [r7, #20]
 8013458:	f7f9 f8f6 	bl	800c648 <pbuf_free>
          goto icmperr;
 801345c:	e072      	b.n	8013544 <icmp_input+0x218>
        }
        /* free the original p */
        pbuf_free(p);
 801345e:	6878      	ldr	r0, [r7, #4]
 8013460:	f7f9 f8f2 	bl	800c648 <pbuf_free>
        /* we now have an identical copy of p that has room for link headers */
        p = r;
 8013464:	697b      	ldr	r3, [r7, #20]
 8013466:	607b      	str	r3, [r7, #4]
 8013468:	e00f      	b.n	801348a <icmp_input+0x15e>
      } else {
        /* restore p->payload to point to icmp header (cannot fail) */
        if (pbuf_remove_header(p, hlen + PBUF_LINK_HLEN + PBUF_LINK_ENCAPSULATION_HLEN)) {
 801346a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 801346c:	330e      	adds	r3, #14
 801346e:	4619      	mov	r1, r3
 8013470:	6878      	ldr	r0, [r7, #4]
 8013472:	f7f9 f863 	bl	800c53c <pbuf_remove_header>
 8013476:	4603      	mov	r3, r0
 8013478:	2b00      	cmp	r3, #0
 801347a:	d006      	beq.n	801348a <icmp_input+0x15e>
          LWIP_ASSERT("icmp_input: restoring original p->payload failed\n", 0);
 801347c:	4b37      	ldr	r3, [pc, #220]	@ (801355c <icmp_input+0x230>)
 801347e:	22c7      	movs	r2, #199	@ 0xc7
 8013480:	4939      	ldr	r1, [pc, #228]	@ (8013568 <icmp_input+0x23c>)
 8013482:	4838      	ldr	r0, [pc, #224]	@ (8013564 <icmp_input+0x238>)
 8013484:	f001 fce4 	bl	8014e50 <iprintf>
          goto icmperr;
 8013488:	e05c      	b.n	8013544 <icmp_input+0x218>
      }
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN */
      /* At this point, all checks are OK. */
      /* We generate an answer by switching the dest and src ip addresses,
       * setting the icmp type to ECHO_RESPONSE and updating the checksum. */
      iecho = (struct icmp_echo_hdr *)p->payload;
 801348a:	687b      	ldr	r3, [r7, #4]
 801348c:	685b      	ldr	r3, [r3, #4]
 801348e:	613b      	str	r3, [r7, #16]
      if (pbuf_add_header(p, hlen)) {
 8013490:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8013492:	4619      	mov	r1, r3
 8013494:	6878      	ldr	r0, [r7, #4]
 8013496:	f7f9 f841 	bl	800c51c <pbuf_add_header>
 801349a:	4603      	mov	r3, r0
 801349c:	2b00      	cmp	r3, #0
 801349e:	d13c      	bne.n	801351a <icmp_input+0x1ee>
        LWIP_DEBUGF(ICMP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("Can't move over header in packet"));
      } else {
        err_t ret;
        struct ip_hdr *iphdr = (struct ip_hdr *)p->payload;
 80134a0:	687b      	ldr	r3, [r7, #4]
 80134a2:	685b      	ldr	r3, [r3, #4]
 80134a4:	60fb      	str	r3, [r7, #12]
        ip4_addr_copy(iphdr->src, *src);
 80134a6:	69fb      	ldr	r3, [r7, #28]
 80134a8:	681a      	ldr	r2, [r3, #0]
 80134aa:	68fb      	ldr	r3, [r7, #12]
 80134ac:	60da      	str	r2, [r3, #12]
        ip4_addr_copy(iphdr->dest, *ip4_current_src_addr());
 80134ae:	4b29      	ldr	r3, [pc, #164]	@ (8013554 <icmp_input+0x228>)
 80134b0:	691a      	ldr	r2, [r3, #16]
 80134b2:	68fb      	ldr	r3, [r7, #12]
 80134b4:	611a      	str	r2, [r3, #16]
        ICMPH_TYPE_SET(iecho, ICMP_ER);
 80134b6:	693b      	ldr	r3, [r7, #16]
 80134b8:	2200      	movs	r2, #0
 80134ba:	701a      	strb	r2, [r3, #0]
#if CHECKSUM_GEN_ICMP
        IF__NETIF_CHECKSUM_ENABLED(inp, NETIF_CHECKSUM_GEN_ICMP) {
          /* adjust the checksum */
          if (iecho->chksum > PP_HTONS(0xffffU - (ICMP_ECHO << 8))) {
 80134bc:	693b      	ldr	r3, [r7, #16]
 80134be:	885b      	ldrh	r3, [r3, #2]
 80134c0:	b29b      	uxth	r3, r3
 80134c2:	f64f 72f7 	movw	r2, #65527	@ 0xfff7
 80134c6:	4293      	cmp	r3, r2
 80134c8:	d907      	bls.n	80134da <icmp_input+0x1ae>
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS((u16_t)(ICMP_ECHO << 8)) + 1);
 80134ca:	693b      	ldr	r3, [r7, #16]
 80134cc:	885b      	ldrh	r3, [r3, #2]
 80134ce:	b29b      	uxth	r3, r3
 80134d0:	3309      	adds	r3, #9
 80134d2:	b29a      	uxth	r2, r3
 80134d4:	693b      	ldr	r3, [r7, #16]
 80134d6:	805a      	strh	r2, [r3, #2]
 80134d8:	e006      	b.n	80134e8 <icmp_input+0x1bc>
          } else {
            iecho->chksum = (u16_t)(iecho->chksum + PP_HTONS(ICMP_ECHO << 8));
 80134da:	693b      	ldr	r3, [r7, #16]
 80134dc:	885b      	ldrh	r3, [r3, #2]
 80134de:	b29b      	uxth	r3, r3
 80134e0:	3308      	adds	r3, #8
 80134e2:	b29a      	uxth	r2, r3
 80134e4:	693b      	ldr	r3, [r7, #16]
 80134e6:	805a      	strh	r2, [r3, #2]
#else /* CHECKSUM_GEN_ICMP */
        iecho->chksum = 0;
#endif /* CHECKSUM_GEN_ICMP */

        /* Set the correct TTL and recalculate the header checksum. */
        IPH_TTL_SET(iphdr, ICMP_TTL);
 80134e8:	68fb      	ldr	r3, [r7, #12]
 80134ea:	22ff      	movs	r2, #255	@ 0xff
 80134ec:	721a      	strb	r2, [r3, #8]
        IPH_CHKSUM_SET(iphdr, 0);
 80134ee:	68fb      	ldr	r3, [r7, #12]
 80134f0:	2200      	movs	r2, #0
 80134f2:	729a      	strb	r2, [r3, #10]
 80134f4:	2200      	movs	r2, #0
 80134f6:	72da      	strb	r2, [r3, #11]
        MIB2_STATS_INC(mib2.icmpoutmsgs);
        /* increase number of echo replies attempted to send */
        MIB2_STATS_INC(mib2.icmpoutechoreps);

        /* send an ICMP packet */
        ret = ip4_output_if(p, src, LWIP_IP_HDRINCL,
 80134f8:	683b      	ldr	r3, [r7, #0]
 80134fa:	9302      	str	r3, [sp, #8]
 80134fc:	2301      	movs	r3, #1
 80134fe:	9301      	str	r3, [sp, #4]
 8013500:	2300      	movs	r3, #0
 8013502:	9300      	str	r3, [sp, #0]
 8013504:	23ff      	movs	r3, #255	@ 0xff
 8013506:	2200      	movs	r2, #0
 8013508:	69f9      	ldr	r1, [r7, #28]
 801350a:	6878      	ldr	r0, [r7, #4]
 801350c:	f000 fa80 	bl	8013a10 <ip4_output_if>
 8013510:	4603      	mov	r3, r0
 8013512:	72fb      	strb	r3, [r7, #11]
                            ICMP_TTL, 0, IP_PROTO_ICMP, inp);
        if (ret != ERR_OK) {
          LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ip_output_if returned an error: %s\n", lwip_strerr(ret)));
        }
      }
      break;
 8013514:	e001      	b.n	801351a <icmp_input+0x1ee>
      break;
 8013516:	bf00      	nop
 8013518:	e000      	b.n	801351c <icmp_input+0x1f0>
      break;
 801351a:	bf00      	nop
      LWIP_DEBUGF(ICMP_DEBUG, ("icmp_input: ICMP type %"S16_F" code %"S16_F" not supported.\n",
                               (s16_t)type, (s16_t)code));
      ICMP_STATS_INC(icmp.proterr);
      ICMP_STATS_INC(icmp.drop);
  }
  pbuf_free(p);
 801351c:	6878      	ldr	r0, [r7, #4]
 801351e:	f7f9 f893 	bl	800c648 <pbuf_free>
  return;
 8013522:	e013      	b.n	801354c <icmp_input+0x220>
    goto lenerr;
 8013524:	bf00      	nop
 8013526:	e002      	b.n	801352e <icmp_input+0x202>
    goto lenerr;
 8013528:	bf00      	nop
 801352a:	e000      	b.n	801352e <icmp_input+0x202>
        goto lenerr;
 801352c:	bf00      	nop
lenerr:
  pbuf_free(p);
 801352e:	6878      	ldr	r0, [r7, #4]
 8013530:	f7f9 f88a 	bl	800c648 <pbuf_free>
  ICMP_STATS_INC(icmp.lenerr);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 8013534:	e00a      	b.n	801354c <icmp_input+0x220>
        goto icmperr;
 8013536:	bf00      	nop
 8013538:	e004      	b.n	8013544 <icmp_input+0x218>
        goto icmperr;
 801353a:	bf00      	nop
 801353c:	e002      	b.n	8013544 <icmp_input+0x218>
          goto icmperr;
 801353e:	bf00      	nop
 8013540:	e000      	b.n	8013544 <icmp_input+0x218>
          goto icmperr;
 8013542:	bf00      	nop
#if LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING
icmperr:
  pbuf_free(p);
 8013544:	6878      	ldr	r0, [r7, #4]
 8013546:	f7f9 f87f 	bl	800c648 <pbuf_free>
  ICMP_STATS_INC(icmp.err);
  MIB2_STATS_INC(mib2.icmpinerrors);
  return;
 801354a:	bf00      	nop
#endif /* LWIP_ICMP_ECHO_CHECK_INPUT_PBUF_LEN || !LWIP_MULTICAST_PING || !LWIP_BROADCAST_PING */
}
 801354c:	3728      	adds	r7, #40	@ 0x28
 801354e:	46bd      	mov	sp, r7
 8013550:	bd80      	pop	{r7, pc}
 8013552:	bf00      	nop
 8013554:	24004c38 	.word	0x24004c38
 8013558:	24004c4c 	.word	0x24004c4c
 801355c:	0801833c 	.word	0x0801833c
 8013560:	08018374 	.word	0x08018374
 8013564:	080183ac 	.word	0x080183ac
 8013568:	080183d4 	.word	0x080183d4

0801356c <icmp_dest_unreach>:
 *          p->payload pointing to the IP header
 * @param t type of the 'unreachable' packet
 */
void
icmp_dest_unreach(struct pbuf *p, enum icmp_dur_type t)
{
 801356c:	b580      	push	{r7, lr}
 801356e:	b082      	sub	sp, #8
 8013570:	af00      	add	r7, sp, #0
 8013572:	6078      	str	r0, [r7, #4]
 8013574:	460b      	mov	r3, r1
 8013576:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpoutdestunreachs);
  icmp_send_response(p, ICMP_DUR, t);
 8013578:	78fb      	ldrb	r3, [r7, #3]
 801357a:	461a      	mov	r2, r3
 801357c:	2103      	movs	r1, #3
 801357e:	6878      	ldr	r0, [r7, #4]
 8013580:	f000 f814 	bl	80135ac <icmp_send_response>
}
 8013584:	bf00      	nop
 8013586:	3708      	adds	r7, #8
 8013588:	46bd      	mov	sp, r7
 801358a:	bd80      	pop	{r7, pc}

0801358c <icmp_time_exceeded>:
 *          p->payload pointing to the IP header
 * @param t type of the 'time exceeded' packet
 */
void
icmp_time_exceeded(struct pbuf *p, enum icmp_te_type t)
{
 801358c:	b580      	push	{r7, lr}
 801358e:	b082      	sub	sp, #8
 8013590:	af00      	add	r7, sp, #0
 8013592:	6078      	str	r0, [r7, #4]
 8013594:	460b      	mov	r3, r1
 8013596:	70fb      	strb	r3, [r7, #3]
  MIB2_STATS_INC(mib2.icmpouttimeexcds);
  icmp_send_response(p, ICMP_TE, t);
 8013598:	78fb      	ldrb	r3, [r7, #3]
 801359a:	461a      	mov	r2, r3
 801359c:	210b      	movs	r1, #11
 801359e:	6878      	ldr	r0, [r7, #4]
 80135a0:	f000 f804 	bl	80135ac <icmp_send_response>
}
 80135a4:	bf00      	nop
 80135a6:	3708      	adds	r7, #8
 80135a8:	46bd      	mov	sp, r7
 80135aa:	bd80      	pop	{r7, pc}

080135ac <icmp_send_response>:
 * @param type Type of the ICMP header
 * @param code Code of the ICMP header
 */
static void
icmp_send_response(struct pbuf *p, u8_t type, u8_t code)
{
 80135ac:	b580      	push	{r7, lr}
 80135ae:	b08c      	sub	sp, #48	@ 0x30
 80135b0:	af04      	add	r7, sp, #16
 80135b2:	6078      	str	r0, [r7, #4]
 80135b4:	460b      	mov	r3, r1
 80135b6:	70fb      	strb	r3, [r7, #3]
 80135b8:	4613      	mov	r3, r2
 80135ba:	70bb      	strb	r3, [r7, #2]

  /* increase number of messages attempted to send */
  MIB2_STATS_INC(mib2.icmpoutmsgs);

  /* ICMP header + IP header + 8 bytes of data */
  q = pbuf_alloc(PBUF_IP, sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE,
 80135bc:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80135c0:	2124      	movs	r1, #36	@ 0x24
 80135c2:	2022      	movs	r0, #34	@ 0x22
 80135c4:	f7f8 fd5e 	bl	800c084 <pbuf_alloc>
 80135c8:	61f8      	str	r0, [r7, #28]
                 PBUF_RAM);
  if (q == NULL) {
 80135ca:	69fb      	ldr	r3, [r7, #28]
 80135cc:	2b00      	cmp	r3, #0
 80135ce:	d056      	beq.n	801367e <icmp_send_response+0xd2>
    LWIP_DEBUGF(ICMP_DEBUG, ("icmp_time_exceeded: failed to allocate pbuf for ICMP packet.\n"));
    MIB2_STATS_INC(mib2.icmpouterrors);
    return;
  }
  LWIP_ASSERT("check that first pbuf can hold icmp message",
 80135d0:	69fb      	ldr	r3, [r7, #28]
 80135d2:	895b      	ldrh	r3, [r3, #10]
 80135d4:	2b23      	cmp	r3, #35	@ 0x23
 80135d6:	d806      	bhi.n	80135e6 <icmp_send_response+0x3a>
 80135d8:	4b2b      	ldr	r3, [pc, #172]	@ (8013688 <icmp_send_response+0xdc>)
 80135da:	f44f 72b4 	mov.w	r2, #360	@ 0x168
 80135de:	492b      	ldr	r1, [pc, #172]	@ (801368c <icmp_send_response+0xe0>)
 80135e0:	482b      	ldr	r0, [pc, #172]	@ (8013690 <icmp_send_response+0xe4>)
 80135e2:	f001 fc35 	bl	8014e50 <iprintf>
              (q->len >= (sizeof(struct icmp_echo_hdr) + IP_HLEN + ICMP_DEST_UNREACH_DATASIZE)));

  iphdr = (struct ip_hdr *)p->payload;
 80135e6:	687b      	ldr	r3, [r7, #4]
 80135e8:	685b      	ldr	r3, [r3, #4]
 80135ea:	61bb      	str	r3, [r7, #24]
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->src);
  LWIP_DEBUGF(ICMP_DEBUG, (" to "));
  ip4_addr_debug_print_val(ICMP_DEBUG, iphdr->dest);
  LWIP_DEBUGF(ICMP_DEBUG, ("\n"));

  icmphdr = (struct icmp_echo_hdr *)q->payload;
 80135ec:	69fb      	ldr	r3, [r7, #28]
 80135ee:	685b      	ldr	r3, [r3, #4]
 80135f0:	617b      	str	r3, [r7, #20]
  icmphdr->type = type;
 80135f2:	697b      	ldr	r3, [r7, #20]
 80135f4:	78fa      	ldrb	r2, [r7, #3]
 80135f6:	701a      	strb	r2, [r3, #0]
  icmphdr->code = code;
 80135f8:	697b      	ldr	r3, [r7, #20]
 80135fa:	78ba      	ldrb	r2, [r7, #2]
 80135fc:	705a      	strb	r2, [r3, #1]
  icmphdr->id = 0;
 80135fe:	697b      	ldr	r3, [r7, #20]
 8013600:	2200      	movs	r2, #0
 8013602:	711a      	strb	r2, [r3, #4]
 8013604:	2200      	movs	r2, #0
 8013606:	715a      	strb	r2, [r3, #5]
  icmphdr->seqno = 0;
 8013608:	697b      	ldr	r3, [r7, #20]
 801360a:	2200      	movs	r2, #0
 801360c:	719a      	strb	r2, [r3, #6]
 801360e:	2200      	movs	r2, #0
 8013610:	71da      	strb	r2, [r3, #7]

  /* copy fields from original packet */
  SMEMCPY((u8_t *)q->payload + sizeof(struct icmp_echo_hdr), (u8_t *)p->payload,
 8013612:	69fb      	ldr	r3, [r7, #28]
 8013614:	685b      	ldr	r3, [r3, #4]
 8013616:	f103 0008 	add.w	r0, r3, #8
 801361a:	687b      	ldr	r3, [r7, #4]
 801361c:	685b      	ldr	r3, [r3, #4]
 801361e:	221c      	movs	r2, #28
 8013620:	4619      	mov	r1, r3
 8013622:	f001 fcf0 	bl	8015006 <memcpy>
          IP_HLEN + ICMP_DEST_UNREACH_DATASIZE);

  ip4_addr_copy(iphdr_src, iphdr->src);
 8013626:	69bb      	ldr	r3, [r7, #24]
 8013628:	68db      	ldr	r3, [r3, #12]
 801362a:	60fb      	str	r3, [r7, #12]
    ip4_addr_t iphdr_dst;
    ip4_addr_copy(iphdr_dst, iphdr->dest);
    netif = ip4_route_src(&iphdr_dst, &iphdr_src);
  }
#else
  netif = ip4_route(&iphdr_src);
 801362c:	f107 030c 	add.w	r3, r7, #12
 8013630:	4618      	mov	r0, r3
 8013632:	f000 f82f 	bl	8013694 <ip4_route>
 8013636:	6138      	str	r0, [r7, #16]
#endif
  if (netif != NULL) {
 8013638:	693b      	ldr	r3, [r7, #16]
 801363a:	2b00      	cmp	r3, #0
 801363c:	d01b      	beq.n	8013676 <icmp_send_response+0xca>
    /* calculate checksum */
    icmphdr->chksum = 0;
 801363e:	697b      	ldr	r3, [r7, #20]
 8013640:	2200      	movs	r2, #0
 8013642:	709a      	strb	r2, [r3, #2]
 8013644:	2200      	movs	r2, #0
 8013646:	70da      	strb	r2, [r3, #3]
#if CHECKSUM_GEN_ICMP
    IF__NETIF_CHECKSUM_ENABLED(netif, NETIF_CHECKSUM_GEN_ICMP) {
      icmphdr->chksum = inet_chksum(icmphdr, q->len);
 8013648:	69fb      	ldr	r3, [r7, #28]
 801364a:	895b      	ldrh	r3, [r3, #10]
 801364c:	4619      	mov	r1, r3
 801364e:	6978      	ldr	r0, [r7, #20]
 8013650:	f7f7 fbf0 	bl	800ae34 <inet_chksum>
 8013654:	4603      	mov	r3, r0
 8013656:	461a      	mov	r2, r3
 8013658:	697b      	ldr	r3, [r7, #20]
 801365a:	805a      	strh	r2, [r3, #2]
    }
#endif
    ICMP_STATS_INC(icmp.xmit);
    ip4_output_if(q, NULL, &iphdr_src, ICMP_TTL, 0, IP_PROTO_ICMP, netif);
 801365c:	f107 020c 	add.w	r2, r7, #12
 8013660:	693b      	ldr	r3, [r7, #16]
 8013662:	9302      	str	r3, [sp, #8]
 8013664:	2301      	movs	r3, #1
 8013666:	9301      	str	r3, [sp, #4]
 8013668:	2300      	movs	r3, #0
 801366a:	9300      	str	r3, [sp, #0]
 801366c:	23ff      	movs	r3, #255	@ 0xff
 801366e:	2100      	movs	r1, #0
 8013670:	69f8      	ldr	r0, [r7, #28]
 8013672:	f000 f9cd 	bl	8013a10 <ip4_output_if>
  }
  pbuf_free(q);
 8013676:	69f8      	ldr	r0, [r7, #28]
 8013678:	f7f8 ffe6 	bl	800c648 <pbuf_free>
 801367c:	e000      	b.n	8013680 <icmp_send_response+0xd4>
    return;
 801367e:	bf00      	nop
}
 8013680:	3720      	adds	r7, #32
 8013682:	46bd      	mov	sp, r7
 8013684:	bd80      	pop	{r7, pc}
 8013686:	bf00      	nop
 8013688:	0801833c 	.word	0x0801833c
 801368c:	08018408 	.word	0x08018408
 8013690:	080183ac 	.word	0x080183ac

08013694 <ip4_route>:
 * @param dest the destination IP address for which to find the route
 * @return the netif on which to send to reach dest
 */
struct netif *
ip4_route(const ip4_addr_t *dest)
{
 8013694:	b480      	push	{r7}
 8013696:	b085      	sub	sp, #20
 8013698:	af00      	add	r7, sp, #0
 801369a:	6078      	str	r0, [r7, #4]

  /* bug #54569: in case LWIP_SINGLE_NETIF=1 and LWIP_DEBUGF() disabled, the following loop is optimized away */
  LWIP_UNUSED_ARG(dest);

  /* iterate through netifs */
  NETIF_FOREACH(netif) {
 801369c:	4b33      	ldr	r3, [pc, #204]	@ (801376c <ip4_route+0xd8>)
 801369e:	681b      	ldr	r3, [r3, #0]
 80136a0:	60fb      	str	r3, [r7, #12]
 80136a2:	e036      	b.n	8013712 <ip4_route+0x7e>
    /* is the netif up, does it have a link and a valid address? */
    if (netif_is_up(netif) && netif_is_link_up(netif) && !ip4_addr_isany_val(*netif_ip4_addr(netif))) {
 80136a4:	68fb      	ldr	r3, [r7, #12]
 80136a6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80136aa:	f003 0301 	and.w	r3, r3, #1
 80136ae:	b2db      	uxtb	r3, r3
 80136b0:	2b00      	cmp	r3, #0
 80136b2:	d02b      	beq.n	801370c <ip4_route+0x78>
 80136b4:	68fb      	ldr	r3, [r7, #12]
 80136b6:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80136ba:	089b      	lsrs	r3, r3, #2
 80136bc:	f003 0301 	and.w	r3, r3, #1
 80136c0:	b2db      	uxtb	r3, r3
 80136c2:	2b00      	cmp	r3, #0
 80136c4:	d022      	beq.n	801370c <ip4_route+0x78>
 80136c6:	68fb      	ldr	r3, [r7, #12]
 80136c8:	3304      	adds	r3, #4
 80136ca:	681b      	ldr	r3, [r3, #0]
 80136cc:	2b00      	cmp	r3, #0
 80136ce:	d01d      	beq.n	801370c <ip4_route+0x78>
      /* network mask matches? */
      if (ip4_addr_netcmp(dest, netif_ip4_addr(netif), netif_ip4_netmask(netif))) {
 80136d0:	687b      	ldr	r3, [r7, #4]
 80136d2:	681a      	ldr	r2, [r3, #0]
 80136d4:	68fb      	ldr	r3, [r7, #12]
 80136d6:	3304      	adds	r3, #4
 80136d8:	681b      	ldr	r3, [r3, #0]
 80136da:	405a      	eors	r2, r3
 80136dc:	68fb      	ldr	r3, [r7, #12]
 80136de:	3308      	adds	r3, #8
 80136e0:	681b      	ldr	r3, [r3, #0]
 80136e2:	4013      	ands	r3, r2
 80136e4:	2b00      	cmp	r3, #0
 80136e6:	d101      	bne.n	80136ec <ip4_route+0x58>
        /* return netif on which to forward IP packet */
        return netif;
 80136e8:	68fb      	ldr	r3, [r7, #12]
 80136ea:	e038      	b.n	801375e <ip4_route+0xca>
      }
      /* gateway matches on a non broadcast interface? (i.e. peer in a point to point interface) */
      if (((netif->flags & NETIF_FLAG_BROADCAST) == 0) && ip4_addr_cmp(dest, netif_ip4_gw(netif))) {
 80136ec:	68fb      	ldr	r3, [r7, #12]
 80136ee:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 80136f2:	f003 0302 	and.w	r3, r3, #2
 80136f6:	2b00      	cmp	r3, #0
 80136f8:	d108      	bne.n	801370c <ip4_route+0x78>
 80136fa:	687b      	ldr	r3, [r7, #4]
 80136fc:	681a      	ldr	r2, [r3, #0]
 80136fe:	68fb      	ldr	r3, [r7, #12]
 8013700:	330c      	adds	r3, #12
 8013702:	681b      	ldr	r3, [r3, #0]
 8013704:	429a      	cmp	r2, r3
 8013706:	d101      	bne.n	801370c <ip4_route+0x78>
        /* return netif on which to forward IP packet */
        return netif;
 8013708:	68fb      	ldr	r3, [r7, #12]
 801370a:	e028      	b.n	801375e <ip4_route+0xca>
  NETIF_FOREACH(netif) {
 801370c:	68fb      	ldr	r3, [r7, #12]
 801370e:	681b      	ldr	r3, [r3, #0]
 8013710:	60fb      	str	r3, [r7, #12]
 8013712:	68fb      	ldr	r3, [r7, #12]
 8013714:	2b00      	cmp	r3, #0
 8013716:	d1c5      	bne.n	80136a4 <ip4_route+0x10>
    return netif;
  }
#endif
#endif /* !LWIP_SINGLE_NETIF */

  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8013718:	4b15      	ldr	r3, [pc, #84]	@ (8013770 <ip4_route+0xdc>)
 801371a:	681b      	ldr	r3, [r3, #0]
 801371c:	2b00      	cmp	r3, #0
 801371e:	d01a      	beq.n	8013756 <ip4_route+0xc2>
 8013720:	4b13      	ldr	r3, [pc, #76]	@ (8013770 <ip4_route+0xdc>)
 8013722:	681b      	ldr	r3, [r3, #0]
 8013724:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013728:	f003 0301 	and.w	r3, r3, #1
 801372c:	2b00      	cmp	r3, #0
 801372e:	d012      	beq.n	8013756 <ip4_route+0xc2>
 8013730:	4b0f      	ldr	r3, [pc, #60]	@ (8013770 <ip4_route+0xdc>)
 8013732:	681b      	ldr	r3, [r3, #0]
 8013734:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013738:	f003 0304 	and.w	r3, r3, #4
 801373c:	2b00      	cmp	r3, #0
 801373e:	d00a      	beq.n	8013756 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 8013740:	4b0b      	ldr	r3, [pc, #44]	@ (8013770 <ip4_route+0xdc>)
 8013742:	681b      	ldr	r3, [r3, #0]
 8013744:	3304      	adds	r3, #4
 8013746:	681b      	ldr	r3, [r3, #0]
  if ((netif_default == NULL) || !netif_is_up(netif_default) || !netif_is_link_up(netif_default) ||
 8013748:	2b00      	cmp	r3, #0
 801374a:	d004      	beq.n	8013756 <ip4_route+0xc2>
      ip4_addr_isany_val(*netif_ip4_addr(netif_default)) || ip4_addr_isloopback(dest)) {
 801374c:	687b      	ldr	r3, [r7, #4]
 801374e:	681b      	ldr	r3, [r3, #0]
 8013750:	b2db      	uxtb	r3, r3
 8013752:	2b7f      	cmp	r3, #127	@ 0x7f
 8013754:	d101      	bne.n	801375a <ip4_route+0xc6>
       If this is not good enough for you, use LWIP_HOOK_IP4_ROUTE() */
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_route: No route to %"U16_F".%"U16_F".%"U16_F".%"U16_F"\n",
                ip4_addr1_16(dest), ip4_addr2_16(dest), ip4_addr3_16(dest), ip4_addr4_16(dest)));
    IP_STATS_INC(ip.rterr);
    MIB2_STATS_INC(mib2.ipoutnoroutes);
    return NULL;
 8013756:	2300      	movs	r3, #0
 8013758:	e001      	b.n	801375e <ip4_route+0xca>
  }

  return netif_default;
 801375a:	4b05      	ldr	r3, [pc, #20]	@ (8013770 <ip4_route+0xdc>)
 801375c:	681b      	ldr	r3, [r3, #0]
}
 801375e:	4618      	mov	r0, r3
 8013760:	3714      	adds	r7, #20
 8013762:	46bd      	mov	sp, r7
 8013764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013768:	4770      	bx	lr
 801376a:	bf00      	nop
 801376c:	24007d2c 	.word	0x24007d2c
 8013770:	24007d30 	.word	0x24007d30

08013774 <ip4_input_accept>:
#endif /* IP_FORWARD */

/** Return true if the current input packet should be accepted on this netif */
static int
ip4_input_accept(struct netif *netif)
{
 8013774:	b580      	push	{r7, lr}
 8013776:	b082      	sub	sp, #8
 8013778:	af00      	add	r7, sp, #0
 801377a:	6078      	str	r0, [r7, #4]
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(netif_ip4_addr(netif)) & ip4_addr_get_u32(netif_ip4_netmask(netif)),
                         ip4_addr_get_u32(ip4_current_dest_addr()) & ~ip4_addr_get_u32(netif_ip4_netmask(netif))));

  /* interface is up and configured? */
  if ((netif_is_up(netif)) && (!ip4_addr_isany_val(*netif_ip4_addr(netif)))) {
 801377c:	687b      	ldr	r3, [r7, #4]
 801377e:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013782:	f003 0301 	and.w	r3, r3, #1
 8013786:	b2db      	uxtb	r3, r3
 8013788:	2b00      	cmp	r3, #0
 801378a:	d016      	beq.n	80137ba <ip4_input_accept+0x46>
 801378c:	687b      	ldr	r3, [r7, #4]
 801378e:	3304      	adds	r3, #4
 8013790:	681b      	ldr	r3, [r3, #0]
 8013792:	2b00      	cmp	r3, #0
 8013794:	d011      	beq.n	80137ba <ip4_input_accept+0x46>
    /* unicast to this interface address? */
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 8013796:	4b0b      	ldr	r3, [pc, #44]	@ (80137c4 <ip4_input_accept+0x50>)
 8013798:	695a      	ldr	r2, [r3, #20]
 801379a:	687b      	ldr	r3, [r7, #4]
 801379c:	3304      	adds	r3, #4
 801379e:	681b      	ldr	r3, [r3, #0]
 80137a0:	429a      	cmp	r2, r3
 80137a2:	d008      	beq.n	80137b6 <ip4_input_accept+0x42>
        /* or broadcast on this interface network address? */
        ip4_addr_isbroadcast(ip4_current_dest_addr(), netif)
 80137a4:	4b07      	ldr	r3, [pc, #28]	@ (80137c4 <ip4_input_accept+0x50>)
 80137a6:	695b      	ldr	r3, [r3, #20]
 80137a8:	6879      	ldr	r1, [r7, #4]
 80137aa:	4618      	mov	r0, r3
 80137ac:	f000 fa08 	bl	8013bc0 <ip4_addr_isbroadcast_u32>
 80137b0:	4603      	mov	r3, r0
    if (ip4_addr_cmp(ip4_current_dest_addr(), netif_ip4_addr(netif)) ||
 80137b2:	2b00      	cmp	r3, #0
 80137b4:	d001      	beq.n	80137ba <ip4_input_accept+0x46>
#endif /* LWIP_NETIF_LOOPBACK && !LWIP_HAVE_LOOPIF */
       ) {
      LWIP_DEBUGF(IP_DEBUG, ("ip4_input: packet accepted on interface %c%c\n",
                             netif->name[0], netif->name[1]));
      /* accept on this netif */
      return 1;
 80137b6:	2301      	movs	r3, #1
 80137b8:	e000      	b.n	80137bc <ip4_input_accept+0x48>
      /* accept on this netif */
      return 1;
    }
#endif /* LWIP_AUTOIP */
  }
  return 0;
 80137ba:	2300      	movs	r3, #0
}
 80137bc:	4618      	mov	r0, r3
 80137be:	3708      	adds	r7, #8
 80137c0:	46bd      	mov	sp, r7
 80137c2:	bd80      	pop	{r7, pc}
 80137c4:	24004c38 	.word	0x24004c38

080137c8 <ip4_input>:
 * @return ERR_OK if the packet was processed (could return ERR_* if it wasn't
 *         processed, but currently always returns ERR_OK)
 */
err_t
ip4_input(struct pbuf *p, struct netif *inp)
{
 80137c8:	b580      	push	{r7, lr}
 80137ca:	b086      	sub	sp, #24
 80137cc:	af00      	add	r7, sp, #0
 80137ce:	6078      	str	r0, [r7, #4]
 80137d0:	6039      	str	r1, [r7, #0]

  IP_STATS_INC(ip.recv);
  MIB2_STATS_INC(mib2.ipinreceives);

  /* identify the IP header */
  iphdr = (struct ip_hdr *)p->payload;
 80137d2:	687b      	ldr	r3, [r7, #4]
 80137d4:	685b      	ldr	r3, [r3, #4]
 80137d6:	617b      	str	r3, [r7, #20]
  if (IPH_V(iphdr) != 4) {
 80137d8:	697b      	ldr	r3, [r7, #20]
 80137da:	781b      	ldrb	r3, [r3, #0]
 80137dc:	091b      	lsrs	r3, r3, #4
 80137de:	b2db      	uxtb	r3, r3
 80137e0:	2b04      	cmp	r3, #4
 80137e2:	d004      	beq.n	80137ee <ip4_input+0x26>
    LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_WARNING, ("IP packet dropped due to bad version number %"U16_F"\n", (u16_t)IPH_V(iphdr)));
    ip4_debug_print(p);
    pbuf_free(p);
 80137e4:	6878      	ldr	r0, [r7, #4]
 80137e6:	f7f8 ff2f 	bl	800c648 <pbuf_free>
    IP_STATS_INC(ip.err);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipinhdrerrors);
    return ERR_OK;
 80137ea:	2300      	movs	r3, #0
 80137ec:	e107      	b.n	80139fe <ip4_input+0x236>
    return ERR_OK;
  }
#endif

  /* obtain IP header length in bytes */
  iphdr_hlen = IPH_HL_BYTES(iphdr);
 80137ee:	697b      	ldr	r3, [r7, #20]
 80137f0:	781b      	ldrb	r3, [r3, #0]
 80137f2:	f003 030f 	and.w	r3, r3, #15
 80137f6:	b2db      	uxtb	r3, r3
 80137f8:	009b      	lsls	r3, r3, #2
 80137fa:	b2db      	uxtb	r3, r3
 80137fc:	81fb      	strh	r3, [r7, #14]
  /* obtain ip length in bytes */
  iphdr_len = lwip_ntohs(IPH_LEN(iphdr));
 80137fe:	697b      	ldr	r3, [r7, #20]
 8013800:	885b      	ldrh	r3, [r3, #2]
 8013802:	b29b      	uxth	r3, r3
 8013804:	4618      	mov	r0, r3
 8013806:	f7f7 fa89 	bl	800ad1c <lwip_htons>
 801380a:	4603      	mov	r3, r0
 801380c:	81bb      	strh	r3, [r7, #12]

  /* Trim pbuf. This is especially required for packets < 60 bytes. */
  if (iphdr_len < p->tot_len) {
 801380e:	687b      	ldr	r3, [r7, #4]
 8013810:	891b      	ldrh	r3, [r3, #8]
 8013812:	89ba      	ldrh	r2, [r7, #12]
 8013814:	429a      	cmp	r2, r3
 8013816:	d204      	bcs.n	8013822 <ip4_input+0x5a>
    pbuf_realloc(p, iphdr_len);
 8013818:	89bb      	ldrh	r3, [r7, #12]
 801381a:	4619      	mov	r1, r3
 801381c:	6878      	ldr	r0, [r7, #4]
 801381e:	f7f8 fd8f 	bl	800c340 <pbuf_realloc>
  }

  /* header length exceeds first pbuf length, or ip length exceeds total pbuf length? */
  if ((iphdr_hlen > p->len) || (iphdr_len > p->tot_len) || (iphdr_hlen < IP_HLEN)) {
 8013822:	687b      	ldr	r3, [r7, #4]
 8013824:	895b      	ldrh	r3, [r3, #10]
 8013826:	89fa      	ldrh	r2, [r7, #14]
 8013828:	429a      	cmp	r2, r3
 801382a:	d807      	bhi.n	801383c <ip4_input+0x74>
 801382c:	687b      	ldr	r3, [r7, #4]
 801382e:	891b      	ldrh	r3, [r3, #8]
 8013830:	89ba      	ldrh	r2, [r7, #12]
 8013832:	429a      	cmp	r2, r3
 8013834:	d802      	bhi.n	801383c <ip4_input+0x74>
 8013836:	89fb      	ldrh	r3, [r7, #14]
 8013838:	2b13      	cmp	r3, #19
 801383a:	d804      	bhi.n	8013846 <ip4_input+0x7e>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS,
                  ("IP (len %"U16_F") is longer than pbuf (len %"U16_F"), IP packet dropped.\n",
                   iphdr_len, p->tot_len));
    }
    /* free (drop) packet pbufs */
    pbuf_free(p);
 801383c:	6878      	ldr	r0, [r7, #4]
 801383e:	f7f8 ff03 	bl	800c648 <pbuf_free>
    IP_STATS_INC(ip.lenerr);
    IP_STATS_INC(ip.drop);
    MIB2_STATS_INC(mib2.ipindiscards);
    return ERR_OK;
 8013842:	2300      	movs	r3, #0
 8013844:	e0db      	b.n	80139fe <ip4_input+0x236>
    }
  }
#endif

  /* copy IP addresses to aligned ip_addr_t */
  ip_addr_copy_from_ip4(ip_data.current_iphdr_dest, iphdr->dest);
 8013846:	697b      	ldr	r3, [r7, #20]
 8013848:	691b      	ldr	r3, [r3, #16]
 801384a:	4a6f      	ldr	r2, [pc, #444]	@ (8013a08 <ip4_input+0x240>)
 801384c:	6153      	str	r3, [r2, #20]
  ip_addr_copy_from_ip4(ip_data.current_iphdr_src, iphdr->src);
 801384e:	697b      	ldr	r3, [r7, #20]
 8013850:	68db      	ldr	r3, [r3, #12]
 8013852:	4a6d      	ldr	r2, [pc, #436]	@ (8013a08 <ip4_input+0x240>)
 8013854:	6113      	str	r3, [r2, #16]

  /* match packet against an interface, i.e. is this packet for us? */
  if (ip4_addr_ismulticast(ip4_current_dest_addr())) {
 8013856:	4b6c      	ldr	r3, [pc, #432]	@ (8013a08 <ip4_input+0x240>)
 8013858:	695b      	ldr	r3, [r3, #20]
 801385a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 801385e:	2be0      	cmp	r3, #224	@ 0xe0
 8013860:	d112      	bne.n	8013888 <ip4_input+0xc0>
      netif = inp;
    } else {
      netif = NULL;
    }
#else /* LWIP_IGMP */
    if ((netif_is_up(inp)) && (!ip4_addr_isany_val(*netif_ip4_addr(inp)))) {
 8013862:	683b      	ldr	r3, [r7, #0]
 8013864:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013868:	f003 0301 	and.w	r3, r3, #1
 801386c:	b2db      	uxtb	r3, r3
 801386e:	2b00      	cmp	r3, #0
 8013870:	d007      	beq.n	8013882 <ip4_input+0xba>
 8013872:	683b      	ldr	r3, [r7, #0]
 8013874:	3304      	adds	r3, #4
 8013876:	681b      	ldr	r3, [r3, #0]
 8013878:	2b00      	cmp	r3, #0
 801387a:	d002      	beq.n	8013882 <ip4_input+0xba>
      netif = inp;
 801387c:	683b      	ldr	r3, [r7, #0]
 801387e:	613b      	str	r3, [r7, #16]
 8013880:	e02a      	b.n	80138d8 <ip4_input+0x110>
    } else {
      netif = NULL;
 8013882:	2300      	movs	r3, #0
 8013884:	613b      	str	r3, [r7, #16]
 8013886:	e027      	b.n	80138d8 <ip4_input+0x110>
    }
#endif /* LWIP_IGMP */
  } else {
    /* start trying with inp. if that's not acceptable, start walking the
       list of configured netifs. */
    if (ip4_input_accept(inp)) {
 8013888:	6838      	ldr	r0, [r7, #0]
 801388a:	f7ff ff73 	bl	8013774 <ip4_input_accept>
 801388e:	4603      	mov	r3, r0
 8013890:	2b00      	cmp	r3, #0
 8013892:	d002      	beq.n	801389a <ip4_input+0xd2>
      netif = inp;
 8013894:	683b      	ldr	r3, [r7, #0]
 8013896:	613b      	str	r3, [r7, #16]
 8013898:	e01e      	b.n	80138d8 <ip4_input+0x110>
    } else {
      netif = NULL;
 801389a:	2300      	movs	r3, #0
 801389c:	613b      	str	r3, [r7, #16]
#if !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF
      /* Packets sent to the loopback address must not be accepted on an
       * interface that does not have the loopback address assigned to it,
       * unless a non-loopback interface is used for loopback traffic. */
      if (!ip4_addr_isloopback(ip4_current_dest_addr()))
 801389e:	4b5a      	ldr	r3, [pc, #360]	@ (8013a08 <ip4_input+0x240>)
 80138a0:	695b      	ldr	r3, [r3, #20]
 80138a2:	b2db      	uxtb	r3, r3
 80138a4:	2b7f      	cmp	r3, #127	@ 0x7f
 80138a6:	d017      	beq.n	80138d8 <ip4_input+0x110>
#endif /* !LWIP_NETIF_LOOPBACK || LWIP_HAVE_LOOPIF */
      {
#if !LWIP_SINGLE_NETIF
        NETIF_FOREACH(netif) {
 80138a8:	4b58      	ldr	r3, [pc, #352]	@ (8013a0c <ip4_input+0x244>)
 80138aa:	681b      	ldr	r3, [r3, #0]
 80138ac:	613b      	str	r3, [r7, #16]
 80138ae:	e00e      	b.n	80138ce <ip4_input+0x106>
          if (netif == inp) {
 80138b0:	693a      	ldr	r2, [r7, #16]
 80138b2:	683b      	ldr	r3, [r7, #0]
 80138b4:	429a      	cmp	r2, r3
 80138b6:	d006      	beq.n	80138c6 <ip4_input+0xfe>
            /* we checked that before already */
            continue;
          }
          if (ip4_input_accept(netif)) {
 80138b8:	6938      	ldr	r0, [r7, #16]
 80138ba:	f7ff ff5b 	bl	8013774 <ip4_input_accept>
 80138be:	4603      	mov	r3, r0
 80138c0:	2b00      	cmp	r3, #0
 80138c2:	d108      	bne.n	80138d6 <ip4_input+0x10e>
 80138c4:	e000      	b.n	80138c8 <ip4_input+0x100>
            continue;
 80138c6:	bf00      	nop
        NETIF_FOREACH(netif) {
 80138c8:	693b      	ldr	r3, [r7, #16]
 80138ca:	681b      	ldr	r3, [r3, #0]
 80138cc:	613b      	str	r3, [r7, #16]
 80138ce:	693b      	ldr	r3, [r7, #16]
 80138d0:	2b00      	cmp	r3, #0
 80138d2:	d1ed      	bne.n	80138b0 <ip4_input+0xe8>
 80138d4:	e000      	b.n	80138d8 <ip4_input+0x110>
            break;
 80138d6:	bf00      	nop
      && !ip4_addr_isany_val(*ip4_current_src_addr())
#endif /* IP_ACCEPT_LINK_LAYER_ADDRESSING */
     )
#endif /* LWIP_IGMP || IP_ACCEPT_LINK_LAYER_ADDRESSING */
  {
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80138d8:	4b4b      	ldr	r3, [pc, #300]	@ (8013a08 <ip4_input+0x240>)
 80138da:	691b      	ldr	r3, [r3, #16]
 80138dc:	6839      	ldr	r1, [r7, #0]
 80138de:	4618      	mov	r0, r3
 80138e0:	f000 f96e 	bl	8013bc0 <ip4_addr_isbroadcast_u32>
 80138e4:	4603      	mov	r3, r0
 80138e6:	2b00      	cmp	r3, #0
 80138e8:	d105      	bne.n	80138f6 <ip4_input+0x12e>
        (ip4_addr_ismulticast(ip4_current_src_addr()))) {
 80138ea:	4b47      	ldr	r3, [pc, #284]	@ (8013a08 <ip4_input+0x240>)
 80138ec:	691b      	ldr	r3, [r3, #16]
 80138ee:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
    if ((ip4_addr_isbroadcast(ip4_current_src_addr(), inp)) ||
 80138f2:	2be0      	cmp	r3, #224	@ 0xe0
 80138f4:	d104      	bne.n	8013900 <ip4_input+0x138>
      /* packet source is not valid */
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_WARNING, ("ip4_input: packet source is not valid.\n"));
      /* free (drop) packet pbufs */
      pbuf_free(p);
 80138f6:	6878      	ldr	r0, [r7, #4]
 80138f8:	f7f8 fea6 	bl	800c648 <pbuf_free>
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
      return ERR_OK;
 80138fc:	2300      	movs	r3, #0
 80138fe:	e07e      	b.n	80139fe <ip4_input+0x236>
    }
  }

  /* packet not for us? */
  if (netif == NULL) {
 8013900:	693b      	ldr	r3, [r7, #16]
 8013902:	2b00      	cmp	r3, #0
 8013904:	d104      	bne.n	8013910 <ip4_input+0x148>
    {
      IP_STATS_INC(ip.drop);
      MIB2_STATS_INC(mib2.ipinaddrerrors);
      MIB2_STATS_INC(mib2.ipindiscards);
    }
    pbuf_free(p);
 8013906:	6878      	ldr	r0, [r7, #4]
 8013908:	f7f8 fe9e 	bl	800c648 <pbuf_free>
    return ERR_OK;
 801390c:	2300      	movs	r3, #0
 801390e:	e076      	b.n	80139fe <ip4_input+0x236>
  }
  /* packet consists of multiple fragments? */
  if ((IPH_OFFSET(iphdr) & PP_HTONS(IP_OFFMASK | IP_MF)) != 0) {
 8013910:	697b      	ldr	r3, [r7, #20]
 8013912:	88db      	ldrh	r3, [r3, #6]
 8013914:	b29b      	uxth	r3, r3
 8013916:	461a      	mov	r2, r3
 8013918:	f64f 733f 	movw	r3, #65343	@ 0xff3f
 801391c:	4013      	ands	r3, r2
 801391e:	2b00      	cmp	r3, #0
 8013920:	d00b      	beq.n	801393a <ip4_input+0x172>
#if IP_REASSEMBLY /* packet fragment reassembly code present? */
    LWIP_DEBUGF(IP_DEBUG, ("IP packet is a fragment (id=0x%04"X16_F" tot_len=%"U16_F" len=%"U16_F" MF=%"U16_F" offset=%"U16_F"), calling ip4_reass()\n",
                           lwip_ntohs(IPH_ID(iphdr)), p->tot_len, lwip_ntohs(IPH_LEN(iphdr)), (u16_t)!!(IPH_OFFSET(iphdr) & PP_HTONS(IP_MF)), (u16_t)((lwip_ntohs(IPH_OFFSET(iphdr)) & IP_OFFMASK) * 8)));
    /* reassemble the packet*/
    p = ip4_reass(p);
 8013922:	6878      	ldr	r0, [r7, #4]
 8013924:	f000 fc92 	bl	801424c <ip4_reass>
 8013928:	6078      	str	r0, [r7, #4]
    /* packet not fully reassembled yet? */
    if (p == NULL) {
 801392a:	687b      	ldr	r3, [r7, #4]
 801392c:	2b00      	cmp	r3, #0
 801392e:	d101      	bne.n	8013934 <ip4_input+0x16c>
      return ERR_OK;
 8013930:	2300      	movs	r3, #0
 8013932:	e064      	b.n	80139fe <ip4_input+0x236>
    }
    iphdr = (const struct ip_hdr *)p->payload;
 8013934:	687b      	ldr	r3, [r7, #4]
 8013936:	685b      	ldr	r3, [r3, #4]
 8013938:	617b      	str	r3, [r7, #20]
  /* send to upper layers */
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: \n"));
  ip4_debug_print(p);
  LWIP_DEBUGF(IP_DEBUG, ("ip4_input: p->len %"U16_F" p->tot_len %"U16_F"\n", p->len, p->tot_len));

  ip_data.current_netif = netif;
 801393a:	4a33      	ldr	r2, [pc, #204]	@ (8013a08 <ip4_input+0x240>)
 801393c:	693b      	ldr	r3, [r7, #16]
 801393e:	6013      	str	r3, [r2, #0]
  ip_data.current_input_netif = inp;
 8013940:	4a31      	ldr	r2, [pc, #196]	@ (8013a08 <ip4_input+0x240>)
 8013942:	683b      	ldr	r3, [r7, #0]
 8013944:	6053      	str	r3, [r2, #4]
  ip_data.current_ip4_header = iphdr;
 8013946:	4a30      	ldr	r2, [pc, #192]	@ (8013a08 <ip4_input+0x240>)
 8013948:	697b      	ldr	r3, [r7, #20]
 801394a:	6093      	str	r3, [r2, #8]
  ip_data.current_ip_header_tot_len = IPH_HL_BYTES(iphdr);
 801394c:	697b      	ldr	r3, [r7, #20]
 801394e:	781b      	ldrb	r3, [r3, #0]
 8013950:	f003 030f 	and.w	r3, r3, #15
 8013954:	b2db      	uxtb	r3, r3
 8013956:	009b      	lsls	r3, r3, #2
 8013958:	b2db      	uxtb	r3, r3
 801395a:	461a      	mov	r2, r3
 801395c:	4b2a      	ldr	r3, [pc, #168]	@ (8013a08 <ip4_input+0x240>)
 801395e:	819a      	strh	r2, [r3, #12]
  /* raw input did not eat the packet? */
  raw_status = raw_input(p, inp);
  if (raw_status != RAW_INPUT_EATEN)
#endif /* LWIP_RAW */
  {
    pbuf_remove_header(p, iphdr_hlen); /* Move to payload, no check necessary. */
 8013960:	89fb      	ldrh	r3, [r7, #14]
 8013962:	4619      	mov	r1, r3
 8013964:	6878      	ldr	r0, [r7, #4]
 8013966:	f7f8 fde9 	bl	800c53c <pbuf_remove_header>

    switch (IPH_PROTO(iphdr)) {
 801396a:	697b      	ldr	r3, [r7, #20]
 801396c:	7a5b      	ldrb	r3, [r3, #9]
 801396e:	2b11      	cmp	r3, #17
 8013970:	d006      	beq.n	8013980 <ip4_input+0x1b8>
 8013972:	2b11      	cmp	r3, #17
 8013974:	dc13      	bgt.n	801399e <ip4_input+0x1d6>
 8013976:	2b01      	cmp	r3, #1
 8013978:	d00c      	beq.n	8013994 <ip4_input+0x1cc>
 801397a:	2b06      	cmp	r3, #6
 801397c:	d005      	beq.n	801398a <ip4_input+0x1c2>
 801397e:	e00e      	b.n	801399e <ip4_input+0x1d6>
      case IP_PROTO_UDP:
#if LWIP_UDPLITE
      case IP_PROTO_UDPLITE:
#endif /* LWIP_UDPLITE */
        MIB2_STATS_INC(mib2.ipindelivers);
        udp_input(p, inp);
 8013980:	6839      	ldr	r1, [r7, #0]
 8013982:	6878      	ldr	r0, [r7, #4]
 8013984:	f7fe fc42 	bl	801220c <udp_input>
        break;
 8013988:	e026      	b.n	80139d8 <ip4_input+0x210>
#endif /* LWIP_UDP */
#if LWIP_TCP
      case IP_PROTO_TCP:
        MIB2_STATS_INC(mib2.ipindelivers);
        tcp_input(p, inp);
 801398a:	6839      	ldr	r1, [r7, #0]
 801398c:	6878      	ldr	r0, [r7, #4]
 801398e:	f7fa fc91 	bl	800e2b4 <tcp_input>
        break;
 8013992:	e021      	b.n	80139d8 <ip4_input+0x210>
#endif /* LWIP_TCP */
#if LWIP_ICMP
      case IP_PROTO_ICMP:
        MIB2_STATS_INC(mib2.ipindelivers);
        icmp_input(p, inp);
 8013994:	6839      	ldr	r1, [r7, #0]
 8013996:	6878      	ldr	r0, [r7, #4]
 8013998:	f7ff fcc8 	bl	801332c <icmp_input>
        break;
 801399c:	e01c      	b.n	80139d8 <ip4_input+0x210>
        } else
#endif /* LWIP_RAW */
        {
#if LWIP_ICMP
          /* send ICMP destination protocol unreachable unless is was a broadcast */
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 801399e:	4b1a      	ldr	r3, [pc, #104]	@ (8013a08 <ip4_input+0x240>)
 80139a0:	695b      	ldr	r3, [r3, #20]
 80139a2:	6939      	ldr	r1, [r7, #16]
 80139a4:	4618      	mov	r0, r3
 80139a6:	f000 f90b 	bl	8013bc0 <ip4_addr_isbroadcast_u32>
 80139aa:	4603      	mov	r3, r0
 80139ac:	2b00      	cmp	r3, #0
 80139ae:	d10f      	bne.n	80139d0 <ip4_input+0x208>
              !ip4_addr_ismulticast(ip4_current_dest_addr())) {
 80139b0:	4b15      	ldr	r3, [pc, #84]	@ (8013a08 <ip4_input+0x240>)
 80139b2:	695b      	ldr	r3, [r3, #20]
 80139b4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
          if (!ip4_addr_isbroadcast(ip4_current_dest_addr(), netif) &&
 80139b8:	2be0      	cmp	r3, #224	@ 0xe0
 80139ba:	d009      	beq.n	80139d0 <ip4_input+0x208>
            pbuf_header_force(p, (s16_t)iphdr_hlen); /* Move to ip header, no check necessary. */
 80139bc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80139c0:	4619      	mov	r1, r3
 80139c2:	6878      	ldr	r0, [r7, #4]
 80139c4:	f7f8 fe2d 	bl	800c622 <pbuf_header_force>
            icmp_dest_unreach(p, ICMP_DUR_PROTO);
 80139c8:	2102      	movs	r1, #2
 80139ca:	6878      	ldr	r0, [r7, #4]
 80139cc:	f7ff fdce 	bl	801356c <icmp_dest_unreach>

          IP_STATS_INC(ip.proterr);
          IP_STATS_INC(ip.drop);
          MIB2_STATS_INC(mib2.ipinunknownprotos);
        }
        pbuf_free(p);
 80139d0:	6878      	ldr	r0, [r7, #4]
 80139d2:	f7f8 fe39 	bl	800c648 <pbuf_free>
        break;
 80139d6:	bf00      	nop
    }
  }

  /* @todo: this is not really necessary... */
  ip_data.current_netif = NULL;
 80139d8:	4b0b      	ldr	r3, [pc, #44]	@ (8013a08 <ip4_input+0x240>)
 80139da:	2200      	movs	r2, #0
 80139dc:	601a      	str	r2, [r3, #0]
  ip_data.current_input_netif = NULL;
 80139de:	4b0a      	ldr	r3, [pc, #40]	@ (8013a08 <ip4_input+0x240>)
 80139e0:	2200      	movs	r2, #0
 80139e2:	605a      	str	r2, [r3, #4]
  ip_data.current_ip4_header = NULL;
 80139e4:	4b08      	ldr	r3, [pc, #32]	@ (8013a08 <ip4_input+0x240>)
 80139e6:	2200      	movs	r2, #0
 80139e8:	609a      	str	r2, [r3, #8]
  ip_data.current_ip_header_tot_len = 0;
 80139ea:	4b07      	ldr	r3, [pc, #28]	@ (8013a08 <ip4_input+0x240>)
 80139ec:	2200      	movs	r2, #0
 80139ee:	819a      	strh	r2, [r3, #12]
  ip4_addr_set_any(ip4_current_src_addr());
 80139f0:	4b05      	ldr	r3, [pc, #20]	@ (8013a08 <ip4_input+0x240>)
 80139f2:	2200      	movs	r2, #0
 80139f4:	611a      	str	r2, [r3, #16]
  ip4_addr_set_any(ip4_current_dest_addr());
 80139f6:	4b04      	ldr	r3, [pc, #16]	@ (8013a08 <ip4_input+0x240>)
 80139f8:	2200      	movs	r2, #0
 80139fa:	615a      	str	r2, [r3, #20]

  return ERR_OK;
 80139fc:	2300      	movs	r3, #0
}
 80139fe:	4618      	mov	r0, r3
 8013a00:	3718      	adds	r7, #24
 8013a02:	46bd      	mov	sp, r7
 8013a04:	bd80      	pop	{r7, pc}
 8013a06:	bf00      	nop
 8013a08:	24004c38 	.word	0x24004c38
 8013a0c:	24007d2c 	.word	0x24007d2c

08013a10 <ip4_output_if>:
 */
err_t
ip4_output_if(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
              u8_t ttl, u8_t tos,
              u8_t proto, struct netif *netif)
{
 8013a10:	b580      	push	{r7, lr}
 8013a12:	b08a      	sub	sp, #40	@ 0x28
 8013a14:	af04      	add	r7, sp, #16
 8013a16:	60f8      	str	r0, [r7, #12]
 8013a18:	60b9      	str	r1, [r7, #8]
 8013a1a:	607a      	str	r2, [r7, #4]
 8013a1c:	70fb      	strb	r3, [r7, #3]
ip4_output_if_opt(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos, u8_t proto, struct netif *netif, void *ip_options,
                  u16_t optlen)
{
#endif /* IP_OPTIONS_SEND */
  const ip4_addr_t *src_used = src;
 8013a1e:	68bb      	ldr	r3, [r7, #8]
 8013a20:	617b      	str	r3, [r7, #20]
  if (dest != LWIP_IP_HDRINCL) {
 8013a22:	687b      	ldr	r3, [r7, #4]
 8013a24:	2b00      	cmp	r3, #0
 8013a26:	d009      	beq.n	8013a3c <ip4_output_if+0x2c>
    if (ip4_addr_isany(src)) {
 8013a28:	68bb      	ldr	r3, [r7, #8]
 8013a2a:	2b00      	cmp	r3, #0
 8013a2c:	d003      	beq.n	8013a36 <ip4_output_if+0x26>
 8013a2e:	68bb      	ldr	r3, [r7, #8]
 8013a30:	681b      	ldr	r3, [r3, #0]
 8013a32:	2b00      	cmp	r3, #0
 8013a34:	d102      	bne.n	8013a3c <ip4_output_if+0x2c>
      src_used = netif_ip4_addr(netif);
 8013a36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013a38:	3304      	adds	r3, #4
 8013a3a:	617b      	str	r3, [r7, #20]

#if IP_OPTIONS_SEND
  return ip4_output_if_opt_src(p, src_used, dest, ttl, tos, proto, netif,
                               ip_options, optlen);
#else /* IP_OPTIONS_SEND */
  return ip4_output_if_src(p, src_used, dest, ttl, tos, proto, netif);
 8013a3c:	78fa      	ldrb	r2, [r7, #3]
 8013a3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013a40:	9302      	str	r3, [sp, #8]
 8013a42:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8013a46:	9301      	str	r3, [sp, #4]
 8013a48:	f897 3020 	ldrb.w	r3, [r7, #32]
 8013a4c:	9300      	str	r3, [sp, #0]
 8013a4e:	4613      	mov	r3, r2
 8013a50:	687a      	ldr	r2, [r7, #4]
 8013a52:	6979      	ldr	r1, [r7, #20]
 8013a54:	68f8      	ldr	r0, [r7, #12]
 8013a56:	f000 f805 	bl	8013a64 <ip4_output_if_src>
 8013a5a:	4603      	mov	r3, r0
#endif /* IP_OPTIONS_SEND */
}
 8013a5c:	4618      	mov	r0, r3
 8013a5e:	3718      	adds	r7, #24
 8013a60:	46bd      	mov	sp, r7
 8013a62:	bd80      	pop	{r7, pc}

08013a64 <ip4_output_if_src>:
 */
err_t
ip4_output_if_src(struct pbuf *p, const ip4_addr_t *src, const ip4_addr_t *dest,
                  u8_t ttl, u8_t tos,
                  u8_t proto, struct netif *netif)
{
 8013a64:	b580      	push	{r7, lr}
 8013a66:	b088      	sub	sp, #32
 8013a68:	af00      	add	r7, sp, #0
 8013a6a:	60f8      	str	r0, [r7, #12]
 8013a6c:	60b9      	str	r1, [r7, #8]
 8013a6e:	607a      	str	r2, [r7, #4]
 8013a70:	70fb      	strb	r3, [r7, #3]
#if CHECKSUM_GEN_IP_INLINE
  u32_t chk_sum = 0;
#endif /* CHECKSUM_GEN_IP_INLINE */

  LWIP_ASSERT_CORE_LOCKED();
  LWIP_IP_CHECK_PBUF_REF_COUNT_FOR_TX(p);
 8013a72:	68fb      	ldr	r3, [r7, #12]
 8013a74:	7b9b      	ldrb	r3, [r3, #14]
 8013a76:	2b01      	cmp	r3, #1
 8013a78:	d006      	beq.n	8013a88 <ip4_output_if_src+0x24>
 8013a7a:	4b4b      	ldr	r3, [pc, #300]	@ (8013ba8 <ip4_output_if_src+0x144>)
 8013a7c:	f44f 7255 	mov.w	r2, #852	@ 0x354
 8013a80:	494a      	ldr	r1, [pc, #296]	@ (8013bac <ip4_output_if_src+0x148>)
 8013a82:	484b      	ldr	r0, [pc, #300]	@ (8013bb0 <ip4_output_if_src+0x14c>)
 8013a84:	f001 f9e4 	bl	8014e50 <iprintf>

  MIB2_STATS_INC(mib2.ipoutrequests);

  /* Should the IP header be generated or is it already included in p? */
  if (dest != LWIP_IP_HDRINCL) {
 8013a88:	687b      	ldr	r3, [r7, #4]
 8013a8a:	2b00      	cmp	r3, #0
 8013a8c:	d060      	beq.n	8013b50 <ip4_output_if_src+0xec>
    u16_t ip_hlen = IP_HLEN;
 8013a8e:	2314      	movs	r3, #20
 8013a90:	837b      	strh	r3, [r7, #26]
      }
#endif /* CHECKSUM_GEN_IP_INLINE */
    }
#endif /* IP_OPTIONS_SEND */
    /* generate IP header */
    if (pbuf_add_header(p, IP_HLEN)) {
 8013a92:	2114      	movs	r1, #20
 8013a94:	68f8      	ldr	r0, [r7, #12]
 8013a96:	f7f8 fd41 	bl	800c51c <pbuf_add_header>
 8013a9a:	4603      	mov	r3, r0
 8013a9c:	2b00      	cmp	r3, #0
 8013a9e:	d002      	beq.n	8013aa6 <ip4_output_if_src+0x42>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: not enough room for IP header in pbuf\n"));

      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8013aa0:	f06f 0301 	mvn.w	r3, #1
 8013aa4:	e07c      	b.n	8013ba0 <ip4_output_if_src+0x13c>
    }

    iphdr = (struct ip_hdr *)p->payload;
 8013aa6:	68fb      	ldr	r3, [r7, #12]
 8013aa8:	685b      	ldr	r3, [r3, #4]
 8013aaa:	61fb      	str	r3, [r7, #28]
    LWIP_ASSERT("check that first pbuf can hold struct ip_hdr",
 8013aac:	68fb      	ldr	r3, [r7, #12]
 8013aae:	895b      	ldrh	r3, [r3, #10]
 8013ab0:	2b13      	cmp	r3, #19
 8013ab2:	d806      	bhi.n	8013ac2 <ip4_output_if_src+0x5e>
 8013ab4:	4b3c      	ldr	r3, [pc, #240]	@ (8013ba8 <ip4_output_if_src+0x144>)
 8013ab6:	f44f 7262 	mov.w	r2, #904	@ 0x388
 8013aba:	493e      	ldr	r1, [pc, #248]	@ (8013bb4 <ip4_output_if_src+0x150>)
 8013abc:	483c      	ldr	r0, [pc, #240]	@ (8013bb0 <ip4_output_if_src+0x14c>)
 8013abe:	f001 f9c7 	bl	8014e50 <iprintf>
                (p->len >= sizeof(struct ip_hdr)));

    IPH_TTL_SET(iphdr, ttl);
 8013ac2:	69fb      	ldr	r3, [r7, #28]
 8013ac4:	78fa      	ldrb	r2, [r7, #3]
 8013ac6:	721a      	strb	r2, [r3, #8]
    IPH_PROTO_SET(iphdr, proto);
 8013ac8:	69fb      	ldr	r3, [r7, #28]
 8013aca:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 8013ace:	725a      	strb	r2, [r3, #9]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(proto | (ttl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */

    /* dest cannot be NULL here */
    ip4_addr_copy(iphdr->dest, *dest);
 8013ad0:	687b      	ldr	r3, [r7, #4]
 8013ad2:	681a      	ldr	r2, [r3, #0]
 8013ad4:	69fb      	ldr	r3, [r7, #28]
 8013ad6:	611a      	str	r2, [r3, #16]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += ip4_addr_get_u32(&iphdr->dest) & 0xFFFF;
    chk_sum += ip4_addr_get_u32(&iphdr->dest) >> 16;
#endif /* CHECKSUM_GEN_IP_INLINE */

    IPH_VHL_SET(iphdr, 4, ip_hlen / 4);
 8013ad8:	8b7b      	ldrh	r3, [r7, #26]
 8013ada:	089b      	lsrs	r3, r3, #2
 8013adc:	b29b      	uxth	r3, r3
 8013ade:	b2db      	uxtb	r3, r3
 8013ae0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013ae4:	b2da      	uxtb	r2, r3
 8013ae6:	69fb      	ldr	r3, [r7, #28]
 8013ae8:	701a      	strb	r2, [r3, #0]
    IPH_TOS_SET(iphdr, tos);
 8013aea:	69fb      	ldr	r3, [r7, #28]
 8013aec:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8013af0:	705a      	strb	r2, [r3, #1]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += PP_NTOHS(tos | (iphdr->_v_hl << 8));
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_LEN_SET(iphdr, lwip_htons(p->tot_len));
 8013af2:	68fb      	ldr	r3, [r7, #12]
 8013af4:	891b      	ldrh	r3, [r3, #8]
 8013af6:	4618      	mov	r0, r3
 8013af8:	f7f7 f910 	bl	800ad1c <lwip_htons>
 8013afc:	4603      	mov	r3, r0
 8013afe:	461a      	mov	r2, r3
 8013b00:	69fb      	ldr	r3, [r7, #28]
 8013b02:	805a      	strh	r2, [r3, #2]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_len;
#endif /* CHECKSUM_GEN_IP_INLINE */
    IPH_OFFSET_SET(iphdr, 0);
 8013b04:	69fb      	ldr	r3, [r7, #28]
 8013b06:	2200      	movs	r2, #0
 8013b08:	719a      	strb	r2, [r3, #6]
 8013b0a:	2200      	movs	r2, #0
 8013b0c:	71da      	strb	r2, [r3, #7]
    IPH_ID_SET(iphdr, lwip_htons(ip_id));
 8013b0e:	4b2a      	ldr	r3, [pc, #168]	@ (8013bb8 <ip4_output_if_src+0x154>)
 8013b10:	881b      	ldrh	r3, [r3, #0]
 8013b12:	4618      	mov	r0, r3
 8013b14:	f7f7 f902 	bl	800ad1c <lwip_htons>
 8013b18:	4603      	mov	r3, r0
 8013b1a:	461a      	mov	r2, r3
 8013b1c:	69fb      	ldr	r3, [r7, #28]
 8013b1e:	809a      	strh	r2, [r3, #4]
#if CHECKSUM_GEN_IP_INLINE
    chk_sum += iphdr->_id;
#endif /* CHECKSUM_GEN_IP_INLINE */
    ++ip_id;
 8013b20:	4b25      	ldr	r3, [pc, #148]	@ (8013bb8 <ip4_output_if_src+0x154>)
 8013b22:	881b      	ldrh	r3, [r3, #0]
 8013b24:	3301      	adds	r3, #1
 8013b26:	b29a      	uxth	r2, r3
 8013b28:	4b23      	ldr	r3, [pc, #140]	@ (8013bb8 <ip4_output_if_src+0x154>)
 8013b2a:	801a      	strh	r2, [r3, #0]

    if (src == NULL) {
 8013b2c:	68bb      	ldr	r3, [r7, #8]
 8013b2e:	2b00      	cmp	r3, #0
 8013b30:	d104      	bne.n	8013b3c <ip4_output_if_src+0xd8>
      ip4_addr_copy(iphdr->src, *IP4_ADDR_ANY4);
 8013b32:	4b22      	ldr	r3, [pc, #136]	@ (8013bbc <ip4_output_if_src+0x158>)
 8013b34:	681a      	ldr	r2, [r3, #0]
 8013b36:	69fb      	ldr	r3, [r7, #28]
 8013b38:	60da      	str	r2, [r3, #12]
 8013b3a:	e003      	b.n	8013b44 <ip4_output_if_src+0xe0>
    } else {
      /* src cannot be NULL here */
      ip4_addr_copy(iphdr->src, *src);
 8013b3c:	68bb      	ldr	r3, [r7, #8]
 8013b3e:	681a      	ldr	r2, [r3, #0]
 8013b40:	69fb      	ldr	r3, [r7, #28]
 8013b42:	60da      	str	r2, [r3, #12]
    else {
      IPH_CHKSUM_SET(iphdr, 0);
    }
#endif /* LWIP_CHECKSUM_CTRL_PER_NETIF*/
#else /* CHECKSUM_GEN_IP_INLINE */
    IPH_CHKSUM_SET(iphdr, 0);
 8013b44:	69fb      	ldr	r3, [r7, #28]
 8013b46:	2200      	movs	r2, #0
 8013b48:	729a      	strb	r2, [r3, #10]
 8013b4a:	2200      	movs	r2, #0
 8013b4c:	72da      	strb	r2, [r3, #11]
 8013b4e:	e00f      	b.n	8013b70 <ip4_output_if_src+0x10c>
    }
#endif /* CHECKSUM_GEN_IP */
#endif /* CHECKSUM_GEN_IP_INLINE */
  } else {
    /* IP header already included in p */
    if (p->len < IP_HLEN) {
 8013b50:	68fb      	ldr	r3, [r7, #12]
 8013b52:	895b      	ldrh	r3, [r3, #10]
 8013b54:	2b13      	cmp	r3, #19
 8013b56:	d802      	bhi.n	8013b5e <ip4_output_if_src+0xfa>
      LWIP_DEBUGF(IP_DEBUG | LWIP_DBG_LEVEL_SERIOUS, ("ip4_output: LWIP_IP_HDRINCL but pbuf is too short\n"));
      IP_STATS_INC(ip.err);
      MIB2_STATS_INC(mib2.ipoutdiscards);
      return ERR_BUF;
 8013b58:	f06f 0301 	mvn.w	r3, #1
 8013b5c:	e020      	b.n	8013ba0 <ip4_output_if_src+0x13c>
    }
    iphdr = (struct ip_hdr *)p->payload;
 8013b5e:	68fb      	ldr	r3, [r7, #12]
 8013b60:	685b      	ldr	r3, [r3, #4]
 8013b62:	61fb      	str	r3, [r7, #28]
    ip4_addr_copy(dest_addr, iphdr->dest);
 8013b64:	69fb      	ldr	r3, [r7, #28]
 8013b66:	691b      	ldr	r3, [r3, #16]
 8013b68:	617b      	str	r3, [r7, #20]
    dest = &dest_addr;
 8013b6a:	f107 0314 	add.w	r3, r7, #20
 8013b6e:	607b      	str	r3, [r7, #4]
  }
#endif /* LWIP_MULTICAST_TX_OPTIONS */
#endif /* ENABLE_LOOPBACK */
#if IP_FRAG
  /* don't fragment if interface has mtu set to 0 [loopif] */
  if (netif->mtu && (p->tot_len > netif->mtu)) {
 8013b70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013b72:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8013b74:	2b00      	cmp	r3, #0
 8013b76:	d00c      	beq.n	8013b92 <ip4_output_if_src+0x12e>
 8013b78:	68fb      	ldr	r3, [r7, #12]
 8013b7a:	891a      	ldrh	r2, [r3, #8]
 8013b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013b7e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8013b80:	429a      	cmp	r2, r3
 8013b82:	d906      	bls.n	8013b92 <ip4_output_if_src+0x12e>
    return ip4_frag(p, netif, dest);
 8013b84:	687a      	ldr	r2, [r7, #4]
 8013b86:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8013b88:	68f8      	ldr	r0, [r7, #12]
 8013b8a:	f000 fd53 	bl	8014634 <ip4_frag>
 8013b8e:	4603      	mov	r3, r0
 8013b90:	e006      	b.n	8013ba0 <ip4_output_if_src+0x13c>
  }
#endif /* IP_FRAG */

  LWIP_DEBUGF(IP_DEBUG, ("ip4_output_if: call netif->output()\n"));
  return netif->output(netif, p, dest);
 8013b92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013b94:	695b      	ldr	r3, [r3, #20]
 8013b96:	687a      	ldr	r2, [r7, #4]
 8013b98:	68f9      	ldr	r1, [r7, #12]
 8013b9a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8013b9c:	4798      	blx	r3
 8013b9e:	4603      	mov	r3, r0
}
 8013ba0:	4618      	mov	r0, r3
 8013ba2:	3720      	adds	r7, #32
 8013ba4:	46bd      	mov	sp, r7
 8013ba6:	bd80      	pop	{r7, pc}
 8013ba8:	08018434 	.word	0x08018434
 8013bac:	08018468 	.word	0x08018468
 8013bb0:	08018474 	.word	0x08018474
 8013bb4:	0801849c 	.word	0x0801849c
 8013bb8:	24007e8a 	.word	0x24007e8a
 8013bbc:	080188d8 	.word	0x080188d8

08013bc0 <ip4_addr_isbroadcast_u32>:
 * @param netif the network interface against which the address is checked
 * @return returns non-zero if the address is a broadcast address
 */
u8_t
ip4_addr_isbroadcast_u32(u32_t addr, const struct netif *netif)
{
 8013bc0:	b480      	push	{r7}
 8013bc2:	b085      	sub	sp, #20
 8013bc4:	af00      	add	r7, sp, #0
 8013bc6:	6078      	str	r0, [r7, #4]
 8013bc8:	6039      	str	r1, [r7, #0]
  ip4_addr_t ipaddr;
  ip4_addr_set_u32(&ipaddr, addr);
 8013bca:	687b      	ldr	r3, [r7, #4]
 8013bcc:	60fb      	str	r3, [r7, #12]

  /* all ones (broadcast) or all zeroes (old skool broadcast) */
  if ((~addr == IPADDR_ANY) ||
 8013bce:	687b      	ldr	r3, [r7, #4]
 8013bd0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013bd4:	d002      	beq.n	8013bdc <ip4_addr_isbroadcast_u32+0x1c>
 8013bd6:	687b      	ldr	r3, [r7, #4]
 8013bd8:	2b00      	cmp	r3, #0
 8013bda:	d101      	bne.n	8013be0 <ip4_addr_isbroadcast_u32+0x20>
      (addr == IPADDR_ANY)) {
    return 1;
 8013bdc:	2301      	movs	r3, #1
 8013bde:	e02a      	b.n	8013c36 <ip4_addr_isbroadcast_u32+0x76>
    /* no broadcast support on this network interface? */
  } else if ((netif->flags & NETIF_FLAG_BROADCAST) == 0) {
 8013be0:	683b      	ldr	r3, [r7, #0]
 8013be2:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8013be6:	f003 0302 	and.w	r3, r3, #2
 8013bea:	2b00      	cmp	r3, #0
 8013bec:	d101      	bne.n	8013bf2 <ip4_addr_isbroadcast_u32+0x32>
    /* the given address cannot be a broadcast address
     * nor can we check against any broadcast addresses */
    return 0;
 8013bee:	2300      	movs	r3, #0
 8013bf0:	e021      	b.n	8013c36 <ip4_addr_isbroadcast_u32+0x76>
    /* address matches network interface address exactly? => no broadcast */
  } else if (addr == ip4_addr_get_u32(netif_ip4_addr(netif))) {
 8013bf2:	683b      	ldr	r3, [r7, #0]
 8013bf4:	3304      	adds	r3, #4
 8013bf6:	681b      	ldr	r3, [r3, #0]
 8013bf8:	687a      	ldr	r2, [r7, #4]
 8013bfa:	429a      	cmp	r2, r3
 8013bfc:	d101      	bne.n	8013c02 <ip4_addr_isbroadcast_u32+0x42>
    return 0;
 8013bfe:	2300      	movs	r3, #0
 8013c00:	e019      	b.n	8013c36 <ip4_addr_isbroadcast_u32+0x76>
    /*  on the same (sub) network... */
  } else if (ip4_addr_netcmp(&ipaddr, netif_ip4_addr(netif), netif_ip4_netmask(netif))
 8013c02:	68fa      	ldr	r2, [r7, #12]
 8013c04:	683b      	ldr	r3, [r7, #0]
 8013c06:	3304      	adds	r3, #4
 8013c08:	681b      	ldr	r3, [r3, #0]
 8013c0a:	405a      	eors	r2, r3
 8013c0c:	683b      	ldr	r3, [r7, #0]
 8013c0e:	3308      	adds	r3, #8
 8013c10:	681b      	ldr	r3, [r3, #0]
 8013c12:	4013      	ands	r3, r2
 8013c14:	2b00      	cmp	r3, #0
 8013c16:	d10d      	bne.n	8013c34 <ip4_addr_isbroadcast_u32+0x74>
             /* ...and host identifier bits are all ones? =>... */
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8013c18:	683b      	ldr	r3, [r7, #0]
 8013c1a:	3308      	adds	r3, #8
 8013c1c:	681b      	ldr	r3, [r3, #0]
 8013c1e:	43da      	mvns	r2, r3
 8013c20:	687b      	ldr	r3, [r7, #4]
 8013c22:	401a      	ands	r2, r3
                 (IPADDR_BROADCAST & ~ip4_addr_get_u32(netif_ip4_netmask(netif))))) {
 8013c24:	683b      	ldr	r3, [r7, #0]
 8013c26:	3308      	adds	r3, #8
 8013c28:	681b      	ldr	r3, [r3, #0]
 8013c2a:	43db      	mvns	r3, r3
             && ((addr & ~ip4_addr_get_u32(netif_ip4_netmask(netif))) ==
 8013c2c:	429a      	cmp	r2, r3
 8013c2e:	d101      	bne.n	8013c34 <ip4_addr_isbroadcast_u32+0x74>
    /* => network broadcast address */
    return 1;
 8013c30:	2301      	movs	r3, #1
 8013c32:	e000      	b.n	8013c36 <ip4_addr_isbroadcast_u32+0x76>
  } else {
    return 0;
 8013c34:	2300      	movs	r3, #0
  }
}
 8013c36:	4618      	mov	r0, r3
 8013c38:	3714      	adds	r7, #20
 8013c3a:	46bd      	mov	sp, r7
 8013c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c40:	4770      	bx	lr
	...

08013c44 <ip_reass_tmr>:
 *
 * Should be called every 1000 msec (defined by IP_TMR_INTERVAL).
 */
void
ip_reass_tmr(void)
{
 8013c44:	b580      	push	{r7, lr}
 8013c46:	b084      	sub	sp, #16
 8013c48:	af00      	add	r7, sp, #0
  struct ip_reassdata *r, *prev = NULL;
 8013c4a:	2300      	movs	r3, #0
 8013c4c:	60bb      	str	r3, [r7, #8]

  r = reassdatagrams;
 8013c4e:	4b12      	ldr	r3, [pc, #72]	@ (8013c98 <ip_reass_tmr+0x54>)
 8013c50:	681b      	ldr	r3, [r3, #0]
 8013c52:	60fb      	str	r3, [r7, #12]
  while (r != NULL) {
 8013c54:	e018      	b.n	8013c88 <ip_reass_tmr+0x44>
    /* Decrement the timer. Once it reaches 0,
     * clean up the incomplete fragment assembly */
    if (r->timer > 0) {
 8013c56:	68fb      	ldr	r3, [r7, #12]
 8013c58:	7fdb      	ldrb	r3, [r3, #31]
 8013c5a:	2b00      	cmp	r3, #0
 8013c5c:	d00b      	beq.n	8013c76 <ip_reass_tmr+0x32>
      r->timer--;
 8013c5e:	68fb      	ldr	r3, [r7, #12]
 8013c60:	7fdb      	ldrb	r3, [r3, #31]
 8013c62:	3b01      	subs	r3, #1
 8013c64:	b2da      	uxtb	r2, r3
 8013c66:	68fb      	ldr	r3, [r7, #12]
 8013c68:	77da      	strb	r2, [r3, #31]
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer dec %"U16_F"\n", (u16_t)r->timer));
      prev = r;
 8013c6a:	68fb      	ldr	r3, [r7, #12]
 8013c6c:	60bb      	str	r3, [r7, #8]
      r = r->next;
 8013c6e:	68fb      	ldr	r3, [r7, #12]
 8013c70:	681b      	ldr	r3, [r3, #0]
 8013c72:	60fb      	str	r3, [r7, #12]
 8013c74:	e008      	b.n	8013c88 <ip_reass_tmr+0x44>
    } else {
      /* reassembly timed out */
      struct ip_reassdata *tmp;
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_tmr: timer timed out\n"));
      tmp = r;
 8013c76:	68fb      	ldr	r3, [r7, #12]
 8013c78:	607b      	str	r3, [r7, #4]
      /* get the next pointer before freeing */
      r = r->next;
 8013c7a:	68fb      	ldr	r3, [r7, #12]
 8013c7c:	681b      	ldr	r3, [r3, #0]
 8013c7e:	60fb      	str	r3, [r7, #12]
      /* free the helper struct and all enqueued pbufs */
      ip_reass_free_complete_datagram(tmp, prev);
 8013c80:	68b9      	ldr	r1, [r7, #8]
 8013c82:	6878      	ldr	r0, [r7, #4]
 8013c84:	f000 f80a 	bl	8013c9c <ip_reass_free_complete_datagram>
  while (r != NULL) {
 8013c88:	68fb      	ldr	r3, [r7, #12]
 8013c8a:	2b00      	cmp	r3, #0
 8013c8c:	d1e3      	bne.n	8013c56 <ip_reass_tmr+0x12>
    }
  }
}
 8013c8e:	bf00      	nop
 8013c90:	bf00      	nop
 8013c92:	3710      	adds	r7, #16
 8013c94:	46bd      	mov	sp, r7
 8013c96:	bd80      	pop	{r7, pc}
 8013c98:	24007e8c 	.word	0x24007e8c

08013c9c <ip_reass_free_complete_datagram>:
 * @param prev the previous datagram in the linked list
 * @return the number of pbufs freed
 */
static int
ip_reass_free_complete_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8013c9c:	b580      	push	{r7, lr}
 8013c9e:	b088      	sub	sp, #32
 8013ca0:	af00      	add	r7, sp, #0
 8013ca2:	6078      	str	r0, [r7, #4]
 8013ca4:	6039      	str	r1, [r7, #0]
  u16_t pbufs_freed = 0;
 8013ca6:	2300      	movs	r3, #0
 8013ca8:	83fb      	strh	r3, [r7, #30]
  u16_t clen;
  struct pbuf *p;
  struct ip_reass_helper *iprh;

  LWIP_ASSERT("prev != ipr", prev != ipr);
 8013caa:	683a      	ldr	r2, [r7, #0]
 8013cac:	687b      	ldr	r3, [r7, #4]
 8013cae:	429a      	cmp	r2, r3
 8013cb0:	d105      	bne.n	8013cbe <ip_reass_free_complete_datagram+0x22>
 8013cb2:	4b45      	ldr	r3, [pc, #276]	@ (8013dc8 <ip_reass_free_complete_datagram+0x12c>)
 8013cb4:	22ab      	movs	r2, #171	@ 0xab
 8013cb6:	4945      	ldr	r1, [pc, #276]	@ (8013dcc <ip_reass_free_complete_datagram+0x130>)
 8013cb8:	4845      	ldr	r0, [pc, #276]	@ (8013dd0 <ip_reass_free_complete_datagram+0x134>)
 8013cba:	f001 f8c9 	bl	8014e50 <iprintf>
  if (prev != NULL) {
 8013cbe:	683b      	ldr	r3, [r7, #0]
 8013cc0:	2b00      	cmp	r3, #0
 8013cc2:	d00a      	beq.n	8013cda <ip_reass_free_complete_datagram+0x3e>
    LWIP_ASSERT("prev->next == ipr", prev->next == ipr);
 8013cc4:	683b      	ldr	r3, [r7, #0]
 8013cc6:	681b      	ldr	r3, [r3, #0]
 8013cc8:	687a      	ldr	r2, [r7, #4]
 8013cca:	429a      	cmp	r2, r3
 8013ccc:	d005      	beq.n	8013cda <ip_reass_free_complete_datagram+0x3e>
 8013cce:	4b3e      	ldr	r3, [pc, #248]	@ (8013dc8 <ip_reass_free_complete_datagram+0x12c>)
 8013cd0:	22ad      	movs	r2, #173	@ 0xad
 8013cd2:	4940      	ldr	r1, [pc, #256]	@ (8013dd4 <ip_reass_free_complete_datagram+0x138>)
 8013cd4:	483e      	ldr	r0, [pc, #248]	@ (8013dd0 <ip_reass_free_complete_datagram+0x134>)
 8013cd6:	f001 f8bb 	bl	8014e50 <iprintf>
  }

  MIB2_STATS_INC(mib2.ipreasmfails);
#if LWIP_ICMP
  iprh = (struct ip_reass_helper *)ipr->p->payload;
 8013cda:	687b      	ldr	r3, [r7, #4]
 8013cdc:	685b      	ldr	r3, [r3, #4]
 8013cde:	685b      	ldr	r3, [r3, #4]
 8013ce0:	617b      	str	r3, [r7, #20]
  if (iprh->start == 0) {
 8013ce2:	697b      	ldr	r3, [r7, #20]
 8013ce4:	889b      	ldrh	r3, [r3, #4]
 8013ce6:	b29b      	uxth	r3, r3
 8013ce8:	2b00      	cmp	r3, #0
 8013cea:	d12a      	bne.n	8013d42 <ip_reass_free_complete_datagram+0xa6>
    /* The first fragment was received, send ICMP time exceeded. */
    /* First, de-queue the first pbuf from r->p. */
    p = ipr->p;
 8013cec:	687b      	ldr	r3, [r7, #4]
 8013cee:	685b      	ldr	r3, [r3, #4]
 8013cf0:	61bb      	str	r3, [r7, #24]
    ipr->p = iprh->next_pbuf;
 8013cf2:	697b      	ldr	r3, [r7, #20]
 8013cf4:	681a      	ldr	r2, [r3, #0]
 8013cf6:	687b      	ldr	r3, [r7, #4]
 8013cf8:	605a      	str	r2, [r3, #4]
    /* Then, copy the original header into it. */
    SMEMCPY(p->payload, &ipr->iphdr, IP_HLEN);
 8013cfa:	69bb      	ldr	r3, [r7, #24]
 8013cfc:	6858      	ldr	r0, [r3, #4]
 8013cfe:	687b      	ldr	r3, [r7, #4]
 8013d00:	3308      	adds	r3, #8
 8013d02:	2214      	movs	r2, #20
 8013d04:	4619      	mov	r1, r3
 8013d06:	f001 f97e 	bl	8015006 <memcpy>
    icmp_time_exceeded(p, ICMP_TE_FRAG);
 8013d0a:	2101      	movs	r1, #1
 8013d0c:	69b8      	ldr	r0, [r7, #24]
 8013d0e:	f7ff fc3d 	bl	801358c <icmp_time_exceeded>
    clen = pbuf_clen(p);
 8013d12:	69b8      	ldr	r0, [r7, #24]
 8013d14:	f7f8 fd26 	bl	800c764 <pbuf_clen>
 8013d18:	4603      	mov	r3, r0
 8013d1a:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8013d1c:	8bfa      	ldrh	r2, [r7, #30]
 8013d1e:	8a7b      	ldrh	r3, [r7, #18]
 8013d20:	4413      	add	r3, r2
 8013d22:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013d26:	db05      	blt.n	8013d34 <ip_reass_free_complete_datagram+0x98>
 8013d28:	4b27      	ldr	r3, [pc, #156]	@ (8013dc8 <ip_reass_free_complete_datagram+0x12c>)
 8013d2a:	22bc      	movs	r2, #188	@ 0xbc
 8013d2c:	492a      	ldr	r1, [pc, #168]	@ (8013dd8 <ip_reass_free_complete_datagram+0x13c>)
 8013d2e:	4828      	ldr	r0, [pc, #160]	@ (8013dd0 <ip_reass_free_complete_datagram+0x134>)
 8013d30:	f001 f88e 	bl	8014e50 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8013d34:	8bfa      	ldrh	r2, [r7, #30]
 8013d36:	8a7b      	ldrh	r3, [r7, #18]
 8013d38:	4413      	add	r3, r2
 8013d3a:	83fb      	strh	r3, [r7, #30]
    pbuf_free(p);
 8013d3c:	69b8      	ldr	r0, [r7, #24]
 8013d3e:	f7f8 fc83 	bl	800c648 <pbuf_free>
  }
#endif /* LWIP_ICMP */

  /* First, free all received pbufs.  The individual pbufs need to be released
     separately as they have not yet been chained */
  p = ipr->p;
 8013d42:	687b      	ldr	r3, [r7, #4]
 8013d44:	685b      	ldr	r3, [r3, #4]
 8013d46:	61bb      	str	r3, [r7, #24]
  while (p != NULL) {
 8013d48:	e01f      	b.n	8013d8a <ip_reass_free_complete_datagram+0xee>
    struct pbuf *pcur;
    iprh = (struct ip_reass_helper *)p->payload;
 8013d4a:	69bb      	ldr	r3, [r7, #24]
 8013d4c:	685b      	ldr	r3, [r3, #4]
 8013d4e:	617b      	str	r3, [r7, #20]
    pcur = p;
 8013d50:	69bb      	ldr	r3, [r7, #24]
 8013d52:	60fb      	str	r3, [r7, #12]
    /* get the next pointer before freeing */
    p = iprh->next_pbuf;
 8013d54:	697b      	ldr	r3, [r7, #20]
 8013d56:	681b      	ldr	r3, [r3, #0]
 8013d58:	61bb      	str	r3, [r7, #24]
    clen = pbuf_clen(pcur);
 8013d5a:	68f8      	ldr	r0, [r7, #12]
 8013d5c:	f7f8 fd02 	bl	800c764 <pbuf_clen>
 8013d60:	4603      	mov	r3, r0
 8013d62:	827b      	strh	r3, [r7, #18]
    LWIP_ASSERT("pbufs_freed + clen <= 0xffff", pbufs_freed + clen <= 0xffff);
 8013d64:	8bfa      	ldrh	r2, [r7, #30]
 8013d66:	8a7b      	ldrh	r3, [r7, #18]
 8013d68:	4413      	add	r3, r2
 8013d6a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8013d6e:	db05      	blt.n	8013d7c <ip_reass_free_complete_datagram+0xe0>
 8013d70:	4b15      	ldr	r3, [pc, #84]	@ (8013dc8 <ip_reass_free_complete_datagram+0x12c>)
 8013d72:	22cc      	movs	r2, #204	@ 0xcc
 8013d74:	4918      	ldr	r1, [pc, #96]	@ (8013dd8 <ip_reass_free_complete_datagram+0x13c>)
 8013d76:	4816      	ldr	r0, [pc, #88]	@ (8013dd0 <ip_reass_free_complete_datagram+0x134>)
 8013d78:	f001 f86a 	bl	8014e50 <iprintf>
    pbufs_freed = (u16_t)(pbufs_freed + clen);
 8013d7c:	8bfa      	ldrh	r2, [r7, #30]
 8013d7e:	8a7b      	ldrh	r3, [r7, #18]
 8013d80:	4413      	add	r3, r2
 8013d82:	83fb      	strh	r3, [r7, #30]
    pbuf_free(pcur);
 8013d84:	68f8      	ldr	r0, [r7, #12]
 8013d86:	f7f8 fc5f 	bl	800c648 <pbuf_free>
  while (p != NULL) {
 8013d8a:	69bb      	ldr	r3, [r7, #24]
 8013d8c:	2b00      	cmp	r3, #0
 8013d8e:	d1dc      	bne.n	8013d4a <ip_reass_free_complete_datagram+0xae>
  }
  /* Then, unchain the struct ip_reassdata from the list and free it. */
  ip_reass_dequeue_datagram(ipr, prev);
 8013d90:	6839      	ldr	r1, [r7, #0]
 8013d92:	6878      	ldr	r0, [r7, #4]
 8013d94:	f000 f8c2 	bl	8013f1c <ip_reass_dequeue_datagram>
  LWIP_ASSERT("ip_reass_pbufcount >= pbufs_freed", ip_reass_pbufcount >= pbufs_freed);
 8013d98:	4b10      	ldr	r3, [pc, #64]	@ (8013ddc <ip_reass_free_complete_datagram+0x140>)
 8013d9a:	881b      	ldrh	r3, [r3, #0]
 8013d9c:	8bfa      	ldrh	r2, [r7, #30]
 8013d9e:	429a      	cmp	r2, r3
 8013da0:	d905      	bls.n	8013dae <ip_reass_free_complete_datagram+0x112>
 8013da2:	4b09      	ldr	r3, [pc, #36]	@ (8013dc8 <ip_reass_free_complete_datagram+0x12c>)
 8013da4:	22d2      	movs	r2, #210	@ 0xd2
 8013da6:	490e      	ldr	r1, [pc, #56]	@ (8013de0 <ip_reass_free_complete_datagram+0x144>)
 8013da8:	4809      	ldr	r0, [pc, #36]	@ (8013dd0 <ip_reass_free_complete_datagram+0x134>)
 8013daa:	f001 f851 	bl	8014e50 <iprintf>
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - pbufs_freed);
 8013dae:	4b0b      	ldr	r3, [pc, #44]	@ (8013ddc <ip_reass_free_complete_datagram+0x140>)
 8013db0:	881a      	ldrh	r2, [r3, #0]
 8013db2:	8bfb      	ldrh	r3, [r7, #30]
 8013db4:	1ad3      	subs	r3, r2, r3
 8013db6:	b29a      	uxth	r2, r3
 8013db8:	4b08      	ldr	r3, [pc, #32]	@ (8013ddc <ip_reass_free_complete_datagram+0x140>)
 8013dba:	801a      	strh	r2, [r3, #0]

  return pbufs_freed;
 8013dbc:	8bfb      	ldrh	r3, [r7, #30]
}
 8013dbe:	4618      	mov	r0, r3
 8013dc0:	3720      	adds	r7, #32
 8013dc2:	46bd      	mov	sp, r7
 8013dc4:	bd80      	pop	{r7, pc}
 8013dc6:	bf00      	nop
 8013dc8:	080184cc 	.word	0x080184cc
 8013dcc:	08018508 	.word	0x08018508
 8013dd0:	08018514 	.word	0x08018514
 8013dd4:	0801853c 	.word	0x0801853c
 8013dd8:	08018550 	.word	0x08018550
 8013ddc:	24007e90 	.word	0x24007e90
 8013de0:	08018570 	.word	0x08018570

08013de4 <ip_reass_remove_oldest_datagram>:
 *        (used for freeing other datagrams if not enough space)
 * @return the number of pbufs freed
 */
static int
ip_reass_remove_oldest_datagram(struct ip_hdr *fraghdr, int pbufs_needed)
{
 8013de4:	b580      	push	{r7, lr}
 8013de6:	b08a      	sub	sp, #40	@ 0x28
 8013de8:	af00      	add	r7, sp, #0
 8013dea:	6078      	str	r0, [r7, #4]
 8013dec:	6039      	str	r1, [r7, #0]
  /* @todo Can't we simply remove the last datagram in the
   *       linked list behind reassdatagrams?
   */
  struct ip_reassdata *r, *oldest, *prev, *oldest_prev;
  int pbufs_freed = 0, pbufs_freed_current;
 8013dee:	2300      	movs	r3, #0
 8013df0:	617b      	str	r3, [r7, #20]
  int other_datagrams;

  /* Free datagrams until being allowed to enqueue 'pbufs_needed' pbufs,
   * but don't free the datagram that 'fraghdr' belongs to! */
  do {
    oldest = NULL;
 8013df2:	2300      	movs	r3, #0
 8013df4:	623b      	str	r3, [r7, #32]
    prev = NULL;
 8013df6:	2300      	movs	r3, #0
 8013df8:	61fb      	str	r3, [r7, #28]
    oldest_prev = NULL;
 8013dfa:	2300      	movs	r3, #0
 8013dfc:	61bb      	str	r3, [r7, #24]
    other_datagrams = 0;
 8013dfe:	2300      	movs	r3, #0
 8013e00:	613b      	str	r3, [r7, #16]
    r = reassdatagrams;
 8013e02:	4b28      	ldr	r3, [pc, #160]	@ (8013ea4 <ip_reass_remove_oldest_datagram+0xc0>)
 8013e04:	681b      	ldr	r3, [r3, #0]
 8013e06:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 8013e08:	e030      	b.n	8013e6c <ip_reass_remove_oldest_datagram+0x88>
      if (!IP_ADDRESSES_AND_ID_MATCH(&r->iphdr, fraghdr)) {
 8013e0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e0c:	695a      	ldr	r2, [r3, #20]
 8013e0e:	687b      	ldr	r3, [r7, #4]
 8013e10:	68db      	ldr	r3, [r3, #12]
 8013e12:	429a      	cmp	r2, r3
 8013e14:	d10c      	bne.n	8013e30 <ip_reass_remove_oldest_datagram+0x4c>
 8013e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e18:	699a      	ldr	r2, [r3, #24]
 8013e1a:	687b      	ldr	r3, [r7, #4]
 8013e1c:	691b      	ldr	r3, [r3, #16]
 8013e1e:	429a      	cmp	r2, r3
 8013e20:	d106      	bne.n	8013e30 <ip_reass_remove_oldest_datagram+0x4c>
 8013e22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e24:	899a      	ldrh	r2, [r3, #12]
 8013e26:	687b      	ldr	r3, [r7, #4]
 8013e28:	889b      	ldrh	r3, [r3, #4]
 8013e2a:	b29b      	uxth	r3, r3
 8013e2c:	429a      	cmp	r2, r3
 8013e2e:	d014      	beq.n	8013e5a <ip_reass_remove_oldest_datagram+0x76>
        /* Not the same datagram as fraghdr */
        other_datagrams++;
 8013e30:	693b      	ldr	r3, [r7, #16]
 8013e32:	3301      	adds	r3, #1
 8013e34:	613b      	str	r3, [r7, #16]
        if (oldest == NULL) {
 8013e36:	6a3b      	ldr	r3, [r7, #32]
 8013e38:	2b00      	cmp	r3, #0
 8013e3a:	d104      	bne.n	8013e46 <ip_reass_remove_oldest_datagram+0x62>
          oldest = r;
 8013e3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e3e:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8013e40:	69fb      	ldr	r3, [r7, #28]
 8013e42:	61bb      	str	r3, [r7, #24]
 8013e44:	e009      	b.n	8013e5a <ip_reass_remove_oldest_datagram+0x76>
        } else if (r->timer <= oldest->timer) {
 8013e46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e48:	7fda      	ldrb	r2, [r3, #31]
 8013e4a:	6a3b      	ldr	r3, [r7, #32]
 8013e4c:	7fdb      	ldrb	r3, [r3, #31]
 8013e4e:	429a      	cmp	r2, r3
 8013e50:	d803      	bhi.n	8013e5a <ip_reass_remove_oldest_datagram+0x76>
          /* older than the previous oldest */
          oldest = r;
 8013e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e54:	623b      	str	r3, [r7, #32]
          oldest_prev = prev;
 8013e56:	69fb      	ldr	r3, [r7, #28]
 8013e58:	61bb      	str	r3, [r7, #24]
        }
      }
      if (r->next != NULL) {
 8013e5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e5c:	681b      	ldr	r3, [r3, #0]
 8013e5e:	2b00      	cmp	r3, #0
 8013e60:	d001      	beq.n	8013e66 <ip_reass_remove_oldest_datagram+0x82>
        prev = r;
 8013e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e64:	61fb      	str	r3, [r7, #28]
      }
      r = r->next;
 8013e66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e68:	681b      	ldr	r3, [r3, #0]
 8013e6a:	627b      	str	r3, [r7, #36]	@ 0x24
    while (r != NULL) {
 8013e6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013e6e:	2b00      	cmp	r3, #0
 8013e70:	d1cb      	bne.n	8013e0a <ip_reass_remove_oldest_datagram+0x26>
    }
    if (oldest != NULL) {
 8013e72:	6a3b      	ldr	r3, [r7, #32]
 8013e74:	2b00      	cmp	r3, #0
 8013e76:	d008      	beq.n	8013e8a <ip_reass_remove_oldest_datagram+0xa6>
      pbufs_freed_current = ip_reass_free_complete_datagram(oldest, oldest_prev);
 8013e78:	69b9      	ldr	r1, [r7, #24]
 8013e7a:	6a38      	ldr	r0, [r7, #32]
 8013e7c:	f7ff ff0e 	bl	8013c9c <ip_reass_free_complete_datagram>
 8013e80:	60f8      	str	r0, [r7, #12]
      pbufs_freed += pbufs_freed_current;
 8013e82:	697a      	ldr	r2, [r7, #20]
 8013e84:	68fb      	ldr	r3, [r7, #12]
 8013e86:	4413      	add	r3, r2
 8013e88:	617b      	str	r3, [r7, #20]
    }
  } while ((pbufs_freed < pbufs_needed) && (other_datagrams > 1));
 8013e8a:	697a      	ldr	r2, [r7, #20]
 8013e8c:	683b      	ldr	r3, [r7, #0]
 8013e8e:	429a      	cmp	r2, r3
 8013e90:	da02      	bge.n	8013e98 <ip_reass_remove_oldest_datagram+0xb4>
 8013e92:	693b      	ldr	r3, [r7, #16]
 8013e94:	2b01      	cmp	r3, #1
 8013e96:	dcac      	bgt.n	8013df2 <ip_reass_remove_oldest_datagram+0xe>
  return pbufs_freed;
 8013e98:	697b      	ldr	r3, [r7, #20]
}
 8013e9a:	4618      	mov	r0, r3
 8013e9c:	3728      	adds	r7, #40	@ 0x28
 8013e9e:	46bd      	mov	sp, r7
 8013ea0:	bd80      	pop	{r7, pc}
 8013ea2:	bf00      	nop
 8013ea4:	24007e8c 	.word	0x24007e8c

08013ea8 <ip_reass_enqueue_new_datagram>:
 * @param clen number of pbufs needed to enqueue (used for freeing other datagrams if not enough space)
 * @return A pointer to the queue location into which the fragment was enqueued
 */
static struct ip_reassdata *
ip_reass_enqueue_new_datagram(struct ip_hdr *fraghdr, int clen)
{
 8013ea8:	b580      	push	{r7, lr}
 8013eaa:	b084      	sub	sp, #16
 8013eac:	af00      	add	r7, sp, #0
 8013eae:	6078      	str	r0, [r7, #4]
 8013eb0:	6039      	str	r1, [r7, #0]
#if ! IP_REASS_FREE_OLDEST
  LWIP_UNUSED_ARG(clen);
#endif

  /* No matching previous fragment found, allocate a new reassdata struct */
  ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8013eb2:	2004      	movs	r0, #4
 8013eb4:	f7f7 fcb0 	bl	800b818 <memp_malloc>
 8013eb8:	60f8      	str	r0, [r7, #12]
  if (ipr == NULL) {
 8013eba:	68fb      	ldr	r3, [r7, #12]
 8013ebc:	2b00      	cmp	r3, #0
 8013ebe:	d110      	bne.n	8013ee2 <ip_reass_enqueue_new_datagram+0x3a>
#if IP_REASS_FREE_OLDEST
    if (ip_reass_remove_oldest_datagram(fraghdr, clen) >= clen) {
 8013ec0:	6839      	ldr	r1, [r7, #0]
 8013ec2:	6878      	ldr	r0, [r7, #4]
 8013ec4:	f7ff ff8e 	bl	8013de4 <ip_reass_remove_oldest_datagram>
 8013ec8:	4602      	mov	r2, r0
 8013eca:	683b      	ldr	r3, [r7, #0]
 8013ecc:	4293      	cmp	r3, r2
 8013ece:	dc03      	bgt.n	8013ed8 <ip_reass_enqueue_new_datagram+0x30>
      ipr = (struct ip_reassdata *)memp_malloc(MEMP_REASSDATA);
 8013ed0:	2004      	movs	r0, #4
 8013ed2:	f7f7 fca1 	bl	800b818 <memp_malloc>
 8013ed6:	60f8      	str	r0, [r7, #12]
    }
    if (ipr == NULL)
 8013ed8:	68fb      	ldr	r3, [r7, #12]
 8013eda:	2b00      	cmp	r3, #0
 8013edc:	d101      	bne.n	8013ee2 <ip_reass_enqueue_new_datagram+0x3a>
#endif /* IP_REASS_FREE_OLDEST */
    {
      IPFRAG_STATS_INC(ip_frag.memerr);
      LWIP_DEBUGF(IP_REASS_DEBUG, ("Failed to alloc reassdata struct\n"));
      return NULL;
 8013ede:	2300      	movs	r3, #0
 8013ee0:	e016      	b.n	8013f10 <ip_reass_enqueue_new_datagram+0x68>
    }
  }
  memset(ipr, 0, sizeof(struct ip_reassdata));
 8013ee2:	2220      	movs	r2, #32
 8013ee4:	2100      	movs	r1, #0
 8013ee6:	68f8      	ldr	r0, [r7, #12]
 8013ee8:	f001 f817 	bl	8014f1a <memset>
  ipr->timer = IP_REASS_MAXAGE;
 8013eec:	68fb      	ldr	r3, [r7, #12]
 8013eee:	220f      	movs	r2, #15
 8013ef0:	77da      	strb	r2, [r3, #31]

  /* enqueue the new structure to the front of the list */
  ipr->next = reassdatagrams;
 8013ef2:	4b09      	ldr	r3, [pc, #36]	@ (8013f18 <ip_reass_enqueue_new_datagram+0x70>)
 8013ef4:	681a      	ldr	r2, [r3, #0]
 8013ef6:	68fb      	ldr	r3, [r7, #12]
 8013ef8:	601a      	str	r2, [r3, #0]
  reassdatagrams = ipr;
 8013efa:	4a07      	ldr	r2, [pc, #28]	@ (8013f18 <ip_reass_enqueue_new_datagram+0x70>)
 8013efc:	68fb      	ldr	r3, [r7, #12]
 8013efe:	6013      	str	r3, [r2, #0]
  /* copy the ip header for later tests and input */
  /* @todo: no ip options supported? */
  SMEMCPY(&(ipr->iphdr), fraghdr, IP_HLEN);
 8013f00:	68fb      	ldr	r3, [r7, #12]
 8013f02:	3308      	adds	r3, #8
 8013f04:	2214      	movs	r2, #20
 8013f06:	6879      	ldr	r1, [r7, #4]
 8013f08:	4618      	mov	r0, r3
 8013f0a:	f001 f87c 	bl	8015006 <memcpy>
  return ipr;
 8013f0e:	68fb      	ldr	r3, [r7, #12]
}
 8013f10:	4618      	mov	r0, r3
 8013f12:	3710      	adds	r7, #16
 8013f14:	46bd      	mov	sp, r7
 8013f16:	bd80      	pop	{r7, pc}
 8013f18:	24007e8c 	.word	0x24007e8c

08013f1c <ip_reass_dequeue_datagram>:
 * Dequeues a datagram from the datagram queue. Doesn't deallocate the pbufs.
 * @param ipr points to the queue entry to dequeue
 */
static void
ip_reass_dequeue_datagram(struct ip_reassdata *ipr, struct ip_reassdata *prev)
{
 8013f1c:	b580      	push	{r7, lr}
 8013f1e:	b082      	sub	sp, #8
 8013f20:	af00      	add	r7, sp, #0
 8013f22:	6078      	str	r0, [r7, #4]
 8013f24:	6039      	str	r1, [r7, #0]
  /* dequeue the reass struct  */
  if (reassdatagrams == ipr) {
 8013f26:	4b10      	ldr	r3, [pc, #64]	@ (8013f68 <ip_reass_dequeue_datagram+0x4c>)
 8013f28:	681b      	ldr	r3, [r3, #0]
 8013f2a:	687a      	ldr	r2, [r7, #4]
 8013f2c:	429a      	cmp	r2, r3
 8013f2e:	d104      	bne.n	8013f3a <ip_reass_dequeue_datagram+0x1e>
    /* it was the first in the list */
    reassdatagrams = ipr->next;
 8013f30:	687b      	ldr	r3, [r7, #4]
 8013f32:	681b      	ldr	r3, [r3, #0]
 8013f34:	4a0c      	ldr	r2, [pc, #48]	@ (8013f68 <ip_reass_dequeue_datagram+0x4c>)
 8013f36:	6013      	str	r3, [r2, #0]
 8013f38:	e00d      	b.n	8013f56 <ip_reass_dequeue_datagram+0x3a>
  } else {
    /* it wasn't the first, so it must have a valid 'prev' */
    LWIP_ASSERT("sanity check linked list", prev != NULL);
 8013f3a:	683b      	ldr	r3, [r7, #0]
 8013f3c:	2b00      	cmp	r3, #0
 8013f3e:	d106      	bne.n	8013f4e <ip_reass_dequeue_datagram+0x32>
 8013f40:	4b0a      	ldr	r3, [pc, #40]	@ (8013f6c <ip_reass_dequeue_datagram+0x50>)
 8013f42:	f240 1245 	movw	r2, #325	@ 0x145
 8013f46:	490a      	ldr	r1, [pc, #40]	@ (8013f70 <ip_reass_dequeue_datagram+0x54>)
 8013f48:	480a      	ldr	r0, [pc, #40]	@ (8013f74 <ip_reass_dequeue_datagram+0x58>)
 8013f4a:	f000 ff81 	bl	8014e50 <iprintf>
    prev->next = ipr->next;
 8013f4e:	687b      	ldr	r3, [r7, #4]
 8013f50:	681a      	ldr	r2, [r3, #0]
 8013f52:	683b      	ldr	r3, [r7, #0]
 8013f54:	601a      	str	r2, [r3, #0]
  }

  /* now we can free the ip_reassdata struct */
  memp_free(MEMP_REASSDATA, ipr);
 8013f56:	6879      	ldr	r1, [r7, #4]
 8013f58:	2004      	movs	r0, #4
 8013f5a:	f7f7 fcd3 	bl	800b904 <memp_free>
}
 8013f5e:	bf00      	nop
 8013f60:	3708      	adds	r7, #8
 8013f62:	46bd      	mov	sp, r7
 8013f64:	bd80      	pop	{r7, pc}
 8013f66:	bf00      	nop
 8013f68:	24007e8c 	.word	0x24007e8c
 8013f6c:	080184cc 	.word	0x080184cc
 8013f70:	08018594 	.word	0x08018594
 8013f74:	08018514 	.word	0x08018514

08013f78 <ip_reass_chain_frag_into_datagram_and_validate>:
 * @param is_last is 1 if this pbuf has MF==0 (ipr->flags not updated yet)
 * @return see IP_REASS_VALIDATE_* defines
 */
static int
ip_reass_chain_frag_into_datagram_and_validate(struct ip_reassdata *ipr, struct pbuf *new_p, int is_last)
{
 8013f78:	b580      	push	{r7, lr}
 8013f7a:	b08c      	sub	sp, #48	@ 0x30
 8013f7c:	af00      	add	r7, sp, #0
 8013f7e:	60f8      	str	r0, [r7, #12]
 8013f80:	60b9      	str	r1, [r7, #8]
 8013f82:	607a      	str	r2, [r7, #4]
  struct ip_reass_helper *iprh, *iprh_tmp, *iprh_prev = NULL;
 8013f84:	2300      	movs	r3, #0
 8013f86:	62bb      	str	r3, [r7, #40]	@ 0x28
  struct pbuf *q;
  u16_t offset, len;
  u8_t hlen;
  struct ip_hdr *fraghdr;
  int valid = 1;
 8013f88:	2301      	movs	r3, #1
 8013f8a:	623b      	str	r3, [r7, #32]

  /* Extract length and fragment offset from current fragment */
  fraghdr = (struct ip_hdr *)new_p->payload;
 8013f8c:	68bb      	ldr	r3, [r7, #8]
 8013f8e:	685b      	ldr	r3, [r3, #4]
 8013f90:	61fb      	str	r3, [r7, #28]
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8013f92:	69fb      	ldr	r3, [r7, #28]
 8013f94:	885b      	ldrh	r3, [r3, #2]
 8013f96:	b29b      	uxth	r3, r3
 8013f98:	4618      	mov	r0, r3
 8013f9a:	f7f6 febf 	bl	800ad1c <lwip_htons>
 8013f9e:	4603      	mov	r3, r0
 8013fa0:	837b      	strh	r3, [r7, #26]
  hlen = IPH_HL_BYTES(fraghdr);
 8013fa2:	69fb      	ldr	r3, [r7, #28]
 8013fa4:	781b      	ldrb	r3, [r3, #0]
 8013fa6:	f003 030f 	and.w	r3, r3, #15
 8013faa:	b2db      	uxtb	r3, r3
 8013fac:	009b      	lsls	r3, r3, #2
 8013fae:	767b      	strb	r3, [r7, #25]
  if (hlen > len) {
 8013fb0:	7e7b      	ldrb	r3, [r7, #25]
 8013fb2:	b29b      	uxth	r3, r3
 8013fb4:	8b7a      	ldrh	r2, [r7, #26]
 8013fb6:	429a      	cmp	r2, r3
 8013fb8:	d202      	bcs.n	8013fc0 <ip_reass_chain_frag_into_datagram_and_validate+0x48>
    /* invalid datagram */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8013fba:	f04f 33ff 	mov.w	r3, #4294967295
 8013fbe:	e135      	b.n	801422c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  len = (u16_t)(len - hlen);
 8013fc0:	7e7b      	ldrb	r3, [r7, #25]
 8013fc2:	b29b      	uxth	r3, r3
 8013fc4:	8b7a      	ldrh	r2, [r7, #26]
 8013fc6:	1ad3      	subs	r3, r2, r3
 8013fc8:	837b      	strh	r3, [r7, #26]
  offset = IPH_OFFSET_BYTES(fraghdr);
 8013fca:	69fb      	ldr	r3, [r7, #28]
 8013fcc:	88db      	ldrh	r3, [r3, #6]
 8013fce:	b29b      	uxth	r3, r3
 8013fd0:	4618      	mov	r0, r3
 8013fd2:	f7f6 fea3 	bl	800ad1c <lwip_htons>
 8013fd6:	4603      	mov	r3, r0
 8013fd8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8013fdc:	b29b      	uxth	r3, r3
 8013fde:	00db      	lsls	r3, r3, #3
 8013fe0:	82fb      	strh	r3, [r7, #22]
  /* overwrite the fragment's ip header from the pbuf with our helper struct,
   * and setup the embedded helper structure. */
  /* make sure the struct ip_reass_helper fits into the IP header */
  LWIP_ASSERT("sizeof(struct ip_reass_helper) <= IP_HLEN",
              sizeof(struct ip_reass_helper) <= IP_HLEN);
  iprh = (struct ip_reass_helper *)new_p->payload;
 8013fe2:	68bb      	ldr	r3, [r7, #8]
 8013fe4:	685b      	ldr	r3, [r3, #4]
 8013fe6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  iprh->next_pbuf = NULL;
 8013fe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013fea:	2200      	movs	r2, #0
 8013fec:	701a      	strb	r2, [r3, #0]
 8013fee:	2200      	movs	r2, #0
 8013ff0:	705a      	strb	r2, [r3, #1]
 8013ff2:	2200      	movs	r2, #0
 8013ff4:	709a      	strb	r2, [r3, #2]
 8013ff6:	2200      	movs	r2, #0
 8013ff8:	70da      	strb	r2, [r3, #3]
  iprh->start = offset;
 8013ffa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013ffc:	8afa      	ldrh	r2, [r7, #22]
 8013ffe:	809a      	strh	r2, [r3, #4]
  iprh->end = (u16_t)(offset + len);
 8014000:	8afa      	ldrh	r2, [r7, #22]
 8014002:	8b7b      	ldrh	r3, [r7, #26]
 8014004:	4413      	add	r3, r2
 8014006:	b29a      	uxth	r2, r3
 8014008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801400a:	80da      	strh	r2, [r3, #6]
  if (iprh->end < offset) {
 801400c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801400e:	88db      	ldrh	r3, [r3, #6]
 8014010:	b29b      	uxth	r3, r3
 8014012:	8afa      	ldrh	r2, [r7, #22]
 8014014:	429a      	cmp	r2, r3
 8014016:	d902      	bls.n	801401e <ip_reass_chain_frag_into_datagram_and_validate+0xa6>
    /* u16_t overflow, cannot handle this */
    return IP_REASS_VALIDATE_PBUF_DROPPED;
 8014018:	f04f 33ff 	mov.w	r3, #4294967295
 801401c:	e106      	b.n	801422c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }

  /* Iterate through until we either get to the end of the list (append),
   * or we find one with a larger offset (insert). */
  for (q = ipr->p; q != NULL;) {
 801401e:	68fb      	ldr	r3, [r7, #12]
 8014020:	685b      	ldr	r3, [r3, #4]
 8014022:	627b      	str	r3, [r7, #36]	@ 0x24
 8014024:	e068      	b.n	80140f8 <ip_reass_chain_frag_into_datagram_and_validate+0x180>
    iprh_tmp = (struct ip_reass_helper *)q->payload;
 8014026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014028:	685b      	ldr	r3, [r3, #4]
 801402a:	613b      	str	r3, [r7, #16]
    if (iprh->start < iprh_tmp->start) {
 801402c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801402e:	889b      	ldrh	r3, [r3, #4]
 8014030:	b29a      	uxth	r2, r3
 8014032:	693b      	ldr	r3, [r7, #16]
 8014034:	889b      	ldrh	r3, [r3, #4]
 8014036:	b29b      	uxth	r3, r3
 8014038:	429a      	cmp	r2, r3
 801403a:	d235      	bcs.n	80140a8 <ip_reass_chain_frag_into_datagram_and_validate+0x130>
      /* the new pbuf should be inserted before this */
      iprh->next_pbuf = q;
 801403c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801403e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8014040:	601a      	str	r2, [r3, #0]
      if (iprh_prev != NULL) {
 8014042:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014044:	2b00      	cmp	r3, #0
 8014046:	d020      	beq.n	801408a <ip_reass_chain_frag_into_datagram_and_validate+0x112>
        /* not the fragment with the lowest offset */
#if IP_REASS_CHECK_OVERLAP
        if ((iprh->start < iprh_prev->end) || (iprh->end > iprh_tmp->start)) {
 8014048:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801404a:	889b      	ldrh	r3, [r3, #4]
 801404c:	b29a      	uxth	r2, r3
 801404e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014050:	88db      	ldrh	r3, [r3, #6]
 8014052:	b29b      	uxth	r3, r3
 8014054:	429a      	cmp	r2, r3
 8014056:	d307      	bcc.n	8014068 <ip_reass_chain_frag_into_datagram_and_validate+0xf0>
 8014058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801405a:	88db      	ldrh	r3, [r3, #6]
 801405c:	b29a      	uxth	r2, r3
 801405e:	693b      	ldr	r3, [r7, #16]
 8014060:	889b      	ldrh	r3, [r3, #4]
 8014062:	b29b      	uxth	r3, r3
 8014064:	429a      	cmp	r2, r3
 8014066:	d902      	bls.n	801406e <ip_reass_chain_frag_into_datagram_and_validate+0xf6>
          /* fragment overlaps with previous or following, throw away */
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 8014068:	f04f 33ff 	mov.w	r3, #4294967295
 801406c:	e0de      	b.n	801422c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        iprh_prev->next_pbuf = new_p;
 801406e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014070:	68ba      	ldr	r2, [r7, #8]
 8014072:	601a      	str	r2, [r3, #0]
        if (iprh_prev->end != iprh->start) {
 8014074:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014076:	88db      	ldrh	r3, [r3, #6]
 8014078:	b29a      	uxth	r2, r3
 801407a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801407c:	889b      	ldrh	r3, [r3, #4]
 801407e:	b29b      	uxth	r3, r3
 8014080:	429a      	cmp	r2, r3
 8014082:	d03d      	beq.n	8014100 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 8014084:	2300      	movs	r3, #0
 8014086:	623b      	str	r3, [r7, #32]
        }
#endif /* IP_REASS_CHECK_OVERLAP */
        /* fragment with the lowest offset */
        ipr->p = new_p;
      }
      break;
 8014088:	e03a      	b.n	8014100 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
        if (iprh->end > iprh_tmp->start) {
 801408a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801408c:	88db      	ldrh	r3, [r3, #6]
 801408e:	b29a      	uxth	r2, r3
 8014090:	693b      	ldr	r3, [r7, #16]
 8014092:	889b      	ldrh	r3, [r3, #4]
 8014094:	b29b      	uxth	r3, r3
 8014096:	429a      	cmp	r2, r3
 8014098:	d902      	bls.n	80140a0 <ip_reass_chain_frag_into_datagram_and_validate+0x128>
          return IP_REASS_VALIDATE_PBUF_DROPPED;
 801409a:	f04f 33ff 	mov.w	r3, #4294967295
 801409e:	e0c5      	b.n	801422c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
        ipr->p = new_p;
 80140a0:	68fb      	ldr	r3, [r7, #12]
 80140a2:	68ba      	ldr	r2, [r7, #8]
 80140a4:	605a      	str	r2, [r3, #4]
      break;
 80140a6:	e02b      	b.n	8014100 <ip_reass_chain_frag_into_datagram_and_validate+0x188>
    } else if (iprh->start == iprh_tmp->start) {
 80140a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80140aa:	889b      	ldrh	r3, [r3, #4]
 80140ac:	b29a      	uxth	r2, r3
 80140ae:	693b      	ldr	r3, [r7, #16]
 80140b0:	889b      	ldrh	r3, [r3, #4]
 80140b2:	b29b      	uxth	r3, r3
 80140b4:	429a      	cmp	r2, r3
 80140b6:	d102      	bne.n	80140be <ip_reass_chain_frag_into_datagram_and_validate+0x146>
      /* received the same datagram twice: no need to keep the datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80140b8:	f04f 33ff 	mov.w	r3, #4294967295
 80140bc:	e0b6      	b.n	801422c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#if IP_REASS_CHECK_OVERLAP
    } else if (iprh->start < iprh_tmp->end) {
 80140be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80140c0:	889b      	ldrh	r3, [r3, #4]
 80140c2:	b29a      	uxth	r2, r3
 80140c4:	693b      	ldr	r3, [r7, #16]
 80140c6:	88db      	ldrh	r3, [r3, #6]
 80140c8:	b29b      	uxth	r3, r3
 80140ca:	429a      	cmp	r2, r3
 80140cc:	d202      	bcs.n	80140d4 <ip_reass_chain_frag_into_datagram_and_validate+0x15c>
      /* overlap: no need to keep the new datagram */
      return IP_REASS_VALIDATE_PBUF_DROPPED;
 80140ce:	f04f 33ff 	mov.w	r3, #4294967295
 80140d2:	e0ab      	b.n	801422c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
#endif /* IP_REASS_CHECK_OVERLAP */
    } else {
      /* Check if the fragments received so far have no holes. */
      if (iprh_prev != NULL) {
 80140d4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140d6:	2b00      	cmp	r3, #0
 80140d8:	d009      	beq.n	80140ee <ip_reass_chain_frag_into_datagram_and_validate+0x176>
        if (iprh_prev->end != iprh_tmp->start) {
 80140da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80140dc:	88db      	ldrh	r3, [r3, #6]
 80140de:	b29a      	uxth	r2, r3
 80140e0:	693b      	ldr	r3, [r7, #16]
 80140e2:	889b      	ldrh	r3, [r3, #4]
 80140e4:	b29b      	uxth	r3, r3
 80140e6:	429a      	cmp	r2, r3
 80140e8:	d001      	beq.n	80140ee <ip_reass_chain_frag_into_datagram_and_validate+0x176>
          /* There is a fragment missing between the current
           * and the previous fragment */
          valid = 0;
 80140ea:	2300      	movs	r3, #0
 80140ec:	623b      	str	r3, [r7, #32]
        }
      }
    }
    q = iprh_tmp->next_pbuf;
 80140ee:	693b      	ldr	r3, [r7, #16]
 80140f0:	681b      	ldr	r3, [r3, #0]
 80140f2:	627b      	str	r3, [r7, #36]	@ 0x24
    iprh_prev = iprh_tmp;
 80140f4:	693b      	ldr	r3, [r7, #16]
 80140f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  for (q = ipr->p; q != NULL;) {
 80140f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80140fa:	2b00      	cmp	r3, #0
 80140fc:	d193      	bne.n	8014026 <ip_reass_chain_frag_into_datagram_and_validate+0xae>
 80140fe:	e000      	b.n	8014102 <ip_reass_chain_frag_into_datagram_and_validate+0x18a>
      break;
 8014100:	bf00      	nop
  }

  /* If q is NULL, then we made it to the end of the list. Determine what to do now */
  if (q == NULL) {
 8014102:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014104:	2b00      	cmp	r3, #0
 8014106:	d12d      	bne.n	8014164 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
    if (iprh_prev != NULL) {
 8014108:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801410a:	2b00      	cmp	r3, #0
 801410c:	d01c      	beq.n	8014148 <ip_reass_chain_frag_into_datagram_and_validate+0x1d0>
      /* this is (for now), the fragment with the highest offset:
       * chain it to the last fragment */
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("check fragments don't overlap", iprh_prev->end <= iprh->start);
 801410e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014110:	88db      	ldrh	r3, [r3, #6]
 8014112:	b29a      	uxth	r2, r3
 8014114:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014116:	889b      	ldrh	r3, [r3, #4]
 8014118:	b29b      	uxth	r3, r3
 801411a:	429a      	cmp	r2, r3
 801411c:	d906      	bls.n	801412c <ip_reass_chain_frag_into_datagram_and_validate+0x1b4>
 801411e:	4b45      	ldr	r3, [pc, #276]	@ (8014234 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8014120:	f44f 72db 	mov.w	r2, #438	@ 0x1b6
 8014124:	4944      	ldr	r1, [pc, #272]	@ (8014238 <ip_reass_chain_frag_into_datagram_and_validate+0x2c0>)
 8014126:	4845      	ldr	r0, [pc, #276]	@ (801423c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8014128:	f000 fe92 	bl	8014e50 <iprintf>
#endif /* IP_REASS_CHECK_OVERLAP */
      iprh_prev->next_pbuf = new_p;
 801412c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801412e:	68ba      	ldr	r2, [r7, #8]
 8014130:	601a      	str	r2, [r3, #0]
      if (iprh_prev->end != iprh->start) {
 8014132:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014134:	88db      	ldrh	r3, [r3, #6]
 8014136:	b29a      	uxth	r2, r3
 8014138:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801413a:	889b      	ldrh	r3, [r3, #4]
 801413c:	b29b      	uxth	r3, r3
 801413e:	429a      	cmp	r2, r3
 8014140:	d010      	beq.n	8014164 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
        valid = 0;
 8014142:	2300      	movs	r3, #0
 8014144:	623b      	str	r3, [r7, #32]
 8014146:	e00d      	b.n	8014164 <ip_reass_chain_frag_into_datagram_and_validate+0x1ec>
      }
    } else {
#if IP_REASS_CHECK_OVERLAP
      LWIP_ASSERT("no previous fragment, this must be the first fragment!",
 8014148:	68fb      	ldr	r3, [r7, #12]
 801414a:	685b      	ldr	r3, [r3, #4]
 801414c:	2b00      	cmp	r3, #0
 801414e:	d006      	beq.n	801415e <ip_reass_chain_frag_into_datagram_and_validate+0x1e6>
 8014150:	4b38      	ldr	r3, [pc, #224]	@ (8014234 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8014152:	f44f 72df 	mov.w	r2, #446	@ 0x1be
 8014156:	493a      	ldr	r1, [pc, #232]	@ (8014240 <ip_reass_chain_frag_into_datagram_and_validate+0x2c8>)
 8014158:	4838      	ldr	r0, [pc, #224]	@ (801423c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 801415a:	f000 fe79 	bl	8014e50 <iprintf>
                  ipr->p == NULL);
#endif /* IP_REASS_CHECK_OVERLAP */
      /* this is the first fragment we ever received for this ip datagram */
      ipr->p = new_p;
 801415e:	68fb      	ldr	r3, [r7, #12]
 8014160:	68ba      	ldr	r2, [r7, #8]
 8014162:	605a      	str	r2, [r3, #4]
    }
  }

  /* At this point, the validation part begins: */
  /* If we already received the last fragment */
  if (is_last || ((ipr->flags & IP_REASS_FLAG_LASTFRAG) != 0)) {
 8014164:	687b      	ldr	r3, [r7, #4]
 8014166:	2b00      	cmp	r3, #0
 8014168:	d105      	bne.n	8014176 <ip_reass_chain_frag_into_datagram_and_validate+0x1fe>
 801416a:	68fb      	ldr	r3, [r7, #12]
 801416c:	7f9b      	ldrb	r3, [r3, #30]
 801416e:	f003 0301 	and.w	r3, r3, #1
 8014172:	2b00      	cmp	r3, #0
 8014174:	d059      	beq.n	801422a <ip_reass_chain_frag_into_datagram_and_validate+0x2b2>
    /* and had no holes so far */
    if (valid) {
 8014176:	6a3b      	ldr	r3, [r7, #32]
 8014178:	2b00      	cmp	r3, #0
 801417a:	d04f      	beq.n	801421c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      /* then check if the rest of the fragments is here */
      /* Check if the queue starts with the first datagram */
      if ((ipr->p == NULL) || (((struct ip_reass_helper *)ipr->p->payload)->start != 0)) {
 801417c:	68fb      	ldr	r3, [r7, #12]
 801417e:	685b      	ldr	r3, [r3, #4]
 8014180:	2b00      	cmp	r3, #0
 8014182:	d006      	beq.n	8014192 <ip_reass_chain_frag_into_datagram_and_validate+0x21a>
 8014184:	68fb      	ldr	r3, [r7, #12]
 8014186:	685b      	ldr	r3, [r3, #4]
 8014188:	685b      	ldr	r3, [r3, #4]
 801418a:	889b      	ldrh	r3, [r3, #4]
 801418c:	b29b      	uxth	r3, r3
 801418e:	2b00      	cmp	r3, #0
 8014190:	d002      	beq.n	8014198 <ip_reass_chain_frag_into_datagram_and_validate+0x220>
        valid = 0;
 8014192:	2300      	movs	r3, #0
 8014194:	623b      	str	r3, [r7, #32]
 8014196:	e041      	b.n	801421c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
      } else {
        /* and check that there are no holes after this datagram */
        iprh_prev = iprh;
 8014198:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801419a:	62bb      	str	r3, [r7, #40]	@ 0x28
        q = iprh->next_pbuf;
 801419c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801419e:	681b      	ldr	r3, [r3, #0]
 80141a0:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 80141a2:	e012      	b.n	80141ca <ip_reass_chain_frag_into_datagram_and_validate+0x252>
          iprh = (struct ip_reass_helper *)q->payload;
 80141a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141a6:	685b      	ldr	r3, [r3, #4]
 80141a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
          if (iprh_prev->end != iprh->start) {
 80141aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80141ac:	88db      	ldrh	r3, [r3, #6]
 80141ae:	b29a      	uxth	r2, r3
 80141b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141b2:	889b      	ldrh	r3, [r3, #4]
 80141b4:	b29b      	uxth	r3, r3
 80141b6:	429a      	cmp	r2, r3
 80141b8:	d002      	beq.n	80141c0 <ip_reass_chain_frag_into_datagram_and_validate+0x248>
            valid = 0;
 80141ba:	2300      	movs	r3, #0
 80141bc:	623b      	str	r3, [r7, #32]
            break;
 80141be:	e007      	b.n	80141d0 <ip_reass_chain_frag_into_datagram_and_validate+0x258>
          }
          iprh_prev = iprh;
 80141c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141c2:	62bb      	str	r3, [r7, #40]	@ 0x28
          q = iprh->next_pbuf;
 80141c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141c6:	681b      	ldr	r3, [r3, #0]
 80141c8:	627b      	str	r3, [r7, #36]	@ 0x24
        while (q != NULL) {
 80141ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80141cc:	2b00      	cmp	r3, #0
 80141ce:	d1e9      	bne.n	80141a4 <ip_reass_chain_frag_into_datagram_and_validate+0x22c>
        }
        /* if still valid, all fragments are received
         * (because to the MF==0 already arrived */
        if (valid) {
 80141d0:	6a3b      	ldr	r3, [r7, #32]
 80141d2:	2b00      	cmp	r3, #0
 80141d4:	d022      	beq.n	801421c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
          LWIP_ASSERT("sanity check", ipr->p != NULL);
 80141d6:	68fb      	ldr	r3, [r7, #12]
 80141d8:	685b      	ldr	r3, [r3, #4]
 80141da:	2b00      	cmp	r3, #0
 80141dc:	d106      	bne.n	80141ec <ip_reass_chain_frag_into_datagram_and_validate+0x274>
 80141de:	4b15      	ldr	r3, [pc, #84]	@ (8014234 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80141e0:	f240 12df 	movw	r2, #479	@ 0x1df
 80141e4:	4917      	ldr	r1, [pc, #92]	@ (8014244 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 80141e6:	4815      	ldr	r0, [pc, #84]	@ (801423c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 80141e8:	f000 fe32 	bl	8014e50 <iprintf>
          LWIP_ASSERT("sanity check",
 80141ec:	68fb      	ldr	r3, [r7, #12]
 80141ee:	685b      	ldr	r3, [r3, #4]
 80141f0:	685b      	ldr	r3, [r3, #4]
 80141f2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80141f4:	429a      	cmp	r2, r3
 80141f6:	d106      	bne.n	8014206 <ip_reass_chain_frag_into_datagram_and_validate+0x28e>
 80141f8:	4b0e      	ldr	r3, [pc, #56]	@ (8014234 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 80141fa:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80141fe:	4911      	ldr	r1, [pc, #68]	@ (8014244 <ip_reass_chain_frag_into_datagram_and_validate+0x2cc>)
 8014200:	480e      	ldr	r0, [pc, #56]	@ (801423c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8014202:	f000 fe25 	bl	8014e50 <iprintf>
                      ((struct ip_reass_helper *)ipr->p->payload) != iprh);
          LWIP_ASSERT("validate_datagram:next_pbuf!=NULL",
 8014206:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014208:	681b      	ldr	r3, [r3, #0]
 801420a:	2b00      	cmp	r3, #0
 801420c:	d006      	beq.n	801421c <ip_reass_chain_frag_into_datagram_and_validate+0x2a4>
 801420e:	4b09      	ldr	r3, [pc, #36]	@ (8014234 <ip_reass_chain_frag_into_datagram_and_validate+0x2bc>)
 8014210:	f44f 72f1 	mov.w	r2, #482	@ 0x1e2
 8014214:	490c      	ldr	r1, [pc, #48]	@ (8014248 <ip_reass_chain_frag_into_datagram_and_validate+0x2d0>)
 8014216:	4809      	ldr	r0, [pc, #36]	@ (801423c <ip_reass_chain_frag_into_datagram_and_validate+0x2c4>)
 8014218:	f000 fe1a 	bl	8014e50 <iprintf>
      }
    }
    /* If valid is 0 here, there are some fragments missing in the middle
     * (since MF == 0 has already arrived). Such datagrams simply time out if
     * no more fragments are received... */
    return valid ? IP_REASS_VALIDATE_TELEGRAM_FINISHED : IP_REASS_VALIDATE_PBUF_QUEUED;
 801421c:	6a3b      	ldr	r3, [r7, #32]
 801421e:	2b00      	cmp	r3, #0
 8014220:	bf14      	ite	ne
 8014222:	2301      	movne	r3, #1
 8014224:	2300      	moveq	r3, #0
 8014226:	b2db      	uxtb	r3, r3
 8014228:	e000      	b.n	801422c <ip_reass_chain_frag_into_datagram_and_validate+0x2b4>
  }
  /* If we come here, not all fragments were received, yet! */
  return IP_REASS_VALIDATE_PBUF_QUEUED; /* not yet valid! */
 801422a:	2300      	movs	r3, #0
}
 801422c:	4618      	mov	r0, r3
 801422e:	3730      	adds	r7, #48	@ 0x30
 8014230:	46bd      	mov	sp, r7
 8014232:	bd80      	pop	{r7, pc}
 8014234:	080184cc 	.word	0x080184cc
 8014238:	080185b0 	.word	0x080185b0
 801423c:	08018514 	.word	0x08018514
 8014240:	080185d0 	.word	0x080185d0
 8014244:	08018608 	.word	0x08018608
 8014248:	08018618 	.word	0x08018618

0801424c <ip4_reass>:
 * @param p points to a pbuf chain of the fragment
 * @return NULL if reassembly is incomplete, ? otherwise
 */
struct pbuf *
ip4_reass(struct pbuf *p)
{
 801424c:	b580      	push	{r7, lr}
 801424e:	b08e      	sub	sp, #56	@ 0x38
 8014250:	af00      	add	r7, sp, #0
 8014252:	6078      	str	r0, [r7, #4]
  int is_last;

  IPFRAG_STATS_INC(ip_frag.recv);
  MIB2_STATS_INC(mib2.ipreasmreqds);

  fraghdr = (struct ip_hdr *)p->payload;
 8014254:	687b      	ldr	r3, [r7, #4]
 8014256:	685b      	ldr	r3, [r3, #4]
 8014258:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (IPH_HL_BYTES(fraghdr) != IP_HLEN) {
 801425a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801425c:	781b      	ldrb	r3, [r3, #0]
 801425e:	f003 030f 	and.w	r3, r3, #15
 8014262:	b2db      	uxtb	r3, r3
 8014264:	009b      	lsls	r3, r3, #2
 8014266:	b2db      	uxtb	r3, r3
 8014268:	2b14      	cmp	r3, #20
 801426a:	f040 8171 	bne.w	8014550 <ip4_reass+0x304>
    LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: IP options currently not supported!\n"));
    IPFRAG_STATS_INC(ip_frag.err);
    goto nullreturn;
  }

  offset = IPH_OFFSET_BYTES(fraghdr);
 801426e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014270:	88db      	ldrh	r3, [r3, #6]
 8014272:	b29b      	uxth	r3, r3
 8014274:	4618      	mov	r0, r3
 8014276:	f7f6 fd51 	bl	800ad1c <lwip_htons>
 801427a:	4603      	mov	r3, r0
 801427c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014280:	b29b      	uxth	r3, r3
 8014282:	00db      	lsls	r3, r3, #3
 8014284:	84fb      	strh	r3, [r7, #38]	@ 0x26
  len = lwip_ntohs(IPH_LEN(fraghdr));
 8014286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014288:	885b      	ldrh	r3, [r3, #2]
 801428a:	b29b      	uxth	r3, r3
 801428c:	4618      	mov	r0, r3
 801428e:	f7f6 fd45 	bl	800ad1c <lwip_htons>
 8014292:	4603      	mov	r3, r0
 8014294:	84bb      	strh	r3, [r7, #36]	@ 0x24
  hlen = IPH_HL_BYTES(fraghdr);
 8014296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014298:	781b      	ldrb	r3, [r3, #0]
 801429a:	f003 030f 	and.w	r3, r3, #15
 801429e:	b2db      	uxtb	r3, r3
 80142a0:	009b      	lsls	r3, r3, #2
 80142a2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  if (hlen > len) {
 80142a6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80142aa:	b29b      	uxth	r3, r3
 80142ac:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80142ae:	429a      	cmp	r2, r3
 80142b0:	f0c0 8150 	bcc.w	8014554 <ip4_reass+0x308>
    /* invalid datagram */
    goto nullreturn;
  }
  len = (u16_t)(len - hlen);
 80142b4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80142b8:	b29b      	uxth	r3, r3
 80142ba:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80142bc:	1ad3      	subs	r3, r2, r3
 80142be:	84bb      	strh	r3, [r7, #36]	@ 0x24

  /* Check if we are allowed to enqueue more datagrams. */
  clen = pbuf_clen(p);
 80142c0:	6878      	ldr	r0, [r7, #4]
 80142c2:	f7f8 fa4f 	bl	800c764 <pbuf_clen>
 80142c6:	4603      	mov	r3, r0
 80142c8:	843b      	strh	r3, [r7, #32]
  if ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS) {
 80142ca:	4b8c      	ldr	r3, [pc, #560]	@ (80144fc <ip4_reass+0x2b0>)
 80142cc:	881b      	ldrh	r3, [r3, #0]
 80142ce:	461a      	mov	r2, r3
 80142d0:	8c3b      	ldrh	r3, [r7, #32]
 80142d2:	4413      	add	r3, r2
 80142d4:	2b0a      	cmp	r3, #10
 80142d6:	dd10      	ble.n	80142fa <ip4_reass+0xae>
#if IP_REASS_FREE_OLDEST
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80142d8:	8c3b      	ldrh	r3, [r7, #32]
 80142da:	4619      	mov	r1, r3
 80142dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80142de:	f7ff fd81 	bl	8013de4 <ip_reass_remove_oldest_datagram>
 80142e2:	4603      	mov	r3, r0
 80142e4:	2b00      	cmp	r3, #0
 80142e6:	f000 8137 	beq.w	8014558 <ip4_reass+0x30c>
        ((ip_reass_pbufcount + clen) > IP_REASS_MAX_PBUFS))
 80142ea:	4b84      	ldr	r3, [pc, #528]	@ (80144fc <ip4_reass+0x2b0>)
 80142ec:	881b      	ldrh	r3, [r3, #0]
 80142ee:	461a      	mov	r2, r3
 80142f0:	8c3b      	ldrh	r3, [r7, #32]
 80142f2:	4413      	add	r3, r2
    if (!ip_reass_remove_oldest_datagram(fraghdr, clen) ||
 80142f4:	2b0a      	cmp	r3, #10
 80142f6:	f300 812f 	bgt.w	8014558 <ip4_reass+0x30c>
    }
  }

  /* Look for the datagram the fragment belongs to in the current datagram queue,
   * remembering the previous in the queue for later dequeueing. */
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 80142fa:	4b81      	ldr	r3, [pc, #516]	@ (8014500 <ip4_reass+0x2b4>)
 80142fc:	681b      	ldr	r3, [r3, #0]
 80142fe:	633b      	str	r3, [r7, #48]	@ 0x30
 8014300:	e015      	b.n	801432e <ip4_reass+0xe2>
    /* Check if the incoming fragment matches the one currently present
       in the reassembly buffer. If so, we proceed with copying the
       fragment into the buffer. */
    if (IP_ADDRESSES_AND_ID_MATCH(&ipr->iphdr, fraghdr)) {
 8014302:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014304:	695a      	ldr	r2, [r3, #20]
 8014306:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014308:	68db      	ldr	r3, [r3, #12]
 801430a:	429a      	cmp	r2, r3
 801430c:	d10c      	bne.n	8014328 <ip4_reass+0xdc>
 801430e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014310:	699a      	ldr	r2, [r3, #24]
 8014312:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014314:	691b      	ldr	r3, [r3, #16]
 8014316:	429a      	cmp	r2, r3
 8014318:	d106      	bne.n	8014328 <ip4_reass+0xdc>
 801431a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801431c:	899a      	ldrh	r2, [r3, #12]
 801431e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014320:	889b      	ldrh	r3, [r3, #4]
 8014322:	b29b      	uxth	r3, r3
 8014324:	429a      	cmp	r2, r3
 8014326:	d006      	beq.n	8014336 <ip4_reass+0xea>
  for (ipr = reassdatagrams; ipr != NULL; ipr = ipr->next) {
 8014328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801432a:	681b      	ldr	r3, [r3, #0]
 801432c:	633b      	str	r3, [r7, #48]	@ 0x30
 801432e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014330:	2b00      	cmp	r3, #0
 8014332:	d1e6      	bne.n	8014302 <ip4_reass+0xb6>
 8014334:	e000      	b.n	8014338 <ip4_reass+0xec>
      LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: matching previous fragment ID=%"X16_F"\n",
                                   lwip_ntohs(IPH_ID(fraghdr))));
      IPFRAG_STATS_INC(ip_frag.cachehit);
      break;
 8014336:	bf00      	nop
    }
  }

  if (ipr == NULL) {
 8014338:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801433a:	2b00      	cmp	r3, #0
 801433c:	d109      	bne.n	8014352 <ip4_reass+0x106>
    /* Enqueue a new datagram into the datagram queue */
    ipr = ip_reass_enqueue_new_datagram(fraghdr, clen);
 801433e:	8c3b      	ldrh	r3, [r7, #32]
 8014340:	4619      	mov	r1, r3
 8014342:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014344:	f7ff fdb0 	bl	8013ea8 <ip_reass_enqueue_new_datagram>
 8014348:	6338      	str	r0, [r7, #48]	@ 0x30
    /* Bail if unable to enqueue */
    if (ipr == NULL) {
 801434a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801434c:	2b00      	cmp	r3, #0
 801434e:	d11c      	bne.n	801438a <ip4_reass+0x13e>
      goto nullreturn;
 8014350:	e105      	b.n	801455e <ip4_reass+0x312>
    }
  } else {
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8014352:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014354:	88db      	ldrh	r3, [r3, #6]
 8014356:	b29b      	uxth	r3, r3
 8014358:	4618      	mov	r0, r3
 801435a:	f7f6 fcdf 	bl	800ad1c <lwip_htons>
 801435e:	4603      	mov	r3, r0
 8014360:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8014364:	2b00      	cmp	r3, #0
 8014366:	d110      	bne.n	801438a <ip4_reass+0x13e>
        ((lwip_ntohs(IPH_OFFSET(&ipr->iphdr)) & IP_OFFMASK) != 0)) {
 8014368:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801436a:	89db      	ldrh	r3, [r3, #14]
 801436c:	4618      	mov	r0, r3
 801436e:	f7f6 fcd5 	bl	800ad1c <lwip_htons>
 8014372:	4603      	mov	r3, r0
 8014374:	f3c3 030c 	ubfx	r3, r3, #0, #13
    if (((lwip_ntohs(IPH_OFFSET(fraghdr)) & IP_OFFMASK) == 0) &&
 8014378:	2b00      	cmp	r3, #0
 801437a:	d006      	beq.n	801438a <ip4_reass+0x13e>
      /* ipr->iphdr is not the header from the first fragment, but fraghdr is
       * -> copy fraghdr into ipr->iphdr since we want to have the header
       * of the first fragment (for ICMP time exceeded and later, for copying
       * all options, if supported)*/
      SMEMCPY(&ipr->iphdr, fraghdr, IP_HLEN);
 801437c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801437e:	3308      	adds	r3, #8
 8014380:	2214      	movs	r2, #20
 8014382:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8014384:	4618      	mov	r0, r3
 8014386:	f000 fe3e 	bl	8015006 <memcpy>

  /* At this point, we have either created a new entry or pointing
   * to an existing one */

  /* check for 'no more fragments', and update queue entry*/
  is_last = (IPH_OFFSET(fraghdr) & PP_NTOHS(IP_MF)) == 0;
 801438a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801438c:	88db      	ldrh	r3, [r3, #6]
 801438e:	b29b      	uxth	r3, r3
 8014390:	f003 0320 	and.w	r3, r3, #32
 8014394:	2b00      	cmp	r3, #0
 8014396:	bf0c      	ite	eq
 8014398:	2301      	moveq	r3, #1
 801439a:	2300      	movne	r3, #0
 801439c:	b2db      	uxtb	r3, r3
 801439e:	61fb      	str	r3, [r7, #28]
  if (is_last) {
 80143a0:	69fb      	ldr	r3, [r7, #28]
 80143a2:	2b00      	cmp	r3, #0
 80143a4:	d00e      	beq.n	80143c4 <ip4_reass+0x178>
    u16_t datagram_len = (u16_t)(offset + len);
 80143a6:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80143a8:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80143aa:	4413      	add	r3, r2
 80143ac:	837b      	strh	r3, [r7, #26]
    if ((datagram_len < offset) || (datagram_len > (0xFFFF - IP_HLEN))) {
 80143ae:	8b7a      	ldrh	r2, [r7, #26]
 80143b0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80143b2:	429a      	cmp	r2, r3
 80143b4:	f0c0 80a0 	bcc.w	80144f8 <ip4_reass+0x2ac>
 80143b8:	8b7b      	ldrh	r3, [r7, #26]
 80143ba:	f64f 72eb 	movw	r2, #65515	@ 0xffeb
 80143be:	4293      	cmp	r3, r2
 80143c0:	f200 809a 	bhi.w	80144f8 <ip4_reass+0x2ac>
      goto nullreturn_ipr;
    }
  }
  /* find the right place to insert this pbuf */
  /* @todo: trim pbufs if fragments are overlapping */
  valid = ip_reass_chain_frag_into_datagram_and_validate(ipr, p, is_last);
 80143c4:	69fa      	ldr	r2, [r7, #28]
 80143c6:	6879      	ldr	r1, [r7, #4]
 80143c8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80143ca:	f7ff fdd5 	bl	8013f78 <ip_reass_chain_frag_into_datagram_and_validate>
 80143ce:	6178      	str	r0, [r7, #20]
  if (valid == IP_REASS_VALIDATE_PBUF_DROPPED) {
 80143d0:	697b      	ldr	r3, [r7, #20]
 80143d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80143d6:	f000 809b 	beq.w	8014510 <ip4_reass+0x2c4>
  /* if we come here, the pbuf has been enqueued */

  /* Track the current number of pbufs current 'in-flight', in order to limit
     the number of fragments that may be enqueued at any one time
     (overflow checked by testing against IP_REASS_MAX_PBUFS) */
  ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount + clen);
 80143da:	4b48      	ldr	r3, [pc, #288]	@ (80144fc <ip4_reass+0x2b0>)
 80143dc:	881a      	ldrh	r2, [r3, #0]
 80143de:	8c3b      	ldrh	r3, [r7, #32]
 80143e0:	4413      	add	r3, r2
 80143e2:	b29a      	uxth	r2, r3
 80143e4:	4b45      	ldr	r3, [pc, #276]	@ (80144fc <ip4_reass+0x2b0>)
 80143e6:	801a      	strh	r2, [r3, #0]
  if (is_last) {
 80143e8:	69fb      	ldr	r3, [r7, #28]
 80143ea:	2b00      	cmp	r3, #0
 80143ec:	d00d      	beq.n	801440a <ip4_reass+0x1be>
    u16_t datagram_len = (u16_t)(offset + len);
 80143ee:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80143f0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80143f2:	4413      	add	r3, r2
 80143f4:	827b      	strh	r3, [r7, #18]
    ipr->datagram_len = datagram_len;
 80143f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80143f8:	8a7a      	ldrh	r2, [r7, #18]
 80143fa:	839a      	strh	r2, [r3, #28]
    ipr->flags |= IP_REASS_FLAG_LASTFRAG;
 80143fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80143fe:	7f9b      	ldrb	r3, [r3, #30]
 8014400:	f043 0301 	orr.w	r3, r3, #1
 8014404:	b2da      	uxtb	r2, r3
 8014406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014408:	779a      	strb	r2, [r3, #30]
    LWIP_DEBUGF(IP_REASS_DEBUG,
                ("ip4_reass: last fragment seen, total len %"S16_F"\n",
                 ipr->datagram_len));
  }

  if (valid == IP_REASS_VALIDATE_TELEGRAM_FINISHED) {
 801440a:	697b      	ldr	r3, [r7, #20]
 801440c:	2b01      	cmp	r3, #1
 801440e:	d171      	bne.n	80144f4 <ip4_reass+0x2a8>
    struct ip_reassdata *ipr_prev;
    /* the totally last fragment (flag more fragments = 0) was received at least
     * once AND all fragments are received */
    u16_t datagram_len = (u16_t)(ipr->datagram_len + IP_HLEN);
 8014410:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014412:	8b9b      	ldrh	r3, [r3, #28]
 8014414:	3314      	adds	r3, #20
 8014416:	823b      	strh	r3, [r7, #16]

    /* save the second pbuf before copying the header over the pointer */
    r = ((struct ip_reass_helper *)ipr->p->payload)->next_pbuf;
 8014418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801441a:	685b      	ldr	r3, [r3, #4]
 801441c:	685b      	ldr	r3, [r3, #4]
 801441e:	681b      	ldr	r3, [r3, #0]
 8014420:	637b      	str	r3, [r7, #52]	@ 0x34

    /* copy the original ip header back to the first pbuf */
    fraghdr = (struct ip_hdr *)(ipr->p->payload);
 8014422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014424:	685b      	ldr	r3, [r3, #4]
 8014426:	685b      	ldr	r3, [r3, #4]
 8014428:	62bb      	str	r3, [r7, #40]	@ 0x28
    SMEMCPY(fraghdr, &ipr->iphdr, IP_HLEN);
 801442a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801442c:	3308      	adds	r3, #8
 801442e:	2214      	movs	r2, #20
 8014430:	4619      	mov	r1, r3
 8014432:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014434:	f000 fde7 	bl	8015006 <memcpy>
    IPH_LEN_SET(fraghdr, lwip_htons(datagram_len));
 8014438:	8a3b      	ldrh	r3, [r7, #16]
 801443a:	4618      	mov	r0, r3
 801443c:	f7f6 fc6e 	bl	800ad1c <lwip_htons>
 8014440:	4603      	mov	r3, r0
 8014442:	461a      	mov	r2, r3
 8014444:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014446:	805a      	strh	r2, [r3, #2]
    IPH_OFFSET_SET(fraghdr, 0);
 8014448:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801444a:	2200      	movs	r2, #0
 801444c:	719a      	strb	r2, [r3, #6]
 801444e:	2200      	movs	r2, #0
 8014450:	71da      	strb	r2, [r3, #7]
    IPH_CHKSUM_SET(fraghdr, 0);
 8014452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014454:	2200      	movs	r2, #0
 8014456:	729a      	strb	r2, [r3, #10]
 8014458:	2200      	movs	r2, #0
 801445a:	72da      	strb	r2, [r3, #11]
    IF__NETIF_CHECKSUM_ENABLED(ip_current_input_netif(), NETIF_CHECKSUM_GEN_IP) {
      IPH_CHKSUM_SET(fraghdr, inet_chksum(fraghdr, IP_HLEN));
    }
#endif /* CHECKSUM_GEN_IP */

    p = ipr->p;
 801445c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801445e:	685b      	ldr	r3, [r3, #4]
 8014460:	607b      	str	r3, [r7, #4]

    /* chain together the pbufs contained within the reass_data list. */
    while (r != NULL) {
 8014462:	e00d      	b.n	8014480 <ip4_reass+0x234>
      iprh = (struct ip_reass_helper *)r->payload;
 8014464:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014466:	685b      	ldr	r3, [r3, #4]
 8014468:	60fb      	str	r3, [r7, #12]

      /* hide the ip header for every succeeding fragment */
      pbuf_remove_header(r, IP_HLEN);
 801446a:	2114      	movs	r1, #20
 801446c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 801446e:	f7f8 f865 	bl	800c53c <pbuf_remove_header>
      pbuf_cat(p, r);
 8014472:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8014474:	6878      	ldr	r0, [r7, #4]
 8014476:	f7f8 f9b5 	bl	800c7e4 <pbuf_cat>
      r = iprh->next_pbuf;
 801447a:	68fb      	ldr	r3, [r7, #12]
 801447c:	681b      	ldr	r3, [r3, #0]
 801447e:	637b      	str	r3, [r7, #52]	@ 0x34
    while (r != NULL) {
 8014480:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014482:	2b00      	cmp	r3, #0
 8014484:	d1ee      	bne.n	8014464 <ip4_reass+0x218>
    }

    /* find the previous entry in the linked list */
    if (ipr == reassdatagrams) {
 8014486:	4b1e      	ldr	r3, [pc, #120]	@ (8014500 <ip4_reass+0x2b4>)
 8014488:	681b      	ldr	r3, [r3, #0]
 801448a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801448c:	429a      	cmp	r2, r3
 801448e:	d102      	bne.n	8014496 <ip4_reass+0x24a>
      ipr_prev = NULL;
 8014490:	2300      	movs	r3, #0
 8014492:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8014494:	e010      	b.n	80144b8 <ip4_reass+0x26c>
    } else {
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 8014496:	4b1a      	ldr	r3, [pc, #104]	@ (8014500 <ip4_reass+0x2b4>)
 8014498:	681b      	ldr	r3, [r3, #0]
 801449a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 801449c:	e007      	b.n	80144ae <ip4_reass+0x262>
        if (ipr_prev->next == ipr) {
 801449e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80144a0:	681b      	ldr	r3, [r3, #0]
 80144a2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80144a4:	429a      	cmp	r2, r3
 80144a6:	d006      	beq.n	80144b6 <ip4_reass+0x26a>
      for (ipr_prev = reassdatagrams; ipr_prev != NULL; ipr_prev = ipr_prev->next) {
 80144a8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80144aa:	681b      	ldr	r3, [r3, #0]
 80144ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80144ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80144b0:	2b00      	cmp	r3, #0
 80144b2:	d1f4      	bne.n	801449e <ip4_reass+0x252>
 80144b4:	e000      	b.n	80144b8 <ip4_reass+0x26c>
          break;
 80144b6:	bf00      	nop
        }
      }
    }

    /* release the sources allocate for the fragment queue entry */
    ip_reass_dequeue_datagram(ipr, ipr_prev);
 80144b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80144ba:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80144bc:	f7ff fd2e 	bl	8013f1c <ip_reass_dequeue_datagram>

    /* and adjust the number of pbufs currently queued for reassembly. */
    clen = pbuf_clen(p);
 80144c0:	6878      	ldr	r0, [r7, #4]
 80144c2:	f7f8 f94f 	bl	800c764 <pbuf_clen>
 80144c6:	4603      	mov	r3, r0
 80144c8:	843b      	strh	r3, [r7, #32]
    LWIP_ASSERT("ip_reass_pbufcount >= clen", ip_reass_pbufcount >= clen);
 80144ca:	4b0c      	ldr	r3, [pc, #48]	@ (80144fc <ip4_reass+0x2b0>)
 80144cc:	881b      	ldrh	r3, [r3, #0]
 80144ce:	8c3a      	ldrh	r2, [r7, #32]
 80144d0:	429a      	cmp	r2, r3
 80144d2:	d906      	bls.n	80144e2 <ip4_reass+0x296>
 80144d4:	4b0b      	ldr	r3, [pc, #44]	@ (8014504 <ip4_reass+0x2b8>)
 80144d6:	f240 229b 	movw	r2, #667	@ 0x29b
 80144da:	490b      	ldr	r1, [pc, #44]	@ (8014508 <ip4_reass+0x2bc>)
 80144dc:	480b      	ldr	r0, [pc, #44]	@ (801450c <ip4_reass+0x2c0>)
 80144de:	f000 fcb7 	bl	8014e50 <iprintf>
    ip_reass_pbufcount = (u16_t)(ip_reass_pbufcount - clen);
 80144e2:	4b06      	ldr	r3, [pc, #24]	@ (80144fc <ip4_reass+0x2b0>)
 80144e4:	881a      	ldrh	r2, [r3, #0]
 80144e6:	8c3b      	ldrh	r3, [r7, #32]
 80144e8:	1ad3      	subs	r3, r2, r3
 80144ea:	b29a      	uxth	r2, r3
 80144ec:	4b03      	ldr	r3, [pc, #12]	@ (80144fc <ip4_reass+0x2b0>)
 80144ee:	801a      	strh	r2, [r3, #0]

    MIB2_STATS_INC(mib2.ipreasmoks);

    /* Return the pbuf chain */
    return p;
 80144f0:	687b      	ldr	r3, [r7, #4]
 80144f2:	e038      	b.n	8014566 <ip4_reass+0x31a>
  }
  /* the datagram is not (yet?) reassembled completely */
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip_reass_pbufcount: %d out\n", ip_reass_pbufcount));
  return NULL;
 80144f4:	2300      	movs	r3, #0
 80144f6:	e036      	b.n	8014566 <ip4_reass+0x31a>
      goto nullreturn_ipr;
 80144f8:	bf00      	nop
 80144fa:	e00a      	b.n	8014512 <ip4_reass+0x2c6>
 80144fc:	24007e90 	.word	0x24007e90
 8014500:	24007e8c 	.word	0x24007e8c
 8014504:	080184cc 	.word	0x080184cc
 8014508:	0801863c 	.word	0x0801863c
 801450c:	08018514 	.word	0x08018514
    goto nullreturn_ipr;
 8014510:	bf00      	nop

nullreturn_ipr:
  LWIP_ASSERT("ipr != NULL", ipr != NULL);
 8014512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014514:	2b00      	cmp	r3, #0
 8014516:	d106      	bne.n	8014526 <ip4_reass+0x2da>
 8014518:	4b15      	ldr	r3, [pc, #84]	@ (8014570 <ip4_reass+0x324>)
 801451a:	f44f 722a 	mov.w	r2, #680	@ 0x2a8
 801451e:	4915      	ldr	r1, [pc, #84]	@ (8014574 <ip4_reass+0x328>)
 8014520:	4815      	ldr	r0, [pc, #84]	@ (8014578 <ip4_reass+0x32c>)
 8014522:	f000 fc95 	bl	8014e50 <iprintf>
  if (ipr->p == NULL) {
 8014526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014528:	685b      	ldr	r3, [r3, #4]
 801452a:	2b00      	cmp	r3, #0
 801452c:	d116      	bne.n	801455c <ip4_reass+0x310>
    /* dropped pbuf after creating a new datagram entry: remove the entry, too */
    LWIP_ASSERT("not firstalthough just enqueued", ipr == reassdatagrams);
 801452e:	4b13      	ldr	r3, [pc, #76]	@ (801457c <ip4_reass+0x330>)
 8014530:	681b      	ldr	r3, [r3, #0]
 8014532:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014534:	429a      	cmp	r2, r3
 8014536:	d006      	beq.n	8014546 <ip4_reass+0x2fa>
 8014538:	4b0d      	ldr	r3, [pc, #52]	@ (8014570 <ip4_reass+0x324>)
 801453a:	f240 22ab 	movw	r2, #683	@ 0x2ab
 801453e:	4910      	ldr	r1, [pc, #64]	@ (8014580 <ip4_reass+0x334>)
 8014540:	480d      	ldr	r0, [pc, #52]	@ (8014578 <ip4_reass+0x32c>)
 8014542:	f000 fc85 	bl	8014e50 <iprintf>
    ip_reass_dequeue_datagram(ipr, NULL);
 8014546:	2100      	movs	r1, #0
 8014548:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801454a:	f7ff fce7 	bl	8013f1c <ip_reass_dequeue_datagram>
 801454e:	e006      	b.n	801455e <ip4_reass+0x312>
    goto nullreturn;
 8014550:	bf00      	nop
 8014552:	e004      	b.n	801455e <ip4_reass+0x312>
    goto nullreturn;
 8014554:	bf00      	nop
 8014556:	e002      	b.n	801455e <ip4_reass+0x312>
      goto nullreturn;
 8014558:	bf00      	nop
 801455a:	e000      	b.n	801455e <ip4_reass+0x312>
  }

nullreturn:
 801455c:	bf00      	nop
  LWIP_DEBUGF(IP_REASS_DEBUG, ("ip4_reass: nullreturn\n"));
  IPFRAG_STATS_INC(ip_frag.drop);
  pbuf_free(p);
 801455e:	6878      	ldr	r0, [r7, #4]
 8014560:	f7f8 f872 	bl	800c648 <pbuf_free>
  return NULL;
 8014564:	2300      	movs	r3, #0
}
 8014566:	4618      	mov	r0, r3
 8014568:	3738      	adds	r7, #56	@ 0x38
 801456a:	46bd      	mov	sp, r7
 801456c:	bd80      	pop	{r7, pc}
 801456e:	bf00      	nop
 8014570:	080184cc 	.word	0x080184cc
 8014574:	08018658 	.word	0x08018658
 8014578:	08018514 	.word	0x08018514
 801457c:	24007e8c 	.word	0x24007e8c
 8014580:	08018664 	.word	0x08018664

08014584 <ip_frag_alloc_pbuf_custom_ref>:
#if IP_FRAG
#if !LWIP_NETIF_TX_SINGLE_PBUF
/** Allocate a new struct pbuf_custom_ref */
static struct pbuf_custom_ref *
ip_frag_alloc_pbuf_custom_ref(void)
{
 8014584:	b580      	push	{r7, lr}
 8014586:	af00      	add	r7, sp, #0
  return (struct pbuf_custom_ref *)memp_malloc(MEMP_FRAG_PBUF);
 8014588:	2005      	movs	r0, #5
 801458a:	f7f7 f945 	bl	800b818 <memp_malloc>
 801458e:	4603      	mov	r3, r0
}
 8014590:	4618      	mov	r0, r3
 8014592:	bd80      	pop	{r7, pc}

08014594 <ip_frag_free_pbuf_custom_ref>:

/** Free a struct pbuf_custom_ref */
static void
ip_frag_free_pbuf_custom_ref(struct pbuf_custom_ref *p)
{
 8014594:	b580      	push	{r7, lr}
 8014596:	b082      	sub	sp, #8
 8014598:	af00      	add	r7, sp, #0
 801459a:	6078      	str	r0, [r7, #4]
  LWIP_ASSERT("p != NULL", p != NULL);
 801459c:	687b      	ldr	r3, [r7, #4]
 801459e:	2b00      	cmp	r3, #0
 80145a0:	d106      	bne.n	80145b0 <ip_frag_free_pbuf_custom_ref+0x1c>
 80145a2:	4b07      	ldr	r3, [pc, #28]	@ (80145c0 <ip_frag_free_pbuf_custom_ref+0x2c>)
 80145a4:	f44f 7231 	mov.w	r2, #708	@ 0x2c4
 80145a8:	4906      	ldr	r1, [pc, #24]	@ (80145c4 <ip_frag_free_pbuf_custom_ref+0x30>)
 80145aa:	4807      	ldr	r0, [pc, #28]	@ (80145c8 <ip_frag_free_pbuf_custom_ref+0x34>)
 80145ac:	f000 fc50 	bl	8014e50 <iprintf>
  memp_free(MEMP_FRAG_PBUF, p);
 80145b0:	6879      	ldr	r1, [r7, #4]
 80145b2:	2005      	movs	r0, #5
 80145b4:	f7f7 f9a6 	bl	800b904 <memp_free>
}
 80145b8:	bf00      	nop
 80145ba:	3708      	adds	r7, #8
 80145bc:	46bd      	mov	sp, r7
 80145be:	bd80      	pop	{r7, pc}
 80145c0:	080184cc 	.word	0x080184cc
 80145c4:	08018684 	.word	0x08018684
 80145c8:	08018514 	.word	0x08018514

080145cc <ipfrag_free_pbuf_custom>:

/** Free-callback function to free a 'struct pbuf_custom_ref', called by
 * pbuf_free. */
static void
ipfrag_free_pbuf_custom(struct pbuf *p)
{
 80145cc:	b580      	push	{r7, lr}
 80145ce:	b084      	sub	sp, #16
 80145d0:	af00      	add	r7, sp, #0
 80145d2:	6078      	str	r0, [r7, #4]
  struct pbuf_custom_ref *pcr = (struct pbuf_custom_ref *)p;
 80145d4:	687b      	ldr	r3, [r7, #4]
 80145d6:	60fb      	str	r3, [r7, #12]
  LWIP_ASSERT("pcr != NULL", pcr != NULL);
 80145d8:	68fb      	ldr	r3, [r7, #12]
 80145da:	2b00      	cmp	r3, #0
 80145dc:	d106      	bne.n	80145ec <ipfrag_free_pbuf_custom+0x20>
 80145de:	4b11      	ldr	r3, [pc, #68]	@ (8014624 <ipfrag_free_pbuf_custom+0x58>)
 80145e0:	f240 22ce 	movw	r2, #718	@ 0x2ce
 80145e4:	4910      	ldr	r1, [pc, #64]	@ (8014628 <ipfrag_free_pbuf_custom+0x5c>)
 80145e6:	4811      	ldr	r0, [pc, #68]	@ (801462c <ipfrag_free_pbuf_custom+0x60>)
 80145e8:	f000 fc32 	bl	8014e50 <iprintf>
  LWIP_ASSERT("pcr == p", (void *)pcr == (void *)p);
 80145ec:	68fa      	ldr	r2, [r7, #12]
 80145ee:	687b      	ldr	r3, [r7, #4]
 80145f0:	429a      	cmp	r2, r3
 80145f2:	d006      	beq.n	8014602 <ipfrag_free_pbuf_custom+0x36>
 80145f4:	4b0b      	ldr	r3, [pc, #44]	@ (8014624 <ipfrag_free_pbuf_custom+0x58>)
 80145f6:	f240 22cf 	movw	r2, #719	@ 0x2cf
 80145fa:	490d      	ldr	r1, [pc, #52]	@ (8014630 <ipfrag_free_pbuf_custom+0x64>)
 80145fc:	480b      	ldr	r0, [pc, #44]	@ (801462c <ipfrag_free_pbuf_custom+0x60>)
 80145fe:	f000 fc27 	bl	8014e50 <iprintf>
  if (pcr->original != NULL) {
 8014602:	68fb      	ldr	r3, [r7, #12]
 8014604:	695b      	ldr	r3, [r3, #20]
 8014606:	2b00      	cmp	r3, #0
 8014608:	d004      	beq.n	8014614 <ipfrag_free_pbuf_custom+0x48>
    pbuf_free(pcr->original);
 801460a:	68fb      	ldr	r3, [r7, #12]
 801460c:	695b      	ldr	r3, [r3, #20]
 801460e:	4618      	mov	r0, r3
 8014610:	f7f8 f81a 	bl	800c648 <pbuf_free>
  }
  ip_frag_free_pbuf_custom_ref(pcr);
 8014614:	68f8      	ldr	r0, [r7, #12]
 8014616:	f7ff ffbd 	bl	8014594 <ip_frag_free_pbuf_custom_ref>
}
 801461a:	bf00      	nop
 801461c:	3710      	adds	r7, #16
 801461e:	46bd      	mov	sp, r7
 8014620:	bd80      	pop	{r7, pc}
 8014622:	bf00      	nop
 8014624:	080184cc 	.word	0x080184cc
 8014628:	08018690 	.word	0x08018690
 801462c:	08018514 	.word	0x08018514
 8014630:	0801869c 	.word	0x0801869c

08014634 <ip4_frag>:
 *
 * @return ERR_OK if sent successfully, err_t otherwise
 */
err_t
ip4_frag(struct pbuf *p, struct netif *netif, const ip4_addr_t *dest)
{
 8014634:	b580      	push	{r7, lr}
 8014636:	b094      	sub	sp, #80	@ 0x50
 8014638:	af02      	add	r7, sp, #8
 801463a:	60f8      	str	r0, [r7, #12]
 801463c:	60b9      	str	r1, [r7, #8]
 801463e:	607a      	str	r2, [r7, #4]
  struct pbuf *rambuf;
#if !LWIP_NETIF_TX_SINGLE_PBUF
  struct pbuf *newpbuf;
  u16_t newpbuflen = 0;
 8014640:	2300      	movs	r3, #0
 8014642:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
  u16_t left_to_copy;
#endif
  struct ip_hdr *original_iphdr;
  struct ip_hdr *iphdr;
  const u16_t nfb = (u16_t)((netif->mtu - IP_HLEN) / 8);
 8014646:	68bb      	ldr	r3, [r7, #8]
 8014648:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 801464a:	3b14      	subs	r3, #20
 801464c:	2b00      	cmp	r3, #0
 801464e:	da00      	bge.n	8014652 <ip4_frag+0x1e>
 8014650:	3307      	adds	r3, #7
 8014652:	10db      	asrs	r3, r3, #3
 8014654:	877b      	strh	r3, [r7, #58]	@ 0x3a
  u16_t left, fragsize;
  u16_t ofo;
  int last;
  u16_t poff = IP_HLEN;
 8014656:	2314      	movs	r3, #20
 8014658:	87fb      	strh	r3, [r7, #62]	@ 0x3e
  u16_t tmp;
  int mf_set;

  original_iphdr = (struct ip_hdr *)p->payload;
 801465a:	68fb      	ldr	r3, [r7, #12]
 801465c:	685b      	ldr	r3, [r3, #4]
 801465e:	637b      	str	r3, [r7, #52]	@ 0x34
  iphdr = original_iphdr;
 8014660:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014662:	633b      	str	r3, [r7, #48]	@ 0x30
  if (IPH_HL_BYTES(iphdr) != IP_HLEN) {
 8014664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014666:	781b      	ldrb	r3, [r3, #0]
 8014668:	f003 030f 	and.w	r3, r3, #15
 801466c:	b2db      	uxtb	r3, r3
 801466e:	009b      	lsls	r3, r3, #2
 8014670:	b2db      	uxtb	r3, r3
 8014672:	2b14      	cmp	r3, #20
 8014674:	d002      	beq.n	801467c <ip4_frag+0x48>
    /* ip4_frag() does not support IP options */
    return ERR_VAL;
 8014676:	f06f 0305 	mvn.w	r3, #5
 801467a:	e110      	b.n	801489e <ip4_frag+0x26a>
  }
  LWIP_ERROR("ip4_frag(): pbuf too short", p->len >= IP_HLEN, return ERR_VAL);
 801467c:	68fb      	ldr	r3, [r7, #12]
 801467e:	895b      	ldrh	r3, [r3, #10]
 8014680:	2b13      	cmp	r3, #19
 8014682:	d809      	bhi.n	8014698 <ip4_frag+0x64>
 8014684:	4b88      	ldr	r3, [pc, #544]	@ (80148a8 <ip4_frag+0x274>)
 8014686:	f44f 723f 	mov.w	r2, #764	@ 0x2fc
 801468a:	4988      	ldr	r1, [pc, #544]	@ (80148ac <ip4_frag+0x278>)
 801468c:	4888      	ldr	r0, [pc, #544]	@ (80148b0 <ip4_frag+0x27c>)
 801468e:	f000 fbdf 	bl	8014e50 <iprintf>
 8014692:	f06f 0305 	mvn.w	r3, #5
 8014696:	e102      	b.n	801489e <ip4_frag+0x26a>

  /* Save original offset */
  tmp = lwip_ntohs(IPH_OFFSET(iphdr));
 8014698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801469a:	88db      	ldrh	r3, [r3, #6]
 801469c:	b29b      	uxth	r3, r3
 801469e:	4618      	mov	r0, r3
 80146a0:	f7f6 fb3c 	bl	800ad1c <lwip_htons>
 80146a4:	4603      	mov	r3, r0
 80146a6:	87bb      	strh	r3, [r7, #60]	@ 0x3c
  ofo = tmp & IP_OFFMASK;
 80146a8:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80146aa:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80146ae:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  /* already fragmented? if so, the last fragment we create must have MF, too */
  mf_set = tmp & IP_MF;
 80146b2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80146b4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80146b8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  left = (u16_t)(p->tot_len - IP_HLEN);
 80146ba:	68fb      	ldr	r3, [r7, #12]
 80146bc:	891b      	ldrh	r3, [r3, #8]
 80146be:	3b14      	subs	r3, #20
 80146c0:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

  while (left) {
 80146c4:	e0e1      	b.n	801488a <ip4_frag+0x256>
    /* Fill this fragment */
    fragsize = LWIP_MIN(left, (u16_t)(nfb * 8));
 80146c6:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80146c8:	00db      	lsls	r3, r3, #3
 80146ca:	b29b      	uxth	r3, r3
 80146cc:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 80146d0:	4293      	cmp	r3, r2
 80146d2:	bf28      	it	cs
 80146d4:	4613      	movcs	r3, r2
 80146d6:	857b      	strh	r3, [r7, #42]	@ 0x2a
    /* When not using a static buffer, create a chain of pbufs.
     * The first will be a PBUF_RAM holding the link and IP header.
     * The rest will be PBUF_REFs mirroring the pbuf chain to be fragged,
     * but limited to the size of an mtu.
     */
    rambuf = pbuf_alloc(PBUF_LINK, IP_HLEN, PBUF_RAM);
 80146d8:	f44f 7220 	mov.w	r2, #640	@ 0x280
 80146dc:	2114      	movs	r1, #20
 80146de:	200e      	movs	r0, #14
 80146e0:	f7f7 fcd0 	bl	800c084 <pbuf_alloc>
 80146e4:	6278      	str	r0, [r7, #36]	@ 0x24
    if (rambuf == NULL) {
 80146e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80146e8:	2b00      	cmp	r3, #0
 80146ea:	f000 80d5 	beq.w	8014898 <ip4_frag+0x264>
      goto memerr;
    }
    LWIP_ASSERT("this needs a pbuf in one piece!",
 80146ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80146f0:	895b      	ldrh	r3, [r3, #10]
 80146f2:	2b13      	cmp	r3, #19
 80146f4:	d806      	bhi.n	8014704 <ip4_frag+0xd0>
 80146f6:	4b6c      	ldr	r3, [pc, #432]	@ (80148a8 <ip4_frag+0x274>)
 80146f8:	f44f 7249 	mov.w	r2, #804	@ 0x324
 80146fc:	496d      	ldr	r1, [pc, #436]	@ (80148b4 <ip4_frag+0x280>)
 80146fe:	486c      	ldr	r0, [pc, #432]	@ (80148b0 <ip4_frag+0x27c>)
 8014700:	f000 fba6 	bl	8014e50 <iprintf>
                (rambuf->len >= (IP_HLEN)));
    SMEMCPY(rambuf->payload, original_iphdr, IP_HLEN);
 8014704:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014706:	685b      	ldr	r3, [r3, #4]
 8014708:	2214      	movs	r2, #20
 801470a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 801470c:	4618      	mov	r0, r3
 801470e:	f000 fc7a 	bl	8015006 <memcpy>
    iphdr = (struct ip_hdr *)rambuf->payload;
 8014712:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014714:	685b      	ldr	r3, [r3, #4]
 8014716:	633b      	str	r3, [r7, #48]	@ 0x30

    left_to_copy = fragsize;
 8014718:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 801471a:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
    while (left_to_copy) {
 801471e:	e064      	b.n	80147ea <ip4_frag+0x1b6>
      struct pbuf_custom_ref *pcr;
      u16_t plen = (u16_t)(p->len - poff);
 8014720:	68fb      	ldr	r3, [r7, #12]
 8014722:	895a      	ldrh	r2, [r3, #10]
 8014724:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8014726:	1ad3      	subs	r3, r2, r3
 8014728:	83fb      	strh	r3, [r7, #30]
      LWIP_ASSERT("p->len >= poff", p->len >= poff);
 801472a:	68fb      	ldr	r3, [r7, #12]
 801472c:	895b      	ldrh	r3, [r3, #10]
 801472e:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8014730:	429a      	cmp	r2, r3
 8014732:	d906      	bls.n	8014742 <ip4_frag+0x10e>
 8014734:	4b5c      	ldr	r3, [pc, #368]	@ (80148a8 <ip4_frag+0x274>)
 8014736:	f240 322d 	movw	r2, #813	@ 0x32d
 801473a:	495f      	ldr	r1, [pc, #380]	@ (80148b8 <ip4_frag+0x284>)
 801473c:	485c      	ldr	r0, [pc, #368]	@ (80148b0 <ip4_frag+0x27c>)
 801473e:	f000 fb87 	bl	8014e50 <iprintf>
      newpbuflen = LWIP_MIN(left_to_copy, plen);
 8014742:	8bfa      	ldrh	r2, [r7, #30]
 8014744:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8014748:	4293      	cmp	r3, r2
 801474a:	bf28      	it	cs
 801474c:	4613      	movcs	r3, r2
 801474e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
      /* Is this pbuf already empty? */
      if (!newpbuflen) {
 8014752:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8014756:	2b00      	cmp	r3, #0
 8014758:	d105      	bne.n	8014766 <ip4_frag+0x132>
        poff = 0;
 801475a:	2300      	movs	r3, #0
 801475c:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 801475e:	68fb      	ldr	r3, [r7, #12]
 8014760:	681b      	ldr	r3, [r3, #0]
 8014762:	60fb      	str	r3, [r7, #12]
        continue;
 8014764:	e041      	b.n	80147ea <ip4_frag+0x1b6>
      }
      pcr = ip_frag_alloc_pbuf_custom_ref();
 8014766:	f7ff ff0d 	bl	8014584 <ip_frag_alloc_pbuf_custom_ref>
 801476a:	61b8      	str	r0, [r7, #24]
      if (pcr == NULL) {
 801476c:	69bb      	ldr	r3, [r7, #24]
 801476e:	2b00      	cmp	r3, #0
 8014770:	d103      	bne.n	801477a <ip4_frag+0x146>
        pbuf_free(rambuf);
 8014772:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014774:	f7f7 ff68 	bl	800c648 <pbuf_free>
        goto memerr;
 8014778:	e08f      	b.n	801489a <ip4_frag+0x266>
      }
      /* Mirror this pbuf, although we might not need all of it. */
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 801477a:	69b8      	ldr	r0, [r7, #24]
                                    (u8_t *)p->payload + poff, newpbuflen);
 801477c:	68fb      	ldr	r3, [r7, #12]
 801477e:	685a      	ldr	r2, [r3, #4]
      newpbuf = pbuf_alloced_custom(PBUF_RAW, newpbuflen, PBUF_REF, &pcr->pc,
 8014780:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8014782:	4413      	add	r3, r2
 8014784:	f8b7 1046 	ldrh.w	r1, [r7, #70]	@ 0x46
 8014788:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 801478c:	9201      	str	r2, [sp, #4]
 801478e:	9300      	str	r3, [sp, #0]
 8014790:	4603      	mov	r3, r0
 8014792:	2241      	movs	r2, #65	@ 0x41
 8014794:	2000      	movs	r0, #0
 8014796:	f7f7 fd9f 	bl	800c2d8 <pbuf_alloced_custom>
 801479a:	6178      	str	r0, [r7, #20]
      if (newpbuf == NULL) {
 801479c:	697b      	ldr	r3, [r7, #20]
 801479e:	2b00      	cmp	r3, #0
 80147a0:	d106      	bne.n	80147b0 <ip4_frag+0x17c>
        ip_frag_free_pbuf_custom_ref(pcr);
 80147a2:	69b8      	ldr	r0, [r7, #24]
 80147a4:	f7ff fef6 	bl	8014594 <ip_frag_free_pbuf_custom_ref>
        pbuf_free(rambuf);
 80147a8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80147aa:	f7f7 ff4d 	bl	800c648 <pbuf_free>
        goto memerr;
 80147ae:	e074      	b.n	801489a <ip4_frag+0x266>
      }
      pbuf_ref(p);
 80147b0:	68f8      	ldr	r0, [r7, #12]
 80147b2:	f7f7 ffef 	bl	800c794 <pbuf_ref>
      pcr->original = p;
 80147b6:	69bb      	ldr	r3, [r7, #24]
 80147b8:	68fa      	ldr	r2, [r7, #12]
 80147ba:	615a      	str	r2, [r3, #20]
      pcr->pc.custom_free_function = ipfrag_free_pbuf_custom;
 80147bc:	69bb      	ldr	r3, [r7, #24]
 80147be:	4a3f      	ldr	r2, [pc, #252]	@ (80148bc <ip4_frag+0x288>)
 80147c0:	611a      	str	r2, [r3, #16]

      /* Add it to end of rambuf's chain, but using pbuf_cat, not pbuf_chain
       * so that it is removed when pbuf_dechain is later called on rambuf.
       */
      pbuf_cat(rambuf, newpbuf);
 80147c2:	6979      	ldr	r1, [r7, #20]
 80147c4:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80147c6:	f7f8 f80d 	bl	800c7e4 <pbuf_cat>
      left_to_copy = (u16_t)(left_to_copy - newpbuflen);
 80147ca:	f8b7 2044 	ldrh.w	r2, [r7, #68]	@ 0x44
 80147ce:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80147d2:	1ad3      	subs	r3, r2, r3
 80147d4:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
      if (left_to_copy) {
 80147d8:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80147dc:	2b00      	cmp	r3, #0
 80147de:	d004      	beq.n	80147ea <ip4_frag+0x1b6>
        poff = 0;
 80147e0:	2300      	movs	r3, #0
 80147e2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
        p = p->next;
 80147e4:	68fb      	ldr	r3, [r7, #12]
 80147e6:	681b      	ldr	r3, [r3, #0]
 80147e8:	60fb      	str	r3, [r7, #12]
    while (left_to_copy) {
 80147ea:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 80147ee:	2b00      	cmp	r3, #0
 80147f0:	d196      	bne.n	8014720 <ip4_frag+0xec>
      }
    }
    poff = (u16_t)(poff + newpbuflen);
 80147f2:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 80147f4:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80147f8:	4413      	add	r3, r2
 80147fa:	87fb      	strh	r3, [r7, #62]	@ 0x3e
#endif /* LWIP_NETIF_TX_SINGLE_PBUF */

    /* Correct header */
    last = (left <= netif->mtu - IP_HLEN);
 80147fc:	68bb      	ldr	r3, [r7, #8]
 80147fe:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8014800:	f1a3 0213 	sub.w	r2, r3, #19
 8014804:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8014808:	429a      	cmp	r2, r3
 801480a:	bfcc      	ite	gt
 801480c:	2301      	movgt	r3, #1
 801480e:	2300      	movle	r3, #0
 8014810:	b2db      	uxtb	r3, r3
 8014812:	623b      	str	r3, [r7, #32]

    /* Set new offset and MF flag */
    tmp = (IP_OFFMASK & (ofo));
 8014814:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8014818:	f3c3 030c 	ubfx	r3, r3, #0, #13
 801481c:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    if (!last || mf_set) {
 801481e:	6a3b      	ldr	r3, [r7, #32]
 8014820:	2b00      	cmp	r3, #0
 8014822:	d002      	beq.n	801482a <ip4_frag+0x1f6>
 8014824:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014826:	2b00      	cmp	r3, #0
 8014828:	d003      	beq.n	8014832 <ip4_frag+0x1fe>
      /* the last fragment has MF set if the input frame had it */
      tmp = tmp | IP_MF;
 801482a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 801482c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8014830:	87bb      	strh	r3, [r7, #60]	@ 0x3c
    }
    IPH_OFFSET_SET(iphdr, lwip_htons(tmp));
 8014832:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8014834:	4618      	mov	r0, r3
 8014836:	f7f6 fa71 	bl	800ad1c <lwip_htons>
 801483a:	4603      	mov	r3, r0
 801483c:	461a      	mov	r2, r3
 801483e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014840:	80da      	strh	r2, [r3, #6]
    IPH_LEN_SET(iphdr, lwip_htons((u16_t)(fragsize + IP_HLEN)));
 8014842:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8014844:	3314      	adds	r3, #20
 8014846:	b29b      	uxth	r3, r3
 8014848:	4618      	mov	r0, r3
 801484a:	f7f6 fa67 	bl	800ad1c <lwip_htons>
 801484e:	4603      	mov	r3, r0
 8014850:	461a      	mov	r2, r3
 8014852:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014854:	805a      	strh	r2, [r3, #2]
    IPH_CHKSUM_SET(iphdr, 0);
 8014856:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014858:	2200      	movs	r2, #0
 801485a:	729a      	strb	r2, [r3, #10]
 801485c:	2200      	movs	r2, #0
 801485e:	72da      	strb	r2, [r3, #11]
#endif /* CHECKSUM_GEN_IP */

    /* No need for separate header pbuf - we allowed room for it in rambuf
     * when allocated.
     */
    netif->output(netif, rambuf, dest);
 8014860:	68bb      	ldr	r3, [r7, #8]
 8014862:	695b      	ldr	r3, [r3, #20]
 8014864:	687a      	ldr	r2, [r7, #4]
 8014866:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8014868:	68b8      	ldr	r0, [r7, #8]
 801486a:	4798      	blx	r3
     * recreate it next time round the loop. If we're lucky the hardware
     * will have already sent the packet, the free will really free, and
     * there will be zero memory penalty.
     */

    pbuf_free(rambuf);
 801486c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801486e:	f7f7 feeb 	bl	800c648 <pbuf_free>
    left = (u16_t)(left - fragsize);
 8014872:	f8b7 2042 	ldrh.w	r2, [r7, #66]	@ 0x42
 8014876:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8014878:	1ad3      	subs	r3, r2, r3
 801487a:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    ofo = (u16_t)(ofo + nfb);
 801487e:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8014882:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8014884:	4413      	add	r3, r2
 8014886:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
  while (left) {
 801488a:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 801488e:	2b00      	cmp	r3, #0
 8014890:	f47f af19 	bne.w	80146c6 <ip4_frag+0x92>
  }
  MIB2_STATS_INC(mib2.ipfragoks);
  return ERR_OK;
 8014894:	2300      	movs	r3, #0
 8014896:	e002      	b.n	801489e <ip4_frag+0x26a>
      goto memerr;
 8014898:	bf00      	nop
memerr:
  MIB2_STATS_INC(mib2.ipfragfails);
  return ERR_MEM;
 801489a:	f04f 33ff 	mov.w	r3, #4294967295
}
 801489e:	4618      	mov	r0, r3
 80148a0:	3748      	adds	r7, #72	@ 0x48
 80148a2:	46bd      	mov	sp, r7
 80148a4:	bd80      	pop	{r7, pc}
 80148a6:	bf00      	nop
 80148a8:	080184cc 	.word	0x080184cc
 80148ac:	080186a8 	.word	0x080186a8
 80148b0:	08018514 	.word	0x08018514
 80148b4:	080186c4 	.word	0x080186c4
 80148b8:	080186e4 	.word	0x080186e4
 80148bc:	080145cd 	.word	0x080145cd

080148c0 <ethernet_input>:
 * @see ETHARP_SUPPORT_VLAN
 * @see LWIP_HOOK_VLAN_CHECK
 */
err_t
ethernet_input(struct pbuf *p, struct netif *netif)
{
 80148c0:	b580      	push	{r7, lr}
 80148c2:	b086      	sub	sp, #24
 80148c4:	af00      	add	r7, sp, #0
 80148c6:	6078      	str	r0, [r7, #4]
 80148c8:	6039      	str	r1, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t type;
#if LWIP_ARP || ETHARP_SUPPORT_VLAN || LWIP_IPV6
  u16_t next_hdr_offset = SIZEOF_ETH_HDR;
 80148ca:	230e      	movs	r3, #14
 80148cc:	82fb      	strh	r3, [r7, #22]
#endif /* LWIP_ARP || ETHARP_SUPPORT_VLAN */

  LWIP_ASSERT_CORE_LOCKED();

  if (p->len <= SIZEOF_ETH_HDR) {
 80148ce:	687b      	ldr	r3, [r7, #4]
 80148d0:	895b      	ldrh	r3, [r3, #10]
 80148d2:	2b0e      	cmp	r3, #14
 80148d4:	d96e      	bls.n	80149b4 <ethernet_input+0xf4>
    ETHARP_STATS_INC(etharp.drop);
    MIB2_STATS_NETIF_INC(netif, ifinerrors);
    goto free_and_return;
  }

  if (p->if_idx == NETIF_NO_INDEX) {
 80148d6:	687b      	ldr	r3, [r7, #4]
 80148d8:	7bdb      	ldrb	r3, [r3, #15]
 80148da:	2b00      	cmp	r3, #0
 80148dc:	d106      	bne.n	80148ec <ethernet_input+0x2c>
    p->if_idx = netif_get_index(netif);
 80148de:	683b      	ldr	r3, [r7, #0]
 80148e0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80148e4:	3301      	adds	r3, #1
 80148e6:	b2da      	uxtb	r2, r3
 80148e8:	687b      	ldr	r3, [r7, #4]
 80148ea:	73da      	strb	r2, [r3, #15]
  }

  /* points to packet payload, which starts with an Ethernet header */
  ethhdr = (struct eth_hdr *)p->payload;
 80148ec:	687b      	ldr	r3, [r7, #4]
 80148ee:	685b      	ldr	r3, [r3, #4]
 80148f0:	613b      	str	r3, [r7, #16]
               (unsigned char)ethhdr->dest.addr[3], (unsigned char)ethhdr->dest.addr[4], (unsigned char)ethhdr->dest.addr[5],
               (unsigned char)ethhdr->src.addr[0],  (unsigned char)ethhdr->src.addr[1],  (unsigned char)ethhdr->src.addr[2],
               (unsigned char)ethhdr->src.addr[3],  (unsigned char)ethhdr->src.addr[4],  (unsigned char)ethhdr->src.addr[5],
               lwip_htons(ethhdr->type)));

  type = ethhdr->type;
 80148f2:	693b      	ldr	r3, [r7, #16]
 80148f4:	7b1a      	ldrb	r2, [r3, #12]
 80148f6:	7b5b      	ldrb	r3, [r3, #13]
 80148f8:	021b      	lsls	r3, r3, #8
 80148fa:	4313      	orrs	r3, r2
 80148fc:	81fb      	strh	r3, [r7, #14]

#if LWIP_ARP_FILTER_NETIF
  netif = LWIP_ARP_FILTER_NETIF_FN(p, netif, lwip_htons(type));
#endif /* LWIP_ARP_FILTER_NETIF*/

  if (ethhdr->dest.addr[0] & 1) {
 80148fe:	693b      	ldr	r3, [r7, #16]
 8014900:	781b      	ldrb	r3, [r3, #0]
 8014902:	f003 0301 	and.w	r3, r3, #1
 8014906:	2b00      	cmp	r3, #0
 8014908:	d023      	beq.n	8014952 <ethernet_input+0x92>
    /* this might be a multicast or broadcast packet */
    if (ethhdr->dest.addr[0] == LL_IP4_MULTICAST_ADDR_0) {
 801490a:	693b      	ldr	r3, [r7, #16]
 801490c:	781b      	ldrb	r3, [r3, #0]
 801490e:	2b01      	cmp	r3, #1
 8014910:	d10f      	bne.n	8014932 <ethernet_input+0x72>
#if LWIP_IPV4
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 8014912:	693b      	ldr	r3, [r7, #16]
 8014914:	785b      	ldrb	r3, [r3, #1]
 8014916:	2b00      	cmp	r3, #0
 8014918:	d11b      	bne.n	8014952 <ethernet_input+0x92>
          (ethhdr->dest.addr[2] == LL_IP4_MULTICAST_ADDR_2)) {
 801491a:	693b      	ldr	r3, [r7, #16]
 801491c:	789b      	ldrb	r3, [r3, #2]
      if ((ethhdr->dest.addr[1] == LL_IP4_MULTICAST_ADDR_1) &&
 801491e:	2b5e      	cmp	r3, #94	@ 0x5e
 8014920:	d117      	bne.n	8014952 <ethernet_input+0x92>
        /* mark the pbuf as link-layer multicast */
        p->flags |= PBUF_FLAG_LLMCAST;
 8014922:	687b      	ldr	r3, [r7, #4]
 8014924:	7b5b      	ldrb	r3, [r3, #13]
 8014926:	f043 0310 	orr.w	r3, r3, #16
 801492a:	b2da      	uxtb	r2, r3
 801492c:	687b      	ldr	r3, [r7, #4]
 801492e:	735a      	strb	r2, [r3, #13]
 8014930:	e00f      	b.n	8014952 <ethernet_input+0x92>
             (ethhdr->dest.addr[1] == LL_IP6_MULTICAST_ADDR_1)) {
      /* mark the pbuf as link-layer multicast */
      p->flags |= PBUF_FLAG_LLMCAST;
    }
#endif /* LWIP_IPV6 */
    else if (eth_addr_cmp(&ethhdr->dest, &ethbroadcast)) {
 8014932:	693b      	ldr	r3, [r7, #16]
 8014934:	2206      	movs	r2, #6
 8014936:	4928      	ldr	r1, [pc, #160]	@ (80149d8 <ethernet_input+0x118>)
 8014938:	4618      	mov	r0, r3
 801493a:	f000 fade 	bl	8014efa <memcmp>
 801493e:	4603      	mov	r3, r0
 8014940:	2b00      	cmp	r3, #0
 8014942:	d106      	bne.n	8014952 <ethernet_input+0x92>
      /* mark the pbuf as link-layer broadcast */
      p->flags |= PBUF_FLAG_LLBCAST;
 8014944:	687b      	ldr	r3, [r7, #4]
 8014946:	7b5b      	ldrb	r3, [r3, #13]
 8014948:	f043 0308 	orr.w	r3, r3, #8
 801494c:	b2da      	uxtb	r2, r3
 801494e:	687b      	ldr	r3, [r7, #4]
 8014950:	735a      	strb	r2, [r3, #13]
    }
  }

  switch (type) {
 8014952:	89fb      	ldrh	r3, [r7, #14]
 8014954:	2b08      	cmp	r3, #8
 8014956:	d003      	beq.n	8014960 <ethernet_input+0xa0>
 8014958:	f5b3 6fc1 	cmp.w	r3, #1544	@ 0x608
 801495c:	d014      	beq.n	8014988 <ethernet_input+0xc8>
      }
#endif
      ETHARP_STATS_INC(etharp.proterr);
      ETHARP_STATS_INC(etharp.drop);
      MIB2_STATS_NETIF_INC(netif, ifinunknownprotos);
      goto free_and_return;
 801495e:	e032      	b.n	80149c6 <ethernet_input+0x106>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8014960:	683b      	ldr	r3, [r7, #0]
 8014962:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 8014966:	f003 0308 	and.w	r3, r3, #8
 801496a:	2b00      	cmp	r3, #0
 801496c:	d024      	beq.n	80149b8 <ethernet_input+0xf8>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 801496e:	8afb      	ldrh	r3, [r7, #22]
 8014970:	4619      	mov	r1, r3
 8014972:	6878      	ldr	r0, [r7, #4]
 8014974:	f7f7 fde2 	bl	800c53c <pbuf_remove_header>
 8014978:	4603      	mov	r3, r0
 801497a:	2b00      	cmp	r3, #0
 801497c:	d11e      	bne.n	80149bc <ethernet_input+0xfc>
        ip4_input(p, netif);
 801497e:	6839      	ldr	r1, [r7, #0]
 8014980:	6878      	ldr	r0, [r7, #4]
 8014982:	f7fe ff21 	bl	80137c8 <ip4_input>
      break;
 8014986:	e013      	b.n	80149b0 <ethernet_input+0xf0>
      if (!(netif->flags & NETIF_FLAG_ETHARP)) {
 8014988:	683b      	ldr	r3, [r7, #0]
 801498a:	f893 302d 	ldrb.w	r3, [r3, #45]	@ 0x2d
 801498e:	f003 0308 	and.w	r3, r3, #8
 8014992:	2b00      	cmp	r3, #0
 8014994:	d014      	beq.n	80149c0 <ethernet_input+0x100>
      if (pbuf_remove_header(p, next_hdr_offset)) {
 8014996:	8afb      	ldrh	r3, [r7, #22]
 8014998:	4619      	mov	r1, r3
 801499a:	6878      	ldr	r0, [r7, #4]
 801499c:	f7f7 fdce 	bl	800c53c <pbuf_remove_header>
 80149a0:	4603      	mov	r3, r0
 80149a2:	2b00      	cmp	r3, #0
 80149a4:	d10e      	bne.n	80149c4 <ethernet_input+0x104>
        etharp_input(p, netif);
 80149a6:	6839      	ldr	r1, [r7, #0]
 80149a8:	6878      	ldr	r0, [r7, #4]
 80149aa:	f7fe f89b 	bl	8012ae4 <etharp_input>
      break;
 80149ae:	bf00      	nop
  }

  /* This means the pbuf is freed or consumed,
     so the caller doesn't have to free it again */
  return ERR_OK;
 80149b0:	2300      	movs	r3, #0
 80149b2:	e00c      	b.n	80149ce <ethernet_input+0x10e>
    goto free_and_return;
 80149b4:	bf00      	nop
 80149b6:	e006      	b.n	80149c6 <ethernet_input+0x106>
        goto free_and_return;
 80149b8:	bf00      	nop
 80149ba:	e004      	b.n	80149c6 <ethernet_input+0x106>
        goto free_and_return;
 80149bc:	bf00      	nop
 80149be:	e002      	b.n	80149c6 <ethernet_input+0x106>
        goto free_and_return;
 80149c0:	bf00      	nop
 80149c2:	e000      	b.n	80149c6 <ethernet_input+0x106>
        goto free_and_return;
 80149c4:	bf00      	nop

free_and_return:
  pbuf_free(p);
 80149c6:	6878      	ldr	r0, [r7, #4]
 80149c8:	f7f7 fe3e 	bl	800c648 <pbuf_free>
  return ERR_OK;
 80149cc:	2300      	movs	r3, #0
}
 80149ce:	4618      	mov	r0, r3
 80149d0:	3718      	adds	r7, #24
 80149d2:	46bd      	mov	sp, r7
 80149d4:	bd80      	pop	{r7, pc}
 80149d6:	bf00      	nop
 80149d8:	080188dc 	.word	0x080188dc

080149dc <ethernet_output>:
 * @return ERR_OK if the packet was sent, any other err_t on failure
 */
err_t
ethernet_output(struct netif * netif, struct pbuf * p,
                const struct eth_addr * src, const struct eth_addr * dst,
                u16_t eth_type) {
 80149dc:	b580      	push	{r7, lr}
 80149de:	b086      	sub	sp, #24
 80149e0:	af00      	add	r7, sp, #0
 80149e2:	60f8      	str	r0, [r7, #12]
 80149e4:	60b9      	str	r1, [r7, #8]
 80149e6:	607a      	str	r2, [r7, #4]
 80149e8:	603b      	str	r3, [r7, #0]
  struct eth_hdr *ethhdr;
  u16_t eth_type_be = lwip_htons(eth_type);
 80149ea:	8c3b      	ldrh	r3, [r7, #32]
 80149ec:	4618      	mov	r0, r3
 80149ee:	f7f6 f995 	bl	800ad1c <lwip_htons>
 80149f2:	4603      	mov	r3, r0
 80149f4:	82fb      	strh	r3, [r7, #22]

    eth_type_be = PP_HTONS(ETHTYPE_VLAN);
  } else
#endif /* ETHARP_SUPPORT_VLAN && defined(LWIP_HOOK_VLAN_SET) */
  {
    if (pbuf_add_header(p, SIZEOF_ETH_HDR) != 0) {
 80149f6:	210e      	movs	r1, #14
 80149f8:	68b8      	ldr	r0, [r7, #8]
 80149fa:	f7f7 fd8f 	bl	800c51c <pbuf_add_header>
 80149fe:	4603      	mov	r3, r0
 8014a00:	2b00      	cmp	r3, #0
 8014a02:	d125      	bne.n	8014a50 <ethernet_output+0x74>
    }
  }

  LWIP_ASSERT_CORE_LOCKED();

  ethhdr = (struct eth_hdr *)p->payload;
 8014a04:	68bb      	ldr	r3, [r7, #8]
 8014a06:	685b      	ldr	r3, [r3, #4]
 8014a08:	613b      	str	r3, [r7, #16]
  ethhdr->type = eth_type_be;
 8014a0a:	693b      	ldr	r3, [r7, #16]
 8014a0c:	8afa      	ldrh	r2, [r7, #22]
 8014a0e:	819a      	strh	r2, [r3, #12]
  SMEMCPY(&ethhdr->dest, dst, ETH_HWADDR_LEN);
 8014a10:	693b      	ldr	r3, [r7, #16]
 8014a12:	2206      	movs	r2, #6
 8014a14:	6839      	ldr	r1, [r7, #0]
 8014a16:	4618      	mov	r0, r3
 8014a18:	f000 faf5 	bl	8015006 <memcpy>
  SMEMCPY(&ethhdr->src,  src, ETH_HWADDR_LEN);
 8014a1c:	693b      	ldr	r3, [r7, #16]
 8014a1e:	3306      	adds	r3, #6
 8014a20:	2206      	movs	r2, #6
 8014a22:	6879      	ldr	r1, [r7, #4]
 8014a24:	4618      	mov	r0, r3
 8014a26:	f000 faee 	bl	8015006 <memcpy>

  LWIP_ASSERT("netif->hwaddr_len must be 6 for ethernet_output!",
 8014a2a:	68fb      	ldr	r3, [r7, #12]
 8014a2c:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8014a30:	2b06      	cmp	r3, #6
 8014a32:	d006      	beq.n	8014a42 <ethernet_output+0x66>
 8014a34:	4b0a      	ldr	r3, [pc, #40]	@ (8014a60 <ethernet_output+0x84>)
 8014a36:	f44f 7299 	mov.w	r2, #306	@ 0x132
 8014a3a:	490a      	ldr	r1, [pc, #40]	@ (8014a64 <ethernet_output+0x88>)
 8014a3c:	480a      	ldr	r0, [pc, #40]	@ (8014a68 <ethernet_output+0x8c>)
 8014a3e:	f000 fa07 	bl	8014e50 <iprintf>
              (netif->hwaddr_len == ETH_HWADDR_LEN));
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE,
              ("ethernet_output: sending packet %p\n", (void *)p));

  /* send the packet */
  return netif->linkoutput(netif, p);
 8014a42:	68fb      	ldr	r3, [r7, #12]
 8014a44:	699b      	ldr	r3, [r3, #24]
 8014a46:	68b9      	ldr	r1, [r7, #8]
 8014a48:	68f8      	ldr	r0, [r7, #12]
 8014a4a:	4798      	blx	r3
 8014a4c:	4603      	mov	r3, r0
 8014a4e:	e002      	b.n	8014a56 <ethernet_output+0x7a>
      goto pbuf_header_failed;
 8014a50:	bf00      	nop

pbuf_header_failed:
  LWIP_DEBUGF(ETHARP_DEBUG | LWIP_DBG_TRACE | LWIP_DBG_LEVEL_SERIOUS,
              ("ethernet_output: could not allocate room for header.\n"));
  LINK_STATS_INC(link.lenerr);
  return ERR_BUF;
 8014a52:	f06f 0301 	mvn.w	r3, #1
}
 8014a56:	4618      	mov	r0, r3
 8014a58:	3718      	adds	r7, #24
 8014a5a:	46bd      	mov	sp, r7
 8014a5c:	bd80      	pop	{r7, pc}
 8014a5e:	bf00      	nop
 8014a60:	080186f4 	.word	0x080186f4
 8014a64:	0801872c 	.word	0x0801872c
 8014a68:	08018760 	.word	0x08018760

08014a6c <sys_mbox_new>:
#endif

/*-----------------------------------------------------------------------------------*/
//  Creates an empty mailbox.
err_t sys_mbox_new(sys_mbox_t *mbox, int size)
{
 8014a6c:	b580      	push	{r7, lr}
 8014a6e:	b082      	sub	sp, #8
 8014a70:	af00      	add	r7, sp, #0
 8014a72:	6078      	str	r0, [r7, #4]
 8014a74:	6039      	str	r1, [r7, #0]
#if (osCMSIS < 0x20000U)
  osMessageQDef(QUEUE, size, void *);
  *mbox = osMessageCreate(osMessageQ(QUEUE), NULL);
#else
  *mbox = osMessageQueueNew(size, sizeof(void *), NULL);
 8014a76:	683b      	ldr	r3, [r7, #0]
 8014a78:	2200      	movs	r2, #0
 8014a7a:	2104      	movs	r1, #4
 8014a7c:	4618      	mov	r0, r3
 8014a7e:	f7f2 fce5 	bl	800744c <osMessageQueueNew>
 8014a82:	4602      	mov	r2, r0
 8014a84:	687b      	ldr	r3, [r7, #4]
 8014a86:	601a      	str	r2, [r3, #0]
  if(lwip_stats.sys.mbox.max < lwip_stats.sys.mbox.used)
  {
    lwip_stats.sys.mbox.max = lwip_stats.sys.mbox.used;
  }
#endif /* SYS_STATS */
  if(*mbox == NULL)
 8014a88:	687b      	ldr	r3, [r7, #4]
 8014a8a:	681b      	ldr	r3, [r3, #0]
 8014a8c:	2b00      	cmp	r3, #0
 8014a8e:	d102      	bne.n	8014a96 <sys_mbox_new+0x2a>
    return ERR_MEM;
 8014a90:	f04f 33ff 	mov.w	r3, #4294967295
 8014a94:	e000      	b.n	8014a98 <sys_mbox_new+0x2c>

  return ERR_OK;
 8014a96:	2300      	movs	r3, #0
}
 8014a98:	4618      	mov	r0, r3
 8014a9a:	3708      	adds	r7, #8
 8014a9c:	46bd      	mov	sp, r7
 8014a9e:	bd80      	pop	{r7, pc}

08014aa0 <sys_mbox_trypost>:


/*-----------------------------------------------------------------------------------*/
//   Try to post the "msg" to the mailbox.
err_t sys_mbox_trypost(sys_mbox_t *mbox, void *msg)
{
 8014aa0:	b580      	push	{r7, lr}
 8014aa2:	b084      	sub	sp, #16
 8014aa4:	af00      	add	r7, sp, #0
 8014aa6:	6078      	str	r0, [r7, #4]
 8014aa8:	6039      	str	r1, [r7, #0]
  err_t result;
#if (osCMSIS < 0x20000U)
  if(osMessagePut(*mbox, (uint32_t)msg, 0) == osOK)
#else
  if(osMessageQueuePut(*mbox, &msg, 0, 0) == osOK)
 8014aaa:	687b      	ldr	r3, [r7, #4]
 8014aac:	6818      	ldr	r0, [r3, #0]
 8014aae:	4639      	mov	r1, r7
 8014ab0:	2300      	movs	r3, #0
 8014ab2:	2200      	movs	r2, #0
 8014ab4:	f7f2 fd3e 	bl	8007534 <osMessageQueuePut>
 8014ab8:	4603      	mov	r3, r0
 8014aba:	2b00      	cmp	r3, #0
 8014abc:	d102      	bne.n	8014ac4 <sys_mbox_trypost+0x24>
#endif
  {
    result = ERR_OK;
 8014abe:	2300      	movs	r3, #0
 8014ac0:	73fb      	strb	r3, [r7, #15]
 8014ac2:	e001      	b.n	8014ac8 <sys_mbox_trypost+0x28>
  }
  else
  {
    // could not post, queue must be full
    result = ERR_MEM;
 8014ac4:	23ff      	movs	r3, #255	@ 0xff
 8014ac6:	73fb      	strb	r3, [r7, #15]
#if SYS_STATS
    lwip_stats.sys.mbox.err++;
#endif /* SYS_STATS */
  }

  return result;
 8014ac8:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014acc:	4618      	mov	r0, r3
 8014ace:	3710      	adds	r7, #16
 8014ad0:	46bd      	mov	sp, r7
 8014ad2:	bd80      	pop	{r7, pc}

08014ad4 <sys_arch_mbox_fetch>:

  Note that a function with a similar name, sys_mbox_fetch(), is
  implemented by lwIP.
*/
u32_t sys_arch_mbox_fetch(sys_mbox_t *mbox, void **msg, u32_t timeout)
{
 8014ad4:	b580      	push	{r7, lr}
 8014ad6:	b086      	sub	sp, #24
 8014ad8:	af00      	add	r7, sp, #0
 8014ada:	60f8      	str	r0, [r7, #12]
 8014adc:	60b9      	str	r1, [r7, #8]
 8014ade:	607a      	str	r2, [r7, #4]
#if (osCMSIS < 0x20000U)
  osEvent event;
  uint32_t starttime = osKernelSysTick();
#else
  osStatus_t status;
  uint32_t starttime = osKernelGetTickCount();
 8014ae0:	f7f2 f9c4 	bl	8006e6c <osKernelGetTickCount>
 8014ae4:	6178      	str	r0, [r7, #20]
#endif
  if(timeout != 0)
 8014ae6:	687b      	ldr	r3, [r7, #4]
 8014ae8:	2b00      	cmp	r3, #0
 8014aea:	d013      	beq.n	8014b14 <sys_arch_mbox_fetch+0x40>
    {
      *msg = (void *)event.value.v;
      return (osKernelSysTick() - starttime);
    }
#else
    status = osMessageQueueGet(*mbox, msg, 0, timeout);
 8014aec:	68fb      	ldr	r3, [r7, #12]
 8014aee:	6818      	ldr	r0, [r3, #0]
 8014af0:	687b      	ldr	r3, [r7, #4]
 8014af2:	2200      	movs	r2, #0
 8014af4:	68b9      	ldr	r1, [r7, #8]
 8014af6:	f7f2 fd7d 	bl	80075f4 <osMessageQueueGet>
 8014afa:	6138      	str	r0, [r7, #16]
    if (status == osOK)
 8014afc:	693b      	ldr	r3, [r7, #16]
 8014afe:	2b00      	cmp	r3, #0
 8014b00:	d105      	bne.n	8014b0e <sys_arch_mbox_fetch+0x3a>
    {
      return (osKernelGetTickCount() - starttime);
 8014b02:	f7f2 f9b3 	bl	8006e6c <osKernelGetTickCount>
 8014b06:	4602      	mov	r2, r0
 8014b08:	697b      	ldr	r3, [r7, #20]
 8014b0a:	1ad3      	subs	r3, r2, r3
 8014b0c:	e00f      	b.n	8014b2e <sys_arch_mbox_fetch+0x5a>
    }
#endif
    else
    {
      return SYS_ARCH_TIMEOUT;
 8014b0e:	f04f 33ff 	mov.w	r3, #4294967295
 8014b12:	e00c      	b.n	8014b2e <sys_arch_mbox_fetch+0x5a>
#if (osCMSIS < 0x20000U)
    event = osMessageGet (*mbox, osWaitForever);
    *msg = (void *)event.value.v;
    return (osKernelSysTick() - starttime);
#else
    osMessageQueueGet(*mbox, msg, 0, osWaitForever );
 8014b14:	68fb      	ldr	r3, [r7, #12]
 8014b16:	6818      	ldr	r0, [r3, #0]
 8014b18:	f04f 33ff 	mov.w	r3, #4294967295
 8014b1c:	2200      	movs	r2, #0
 8014b1e:	68b9      	ldr	r1, [r7, #8]
 8014b20:	f7f2 fd68 	bl	80075f4 <osMessageQueueGet>
    return (osKernelGetTickCount() - starttime);
 8014b24:	f7f2 f9a2 	bl	8006e6c <osKernelGetTickCount>
 8014b28:	4602      	mov	r2, r0
 8014b2a:	697b      	ldr	r3, [r7, #20]
 8014b2c:	1ad3      	subs	r3, r2, r3
#endif
  }
}
 8014b2e:	4618      	mov	r0, r3
 8014b30:	3718      	adds	r7, #24
 8014b32:	46bd      	mov	sp, r7
 8014b34:	bd80      	pop	{r7, pc}

08014b36 <sys_mbox_valid>:
    return SYS_MBOX_EMPTY;
  }
}
/*----------------------------------------------------------------------------------*/
int sys_mbox_valid(sys_mbox_t *mbox)
{
 8014b36:	b480      	push	{r7}
 8014b38:	b083      	sub	sp, #12
 8014b3a:	af00      	add	r7, sp, #0
 8014b3c:	6078      	str	r0, [r7, #4]
  if (*mbox == SYS_MBOX_NULL)
 8014b3e:	687b      	ldr	r3, [r7, #4]
 8014b40:	681b      	ldr	r3, [r3, #0]
 8014b42:	2b00      	cmp	r3, #0
 8014b44:	d101      	bne.n	8014b4a <sys_mbox_valid+0x14>
    return 0;
 8014b46:	2300      	movs	r3, #0
 8014b48:	e000      	b.n	8014b4c <sys_mbox_valid+0x16>
  else
    return 1;
 8014b4a:	2301      	movs	r3, #1
}
 8014b4c:	4618      	mov	r0, r3
 8014b4e:	370c      	adds	r7, #12
 8014b50:	46bd      	mov	sp, r7
 8014b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014b56:	4770      	bx	lr

08014b58 <sys_init>:
#else
osMutexId_t lwip_sys_mutex;
#endif
// Initialize sys arch
void sys_init(void)
{
 8014b58:	b580      	push	{r7, lr}
 8014b5a:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  lwip_sys_mutex = osMutexCreate(osMutex(lwip_sys_mutex));
#else
  lwip_sys_mutex = osMutexNew(NULL);
 8014b5c:	2000      	movs	r0, #0
 8014b5e:	f7f2 fa47 	bl	8006ff0 <osMutexNew>
 8014b62:	4603      	mov	r3, r0
 8014b64:	4a01      	ldr	r2, [pc, #4]	@ (8014b6c <sys_init+0x14>)
 8014b66:	6013      	str	r3, [r2, #0]
#endif
}
 8014b68:	bf00      	nop
 8014b6a:	bd80      	pop	{r7, pc}
 8014b6c:	24007e94 	.word	0x24007e94

08014b70 <sys_mutex_new>:
                                      /* Mutexes*/
/*-----------------------------------------------------------------------------------*/
/*-----------------------------------------------------------------------------------*/
#if LWIP_COMPAT_MUTEX == 0
/* Create a new mutex*/
err_t sys_mutex_new(sys_mutex_t *mutex) {
 8014b70:	b580      	push	{r7, lr}
 8014b72:	b082      	sub	sp, #8
 8014b74:	af00      	add	r7, sp, #0
 8014b76:	6078      	str	r0, [r7, #4]

#if (osCMSIS < 0x20000U)
  osMutexDef(MUTEX);
  *mutex = osMutexCreate(osMutex(MUTEX));
#else
  *mutex = osMutexNew(NULL);
 8014b78:	2000      	movs	r0, #0
 8014b7a:	f7f2 fa39 	bl	8006ff0 <osMutexNew>
 8014b7e:	4602      	mov	r2, r0
 8014b80:	687b      	ldr	r3, [r7, #4]
 8014b82:	601a      	str	r2, [r3, #0]
#endif

  if(*mutex == NULL)
 8014b84:	687b      	ldr	r3, [r7, #4]
 8014b86:	681b      	ldr	r3, [r3, #0]
 8014b88:	2b00      	cmp	r3, #0
 8014b8a:	d102      	bne.n	8014b92 <sys_mutex_new+0x22>
  {
#if SYS_STATS
    ++lwip_stats.sys.mutex.err;
#endif /* SYS_STATS */
    return ERR_MEM;
 8014b8c:	f04f 33ff 	mov.w	r3, #4294967295
 8014b90:	e000      	b.n	8014b94 <sys_mutex_new+0x24>
  ++lwip_stats.sys.mutex.used;
  if (lwip_stats.sys.mutex.max < lwip_stats.sys.mutex.used) {
    lwip_stats.sys.mutex.max = lwip_stats.sys.mutex.used;
  }
#endif /* SYS_STATS */
  return ERR_OK;
 8014b92:	2300      	movs	r3, #0
}
 8014b94:	4618      	mov	r0, r3
 8014b96:	3708      	adds	r7, #8
 8014b98:	46bd      	mov	sp, r7
 8014b9a:	bd80      	pop	{r7, pc}

08014b9c <sys_mutex_lock>:
  osMutexDelete(*mutex);
}
/*-----------------------------------------------------------------------------------*/
/* Lock a mutex*/
void sys_mutex_lock(sys_mutex_t *mutex)
{
 8014b9c:	b580      	push	{r7, lr}
 8014b9e:	b082      	sub	sp, #8
 8014ba0:	af00      	add	r7, sp, #0
 8014ba2:	6078      	str	r0, [r7, #4]
#if (osCMSIS < 0x20000U)
  osMutexWait(*mutex, osWaitForever);
#else
  osMutexAcquire(*mutex, osWaitForever);
 8014ba4:	687b      	ldr	r3, [r7, #4]
 8014ba6:	681b      	ldr	r3, [r3, #0]
 8014ba8:	f04f 31ff 	mov.w	r1, #4294967295
 8014bac:	4618      	mov	r0, r3
 8014bae:	f7f2 faa5 	bl	80070fc <osMutexAcquire>
#endif
}
 8014bb2:	bf00      	nop
 8014bb4:	3708      	adds	r7, #8
 8014bb6:	46bd      	mov	sp, r7
 8014bb8:	bd80      	pop	{r7, pc}

08014bba <sys_mutex_unlock>:

/*-----------------------------------------------------------------------------------*/
/* Unlock a mutex*/
void sys_mutex_unlock(sys_mutex_t *mutex)
{
 8014bba:	b580      	push	{r7, lr}
 8014bbc:	b082      	sub	sp, #8
 8014bbe:	af00      	add	r7, sp, #0
 8014bc0:	6078      	str	r0, [r7, #4]
  osMutexRelease(*mutex);
 8014bc2:	687b      	ldr	r3, [r7, #4]
 8014bc4:	681b      	ldr	r3, [r3, #0]
 8014bc6:	4618      	mov	r0, r3
 8014bc8:	f7f2 fae3 	bl	8007192 <osMutexRelease>
}
 8014bcc:	bf00      	nop
 8014bce:	3708      	adds	r7, #8
 8014bd0:	46bd      	mov	sp, r7
 8014bd2:	bd80      	pop	{r7, pc}

08014bd4 <sys_thread_new>:
  function "thread()". The "arg" argument will be passed as an argument to the
  thread() function. The id of the new thread is returned. Both the id and
  the priority are system dependent.
*/
sys_thread_t sys_thread_new(const char *name, lwip_thread_fn thread , void *arg, int stacksize, int prio)
{
 8014bd4:	b580      	push	{r7, lr}
 8014bd6:	b08e      	sub	sp, #56	@ 0x38
 8014bd8:	af00      	add	r7, sp, #0
 8014bda:	60f8      	str	r0, [r7, #12]
 8014bdc:	60b9      	str	r1, [r7, #8]
 8014bde:	607a      	str	r2, [r7, #4]
 8014be0:	603b      	str	r3, [r7, #0]
#if (osCMSIS < 0x20000U)
  const osThreadDef_t os_thread_def = { (char *)name, (os_pthread)thread, (osPriority)prio, 0, stacksize};
  return osThreadCreate(&os_thread_def, arg);
#else
  const osThreadAttr_t attributes = {
 8014be2:	f107 0314 	add.w	r3, r7, #20
 8014be6:	2224      	movs	r2, #36	@ 0x24
 8014be8:	2100      	movs	r1, #0
 8014bea:	4618      	mov	r0, r3
 8014bec:	f000 f995 	bl	8014f1a <memset>
 8014bf0:	68fb      	ldr	r3, [r7, #12]
 8014bf2:	617b      	str	r3, [r7, #20]
 8014bf4:	683b      	ldr	r3, [r7, #0]
 8014bf6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8014bf8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8014bfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
                        .name = name,
                        .stack_size = stacksize,
                        .priority = (osPriority_t)prio,
                      };
  return osThreadNew(thread, arg, &attributes);
 8014bfc:	f107 0314 	add.w	r3, r7, #20
 8014c00:	461a      	mov	r2, r3
 8014c02:	6879      	ldr	r1, [r7, #4]
 8014c04:	68b8      	ldr	r0, [r7, #8]
 8014c06:	f7f2 f946 	bl	8006e96 <osThreadNew>
 8014c0a:	4603      	mov	r3, r0
#endif
}
 8014c0c:	4618      	mov	r0, r3
 8014c0e:	3738      	adds	r7, #56	@ 0x38
 8014c10:	46bd      	mov	sp, r7
 8014c12:	bd80      	pop	{r7, pc}

08014c14 <sys_arch_protect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
sys_prot_t sys_arch_protect(void)
{
 8014c14:	b580      	push	{r7, lr}
 8014c16:	af00      	add	r7, sp, #0
#if (osCMSIS < 0x20000U)
  osMutexWait(lwip_sys_mutex, osWaitForever);
#else
  osMutexAcquire(lwip_sys_mutex, osWaitForever);
 8014c18:	4b04      	ldr	r3, [pc, #16]	@ (8014c2c <sys_arch_protect+0x18>)
 8014c1a:	681b      	ldr	r3, [r3, #0]
 8014c1c:	f04f 31ff 	mov.w	r1, #4294967295
 8014c20:	4618      	mov	r0, r3
 8014c22:	f7f2 fa6b 	bl	80070fc <osMutexAcquire>
#endif
  return (sys_prot_t)1;
 8014c26:	2301      	movs	r3, #1
}
 8014c28:	4618      	mov	r0, r3
 8014c2a:	bd80      	pop	{r7, pc}
 8014c2c:	24007e94 	.word	0x24007e94

08014c30 <sys_arch_unprotect>:

  Note: This function is based on FreeRTOS API, because no equivalent CMSIS-RTOS
        API is available
*/
void sys_arch_unprotect(sys_prot_t pval)
{
 8014c30:	b580      	push	{r7, lr}
 8014c32:	b082      	sub	sp, #8
 8014c34:	af00      	add	r7, sp, #0
 8014c36:	6078      	str	r0, [r7, #4]
  ( void ) pval;
  osMutexRelease(lwip_sys_mutex);
 8014c38:	4b04      	ldr	r3, [pc, #16]	@ (8014c4c <sys_arch_unprotect+0x1c>)
 8014c3a:	681b      	ldr	r3, [r3, #0]
 8014c3c:	4618      	mov	r0, r3
 8014c3e:	f7f2 faa8 	bl	8007192 <osMutexRelease>
}
 8014c42:	bf00      	nop
 8014c44:	3708      	adds	r7, #8
 8014c46:	46bd      	mov	sp, r7
 8014c48:	bd80      	pop	{r7, pc}
 8014c4a:	bf00      	nop
 8014c4c:	24007e94 	.word	0x24007e94

08014c50 <rand>:
 8014c50:	4b16      	ldr	r3, [pc, #88]	@ (8014cac <rand+0x5c>)
 8014c52:	b510      	push	{r4, lr}
 8014c54:	681c      	ldr	r4, [r3, #0]
 8014c56:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 8014c58:	b9b3      	cbnz	r3, 8014c88 <rand+0x38>
 8014c5a:	2018      	movs	r0, #24
 8014c5c:	f000 fa4a 	bl	80150f4 <malloc>
 8014c60:	4602      	mov	r2, r0
 8014c62:	6320      	str	r0, [r4, #48]	@ 0x30
 8014c64:	b920      	cbnz	r0, 8014c70 <rand+0x20>
 8014c66:	4b12      	ldr	r3, [pc, #72]	@ (8014cb0 <rand+0x60>)
 8014c68:	4812      	ldr	r0, [pc, #72]	@ (8014cb4 <rand+0x64>)
 8014c6a:	2152      	movs	r1, #82	@ 0x52
 8014c6c:	f000 f9da 	bl	8015024 <__assert_func>
 8014c70:	4911      	ldr	r1, [pc, #68]	@ (8014cb8 <rand+0x68>)
 8014c72:	4b12      	ldr	r3, [pc, #72]	@ (8014cbc <rand+0x6c>)
 8014c74:	e9c0 1300 	strd	r1, r3, [r0]
 8014c78:	4b11      	ldr	r3, [pc, #68]	@ (8014cc0 <rand+0x70>)
 8014c7a:	6083      	str	r3, [r0, #8]
 8014c7c:	230b      	movs	r3, #11
 8014c7e:	8183      	strh	r3, [r0, #12]
 8014c80:	2100      	movs	r1, #0
 8014c82:	2001      	movs	r0, #1
 8014c84:	e9c2 0104 	strd	r0, r1, [r2, #16]
 8014c88:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8014c8a:	480e      	ldr	r0, [pc, #56]	@ (8014cc4 <rand+0x74>)
 8014c8c:	690b      	ldr	r3, [r1, #16]
 8014c8e:	694c      	ldr	r4, [r1, #20]
 8014c90:	4a0d      	ldr	r2, [pc, #52]	@ (8014cc8 <rand+0x78>)
 8014c92:	4358      	muls	r0, r3
 8014c94:	fb02 0004 	mla	r0, r2, r4, r0
 8014c98:	fba3 3202 	umull	r3, r2, r3, r2
 8014c9c:	3301      	adds	r3, #1
 8014c9e:	eb40 0002 	adc.w	r0, r0, r2
 8014ca2:	e9c1 3004 	strd	r3, r0, [r1, #16]
 8014ca6:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 8014caa:	bd10      	pop	{r4, pc}
 8014cac:	24000040 	.word	0x24000040
 8014cb0:	080188ea 	.word	0x080188ea
 8014cb4:	08018901 	.word	0x08018901
 8014cb8:	abcd330e 	.word	0xabcd330e
 8014cbc:	e66d1234 	.word	0xe66d1234
 8014cc0:	0005deec 	.word	0x0005deec
 8014cc4:	5851f42d 	.word	0x5851f42d
 8014cc8:	4c957f2d 	.word	0x4c957f2d

08014ccc <std>:
 8014ccc:	2300      	movs	r3, #0
 8014cce:	b510      	push	{r4, lr}
 8014cd0:	4604      	mov	r4, r0
 8014cd2:	e9c0 3300 	strd	r3, r3, [r0]
 8014cd6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8014cda:	6083      	str	r3, [r0, #8]
 8014cdc:	8181      	strh	r1, [r0, #12]
 8014cde:	6643      	str	r3, [r0, #100]	@ 0x64
 8014ce0:	81c2      	strh	r2, [r0, #14]
 8014ce2:	6183      	str	r3, [r0, #24]
 8014ce4:	4619      	mov	r1, r3
 8014ce6:	2208      	movs	r2, #8
 8014ce8:	305c      	adds	r0, #92	@ 0x5c
 8014cea:	f000 f916 	bl	8014f1a <memset>
 8014cee:	4b0d      	ldr	r3, [pc, #52]	@ (8014d24 <std+0x58>)
 8014cf0:	6263      	str	r3, [r4, #36]	@ 0x24
 8014cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8014d28 <std+0x5c>)
 8014cf4:	62a3      	str	r3, [r4, #40]	@ 0x28
 8014cf6:	4b0d      	ldr	r3, [pc, #52]	@ (8014d2c <std+0x60>)
 8014cf8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8014cfa:	4b0d      	ldr	r3, [pc, #52]	@ (8014d30 <std+0x64>)
 8014cfc:	6323      	str	r3, [r4, #48]	@ 0x30
 8014cfe:	4b0d      	ldr	r3, [pc, #52]	@ (8014d34 <std+0x68>)
 8014d00:	6224      	str	r4, [r4, #32]
 8014d02:	429c      	cmp	r4, r3
 8014d04:	d006      	beq.n	8014d14 <std+0x48>
 8014d06:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8014d0a:	4294      	cmp	r4, r2
 8014d0c:	d002      	beq.n	8014d14 <std+0x48>
 8014d0e:	33d0      	adds	r3, #208	@ 0xd0
 8014d10:	429c      	cmp	r4, r3
 8014d12:	d105      	bne.n	8014d20 <std+0x54>
 8014d14:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8014d18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014d1c:	f000 b970 	b.w	8015000 <__retarget_lock_init_recursive>
 8014d20:	bd10      	pop	{r4, pc}
 8014d22:	bf00      	nop
 8014d24:	08014e75 	.word	0x08014e75
 8014d28:	08014e97 	.word	0x08014e97
 8014d2c:	08014ecf 	.word	0x08014ecf
 8014d30:	08014ef3 	.word	0x08014ef3
 8014d34:	24007e98 	.word	0x24007e98

08014d38 <stdio_exit_handler>:
 8014d38:	4a02      	ldr	r2, [pc, #8]	@ (8014d44 <stdio_exit_handler+0xc>)
 8014d3a:	4903      	ldr	r1, [pc, #12]	@ (8014d48 <stdio_exit_handler+0x10>)
 8014d3c:	4803      	ldr	r0, [pc, #12]	@ (8014d4c <stdio_exit_handler+0x14>)
 8014d3e:	f000 b869 	b.w	8014e14 <_fwalk_sglue>
 8014d42:	bf00      	nop
 8014d44:	24000034 	.word	0x24000034
 8014d48:	08015905 	.word	0x08015905
 8014d4c:	24000044 	.word	0x24000044

08014d50 <cleanup_stdio>:
 8014d50:	6841      	ldr	r1, [r0, #4]
 8014d52:	4b0c      	ldr	r3, [pc, #48]	@ (8014d84 <cleanup_stdio+0x34>)
 8014d54:	4299      	cmp	r1, r3
 8014d56:	b510      	push	{r4, lr}
 8014d58:	4604      	mov	r4, r0
 8014d5a:	d001      	beq.n	8014d60 <cleanup_stdio+0x10>
 8014d5c:	f000 fdd2 	bl	8015904 <_fflush_r>
 8014d60:	68a1      	ldr	r1, [r4, #8]
 8014d62:	4b09      	ldr	r3, [pc, #36]	@ (8014d88 <cleanup_stdio+0x38>)
 8014d64:	4299      	cmp	r1, r3
 8014d66:	d002      	beq.n	8014d6e <cleanup_stdio+0x1e>
 8014d68:	4620      	mov	r0, r4
 8014d6a:	f000 fdcb 	bl	8015904 <_fflush_r>
 8014d6e:	68e1      	ldr	r1, [r4, #12]
 8014d70:	4b06      	ldr	r3, [pc, #24]	@ (8014d8c <cleanup_stdio+0x3c>)
 8014d72:	4299      	cmp	r1, r3
 8014d74:	d004      	beq.n	8014d80 <cleanup_stdio+0x30>
 8014d76:	4620      	mov	r0, r4
 8014d78:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014d7c:	f000 bdc2 	b.w	8015904 <_fflush_r>
 8014d80:	bd10      	pop	{r4, pc}
 8014d82:	bf00      	nop
 8014d84:	24007e98 	.word	0x24007e98
 8014d88:	24007f00 	.word	0x24007f00
 8014d8c:	24007f68 	.word	0x24007f68

08014d90 <global_stdio_init.part.0>:
 8014d90:	b510      	push	{r4, lr}
 8014d92:	4b0b      	ldr	r3, [pc, #44]	@ (8014dc0 <global_stdio_init.part.0+0x30>)
 8014d94:	4c0b      	ldr	r4, [pc, #44]	@ (8014dc4 <global_stdio_init.part.0+0x34>)
 8014d96:	4a0c      	ldr	r2, [pc, #48]	@ (8014dc8 <global_stdio_init.part.0+0x38>)
 8014d98:	601a      	str	r2, [r3, #0]
 8014d9a:	4620      	mov	r0, r4
 8014d9c:	2200      	movs	r2, #0
 8014d9e:	2104      	movs	r1, #4
 8014da0:	f7ff ff94 	bl	8014ccc <std>
 8014da4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8014da8:	2201      	movs	r2, #1
 8014daa:	2109      	movs	r1, #9
 8014dac:	f7ff ff8e 	bl	8014ccc <std>
 8014db0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8014db4:	2202      	movs	r2, #2
 8014db6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014dba:	2112      	movs	r1, #18
 8014dbc:	f7ff bf86 	b.w	8014ccc <std>
 8014dc0:	24007fd0 	.word	0x24007fd0
 8014dc4:	24007e98 	.word	0x24007e98
 8014dc8:	08014d39 	.word	0x08014d39

08014dcc <__sfp_lock_acquire>:
 8014dcc:	4801      	ldr	r0, [pc, #4]	@ (8014dd4 <__sfp_lock_acquire+0x8>)
 8014dce:	f000 b918 	b.w	8015002 <__retarget_lock_acquire_recursive>
 8014dd2:	bf00      	nop
 8014dd4:	24007fd9 	.word	0x24007fd9

08014dd8 <__sfp_lock_release>:
 8014dd8:	4801      	ldr	r0, [pc, #4]	@ (8014de0 <__sfp_lock_release+0x8>)
 8014dda:	f000 b913 	b.w	8015004 <__retarget_lock_release_recursive>
 8014dde:	bf00      	nop
 8014de0:	24007fd9 	.word	0x24007fd9

08014de4 <__sinit>:
 8014de4:	b510      	push	{r4, lr}
 8014de6:	4604      	mov	r4, r0
 8014de8:	f7ff fff0 	bl	8014dcc <__sfp_lock_acquire>
 8014dec:	6a23      	ldr	r3, [r4, #32]
 8014dee:	b11b      	cbz	r3, 8014df8 <__sinit+0x14>
 8014df0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014df4:	f7ff bff0 	b.w	8014dd8 <__sfp_lock_release>
 8014df8:	4b04      	ldr	r3, [pc, #16]	@ (8014e0c <__sinit+0x28>)
 8014dfa:	6223      	str	r3, [r4, #32]
 8014dfc:	4b04      	ldr	r3, [pc, #16]	@ (8014e10 <__sinit+0x2c>)
 8014dfe:	681b      	ldr	r3, [r3, #0]
 8014e00:	2b00      	cmp	r3, #0
 8014e02:	d1f5      	bne.n	8014df0 <__sinit+0xc>
 8014e04:	f7ff ffc4 	bl	8014d90 <global_stdio_init.part.0>
 8014e08:	e7f2      	b.n	8014df0 <__sinit+0xc>
 8014e0a:	bf00      	nop
 8014e0c:	08014d51 	.word	0x08014d51
 8014e10:	24007fd0 	.word	0x24007fd0

08014e14 <_fwalk_sglue>:
 8014e14:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014e18:	4607      	mov	r7, r0
 8014e1a:	4688      	mov	r8, r1
 8014e1c:	4614      	mov	r4, r2
 8014e1e:	2600      	movs	r6, #0
 8014e20:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8014e24:	f1b9 0901 	subs.w	r9, r9, #1
 8014e28:	d505      	bpl.n	8014e36 <_fwalk_sglue+0x22>
 8014e2a:	6824      	ldr	r4, [r4, #0]
 8014e2c:	2c00      	cmp	r4, #0
 8014e2e:	d1f7      	bne.n	8014e20 <_fwalk_sglue+0xc>
 8014e30:	4630      	mov	r0, r6
 8014e32:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014e36:	89ab      	ldrh	r3, [r5, #12]
 8014e38:	2b01      	cmp	r3, #1
 8014e3a:	d907      	bls.n	8014e4c <_fwalk_sglue+0x38>
 8014e3c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014e40:	3301      	adds	r3, #1
 8014e42:	d003      	beq.n	8014e4c <_fwalk_sglue+0x38>
 8014e44:	4629      	mov	r1, r5
 8014e46:	4638      	mov	r0, r7
 8014e48:	47c0      	blx	r8
 8014e4a:	4306      	orrs	r6, r0
 8014e4c:	3568      	adds	r5, #104	@ 0x68
 8014e4e:	e7e9      	b.n	8014e24 <_fwalk_sglue+0x10>

08014e50 <iprintf>:
 8014e50:	b40f      	push	{r0, r1, r2, r3}
 8014e52:	b507      	push	{r0, r1, r2, lr}
 8014e54:	4906      	ldr	r1, [pc, #24]	@ (8014e70 <iprintf+0x20>)
 8014e56:	ab04      	add	r3, sp, #16
 8014e58:	6808      	ldr	r0, [r1, #0]
 8014e5a:	f853 2b04 	ldr.w	r2, [r3], #4
 8014e5e:	6881      	ldr	r1, [r0, #8]
 8014e60:	9301      	str	r3, [sp, #4]
 8014e62:	f000 fa27 	bl	80152b4 <_vfiprintf_r>
 8014e66:	b003      	add	sp, #12
 8014e68:	f85d eb04 	ldr.w	lr, [sp], #4
 8014e6c:	b004      	add	sp, #16
 8014e6e:	4770      	bx	lr
 8014e70:	24000040 	.word	0x24000040

08014e74 <__sread>:
 8014e74:	b510      	push	{r4, lr}
 8014e76:	460c      	mov	r4, r1
 8014e78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014e7c:	f000 f878 	bl	8014f70 <_read_r>
 8014e80:	2800      	cmp	r0, #0
 8014e82:	bfab      	itete	ge
 8014e84:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8014e86:	89a3      	ldrhlt	r3, [r4, #12]
 8014e88:	181b      	addge	r3, r3, r0
 8014e8a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8014e8e:	bfac      	ite	ge
 8014e90:	6563      	strge	r3, [r4, #84]	@ 0x54
 8014e92:	81a3      	strhlt	r3, [r4, #12]
 8014e94:	bd10      	pop	{r4, pc}

08014e96 <__swrite>:
 8014e96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014e9a:	461f      	mov	r7, r3
 8014e9c:	898b      	ldrh	r3, [r1, #12]
 8014e9e:	05db      	lsls	r3, r3, #23
 8014ea0:	4605      	mov	r5, r0
 8014ea2:	460c      	mov	r4, r1
 8014ea4:	4616      	mov	r6, r2
 8014ea6:	d505      	bpl.n	8014eb4 <__swrite+0x1e>
 8014ea8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014eac:	2302      	movs	r3, #2
 8014eae:	2200      	movs	r2, #0
 8014eb0:	f000 f84c 	bl	8014f4c <_lseek_r>
 8014eb4:	89a3      	ldrh	r3, [r4, #12]
 8014eb6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014eba:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8014ebe:	81a3      	strh	r3, [r4, #12]
 8014ec0:	4632      	mov	r2, r6
 8014ec2:	463b      	mov	r3, r7
 8014ec4:	4628      	mov	r0, r5
 8014ec6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8014eca:	f000 b863 	b.w	8014f94 <_write_r>

08014ece <__sseek>:
 8014ece:	b510      	push	{r4, lr}
 8014ed0:	460c      	mov	r4, r1
 8014ed2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014ed6:	f000 f839 	bl	8014f4c <_lseek_r>
 8014eda:	1c43      	adds	r3, r0, #1
 8014edc:	89a3      	ldrh	r3, [r4, #12]
 8014ede:	bf15      	itete	ne
 8014ee0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8014ee2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8014ee6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8014eea:	81a3      	strheq	r3, [r4, #12]
 8014eec:	bf18      	it	ne
 8014eee:	81a3      	strhne	r3, [r4, #12]
 8014ef0:	bd10      	pop	{r4, pc}

08014ef2 <__sclose>:
 8014ef2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014ef6:	f000 b819 	b.w	8014f2c <_close_r>

08014efa <memcmp>:
 8014efa:	b510      	push	{r4, lr}
 8014efc:	3901      	subs	r1, #1
 8014efe:	4402      	add	r2, r0
 8014f00:	4290      	cmp	r0, r2
 8014f02:	d101      	bne.n	8014f08 <memcmp+0xe>
 8014f04:	2000      	movs	r0, #0
 8014f06:	e005      	b.n	8014f14 <memcmp+0x1a>
 8014f08:	7803      	ldrb	r3, [r0, #0]
 8014f0a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8014f0e:	42a3      	cmp	r3, r4
 8014f10:	d001      	beq.n	8014f16 <memcmp+0x1c>
 8014f12:	1b18      	subs	r0, r3, r4
 8014f14:	bd10      	pop	{r4, pc}
 8014f16:	3001      	adds	r0, #1
 8014f18:	e7f2      	b.n	8014f00 <memcmp+0x6>

08014f1a <memset>:
 8014f1a:	4402      	add	r2, r0
 8014f1c:	4603      	mov	r3, r0
 8014f1e:	4293      	cmp	r3, r2
 8014f20:	d100      	bne.n	8014f24 <memset+0xa>
 8014f22:	4770      	bx	lr
 8014f24:	f803 1b01 	strb.w	r1, [r3], #1
 8014f28:	e7f9      	b.n	8014f1e <memset+0x4>
	...

08014f2c <_close_r>:
 8014f2c:	b538      	push	{r3, r4, r5, lr}
 8014f2e:	4d06      	ldr	r5, [pc, #24]	@ (8014f48 <_close_r+0x1c>)
 8014f30:	2300      	movs	r3, #0
 8014f32:	4604      	mov	r4, r0
 8014f34:	4608      	mov	r0, r1
 8014f36:	602b      	str	r3, [r5, #0]
 8014f38:	f7eb fe32 	bl	8000ba0 <_close>
 8014f3c:	1c43      	adds	r3, r0, #1
 8014f3e:	d102      	bne.n	8014f46 <_close_r+0x1a>
 8014f40:	682b      	ldr	r3, [r5, #0]
 8014f42:	b103      	cbz	r3, 8014f46 <_close_r+0x1a>
 8014f44:	6023      	str	r3, [r4, #0]
 8014f46:	bd38      	pop	{r3, r4, r5, pc}
 8014f48:	24007fd4 	.word	0x24007fd4

08014f4c <_lseek_r>:
 8014f4c:	b538      	push	{r3, r4, r5, lr}
 8014f4e:	4d07      	ldr	r5, [pc, #28]	@ (8014f6c <_lseek_r+0x20>)
 8014f50:	4604      	mov	r4, r0
 8014f52:	4608      	mov	r0, r1
 8014f54:	4611      	mov	r1, r2
 8014f56:	2200      	movs	r2, #0
 8014f58:	602a      	str	r2, [r5, #0]
 8014f5a:	461a      	mov	r2, r3
 8014f5c:	f7eb fe47 	bl	8000bee <_lseek>
 8014f60:	1c43      	adds	r3, r0, #1
 8014f62:	d102      	bne.n	8014f6a <_lseek_r+0x1e>
 8014f64:	682b      	ldr	r3, [r5, #0]
 8014f66:	b103      	cbz	r3, 8014f6a <_lseek_r+0x1e>
 8014f68:	6023      	str	r3, [r4, #0]
 8014f6a:	bd38      	pop	{r3, r4, r5, pc}
 8014f6c:	24007fd4 	.word	0x24007fd4

08014f70 <_read_r>:
 8014f70:	b538      	push	{r3, r4, r5, lr}
 8014f72:	4d07      	ldr	r5, [pc, #28]	@ (8014f90 <_read_r+0x20>)
 8014f74:	4604      	mov	r4, r0
 8014f76:	4608      	mov	r0, r1
 8014f78:	4611      	mov	r1, r2
 8014f7a:	2200      	movs	r2, #0
 8014f7c:	602a      	str	r2, [r5, #0]
 8014f7e:	461a      	mov	r2, r3
 8014f80:	f7eb fdd5 	bl	8000b2e <_read>
 8014f84:	1c43      	adds	r3, r0, #1
 8014f86:	d102      	bne.n	8014f8e <_read_r+0x1e>
 8014f88:	682b      	ldr	r3, [r5, #0]
 8014f8a:	b103      	cbz	r3, 8014f8e <_read_r+0x1e>
 8014f8c:	6023      	str	r3, [r4, #0]
 8014f8e:	bd38      	pop	{r3, r4, r5, pc}
 8014f90:	24007fd4 	.word	0x24007fd4

08014f94 <_write_r>:
 8014f94:	b538      	push	{r3, r4, r5, lr}
 8014f96:	4d07      	ldr	r5, [pc, #28]	@ (8014fb4 <_write_r+0x20>)
 8014f98:	4604      	mov	r4, r0
 8014f9a:	4608      	mov	r0, r1
 8014f9c:	4611      	mov	r1, r2
 8014f9e:	2200      	movs	r2, #0
 8014fa0:	602a      	str	r2, [r5, #0]
 8014fa2:	461a      	mov	r2, r3
 8014fa4:	f7eb fde0 	bl	8000b68 <_write>
 8014fa8:	1c43      	adds	r3, r0, #1
 8014faa:	d102      	bne.n	8014fb2 <_write_r+0x1e>
 8014fac:	682b      	ldr	r3, [r5, #0]
 8014fae:	b103      	cbz	r3, 8014fb2 <_write_r+0x1e>
 8014fb0:	6023      	str	r3, [r4, #0]
 8014fb2:	bd38      	pop	{r3, r4, r5, pc}
 8014fb4:	24007fd4 	.word	0x24007fd4

08014fb8 <__libc_init_array>:
 8014fb8:	b570      	push	{r4, r5, r6, lr}
 8014fba:	4d0d      	ldr	r5, [pc, #52]	@ (8014ff0 <__libc_init_array+0x38>)
 8014fbc:	4c0d      	ldr	r4, [pc, #52]	@ (8014ff4 <__libc_init_array+0x3c>)
 8014fbe:	1b64      	subs	r4, r4, r5
 8014fc0:	10a4      	asrs	r4, r4, #2
 8014fc2:	2600      	movs	r6, #0
 8014fc4:	42a6      	cmp	r6, r4
 8014fc6:	d109      	bne.n	8014fdc <__libc_init_array+0x24>
 8014fc8:	4d0b      	ldr	r5, [pc, #44]	@ (8014ff8 <__libc_init_array+0x40>)
 8014fca:	4c0c      	ldr	r4, [pc, #48]	@ (8014ffc <__libc_init_array+0x44>)
 8014fcc:	f000 fe48 	bl	8015c60 <_init>
 8014fd0:	1b64      	subs	r4, r4, r5
 8014fd2:	10a4      	asrs	r4, r4, #2
 8014fd4:	2600      	movs	r6, #0
 8014fd6:	42a6      	cmp	r6, r4
 8014fd8:	d105      	bne.n	8014fe6 <__libc_init_array+0x2e>
 8014fda:	bd70      	pop	{r4, r5, r6, pc}
 8014fdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8014fe0:	4798      	blx	r3
 8014fe2:	3601      	adds	r6, #1
 8014fe4:	e7ee      	b.n	8014fc4 <__libc_init_array+0xc>
 8014fe6:	f855 3b04 	ldr.w	r3, [r5], #4
 8014fea:	4798      	blx	r3
 8014fec:	3601      	adds	r6, #1
 8014fee:	e7f2      	b.n	8014fd6 <__libc_init_array+0x1e>
 8014ff0:	080189d0 	.word	0x080189d0
 8014ff4:	080189d0 	.word	0x080189d0
 8014ff8:	080189d0 	.word	0x080189d0
 8014ffc:	080189d4 	.word	0x080189d4

08015000 <__retarget_lock_init_recursive>:
 8015000:	4770      	bx	lr

08015002 <__retarget_lock_acquire_recursive>:
 8015002:	4770      	bx	lr

08015004 <__retarget_lock_release_recursive>:
 8015004:	4770      	bx	lr

08015006 <memcpy>:
 8015006:	440a      	add	r2, r1
 8015008:	4291      	cmp	r1, r2
 801500a:	f100 33ff 	add.w	r3, r0, #4294967295
 801500e:	d100      	bne.n	8015012 <memcpy+0xc>
 8015010:	4770      	bx	lr
 8015012:	b510      	push	{r4, lr}
 8015014:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015018:	f803 4f01 	strb.w	r4, [r3, #1]!
 801501c:	4291      	cmp	r1, r2
 801501e:	d1f9      	bne.n	8015014 <memcpy+0xe>
 8015020:	bd10      	pop	{r4, pc}
	...

08015024 <__assert_func>:
 8015024:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8015026:	4614      	mov	r4, r2
 8015028:	461a      	mov	r2, r3
 801502a:	4b09      	ldr	r3, [pc, #36]	@ (8015050 <__assert_func+0x2c>)
 801502c:	681b      	ldr	r3, [r3, #0]
 801502e:	4605      	mov	r5, r0
 8015030:	68d8      	ldr	r0, [r3, #12]
 8015032:	b14c      	cbz	r4, 8015048 <__assert_func+0x24>
 8015034:	4b07      	ldr	r3, [pc, #28]	@ (8015054 <__assert_func+0x30>)
 8015036:	9100      	str	r1, [sp, #0]
 8015038:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801503c:	4906      	ldr	r1, [pc, #24]	@ (8015058 <__assert_func+0x34>)
 801503e:	462b      	mov	r3, r5
 8015040:	f000 fc88 	bl	8015954 <fiprintf>
 8015044:	f000 fd3c 	bl	8015ac0 <abort>
 8015048:	4b04      	ldr	r3, [pc, #16]	@ (801505c <__assert_func+0x38>)
 801504a:	461c      	mov	r4, r3
 801504c:	e7f3      	b.n	8015036 <__assert_func+0x12>
 801504e:	bf00      	nop
 8015050:	24000040 	.word	0x24000040
 8015054:	08018959 	.word	0x08018959
 8015058:	08018966 	.word	0x08018966
 801505c:	08018994 	.word	0x08018994

08015060 <_free_r>:
 8015060:	b538      	push	{r3, r4, r5, lr}
 8015062:	4605      	mov	r5, r0
 8015064:	2900      	cmp	r1, #0
 8015066:	d041      	beq.n	80150ec <_free_r+0x8c>
 8015068:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801506c:	1f0c      	subs	r4, r1, #4
 801506e:	2b00      	cmp	r3, #0
 8015070:	bfb8      	it	lt
 8015072:	18e4      	addlt	r4, r4, r3
 8015074:	f000 f8e8 	bl	8015248 <__malloc_lock>
 8015078:	4a1d      	ldr	r2, [pc, #116]	@ (80150f0 <_free_r+0x90>)
 801507a:	6813      	ldr	r3, [r2, #0]
 801507c:	b933      	cbnz	r3, 801508c <_free_r+0x2c>
 801507e:	6063      	str	r3, [r4, #4]
 8015080:	6014      	str	r4, [r2, #0]
 8015082:	4628      	mov	r0, r5
 8015084:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015088:	f000 b8e4 	b.w	8015254 <__malloc_unlock>
 801508c:	42a3      	cmp	r3, r4
 801508e:	d908      	bls.n	80150a2 <_free_r+0x42>
 8015090:	6820      	ldr	r0, [r4, #0]
 8015092:	1821      	adds	r1, r4, r0
 8015094:	428b      	cmp	r3, r1
 8015096:	bf01      	itttt	eq
 8015098:	6819      	ldreq	r1, [r3, #0]
 801509a:	685b      	ldreq	r3, [r3, #4]
 801509c:	1809      	addeq	r1, r1, r0
 801509e:	6021      	streq	r1, [r4, #0]
 80150a0:	e7ed      	b.n	801507e <_free_r+0x1e>
 80150a2:	461a      	mov	r2, r3
 80150a4:	685b      	ldr	r3, [r3, #4]
 80150a6:	b10b      	cbz	r3, 80150ac <_free_r+0x4c>
 80150a8:	42a3      	cmp	r3, r4
 80150aa:	d9fa      	bls.n	80150a2 <_free_r+0x42>
 80150ac:	6811      	ldr	r1, [r2, #0]
 80150ae:	1850      	adds	r0, r2, r1
 80150b0:	42a0      	cmp	r0, r4
 80150b2:	d10b      	bne.n	80150cc <_free_r+0x6c>
 80150b4:	6820      	ldr	r0, [r4, #0]
 80150b6:	4401      	add	r1, r0
 80150b8:	1850      	adds	r0, r2, r1
 80150ba:	4283      	cmp	r3, r0
 80150bc:	6011      	str	r1, [r2, #0]
 80150be:	d1e0      	bne.n	8015082 <_free_r+0x22>
 80150c0:	6818      	ldr	r0, [r3, #0]
 80150c2:	685b      	ldr	r3, [r3, #4]
 80150c4:	6053      	str	r3, [r2, #4]
 80150c6:	4408      	add	r0, r1
 80150c8:	6010      	str	r0, [r2, #0]
 80150ca:	e7da      	b.n	8015082 <_free_r+0x22>
 80150cc:	d902      	bls.n	80150d4 <_free_r+0x74>
 80150ce:	230c      	movs	r3, #12
 80150d0:	602b      	str	r3, [r5, #0]
 80150d2:	e7d6      	b.n	8015082 <_free_r+0x22>
 80150d4:	6820      	ldr	r0, [r4, #0]
 80150d6:	1821      	adds	r1, r4, r0
 80150d8:	428b      	cmp	r3, r1
 80150da:	bf04      	itt	eq
 80150dc:	6819      	ldreq	r1, [r3, #0]
 80150de:	685b      	ldreq	r3, [r3, #4]
 80150e0:	6063      	str	r3, [r4, #4]
 80150e2:	bf04      	itt	eq
 80150e4:	1809      	addeq	r1, r1, r0
 80150e6:	6021      	streq	r1, [r4, #0]
 80150e8:	6054      	str	r4, [r2, #4]
 80150ea:	e7ca      	b.n	8015082 <_free_r+0x22>
 80150ec:	bd38      	pop	{r3, r4, r5, pc}
 80150ee:	bf00      	nop
 80150f0:	24007fe0 	.word	0x24007fe0

080150f4 <malloc>:
 80150f4:	4b02      	ldr	r3, [pc, #8]	@ (8015100 <malloc+0xc>)
 80150f6:	4601      	mov	r1, r0
 80150f8:	6818      	ldr	r0, [r3, #0]
 80150fa:	f000 b825 	b.w	8015148 <_malloc_r>
 80150fe:	bf00      	nop
 8015100:	24000040 	.word	0x24000040

08015104 <sbrk_aligned>:
 8015104:	b570      	push	{r4, r5, r6, lr}
 8015106:	4e0f      	ldr	r6, [pc, #60]	@ (8015144 <sbrk_aligned+0x40>)
 8015108:	460c      	mov	r4, r1
 801510a:	6831      	ldr	r1, [r6, #0]
 801510c:	4605      	mov	r5, r0
 801510e:	b911      	cbnz	r1, 8015116 <sbrk_aligned+0x12>
 8015110:	f000 fcc6 	bl	8015aa0 <_sbrk_r>
 8015114:	6030      	str	r0, [r6, #0]
 8015116:	4621      	mov	r1, r4
 8015118:	4628      	mov	r0, r5
 801511a:	f000 fcc1 	bl	8015aa0 <_sbrk_r>
 801511e:	1c43      	adds	r3, r0, #1
 8015120:	d103      	bne.n	801512a <sbrk_aligned+0x26>
 8015122:	f04f 34ff 	mov.w	r4, #4294967295
 8015126:	4620      	mov	r0, r4
 8015128:	bd70      	pop	{r4, r5, r6, pc}
 801512a:	1cc4      	adds	r4, r0, #3
 801512c:	f024 0403 	bic.w	r4, r4, #3
 8015130:	42a0      	cmp	r0, r4
 8015132:	d0f8      	beq.n	8015126 <sbrk_aligned+0x22>
 8015134:	1a21      	subs	r1, r4, r0
 8015136:	4628      	mov	r0, r5
 8015138:	f000 fcb2 	bl	8015aa0 <_sbrk_r>
 801513c:	3001      	adds	r0, #1
 801513e:	d1f2      	bne.n	8015126 <sbrk_aligned+0x22>
 8015140:	e7ef      	b.n	8015122 <sbrk_aligned+0x1e>
 8015142:	bf00      	nop
 8015144:	24007fdc 	.word	0x24007fdc

08015148 <_malloc_r>:
 8015148:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801514c:	1ccd      	adds	r5, r1, #3
 801514e:	f025 0503 	bic.w	r5, r5, #3
 8015152:	3508      	adds	r5, #8
 8015154:	2d0c      	cmp	r5, #12
 8015156:	bf38      	it	cc
 8015158:	250c      	movcc	r5, #12
 801515a:	2d00      	cmp	r5, #0
 801515c:	4606      	mov	r6, r0
 801515e:	db01      	blt.n	8015164 <_malloc_r+0x1c>
 8015160:	42a9      	cmp	r1, r5
 8015162:	d904      	bls.n	801516e <_malloc_r+0x26>
 8015164:	230c      	movs	r3, #12
 8015166:	6033      	str	r3, [r6, #0]
 8015168:	2000      	movs	r0, #0
 801516a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801516e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8015244 <_malloc_r+0xfc>
 8015172:	f000 f869 	bl	8015248 <__malloc_lock>
 8015176:	f8d8 3000 	ldr.w	r3, [r8]
 801517a:	461c      	mov	r4, r3
 801517c:	bb44      	cbnz	r4, 80151d0 <_malloc_r+0x88>
 801517e:	4629      	mov	r1, r5
 8015180:	4630      	mov	r0, r6
 8015182:	f7ff ffbf 	bl	8015104 <sbrk_aligned>
 8015186:	1c43      	adds	r3, r0, #1
 8015188:	4604      	mov	r4, r0
 801518a:	d158      	bne.n	801523e <_malloc_r+0xf6>
 801518c:	f8d8 4000 	ldr.w	r4, [r8]
 8015190:	4627      	mov	r7, r4
 8015192:	2f00      	cmp	r7, #0
 8015194:	d143      	bne.n	801521e <_malloc_r+0xd6>
 8015196:	2c00      	cmp	r4, #0
 8015198:	d04b      	beq.n	8015232 <_malloc_r+0xea>
 801519a:	6823      	ldr	r3, [r4, #0]
 801519c:	4639      	mov	r1, r7
 801519e:	4630      	mov	r0, r6
 80151a0:	eb04 0903 	add.w	r9, r4, r3
 80151a4:	f000 fc7c 	bl	8015aa0 <_sbrk_r>
 80151a8:	4581      	cmp	r9, r0
 80151aa:	d142      	bne.n	8015232 <_malloc_r+0xea>
 80151ac:	6821      	ldr	r1, [r4, #0]
 80151ae:	1a6d      	subs	r5, r5, r1
 80151b0:	4629      	mov	r1, r5
 80151b2:	4630      	mov	r0, r6
 80151b4:	f7ff ffa6 	bl	8015104 <sbrk_aligned>
 80151b8:	3001      	adds	r0, #1
 80151ba:	d03a      	beq.n	8015232 <_malloc_r+0xea>
 80151bc:	6823      	ldr	r3, [r4, #0]
 80151be:	442b      	add	r3, r5
 80151c0:	6023      	str	r3, [r4, #0]
 80151c2:	f8d8 3000 	ldr.w	r3, [r8]
 80151c6:	685a      	ldr	r2, [r3, #4]
 80151c8:	bb62      	cbnz	r2, 8015224 <_malloc_r+0xdc>
 80151ca:	f8c8 7000 	str.w	r7, [r8]
 80151ce:	e00f      	b.n	80151f0 <_malloc_r+0xa8>
 80151d0:	6822      	ldr	r2, [r4, #0]
 80151d2:	1b52      	subs	r2, r2, r5
 80151d4:	d420      	bmi.n	8015218 <_malloc_r+0xd0>
 80151d6:	2a0b      	cmp	r2, #11
 80151d8:	d917      	bls.n	801520a <_malloc_r+0xc2>
 80151da:	1961      	adds	r1, r4, r5
 80151dc:	42a3      	cmp	r3, r4
 80151de:	6025      	str	r5, [r4, #0]
 80151e0:	bf18      	it	ne
 80151e2:	6059      	strne	r1, [r3, #4]
 80151e4:	6863      	ldr	r3, [r4, #4]
 80151e6:	bf08      	it	eq
 80151e8:	f8c8 1000 	streq.w	r1, [r8]
 80151ec:	5162      	str	r2, [r4, r5]
 80151ee:	604b      	str	r3, [r1, #4]
 80151f0:	4630      	mov	r0, r6
 80151f2:	f000 f82f 	bl	8015254 <__malloc_unlock>
 80151f6:	f104 000b 	add.w	r0, r4, #11
 80151fa:	1d23      	adds	r3, r4, #4
 80151fc:	f020 0007 	bic.w	r0, r0, #7
 8015200:	1ac2      	subs	r2, r0, r3
 8015202:	bf1c      	itt	ne
 8015204:	1a1b      	subne	r3, r3, r0
 8015206:	50a3      	strne	r3, [r4, r2]
 8015208:	e7af      	b.n	801516a <_malloc_r+0x22>
 801520a:	6862      	ldr	r2, [r4, #4]
 801520c:	42a3      	cmp	r3, r4
 801520e:	bf0c      	ite	eq
 8015210:	f8c8 2000 	streq.w	r2, [r8]
 8015214:	605a      	strne	r2, [r3, #4]
 8015216:	e7eb      	b.n	80151f0 <_malloc_r+0xa8>
 8015218:	4623      	mov	r3, r4
 801521a:	6864      	ldr	r4, [r4, #4]
 801521c:	e7ae      	b.n	801517c <_malloc_r+0x34>
 801521e:	463c      	mov	r4, r7
 8015220:	687f      	ldr	r7, [r7, #4]
 8015222:	e7b6      	b.n	8015192 <_malloc_r+0x4a>
 8015224:	461a      	mov	r2, r3
 8015226:	685b      	ldr	r3, [r3, #4]
 8015228:	42a3      	cmp	r3, r4
 801522a:	d1fb      	bne.n	8015224 <_malloc_r+0xdc>
 801522c:	2300      	movs	r3, #0
 801522e:	6053      	str	r3, [r2, #4]
 8015230:	e7de      	b.n	80151f0 <_malloc_r+0xa8>
 8015232:	230c      	movs	r3, #12
 8015234:	6033      	str	r3, [r6, #0]
 8015236:	4630      	mov	r0, r6
 8015238:	f000 f80c 	bl	8015254 <__malloc_unlock>
 801523c:	e794      	b.n	8015168 <_malloc_r+0x20>
 801523e:	6005      	str	r5, [r0, #0]
 8015240:	e7d6      	b.n	80151f0 <_malloc_r+0xa8>
 8015242:	bf00      	nop
 8015244:	24007fe0 	.word	0x24007fe0

08015248 <__malloc_lock>:
 8015248:	4801      	ldr	r0, [pc, #4]	@ (8015250 <__malloc_lock+0x8>)
 801524a:	f7ff beda 	b.w	8015002 <__retarget_lock_acquire_recursive>
 801524e:	bf00      	nop
 8015250:	24007fd8 	.word	0x24007fd8

08015254 <__malloc_unlock>:
 8015254:	4801      	ldr	r0, [pc, #4]	@ (801525c <__malloc_unlock+0x8>)
 8015256:	f7ff bed5 	b.w	8015004 <__retarget_lock_release_recursive>
 801525a:	bf00      	nop
 801525c:	24007fd8 	.word	0x24007fd8

08015260 <__sfputc_r>:
 8015260:	6893      	ldr	r3, [r2, #8]
 8015262:	3b01      	subs	r3, #1
 8015264:	2b00      	cmp	r3, #0
 8015266:	b410      	push	{r4}
 8015268:	6093      	str	r3, [r2, #8]
 801526a:	da08      	bge.n	801527e <__sfputc_r+0x1e>
 801526c:	6994      	ldr	r4, [r2, #24]
 801526e:	42a3      	cmp	r3, r4
 8015270:	db01      	blt.n	8015276 <__sfputc_r+0x16>
 8015272:	290a      	cmp	r1, #10
 8015274:	d103      	bne.n	801527e <__sfputc_r+0x1e>
 8015276:	f85d 4b04 	ldr.w	r4, [sp], #4
 801527a:	f000 bb7d 	b.w	8015978 <__swbuf_r>
 801527e:	6813      	ldr	r3, [r2, #0]
 8015280:	1c58      	adds	r0, r3, #1
 8015282:	6010      	str	r0, [r2, #0]
 8015284:	7019      	strb	r1, [r3, #0]
 8015286:	4608      	mov	r0, r1
 8015288:	f85d 4b04 	ldr.w	r4, [sp], #4
 801528c:	4770      	bx	lr

0801528e <__sfputs_r>:
 801528e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015290:	4606      	mov	r6, r0
 8015292:	460f      	mov	r7, r1
 8015294:	4614      	mov	r4, r2
 8015296:	18d5      	adds	r5, r2, r3
 8015298:	42ac      	cmp	r4, r5
 801529a:	d101      	bne.n	80152a0 <__sfputs_r+0x12>
 801529c:	2000      	movs	r0, #0
 801529e:	e007      	b.n	80152b0 <__sfputs_r+0x22>
 80152a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80152a4:	463a      	mov	r2, r7
 80152a6:	4630      	mov	r0, r6
 80152a8:	f7ff ffda 	bl	8015260 <__sfputc_r>
 80152ac:	1c43      	adds	r3, r0, #1
 80152ae:	d1f3      	bne.n	8015298 <__sfputs_r+0xa>
 80152b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080152b4 <_vfiprintf_r>:
 80152b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80152b8:	460d      	mov	r5, r1
 80152ba:	b09d      	sub	sp, #116	@ 0x74
 80152bc:	4614      	mov	r4, r2
 80152be:	4698      	mov	r8, r3
 80152c0:	4606      	mov	r6, r0
 80152c2:	b118      	cbz	r0, 80152cc <_vfiprintf_r+0x18>
 80152c4:	6a03      	ldr	r3, [r0, #32]
 80152c6:	b90b      	cbnz	r3, 80152cc <_vfiprintf_r+0x18>
 80152c8:	f7ff fd8c 	bl	8014de4 <__sinit>
 80152cc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80152ce:	07d9      	lsls	r1, r3, #31
 80152d0:	d405      	bmi.n	80152de <_vfiprintf_r+0x2a>
 80152d2:	89ab      	ldrh	r3, [r5, #12]
 80152d4:	059a      	lsls	r2, r3, #22
 80152d6:	d402      	bmi.n	80152de <_vfiprintf_r+0x2a>
 80152d8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80152da:	f7ff fe92 	bl	8015002 <__retarget_lock_acquire_recursive>
 80152de:	89ab      	ldrh	r3, [r5, #12]
 80152e0:	071b      	lsls	r3, r3, #28
 80152e2:	d501      	bpl.n	80152e8 <_vfiprintf_r+0x34>
 80152e4:	692b      	ldr	r3, [r5, #16]
 80152e6:	b99b      	cbnz	r3, 8015310 <_vfiprintf_r+0x5c>
 80152e8:	4629      	mov	r1, r5
 80152ea:	4630      	mov	r0, r6
 80152ec:	f000 fb82 	bl	80159f4 <__swsetup_r>
 80152f0:	b170      	cbz	r0, 8015310 <_vfiprintf_r+0x5c>
 80152f2:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80152f4:	07dc      	lsls	r4, r3, #31
 80152f6:	d504      	bpl.n	8015302 <_vfiprintf_r+0x4e>
 80152f8:	f04f 30ff 	mov.w	r0, #4294967295
 80152fc:	b01d      	add	sp, #116	@ 0x74
 80152fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015302:	89ab      	ldrh	r3, [r5, #12]
 8015304:	0598      	lsls	r0, r3, #22
 8015306:	d4f7      	bmi.n	80152f8 <_vfiprintf_r+0x44>
 8015308:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801530a:	f7ff fe7b 	bl	8015004 <__retarget_lock_release_recursive>
 801530e:	e7f3      	b.n	80152f8 <_vfiprintf_r+0x44>
 8015310:	2300      	movs	r3, #0
 8015312:	9309      	str	r3, [sp, #36]	@ 0x24
 8015314:	2320      	movs	r3, #32
 8015316:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801531a:	f8cd 800c 	str.w	r8, [sp, #12]
 801531e:	2330      	movs	r3, #48	@ 0x30
 8015320:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80154d0 <_vfiprintf_r+0x21c>
 8015324:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8015328:	f04f 0901 	mov.w	r9, #1
 801532c:	4623      	mov	r3, r4
 801532e:	469a      	mov	sl, r3
 8015330:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015334:	b10a      	cbz	r2, 801533a <_vfiprintf_r+0x86>
 8015336:	2a25      	cmp	r2, #37	@ 0x25
 8015338:	d1f9      	bne.n	801532e <_vfiprintf_r+0x7a>
 801533a:	ebba 0b04 	subs.w	fp, sl, r4
 801533e:	d00b      	beq.n	8015358 <_vfiprintf_r+0xa4>
 8015340:	465b      	mov	r3, fp
 8015342:	4622      	mov	r2, r4
 8015344:	4629      	mov	r1, r5
 8015346:	4630      	mov	r0, r6
 8015348:	f7ff ffa1 	bl	801528e <__sfputs_r>
 801534c:	3001      	adds	r0, #1
 801534e:	f000 80a7 	beq.w	80154a0 <_vfiprintf_r+0x1ec>
 8015352:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8015354:	445a      	add	r2, fp
 8015356:	9209      	str	r2, [sp, #36]	@ 0x24
 8015358:	f89a 3000 	ldrb.w	r3, [sl]
 801535c:	2b00      	cmp	r3, #0
 801535e:	f000 809f 	beq.w	80154a0 <_vfiprintf_r+0x1ec>
 8015362:	2300      	movs	r3, #0
 8015364:	f04f 32ff 	mov.w	r2, #4294967295
 8015368:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801536c:	f10a 0a01 	add.w	sl, sl, #1
 8015370:	9304      	str	r3, [sp, #16]
 8015372:	9307      	str	r3, [sp, #28]
 8015374:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8015378:	931a      	str	r3, [sp, #104]	@ 0x68
 801537a:	4654      	mov	r4, sl
 801537c:	2205      	movs	r2, #5
 801537e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015382:	4853      	ldr	r0, [pc, #332]	@ (80154d0 <_vfiprintf_r+0x21c>)
 8015384:	f7ea ffac 	bl	80002e0 <memchr>
 8015388:	9a04      	ldr	r2, [sp, #16]
 801538a:	b9d8      	cbnz	r0, 80153c4 <_vfiprintf_r+0x110>
 801538c:	06d1      	lsls	r1, r2, #27
 801538e:	bf44      	itt	mi
 8015390:	2320      	movmi	r3, #32
 8015392:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8015396:	0713      	lsls	r3, r2, #28
 8015398:	bf44      	itt	mi
 801539a:	232b      	movmi	r3, #43	@ 0x2b
 801539c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80153a0:	f89a 3000 	ldrb.w	r3, [sl]
 80153a4:	2b2a      	cmp	r3, #42	@ 0x2a
 80153a6:	d015      	beq.n	80153d4 <_vfiprintf_r+0x120>
 80153a8:	9a07      	ldr	r2, [sp, #28]
 80153aa:	4654      	mov	r4, sl
 80153ac:	2000      	movs	r0, #0
 80153ae:	f04f 0c0a 	mov.w	ip, #10
 80153b2:	4621      	mov	r1, r4
 80153b4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80153b8:	3b30      	subs	r3, #48	@ 0x30
 80153ba:	2b09      	cmp	r3, #9
 80153bc:	d94b      	bls.n	8015456 <_vfiprintf_r+0x1a2>
 80153be:	b1b0      	cbz	r0, 80153ee <_vfiprintf_r+0x13a>
 80153c0:	9207      	str	r2, [sp, #28]
 80153c2:	e014      	b.n	80153ee <_vfiprintf_r+0x13a>
 80153c4:	eba0 0308 	sub.w	r3, r0, r8
 80153c8:	fa09 f303 	lsl.w	r3, r9, r3
 80153cc:	4313      	orrs	r3, r2
 80153ce:	9304      	str	r3, [sp, #16]
 80153d0:	46a2      	mov	sl, r4
 80153d2:	e7d2      	b.n	801537a <_vfiprintf_r+0xc6>
 80153d4:	9b03      	ldr	r3, [sp, #12]
 80153d6:	1d19      	adds	r1, r3, #4
 80153d8:	681b      	ldr	r3, [r3, #0]
 80153da:	9103      	str	r1, [sp, #12]
 80153dc:	2b00      	cmp	r3, #0
 80153de:	bfbb      	ittet	lt
 80153e0:	425b      	neglt	r3, r3
 80153e2:	f042 0202 	orrlt.w	r2, r2, #2
 80153e6:	9307      	strge	r3, [sp, #28]
 80153e8:	9307      	strlt	r3, [sp, #28]
 80153ea:	bfb8      	it	lt
 80153ec:	9204      	strlt	r2, [sp, #16]
 80153ee:	7823      	ldrb	r3, [r4, #0]
 80153f0:	2b2e      	cmp	r3, #46	@ 0x2e
 80153f2:	d10a      	bne.n	801540a <_vfiprintf_r+0x156>
 80153f4:	7863      	ldrb	r3, [r4, #1]
 80153f6:	2b2a      	cmp	r3, #42	@ 0x2a
 80153f8:	d132      	bne.n	8015460 <_vfiprintf_r+0x1ac>
 80153fa:	9b03      	ldr	r3, [sp, #12]
 80153fc:	1d1a      	adds	r2, r3, #4
 80153fe:	681b      	ldr	r3, [r3, #0]
 8015400:	9203      	str	r2, [sp, #12]
 8015402:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8015406:	3402      	adds	r4, #2
 8015408:	9305      	str	r3, [sp, #20]
 801540a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80154e0 <_vfiprintf_r+0x22c>
 801540e:	7821      	ldrb	r1, [r4, #0]
 8015410:	2203      	movs	r2, #3
 8015412:	4650      	mov	r0, sl
 8015414:	f7ea ff64 	bl	80002e0 <memchr>
 8015418:	b138      	cbz	r0, 801542a <_vfiprintf_r+0x176>
 801541a:	9b04      	ldr	r3, [sp, #16]
 801541c:	eba0 000a 	sub.w	r0, r0, sl
 8015420:	2240      	movs	r2, #64	@ 0x40
 8015422:	4082      	lsls	r2, r0
 8015424:	4313      	orrs	r3, r2
 8015426:	3401      	adds	r4, #1
 8015428:	9304      	str	r3, [sp, #16]
 801542a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801542e:	4829      	ldr	r0, [pc, #164]	@ (80154d4 <_vfiprintf_r+0x220>)
 8015430:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8015434:	2206      	movs	r2, #6
 8015436:	f7ea ff53 	bl	80002e0 <memchr>
 801543a:	2800      	cmp	r0, #0
 801543c:	d03f      	beq.n	80154be <_vfiprintf_r+0x20a>
 801543e:	4b26      	ldr	r3, [pc, #152]	@ (80154d8 <_vfiprintf_r+0x224>)
 8015440:	bb1b      	cbnz	r3, 801548a <_vfiprintf_r+0x1d6>
 8015442:	9b03      	ldr	r3, [sp, #12]
 8015444:	3307      	adds	r3, #7
 8015446:	f023 0307 	bic.w	r3, r3, #7
 801544a:	3308      	adds	r3, #8
 801544c:	9303      	str	r3, [sp, #12]
 801544e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8015450:	443b      	add	r3, r7
 8015452:	9309      	str	r3, [sp, #36]	@ 0x24
 8015454:	e76a      	b.n	801532c <_vfiprintf_r+0x78>
 8015456:	fb0c 3202 	mla	r2, ip, r2, r3
 801545a:	460c      	mov	r4, r1
 801545c:	2001      	movs	r0, #1
 801545e:	e7a8      	b.n	80153b2 <_vfiprintf_r+0xfe>
 8015460:	2300      	movs	r3, #0
 8015462:	3401      	adds	r4, #1
 8015464:	9305      	str	r3, [sp, #20]
 8015466:	4619      	mov	r1, r3
 8015468:	f04f 0c0a 	mov.w	ip, #10
 801546c:	4620      	mov	r0, r4
 801546e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8015472:	3a30      	subs	r2, #48	@ 0x30
 8015474:	2a09      	cmp	r2, #9
 8015476:	d903      	bls.n	8015480 <_vfiprintf_r+0x1cc>
 8015478:	2b00      	cmp	r3, #0
 801547a:	d0c6      	beq.n	801540a <_vfiprintf_r+0x156>
 801547c:	9105      	str	r1, [sp, #20]
 801547e:	e7c4      	b.n	801540a <_vfiprintf_r+0x156>
 8015480:	fb0c 2101 	mla	r1, ip, r1, r2
 8015484:	4604      	mov	r4, r0
 8015486:	2301      	movs	r3, #1
 8015488:	e7f0      	b.n	801546c <_vfiprintf_r+0x1b8>
 801548a:	ab03      	add	r3, sp, #12
 801548c:	9300      	str	r3, [sp, #0]
 801548e:	462a      	mov	r2, r5
 8015490:	4b12      	ldr	r3, [pc, #72]	@ (80154dc <_vfiprintf_r+0x228>)
 8015492:	a904      	add	r1, sp, #16
 8015494:	4630      	mov	r0, r6
 8015496:	f3af 8000 	nop.w
 801549a:	4607      	mov	r7, r0
 801549c:	1c78      	adds	r0, r7, #1
 801549e:	d1d6      	bne.n	801544e <_vfiprintf_r+0x19a>
 80154a0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80154a2:	07d9      	lsls	r1, r3, #31
 80154a4:	d405      	bmi.n	80154b2 <_vfiprintf_r+0x1fe>
 80154a6:	89ab      	ldrh	r3, [r5, #12]
 80154a8:	059a      	lsls	r2, r3, #22
 80154aa:	d402      	bmi.n	80154b2 <_vfiprintf_r+0x1fe>
 80154ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80154ae:	f7ff fda9 	bl	8015004 <__retarget_lock_release_recursive>
 80154b2:	89ab      	ldrh	r3, [r5, #12]
 80154b4:	065b      	lsls	r3, r3, #25
 80154b6:	f53f af1f 	bmi.w	80152f8 <_vfiprintf_r+0x44>
 80154ba:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80154bc:	e71e      	b.n	80152fc <_vfiprintf_r+0x48>
 80154be:	ab03      	add	r3, sp, #12
 80154c0:	9300      	str	r3, [sp, #0]
 80154c2:	462a      	mov	r2, r5
 80154c4:	4b05      	ldr	r3, [pc, #20]	@ (80154dc <_vfiprintf_r+0x228>)
 80154c6:	a904      	add	r1, sp, #16
 80154c8:	4630      	mov	r0, r6
 80154ca:	f000 f879 	bl	80155c0 <_printf_i>
 80154ce:	e7e4      	b.n	801549a <_vfiprintf_r+0x1e6>
 80154d0:	08018995 	.word	0x08018995
 80154d4:	0801899f 	.word	0x0801899f
 80154d8:	00000000 	.word	0x00000000
 80154dc:	0801528f 	.word	0x0801528f
 80154e0:	0801899b 	.word	0x0801899b

080154e4 <_printf_common>:
 80154e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80154e8:	4616      	mov	r6, r2
 80154ea:	4698      	mov	r8, r3
 80154ec:	688a      	ldr	r2, [r1, #8]
 80154ee:	690b      	ldr	r3, [r1, #16]
 80154f0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80154f4:	4293      	cmp	r3, r2
 80154f6:	bfb8      	it	lt
 80154f8:	4613      	movlt	r3, r2
 80154fa:	6033      	str	r3, [r6, #0]
 80154fc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8015500:	4607      	mov	r7, r0
 8015502:	460c      	mov	r4, r1
 8015504:	b10a      	cbz	r2, 801550a <_printf_common+0x26>
 8015506:	3301      	adds	r3, #1
 8015508:	6033      	str	r3, [r6, #0]
 801550a:	6823      	ldr	r3, [r4, #0]
 801550c:	0699      	lsls	r1, r3, #26
 801550e:	bf42      	ittt	mi
 8015510:	6833      	ldrmi	r3, [r6, #0]
 8015512:	3302      	addmi	r3, #2
 8015514:	6033      	strmi	r3, [r6, #0]
 8015516:	6825      	ldr	r5, [r4, #0]
 8015518:	f015 0506 	ands.w	r5, r5, #6
 801551c:	d106      	bne.n	801552c <_printf_common+0x48>
 801551e:	f104 0a19 	add.w	sl, r4, #25
 8015522:	68e3      	ldr	r3, [r4, #12]
 8015524:	6832      	ldr	r2, [r6, #0]
 8015526:	1a9b      	subs	r3, r3, r2
 8015528:	42ab      	cmp	r3, r5
 801552a:	dc26      	bgt.n	801557a <_printf_common+0x96>
 801552c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8015530:	6822      	ldr	r2, [r4, #0]
 8015532:	3b00      	subs	r3, #0
 8015534:	bf18      	it	ne
 8015536:	2301      	movne	r3, #1
 8015538:	0692      	lsls	r2, r2, #26
 801553a:	d42b      	bmi.n	8015594 <_printf_common+0xb0>
 801553c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8015540:	4641      	mov	r1, r8
 8015542:	4638      	mov	r0, r7
 8015544:	47c8      	blx	r9
 8015546:	3001      	adds	r0, #1
 8015548:	d01e      	beq.n	8015588 <_printf_common+0xa4>
 801554a:	6823      	ldr	r3, [r4, #0]
 801554c:	6922      	ldr	r2, [r4, #16]
 801554e:	f003 0306 	and.w	r3, r3, #6
 8015552:	2b04      	cmp	r3, #4
 8015554:	bf02      	ittt	eq
 8015556:	68e5      	ldreq	r5, [r4, #12]
 8015558:	6833      	ldreq	r3, [r6, #0]
 801555a:	1aed      	subeq	r5, r5, r3
 801555c:	68a3      	ldr	r3, [r4, #8]
 801555e:	bf0c      	ite	eq
 8015560:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8015564:	2500      	movne	r5, #0
 8015566:	4293      	cmp	r3, r2
 8015568:	bfc4      	itt	gt
 801556a:	1a9b      	subgt	r3, r3, r2
 801556c:	18ed      	addgt	r5, r5, r3
 801556e:	2600      	movs	r6, #0
 8015570:	341a      	adds	r4, #26
 8015572:	42b5      	cmp	r5, r6
 8015574:	d11a      	bne.n	80155ac <_printf_common+0xc8>
 8015576:	2000      	movs	r0, #0
 8015578:	e008      	b.n	801558c <_printf_common+0xa8>
 801557a:	2301      	movs	r3, #1
 801557c:	4652      	mov	r2, sl
 801557e:	4641      	mov	r1, r8
 8015580:	4638      	mov	r0, r7
 8015582:	47c8      	blx	r9
 8015584:	3001      	adds	r0, #1
 8015586:	d103      	bne.n	8015590 <_printf_common+0xac>
 8015588:	f04f 30ff 	mov.w	r0, #4294967295
 801558c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015590:	3501      	adds	r5, #1
 8015592:	e7c6      	b.n	8015522 <_printf_common+0x3e>
 8015594:	18e1      	adds	r1, r4, r3
 8015596:	1c5a      	adds	r2, r3, #1
 8015598:	2030      	movs	r0, #48	@ 0x30
 801559a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801559e:	4422      	add	r2, r4
 80155a0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80155a4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80155a8:	3302      	adds	r3, #2
 80155aa:	e7c7      	b.n	801553c <_printf_common+0x58>
 80155ac:	2301      	movs	r3, #1
 80155ae:	4622      	mov	r2, r4
 80155b0:	4641      	mov	r1, r8
 80155b2:	4638      	mov	r0, r7
 80155b4:	47c8      	blx	r9
 80155b6:	3001      	adds	r0, #1
 80155b8:	d0e6      	beq.n	8015588 <_printf_common+0xa4>
 80155ba:	3601      	adds	r6, #1
 80155bc:	e7d9      	b.n	8015572 <_printf_common+0x8e>
	...

080155c0 <_printf_i>:
 80155c0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80155c4:	7e0f      	ldrb	r7, [r1, #24]
 80155c6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80155c8:	2f78      	cmp	r7, #120	@ 0x78
 80155ca:	4691      	mov	r9, r2
 80155cc:	4680      	mov	r8, r0
 80155ce:	460c      	mov	r4, r1
 80155d0:	469a      	mov	sl, r3
 80155d2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80155d6:	d807      	bhi.n	80155e8 <_printf_i+0x28>
 80155d8:	2f62      	cmp	r7, #98	@ 0x62
 80155da:	d80a      	bhi.n	80155f2 <_printf_i+0x32>
 80155dc:	2f00      	cmp	r7, #0
 80155de:	f000 80d1 	beq.w	8015784 <_printf_i+0x1c4>
 80155e2:	2f58      	cmp	r7, #88	@ 0x58
 80155e4:	f000 80b8 	beq.w	8015758 <_printf_i+0x198>
 80155e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80155ec:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80155f0:	e03a      	b.n	8015668 <_printf_i+0xa8>
 80155f2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80155f6:	2b15      	cmp	r3, #21
 80155f8:	d8f6      	bhi.n	80155e8 <_printf_i+0x28>
 80155fa:	a101      	add	r1, pc, #4	@ (adr r1, 8015600 <_printf_i+0x40>)
 80155fc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8015600:	08015659 	.word	0x08015659
 8015604:	0801566d 	.word	0x0801566d
 8015608:	080155e9 	.word	0x080155e9
 801560c:	080155e9 	.word	0x080155e9
 8015610:	080155e9 	.word	0x080155e9
 8015614:	080155e9 	.word	0x080155e9
 8015618:	0801566d 	.word	0x0801566d
 801561c:	080155e9 	.word	0x080155e9
 8015620:	080155e9 	.word	0x080155e9
 8015624:	080155e9 	.word	0x080155e9
 8015628:	080155e9 	.word	0x080155e9
 801562c:	0801576b 	.word	0x0801576b
 8015630:	08015697 	.word	0x08015697
 8015634:	08015725 	.word	0x08015725
 8015638:	080155e9 	.word	0x080155e9
 801563c:	080155e9 	.word	0x080155e9
 8015640:	0801578d 	.word	0x0801578d
 8015644:	080155e9 	.word	0x080155e9
 8015648:	08015697 	.word	0x08015697
 801564c:	080155e9 	.word	0x080155e9
 8015650:	080155e9 	.word	0x080155e9
 8015654:	0801572d 	.word	0x0801572d
 8015658:	6833      	ldr	r3, [r6, #0]
 801565a:	1d1a      	adds	r2, r3, #4
 801565c:	681b      	ldr	r3, [r3, #0]
 801565e:	6032      	str	r2, [r6, #0]
 8015660:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8015664:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8015668:	2301      	movs	r3, #1
 801566a:	e09c      	b.n	80157a6 <_printf_i+0x1e6>
 801566c:	6833      	ldr	r3, [r6, #0]
 801566e:	6820      	ldr	r0, [r4, #0]
 8015670:	1d19      	adds	r1, r3, #4
 8015672:	6031      	str	r1, [r6, #0]
 8015674:	0606      	lsls	r6, r0, #24
 8015676:	d501      	bpl.n	801567c <_printf_i+0xbc>
 8015678:	681d      	ldr	r5, [r3, #0]
 801567a:	e003      	b.n	8015684 <_printf_i+0xc4>
 801567c:	0645      	lsls	r5, r0, #25
 801567e:	d5fb      	bpl.n	8015678 <_printf_i+0xb8>
 8015680:	f9b3 5000 	ldrsh.w	r5, [r3]
 8015684:	2d00      	cmp	r5, #0
 8015686:	da03      	bge.n	8015690 <_printf_i+0xd0>
 8015688:	232d      	movs	r3, #45	@ 0x2d
 801568a:	426d      	negs	r5, r5
 801568c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8015690:	4858      	ldr	r0, [pc, #352]	@ (80157f4 <_printf_i+0x234>)
 8015692:	230a      	movs	r3, #10
 8015694:	e011      	b.n	80156ba <_printf_i+0xfa>
 8015696:	6821      	ldr	r1, [r4, #0]
 8015698:	6833      	ldr	r3, [r6, #0]
 801569a:	0608      	lsls	r0, r1, #24
 801569c:	f853 5b04 	ldr.w	r5, [r3], #4
 80156a0:	d402      	bmi.n	80156a8 <_printf_i+0xe8>
 80156a2:	0649      	lsls	r1, r1, #25
 80156a4:	bf48      	it	mi
 80156a6:	b2ad      	uxthmi	r5, r5
 80156a8:	2f6f      	cmp	r7, #111	@ 0x6f
 80156aa:	4852      	ldr	r0, [pc, #328]	@ (80157f4 <_printf_i+0x234>)
 80156ac:	6033      	str	r3, [r6, #0]
 80156ae:	bf14      	ite	ne
 80156b0:	230a      	movne	r3, #10
 80156b2:	2308      	moveq	r3, #8
 80156b4:	2100      	movs	r1, #0
 80156b6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80156ba:	6866      	ldr	r6, [r4, #4]
 80156bc:	60a6      	str	r6, [r4, #8]
 80156be:	2e00      	cmp	r6, #0
 80156c0:	db05      	blt.n	80156ce <_printf_i+0x10e>
 80156c2:	6821      	ldr	r1, [r4, #0]
 80156c4:	432e      	orrs	r6, r5
 80156c6:	f021 0104 	bic.w	r1, r1, #4
 80156ca:	6021      	str	r1, [r4, #0]
 80156cc:	d04b      	beq.n	8015766 <_printf_i+0x1a6>
 80156ce:	4616      	mov	r6, r2
 80156d0:	fbb5 f1f3 	udiv	r1, r5, r3
 80156d4:	fb03 5711 	mls	r7, r3, r1, r5
 80156d8:	5dc7      	ldrb	r7, [r0, r7]
 80156da:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80156de:	462f      	mov	r7, r5
 80156e0:	42bb      	cmp	r3, r7
 80156e2:	460d      	mov	r5, r1
 80156e4:	d9f4      	bls.n	80156d0 <_printf_i+0x110>
 80156e6:	2b08      	cmp	r3, #8
 80156e8:	d10b      	bne.n	8015702 <_printf_i+0x142>
 80156ea:	6823      	ldr	r3, [r4, #0]
 80156ec:	07df      	lsls	r7, r3, #31
 80156ee:	d508      	bpl.n	8015702 <_printf_i+0x142>
 80156f0:	6923      	ldr	r3, [r4, #16]
 80156f2:	6861      	ldr	r1, [r4, #4]
 80156f4:	4299      	cmp	r1, r3
 80156f6:	bfde      	ittt	le
 80156f8:	2330      	movle	r3, #48	@ 0x30
 80156fa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80156fe:	f106 36ff 	addle.w	r6, r6, #4294967295
 8015702:	1b92      	subs	r2, r2, r6
 8015704:	6122      	str	r2, [r4, #16]
 8015706:	f8cd a000 	str.w	sl, [sp]
 801570a:	464b      	mov	r3, r9
 801570c:	aa03      	add	r2, sp, #12
 801570e:	4621      	mov	r1, r4
 8015710:	4640      	mov	r0, r8
 8015712:	f7ff fee7 	bl	80154e4 <_printf_common>
 8015716:	3001      	adds	r0, #1
 8015718:	d14a      	bne.n	80157b0 <_printf_i+0x1f0>
 801571a:	f04f 30ff 	mov.w	r0, #4294967295
 801571e:	b004      	add	sp, #16
 8015720:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015724:	6823      	ldr	r3, [r4, #0]
 8015726:	f043 0320 	orr.w	r3, r3, #32
 801572a:	6023      	str	r3, [r4, #0]
 801572c:	4832      	ldr	r0, [pc, #200]	@ (80157f8 <_printf_i+0x238>)
 801572e:	2778      	movs	r7, #120	@ 0x78
 8015730:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8015734:	6823      	ldr	r3, [r4, #0]
 8015736:	6831      	ldr	r1, [r6, #0]
 8015738:	061f      	lsls	r7, r3, #24
 801573a:	f851 5b04 	ldr.w	r5, [r1], #4
 801573e:	d402      	bmi.n	8015746 <_printf_i+0x186>
 8015740:	065f      	lsls	r7, r3, #25
 8015742:	bf48      	it	mi
 8015744:	b2ad      	uxthmi	r5, r5
 8015746:	6031      	str	r1, [r6, #0]
 8015748:	07d9      	lsls	r1, r3, #31
 801574a:	bf44      	itt	mi
 801574c:	f043 0320 	orrmi.w	r3, r3, #32
 8015750:	6023      	strmi	r3, [r4, #0]
 8015752:	b11d      	cbz	r5, 801575c <_printf_i+0x19c>
 8015754:	2310      	movs	r3, #16
 8015756:	e7ad      	b.n	80156b4 <_printf_i+0xf4>
 8015758:	4826      	ldr	r0, [pc, #152]	@ (80157f4 <_printf_i+0x234>)
 801575a:	e7e9      	b.n	8015730 <_printf_i+0x170>
 801575c:	6823      	ldr	r3, [r4, #0]
 801575e:	f023 0320 	bic.w	r3, r3, #32
 8015762:	6023      	str	r3, [r4, #0]
 8015764:	e7f6      	b.n	8015754 <_printf_i+0x194>
 8015766:	4616      	mov	r6, r2
 8015768:	e7bd      	b.n	80156e6 <_printf_i+0x126>
 801576a:	6833      	ldr	r3, [r6, #0]
 801576c:	6825      	ldr	r5, [r4, #0]
 801576e:	6961      	ldr	r1, [r4, #20]
 8015770:	1d18      	adds	r0, r3, #4
 8015772:	6030      	str	r0, [r6, #0]
 8015774:	062e      	lsls	r6, r5, #24
 8015776:	681b      	ldr	r3, [r3, #0]
 8015778:	d501      	bpl.n	801577e <_printf_i+0x1be>
 801577a:	6019      	str	r1, [r3, #0]
 801577c:	e002      	b.n	8015784 <_printf_i+0x1c4>
 801577e:	0668      	lsls	r0, r5, #25
 8015780:	d5fb      	bpl.n	801577a <_printf_i+0x1ba>
 8015782:	8019      	strh	r1, [r3, #0]
 8015784:	2300      	movs	r3, #0
 8015786:	6123      	str	r3, [r4, #16]
 8015788:	4616      	mov	r6, r2
 801578a:	e7bc      	b.n	8015706 <_printf_i+0x146>
 801578c:	6833      	ldr	r3, [r6, #0]
 801578e:	1d1a      	adds	r2, r3, #4
 8015790:	6032      	str	r2, [r6, #0]
 8015792:	681e      	ldr	r6, [r3, #0]
 8015794:	6862      	ldr	r2, [r4, #4]
 8015796:	2100      	movs	r1, #0
 8015798:	4630      	mov	r0, r6
 801579a:	f7ea fda1 	bl	80002e0 <memchr>
 801579e:	b108      	cbz	r0, 80157a4 <_printf_i+0x1e4>
 80157a0:	1b80      	subs	r0, r0, r6
 80157a2:	6060      	str	r0, [r4, #4]
 80157a4:	6863      	ldr	r3, [r4, #4]
 80157a6:	6123      	str	r3, [r4, #16]
 80157a8:	2300      	movs	r3, #0
 80157aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80157ae:	e7aa      	b.n	8015706 <_printf_i+0x146>
 80157b0:	6923      	ldr	r3, [r4, #16]
 80157b2:	4632      	mov	r2, r6
 80157b4:	4649      	mov	r1, r9
 80157b6:	4640      	mov	r0, r8
 80157b8:	47d0      	blx	sl
 80157ba:	3001      	adds	r0, #1
 80157bc:	d0ad      	beq.n	801571a <_printf_i+0x15a>
 80157be:	6823      	ldr	r3, [r4, #0]
 80157c0:	079b      	lsls	r3, r3, #30
 80157c2:	d413      	bmi.n	80157ec <_printf_i+0x22c>
 80157c4:	68e0      	ldr	r0, [r4, #12]
 80157c6:	9b03      	ldr	r3, [sp, #12]
 80157c8:	4298      	cmp	r0, r3
 80157ca:	bfb8      	it	lt
 80157cc:	4618      	movlt	r0, r3
 80157ce:	e7a6      	b.n	801571e <_printf_i+0x15e>
 80157d0:	2301      	movs	r3, #1
 80157d2:	4632      	mov	r2, r6
 80157d4:	4649      	mov	r1, r9
 80157d6:	4640      	mov	r0, r8
 80157d8:	47d0      	blx	sl
 80157da:	3001      	adds	r0, #1
 80157dc:	d09d      	beq.n	801571a <_printf_i+0x15a>
 80157de:	3501      	adds	r5, #1
 80157e0:	68e3      	ldr	r3, [r4, #12]
 80157e2:	9903      	ldr	r1, [sp, #12]
 80157e4:	1a5b      	subs	r3, r3, r1
 80157e6:	42ab      	cmp	r3, r5
 80157e8:	dcf2      	bgt.n	80157d0 <_printf_i+0x210>
 80157ea:	e7eb      	b.n	80157c4 <_printf_i+0x204>
 80157ec:	2500      	movs	r5, #0
 80157ee:	f104 0619 	add.w	r6, r4, #25
 80157f2:	e7f5      	b.n	80157e0 <_printf_i+0x220>
 80157f4:	080189a6 	.word	0x080189a6
 80157f8:	080189b7 	.word	0x080189b7

080157fc <__sflush_r>:
 80157fc:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8015800:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015804:	0716      	lsls	r6, r2, #28
 8015806:	4605      	mov	r5, r0
 8015808:	460c      	mov	r4, r1
 801580a:	d454      	bmi.n	80158b6 <__sflush_r+0xba>
 801580c:	684b      	ldr	r3, [r1, #4]
 801580e:	2b00      	cmp	r3, #0
 8015810:	dc02      	bgt.n	8015818 <__sflush_r+0x1c>
 8015812:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8015814:	2b00      	cmp	r3, #0
 8015816:	dd48      	ble.n	80158aa <__sflush_r+0xae>
 8015818:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801581a:	2e00      	cmp	r6, #0
 801581c:	d045      	beq.n	80158aa <__sflush_r+0xae>
 801581e:	2300      	movs	r3, #0
 8015820:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8015824:	682f      	ldr	r7, [r5, #0]
 8015826:	6a21      	ldr	r1, [r4, #32]
 8015828:	602b      	str	r3, [r5, #0]
 801582a:	d030      	beq.n	801588e <__sflush_r+0x92>
 801582c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801582e:	89a3      	ldrh	r3, [r4, #12]
 8015830:	0759      	lsls	r1, r3, #29
 8015832:	d505      	bpl.n	8015840 <__sflush_r+0x44>
 8015834:	6863      	ldr	r3, [r4, #4]
 8015836:	1ad2      	subs	r2, r2, r3
 8015838:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801583a:	b10b      	cbz	r3, 8015840 <__sflush_r+0x44>
 801583c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801583e:	1ad2      	subs	r2, r2, r3
 8015840:	2300      	movs	r3, #0
 8015842:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8015844:	6a21      	ldr	r1, [r4, #32]
 8015846:	4628      	mov	r0, r5
 8015848:	47b0      	blx	r6
 801584a:	1c43      	adds	r3, r0, #1
 801584c:	89a3      	ldrh	r3, [r4, #12]
 801584e:	d106      	bne.n	801585e <__sflush_r+0x62>
 8015850:	6829      	ldr	r1, [r5, #0]
 8015852:	291d      	cmp	r1, #29
 8015854:	d82b      	bhi.n	80158ae <__sflush_r+0xb2>
 8015856:	4a2a      	ldr	r2, [pc, #168]	@ (8015900 <__sflush_r+0x104>)
 8015858:	40ca      	lsrs	r2, r1
 801585a:	07d6      	lsls	r6, r2, #31
 801585c:	d527      	bpl.n	80158ae <__sflush_r+0xb2>
 801585e:	2200      	movs	r2, #0
 8015860:	6062      	str	r2, [r4, #4]
 8015862:	04d9      	lsls	r1, r3, #19
 8015864:	6922      	ldr	r2, [r4, #16]
 8015866:	6022      	str	r2, [r4, #0]
 8015868:	d504      	bpl.n	8015874 <__sflush_r+0x78>
 801586a:	1c42      	adds	r2, r0, #1
 801586c:	d101      	bne.n	8015872 <__sflush_r+0x76>
 801586e:	682b      	ldr	r3, [r5, #0]
 8015870:	b903      	cbnz	r3, 8015874 <__sflush_r+0x78>
 8015872:	6560      	str	r0, [r4, #84]	@ 0x54
 8015874:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015876:	602f      	str	r7, [r5, #0]
 8015878:	b1b9      	cbz	r1, 80158aa <__sflush_r+0xae>
 801587a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801587e:	4299      	cmp	r1, r3
 8015880:	d002      	beq.n	8015888 <__sflush_r+0x8c>
 8015882:	4628      	mov	r0, r5
 8015884:	f7ff fbec 	bl	8015060 <_free_r>
 8015888:	2300      	movs	r3, #0
 801588a:	6363      	str	r3, [r4, #52]	@ 0x34
 801588c:	e00d      	b.n	80158aa <__sflush_r+0xae>
 801588e:	2301      	movs	r3, #1
 8015890:	4628      	mov	r0, r5
 8015892:	47b0      	blx	r6
 8015894:	4602      	mov	r2, r0
 8015896:	1c50      	adds	r0, r2, #1
 8015898:	d1c9      	bne.n	801582e <__sflush_r+0x32>
 801589a:	682b      	ldr	r3, [r5, #0]
 801589c:	2b00      	cmp	r3, #0
 801589e:	d0c6      	beq.n	801582e <__sflush_r+0x32>
 80158a0:	2b1d      	cmp	r3, #29
 80158a2:	d001      	beq.n	80158a8 <__sflush_r+0xac>
 80158a4:	2b16      	cmp	r3, #22
 80158a6:	d11e      	bne.n	80158e6 <__sflush_r+0xea>
 80158a8:	602f      	str	r7, [r5, #0]
 80158aa:	2000      	movs	r0, #0
 80158ac:	e022      	b.n	80158f4 <__sflush_r+0xf8>
 80158ae:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80158b2:	b21b      	sxth	r3, r3
 80158b4:	e01b      	b.n	80158ee <__sflush_r+0xf2>
 80158b6:	690f      	ldr	r7, [r1, #16]
 80158b8:	2f00      	cmp	r7, #0
 80158ba:	d0f6      	beq.n	80158aa <__sflush_r+0xae>
 80158bc:	0793      	lsls	r3, r2, #30
 80158be:	680e      	ldr	r6, [r1, #0]
 80158c0:	bf08      	it	eq
 80158c2:	694b      	ldreq	r3, [r1, #20]
 80158c4:	600f      	str	r7, [r1, #0]
 80158c6:	bf18      	it	ne
 80158c8:	2300      	movne	r3, #0
 80158ca:	eba6 0807 	sub.w	r8, r6, r7
 80158ce:	608b      	str	r3, [r1, #8]
 80158d0:	f1b8 0f00 	cmp.w	r8, #0
 80158d4:	dde9      	ble.n	80158aa <__sflush_r+0xae>
 80158d6:	6a21      	ldr	r1, [r4, #32]
 80158d8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80158da:	4643      	mov	r3, r8
 80158dc:	463a      	mov	r2, r7
 80158de:	4628      	mov	r0, r5
 80158e0:	47b0      	blx	r6
 80158e2:	2800      	cmp	r0, #0
 80158e4:	dc08      	bgt.n	80158f8 <__sflush_r+0xfc>
 80158e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80158ea:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80158ee:	81a3      	strh	r3, [r4, #12]
 80158f0:	f04f 30ff 	mov.w	r0, #4294967295
 80158f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80158f8:	4407      	add	r7, r0
 80158fa:	eba8 0800 	sub.w	r8, r8, r0
 80158fe:	e7e7      	b.n	80158d0 <__sflush_r+0xd4>
 8015900:	20400001 	.word	0x20400001

08015904 <_fflush_r>:
 8015904:	b538      	push	{r3, r4, r5, lr}
 8015906:	690b      	ldr	r3, [r1, #16]
 8015908:	4605      	mov	r5, r0
 801590a:	460c      	mov	r4, r1
 801590c:	b913      	cbnz	r3, 8015914 <_fflush_r+0x10>
 801590e:	2500      	movs	r5, #0
 8015910:	4628      	mov	r0, r5
 8015912:	bd38      	pop	{r3, r4, r5, pc}
 8015914:	b118      	cbz	r0, 801591e <_fflush_r+0x1a>
 8015916:	6a03      	ldr	r3, [r0, #32]
 8015918:	b90b      	cbnz	r3, 801591e <_fflush_r+0x1a>
 801591a:	f7ff fa63 	bl	8014de4 <__sinit>
 801591e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015922:	2b00      	cmp	r3, #0
 8015924:	d0f3      	beq.n	801590e <_fflush_r+0xa>
 8015926:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8015928:	07d0      	lsls	r0, r2, #31
 801592a:	d404      	bmi.n	8015936 <_fflush_r+0x32>
 801592c:	0599      	lsls	r1, r3, #22
 801592e:	d402      	bmi.n	8015936 <_fflush_r+0x32>
 8015930:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8015932:	f7ff fb66 	bl	8015002 <__retarget_lock_acquire_recursive>
 8015936:	4628      	mov	r0, r5
 8015938:	4621      	mov	r1, r4
 801593a:	f7ff ff5f 	bl	80157fc <__sflush_r>
 801593e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8015940:	07da      	lsls	r2, r3, #31
 8015942:	4605      	mov	r5, r0
 8015944:	d4e4      	bmi.n	8015910 <_fflush_r+0xc>
 8015946:	89a3      	ldrh	r3, [r4, #12]
 8015948:	059b      	lsls	r3, r3, #22
 801594a:	d4e1      	bmi.n	8015910 <_fflush_r+0xc>
 801594c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801594e:	f7ff fb59 	bl	8015004 <__retarget_lock_release_recursive>
 8015952:	e7dd      	b.n	8015910 <_fflush_r+0xc>

08015954 <fiprintf>:
 8015954:	b40e      	push	{r1, r2, r3}
 8015956:	b503      	push	{r0, r1, lr}
 8015958:	4601      	mov	r1, r0
 801595a:	ab03      	add	r3, sp, #12
 801595c:	4805      	ldr	r0, [pc, #20]	@ (8015974 <fiprintf+0x20>)
 801595e:	f853 2b04 	ldr.w	r2, [r3], #4
 8015962:	6800      	ldr	r0, [r0, #0]
 8015964:	9301      	str	r3, [sp, #4]
 8015966:	f7ff fca5 	bl	80152b4 <_vfiprintf_r>
 801596a:	b002      	add	sp, #8
 801596c:	f85d eb04 	ldr.w	lr, [sp], #4
 8015970:	b003      	add	sp, #12
 8015972:	4770      	bx	lr
 8015974:	24000040 	.word	0x24000040

08015978 <__swbuf_r>:
 8015978:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801597a:	460e      	mov	r6, r1
 801597c:	4614      	mov	r4, r2
 801597e:	4605      	mov	r5, r0
 8015980:	b118      	cbz	r0, 801598a <__swbuf_r+0x12>
 8015982:	6a03      	ldr	r3, [r0, #32]
 8015984:	b90b      	cbnz	r3, 801598a <__swbuf_r+0x12>
 8015986:	f7ff fa2d 	bl	8014de4 <__sinit>
 801598a:	69a3      	ldr	r3, [r4, #24]
 801598c:	60a3      	str	r3, [r4, #8]
 801598e:	89a3      	ldrh	r3, [r4, #12]
 8015990:	071a      	lsls	r2, r3, #28
 8015992:	d501      	bpl.n	8015998 <__swbuf_r+0x20>
 8015994:	6923      	ldr	r3, [r4, #16]
 8015996:	b943      	cbnz	r3, 80159aa <__swbuf_r+0x32>
 8015998:	4621      	mov	r1, r4
 801599a:	4628      	mov	r0, r5
 801599c:	f000 f82a 	bl	80159f4 <__swsetup_r>
 80159a0:	b118      	cbz	r0, 80159aa <__swbuf_r+0x32>
 80159a2:	f04f 37ff 	mov.w	r7, #4294967295
 80159a6:	4638      	mov	r0, r7
 80159a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80159aa:	6823      	ldr	r3, [r4, #0]
 80159ac:	6922      	ldr	r2, [r4, #16]
 80159ae:	1a98      	subs	r0, r3, r2
 80159b0:	6963      	ldr	r3, [r4, #20]
 80159b2:	b2f6      	uxtb	r6, r6
 80159b4:	4283      	cmp	r3, r0
 80159b6:	4637      	mov	r7, r6
 80159b8:	dc05      	bgt.n	80159c6 <__swbuf_r+0x4e>
 80159ba:	4621      	mov	r1, r4
 80159bc:	4628      	mov	r0, r5
 80159be:	f7ff ffa1 	bl	8015904 <_fflush_r>
 80159c2:	2800      	cmp	r0, #0
 80159c4:	d1ed      	bne.n	80159a2 <__swbuf_r+0x2a>
 80159c6:	68a3      	ldr	r3, [r4, #8]
 80159c8:	3b01      	subs	r3, #1
 80159ca:	60a3      	str	r3, [r4, #8]
 80159cc:	6823      	ldr	r3, [r4, #0]
 80159ce:	1c5a      	adds	r2, r3, #1
 80159d0:	6022      	str	r2, [r4, #0]
 80159d2:	701e      	strb	r6, [r3, #0]
 80159d4:	6962      	ldr	r2, [r4, #20]
 80159d6:	1c43      	adds	r3, r0, #1
 80159d8:	429a      	cmp	r2, r3
 80159da:	d004      	beq.n	80159e6 <__swbuf_r+0x6e>
 80159dc:	89a3      	ldrh	r3, [r4, #12]
 80159de:	07db      	lsls	r3, r3, #31
 80159e0:	d5e1      	bpl.n	80159a6 <__swbuf_r+0x2e>
 80159e2:	2e0a      	cmp	r6, #10
 80159e4:	d1df      	bne.n	80159a6 <__swbuf_r+0x2e>
 80159e6:	4621      	mov	r1, r4
 80159e8:	4628      	mov	r0, r5
 80159ea:	f7ff ff8b 	bl	8015904 <_fflush_r>
 80159ee:	2800      	cmp	r0, #0
 80159f0:	d0d9      	beq.n	80159a6 <__swbuf_r+0x2e>
 80159f2:	e7d6      	b.n	80159a2 <__swbuf_r+0x2a>

080159f4 <__swsetup_r>:
 80159f4:	b538      	push	{r3, r4, r5, lr}
 80159f6:	4b29      	ldr	r3, [pc, #164]	@ (8015a9c <__swsetup_r+0xa8>)
 80159f8:	4605      	mov	r5, r0
 80159fa:	6818      	ldr	r0, [r3, #0]
 80159fc:	460c      	mov	r4, r1
 80159fe:	b118      	cbz	r0, 8015a08 <__swsetup_r+0x14>
 8015a00:	6a03      	ldr	r3, [r0, #32]
 8015a02:	b90b      	cbnz	r3, 8015a08 <__swsetup_r+0x14>
 8015a04:	f7ff f9ee 	bl	8014de4 <__sinit>
 8015a08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015a0c:	0719      	lsls	r1, r3, #28
 8015a0e:	d422      	bmi.n	8015a56 <__swsetup_r+0x62>
 8015a10:	06da      	lsls	r2, r3, #27
 8015a12:	d407      	bmi.n	8015a24 <__swsetup_r+0x30>
 8015a14:	2209      	movs	r2, #9
 8015a16:	602a      	str	r2, [r5, #0]
 8015a18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8015a1c:	81a3      	strh	r3, [r4, #12]
 8015a1e:	f04f 30ff 	mov.w	r0, #4294967295
 8015a22:	e033      	b.n	8015a8c <__swsetup_r+0x98>
 8015a24:	0758      	lsls	r0, r3, #29
 8015a26:	d512      	bpl.n	8015a4e <__swsetup_r+0x5a>
 8015a28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8015a2a:	b141      	cbz	r1, 8015a3e <__swsetup_r+0x4a>
 8015a2c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8015a30:	4299      	cmp	r1, r3
 8015a32:	d002      	beq.n	8015a3a <__swsetup_r+0x46>
 8015a34:	4628      	mov	r0, r5
 8015a36:	f7ff fb13 	bl	8015060 <_free_r>
 8015a3a:	2300      	movs	r3, #0
 8015a3c:	6363      	str	r3, [r4, #52]	@ 0x34
 8015a3e:	89a3      	ldrh	r3, [r4, #12]
 8015a40:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8015a44:	81a3      	strh	r3, [r4, #12]
 8015a46:	2300      	movs	r3, #0
 8015a48:	6063      	str	r3, [r4, #4]
 8015a4a:	6923      	ldr	r3, [r4, #16]
 8015a4c:	6023      	str	r3, [r4, #0]
 8015a4e:	89a3      	ldrh	r3, [r4, #12]
 8015a50:	f043 0308 	orr.w	r3, r3, #8
 8015a54:	81a3      	strh	r3, [r4, #12]
 8015a56:	6923      	ldr	r3, [r4, #16]
 8015a58:	b94b      	cbnz	r3, 8015a6e <__swsetup_r+0x7a>
 8015a5a:	89a3      	ldrh	r3, [r4, #12]
 8015a5c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8015a60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8015a64:	d003      	beq.n	8015a6e <__swsetup_r+0x7a>
 8015a66:	4621      	mov	r1, r4
 8015a68:	4628      	mov	r0, r5
 8015a6a:	f000 f856 	bl	8015b1a <__smakebuf_r>
 8015a6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015a72:	f013 0201 	ands.w	r2, r3, #1
 8015a76:	d00a      	beq.n	8015a8e <__swsetup_r+0x9a>
 8015a78:	2200      	movs	r2, #0
 8015a7a:	60a2      	str	r2, [r4, #8]
 8015a7c:	6962      	ldr	r2, [r4, #20]
 8015a7e:	4252      	negs	r2, r2
 8015a80:	61a2      	str	r2, [r4, #24]
 8015a82:	6922      	ldr	r2, [r4, #16]
 8015a84:	b942      	cbnz	r2, 8015a98 <__swsetup_r+0xa4>
 8015a86:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8015a8a:	d1c5      	bne.n	8015a18 <__swsetup_r+0x24>
 8015a8c:	bd38      	pop	{r3, r4, r5, pc}
 8015a8e:	0799      	lsls	r1, r3, #30
 8015a90:	bf58      	it	pl
 8015a92:	6962      	ldrpl	r2, [r4, #20]
 8015a94:	60a2      	str	r2, [r4, #8]
 8015a96:	e7f4      	b.n	8015a82 <__swsetup_r+0x8e>
 8015a98:	2000      	movs	r0, #0
 8015a9a:	e7f7      	b.n	8015a8c <__swsetup_r+0x98>
 8015a9c:	24000040 	.word	0x24000040

08015aa0 <_sbrk_r>:
 8015aa0:	b538      	push	{r3, r4, r5, lr}
 8015aa2:	4d06      	ldr	r5, [pc, #24]	@ (8015abc <_sbrk_r+0x1c>)
 8015aa4:	2300      	movs	r3, #0
 8015aa6:	4604      	mov	r4, r0
 8015aa8:	4608      	mov	r0, r1
 8015aaa:	602b      	str	r3, [r5, #0]
 8015aac:	f7eb f8ac 	bl	8000c08 <_sbrk>
 8015ab0:	1c43      	adds	r3, r0, #1
 8015ab2:	d102      	bne.n	8015aba <_sbrk_r+0x1a>
 8015ab4:	682b      	ldr	r3, [r5, #0]
 8015ab6:	b103      	cbz	r3, 8015aba <_sbrk_r+0x1a>
 8015ab8:	6023      	str	r3, [r4, #0]
 8015aba:	bd38      	pop	{r3, r4, r5, pc}
 8015abc:	24007fd4 	.word	0x24007fd4

08015ac0 <abort>:
 8015ac0:	b508      	push	{r3, lr}
 8015ac2:	2006      	movs	r0, #6
 8015ac4:	f000 f88e 	bl	8015be4 <raise>
 8015ac8:	2001      	movs	r0, #1
 8015aca:	f7eb f825 	bl	8000b18 <_exit>

08015ace <__swhatbuf_r>:
 8015ace:	b570      	push	{r4, r5, r6, lr}
 8015ad0:	460c      	mov	r4, r1
 8015ad2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8015ad6:	2900      	cmp	r1, #0
 8015ad8:	b096      	sub	sp, #88	@ 0x58
 8015ada:	4615      	mov	r5, r2
 8015adc:	461e      	mov	r6, r3
 8015ade:	da0d      	bge.n	8015afc <__swhatbuf_r+0x2e>
 8015ae0:	89a3      	ldrh	r3, [r4, #12]
 8015ae2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8015ae6:	f04f 0100 	mov.w	r1, #0
 8015aea:	bf14      	ite	ne
 8015aec:	2340      	movne	r3, #64	@ 0x40
 8015aee:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8015af2:	2000      	movs	r0, #0
 8015af4:	6031      	str	r1, [r6, #0]
 8015af6:	602b      	str	r3, [r5, #0]
 8015af8:	b016      	add	sp, #88	@ 0x58
 8015afa:	bd70      	pop	{r4, r5, r6, pc}
 8015afc:	466a      	mov	r2, sp
 8015afe:	f000 f879 	bl	8015bf4 <_fstat_r>
 8015b02:	2800      	cmp	r0, #0
 8015b04:	dbec      	blt.n	8015ae0 <__swhatbuf_r+0x12>
 8015b06:	9901      	ldr	r1, [sp, #4]
 8015b08:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8015b0c:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8015b10:	4259      	negs	r1, r3
 8015b12:	4159      	adcs	r1, r3
 8015b14:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8015b18:	e7eb      	b.n	8015af2 <__swhatbuf_r+0x24>

08015b1a <__smakebuf_r>:
 8015b1a:	898b      	ldrh	r3, [r1, #12]
 8015b1c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015b1e:	079d      	lsls	r5, r3, #30
 8015b20:	4606      	mov	r6, r0
 8015b22:	460c      	mov	r4, r1
 8015b24:	d507      	bpl.n	8015b36 <__smakebuf_r+0x1c>
 8015b26:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8015b2a:	6023      	str	r3, [r4, #0]
 8015b2c:	6123      	str	r3, [r4, #16]
 8015b2e:	2301      	movs	r3, #1
 8015b30:	6163      	str	r3, [r4, #20]
 8015b32:	b003      	add	sp, #12
 8015b34:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015b36:	ab01      	add	r3, sp, #4
 8015b38:	466a      	mov	r2, sp
 8015b3a:	f7ff ffc8 	bl	8015ace <__swhatbuf_r>
 8015b3e:	9f00      	ldr	r7, [sp, #0]
 8015b40:	4605      	mov	r5, r0
 8015b42:	4639      	mov	r1, r7
 8015b44:	4630      	mov	r0, r6
 8015b46:	f7ff faff 	bl	8015148 <_malloc_r>
 8015b4a:	b948      	cbnz	r0, 8015b60 <__smakebuf_r+0x46>
 8015b4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015b50:	059a      	lsls	r2, r3, #22
 8015b52:	d4ee      	bmi.n	8015b32 <__smakebuf_r+0x18>
 8015b54:	f023 0303 	bic.w	r3, r3, #3
 8015b58:	f043 0302 	orr.w	r3, r3, #2
 8015b5c:	81a3      	strh	r3, [r4, #12]
 8015b5e:	e7e2      	b.n	8015b26 <__smakebuf_r+0xc>
 8015b60:	89a3      	ldrh	r3, [r4, #12]
 8015b62:	6020      	str	r0, [r4, #0]
 8015b64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8015b68:	81a3      	strh	r3, [r4, #12]
 8015b6a:	9b01      	ldr	r3, [sp, #4]
 8015b6c:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8015b70:	b15b      	cbz	r3, 8015b8a <__smakebuf_r+0x70>
 8015b72:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015b76:	4630      	mov	r0, r6
 8015b78:	f000 f84e 	bl	8015c18 <_isatty_r>
 8015b7c:	b128      	cbz	r0, 8015b8a <__smakebuf_r+0x70>
 8015b7e:	89a3      	ldrh	r3, [r4, #12]
 8015b80:	f023 0303 	bic.w	r3, r3, #3
 8015b84:	f043 0301 	orr.w	r3, r3, #1
 8015b88:	81a3      	strh	r3, [r4, #12]
 8015b8a:	89a3      	ldrh	r3, [r4, #12]
 8015b8c:	431d      	orrs	r5, r3
 8015b8e:	81a5      	strh	r5, [r4, #12]
 8015b90:	e7cf      	b.n	8015b32 <__smakebuf_r+0x18>

08015b92 <_raise_r>:
 8015b92:	291f      	cmp	r1, #31
 8015b94:	b538      	push	{r3, r4, r5, lr}
 8015b96:	4605      	mov	r5, r0
 8015b98:	460c      	mov	r4, r1
 8015b9a:	d904      	bls.n	8015ba6 <_raise_r+0x14>
 8015b9c:	2316      	movs	r3, #22
 8015b9e:	6003      	str	r3, [r0, #0]
 8015ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8015ba4:	bd38      	pop	{r3, r4, r5, pc}
 8015ba6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8015ba8:	b112      	cbz	r2, 8015bb0 <_raise_r+0x1e>
 8015baa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8015bae:	b94b      	cbnz	r3, 8015bc4 <_raise_r+0x32>
 8015bb0:	4628      	mov	r0, r5
 8015bb2:	f000 f853 	bl	8015c5c <_getpid_r>
 8015bb6:	4622      	mov	r2, r4
 8015bb8:	4601      	mov	r1, r0
 8015bba:	4628      	mov	r0, r5
 8015bbc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8015bc0:	f000 b83a 	b.w	8015c38 <_kill_r>
 8015bc4:	2b01      	cmp	r3, #1
 8015bc6:	d00a      	beq.n	8015bde <_raise_r+0x4c>
 8015bc8:	1c59      	adds	r1, r3, #1
 8015bca:	d103      	bne.n	8015bd4 <_raise_r+0x42>
 8015bcc:	2316      	movs	r3, #22
 8015bce:	6003      	str	r3, [r0, #0]
 8015bd0:	2001      	movs	r0, #1
 8015bd2:	e7e7      	b.n	8015ba4 <_raise_r+0x12>
 8015bd4:	2100      	movs	r1, #0
 8015bd6:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8015bda:	4620      	mov	r0, r4
 8015bdc:	4798      	blx	r3
 8015bde:	2000      	movs	r0, #0
 8015be0:	e7e0      	b.n	8015ba4 <_raise_r+0x12>
	...

08015be4 <raise>:
 8015be4:	4b02      	ldr	r3, [pc, #8]	@ (8015bf0 <raise+0xc>)
 8015be6:	4601      	mov	r1, r0
 8015be8:	6818      	ldr	r0, [r3, #0]
 8015bea:	f7ff bfd2 	b.w	8015b92 <_raise_r>
 8015bee:	bf00      	nop
 8015bf0:	24000040 	.word	0x24000040

08015bf4 <_fstat_r>:
 8015bf4:	b538      	push	{r3, r4, r5, lr}
 8015bf6:	4d07      	ldr	r5, [pc, #28]	@ (8015c14 <_fstat_r+0x20>)
 8015bf8:	2300      	movs	r3, #0
 8015bfa:	4604      	mov	r4, r0
 8015bfc:	4608      	mov	r0, r1
 8015bfe:	4611      	mov	r1, r2
 8015c00:	602b      	str	r3, [r5, #0]
 8015c02:	f7ea ffd9 	bl	8000bb8 <_fstat>
 8015c06:	1c43      	adds	r3, r0, #1
 8015c08:	d102      	bne.n	8015c10 <_fstat_r+0x1c>
 8015c0a:	682b      	ldr	r3, [r5, #0]
 8015c0c:	b103      	cbz	r3, 8015c10 <_fstat_r+0x1c>
 8015c0e:	6023      	str	r3, [r4, #0]
 8015c10:	bd38      	pop	{r3, r4, r5, pc}
 8015c12:	bf00      	nop
 8015c14:	24007fd4 	.word	0x24007fd4

08015c18 <_isatty_r>:
 8015c18:	b538      	push	{r3, r4, r5, lr}
 8015c1a:	4d06      	ldr	r5, [pc, #24]	@ (8015c34 <_isatty_r+0x1c>)
 8015c1c:	2300      	movs	r3, #0
 8015c1e:	4604      	mov	r4, r0
 8015c20:	4608      	mov	r0, r1
 8015c22:	602b      	str	r3, [r5, #0]
 8015c24:	f7ea ffd8 	bl	8000bd8 <_isatty>
 8015c28:	1c43      	adds	r3, r0, #1
 8015c2a:	d102      	bne.n	8015c32 <_isatty_r+0x1a>
 8015c2c:	682b      	ldr	r3, [r5, #0]
 8015c2e:	b103      	cbz	r3, 8015c32 <_isatty_r+0x1a>
 8015c30:	6023      	str	r3, [r4, #0]
 8015c32:	bd38      	pop	{r3, r4, r5, pc}
 8015c34:	24007fd4 	.word	0x24007fd4

08015c38 <_kill_r>:
 8015c38:	b538      	push	{r3, r4, r5, lr}
 8015c3a:	4d07      	ldr	r5, [pc, #28]	@ (8015c58 <_kill_r+0x20>)
 8015c3c:	2300      	movs	r3, #0
 8015c3e:	4604      	mov	r4, r0
 8015c40:	4608      	mov	r0, r1
 8015c42:	4611      	mov	r1, r2
 8015c44:	602b      	str	r3, [r5, #0]
 8015c46:	f7ea ff55 	bl	8000af4 <_kill>
 8015c4a:	1c43      	adds	r3, r0, #1
 8015c4c:	d102      	bne.n	8015c54 <_kill_r+0x1c>
 8015c4e:	682b      	ldr	r3, [r5, #0]
 8015c50:	b103      	cbz	r3, 8015c54 <_kill_r+0x1c>
 8015c52:	6023      	str	r3, [r4, #0]
 8015c54:	bd38      	pop	{r3, r4, r5, pc}
 8015c56:	bf00      	nop
 8015c58:	24007fd4 	.word	0x24007fd4

08015c5c <_getpid_r>:
 8015c5c:	f7ea bf42 	b.w	8000ae4 <_getpid>

08015c60 <_init>:
 8015c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015c62:	bf00      	nop
 8015c64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015c66:	bc08      	pop	{r3}
 8015c68:	469e      	mov	lr, r3
 8015c6a:	4770      	bx	lr

08015c6c <_fini>:
 8015c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015c6e:	bf00      	nop
 8015c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015c72:	bc08      	pop	{r3}
 8015c74:	469e      	mov	lr, r3
 8015c76:	4770      	bx	lr
