
VisiTune.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000e4d8  080001bc  080001bc  000011bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00013970  0800e694  0800e694  0000f694  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08022004  08022004  00024034  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08022004  08022004  00023004  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0802200c  0802200c  00024034  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0802200c  0802200c  0002300c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08022010  08022010  00023010  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000034  20040000  08022014  00024000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0004f810  20040034  08022048  00024034  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2008f844  08022048  00024844  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00024034  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002ab67  00000000  00000000  00024064  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005177  00000000  00000000  0004ebcb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001d68  00000000  00000000  00053d48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015ed  00000000  00000000  00055ab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002f99c  00000000  00000000  0005709d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00026126  00000000  00000000  00086a39  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00121723  00000000  00000000  000acb5f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000b8  00000000  00000000  001ce282  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007c54  00000000  00000000  001ce33c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005c  00000000  00000000  001d5f90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    0000303b  00000000  00000000  001d5fec  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 000000c8  00000000  00000000  001d9027  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	@ (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	@ (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20040034 	.word	0x20040034
 80001d8:	00000000 	.word	0x00000000
 80001dc:	0800e67c 	.word	0x0800e67c

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	@ (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	@ (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	@ (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20040038 	.word	0x20040038
 80001f8:	0800e67c 	.word	0x0800e67c

080001fc <__aeabi_drsub>:
 80001fc:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000200:	e002      	b.n	8000208 <__adddf3>
 8000202:	bf00      	nop

08000204 <__aeabi_dsub>:
 8000204:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000208 <__adddf3>:
 8000208:	b530      	push	{r4, r5, lr}
 800020a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800020e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000212:	ea94 0f05 	teq	r4, r5
 8000216:	bf08      	it	eq
 8000218:	ea90 0f02 	teqeq	r0, r2
 800021c:	bf1f      	itttt	ne
 800021e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000222:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000226:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800022a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800022e:	f000 80e2 	beq.w	80003f6 <__adddf3+0x1ee>
 8000232:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000236:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800023a:	bfb8      	it	lt
 800023c:	426d      	neglt	r5, r5
 800023e:	dd0c      	ble.n	800025a <__adddf3+0x52>
 8000240:	442c      	add	r4, r5
 8000242:	ea80 0202 	eor.w	r2, r0, r2
 8000246:	ea81 0303 	eor.w	r3, r1, r3
 800024a:	ea82 0000 	eor.w	r0, r2, r0
 800024e:	ea83 0101 	eor.w	r1, r3, r1
 8000252:	ea80 0202 	eor.w	r2, r0, r2
 8000256:	ea81 0303 	eor.w	r3, r1, r3
 800025a:	2d36      	cmp	r5, #54	@ 0x36
 800025c:	bf88      	it	hi
 800025e:	bd30      	pophi	{r4, r5, pc}
 8000260:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000264:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000268:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 800026c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000270:	d002      	beq.n	8000278 <__adddf3+0x70>
 8000272:	4240      	negs	r0, r0
 8000274:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000278:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 800027c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000280:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000284:	d002      	beq.n	800028c <__adddf3+0x84>
 8000286:	4252      	negs	r2, r2
 8000288:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800028c:	ea94 0f05 	teq	r4, r5
 8000290:	f000 80a7 	beq.w	80003e2 <__adddf3+0x1da>
 8000294:	f1a4 0401 	sub.w	r4, r4, #1
 8000298:	f1d5 0e20 	rsbs	lr, r5, #32
 800029c:	db0d      	blt.n	80002ba <__adddf3+0xb2>
 800029e:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002a2:	fa22 f205 	lsr.w	r2, r2, r5
 80002a6:	1880      	adds	r0, r0, r2
 80002a8:	f141 0100 	adc.w	r1, r1, #0
 80002ac:	fa03 f20e 	lsl.w	r2, r3, lr
 80002b0:	1880      	adds	r0, r0, r2
 80002b2:	fa43 f305 	asr.w	r3, r3, r5
 80002b6:	4159      	adcs	r1, r3
 80002b8:	e00e      	b.n	80002d8 <__adddf3+0xd0>
 80002ba:	f1a5 0520 	sub.w	r5, r5, #32
 80002be:	f10e 0e20 	add.w	lr, lr, #32
 80002c2:	2a01      	cmp	r2, #1
 80002c4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002c8:	bf28      	it	cs
 80002ca:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002ce:	fa43 f305 	asr.w	r3, r3, r5
 80002d2:	18c0      	adds	r0, r0, r3
 80002d4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80002dc:	d507      	bpl.n	80002ee <__adddf3+0xe6>
 80002de:	f04f 0e00 	mov.w	lr, #0
 80002e2:	f1dc 0c00 	rsbs	ip, ip, #0
 80002e6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002ea:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ee:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80002f2:	d31b      	bcc.n	800032c <__adddf3+0x124>
 80002f4:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80002f8:	d30c      	bcc.n	8000314 <__adddf3+0x10c>
 80002fa:	0849      	lsrs	r1, r1, #1
 80002fc:	ea5f 0030 	movs.w	r0, r0, rrx
 8000300:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000304:	f104 0401 	add.w	r4, r4, #1
 8000308:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800030c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000310:	f080 809a 	bcs.w	8000448 <__adddf3+0x240>
 8000314:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000318:	bf08      	it	eq
 800031a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800031e:	f150 0000 	adcs.w	r0, r0, #0
 8000322:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000326:	ea41 0105 	orr.w	r1, r1, r5
 800032a:	bd30      	pop	{r4, r5, pc}
 800032c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000330:	4140      	adcs	r0, r0
 8000332:	eb41 0101 	adc.w	r1, r1, r1
 8000336:	3c01      	subs	r4, #1
 8000338:	bf28      	it	cs
 800033a:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 800033e:	d2e9      	bcs.n	8000314 <__adddf3+0x10c>
 8000340:	f091 0f00 	teq	r1, #0
 8000344:	bf04      	itt	eq
 8000346:	4601      	moveq	r1, r0
 8000348:	2000      	moveq	r0, #0
 800034a:	fab1 f381 	clz	r3, r1
 800034e:	bf08      	it	eq
 8000350:	3320      	addeq	r3, #32
 8000352:	f1a3 030b 	sub.w	r3, r3, #11
 8000356:	f1b3 0220 	subs.w	r2, r3, #32
 800035a:	da0c      	bge.n	8000376 <__adddf3+0x16e>
 800035c:	320c      	adds	r2, #12
 800035e:	dd08      	ble.n	8000372 <__adddf3+0x16a>
 8000360:	f102 0c14 	add.w	ip, r2, #20
 8000364:	f1c2 020c 	rsb	r2, r2, #12
 8000368:	fa01 f00c 	lsl.w	r0, r1, ip
 800036c:	fa21 f102 	lsr.w	r1, r1, r2
 8000370:	e00c      	b.n	800038c <__adddf3+0x184>
 8000372:	f102 0214 	add.w	r2, r2, #20
 8000376:	bfd8      	it	le
 8000378:	f1c2 0c20 	rsble	ip, r2, #32
 800037c:	fa01 f102 	lsl.w	r1, r1, r2
 8000380:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000384:	bfdc      	itt	le
 8000386:	ea41 010c 	orrle.w	r1, r1, ip
 800038a:	4090      	lslle	r0, r2
 800038c:	1ae4      	subs	r4, r4, r3
 800038e:	bfa2      	ittt	ge
 8000390:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000394:	4329      	orrge	r1, r5
 8000396:	bd30      	popge	{r4, r5, pc}
 8000398:	ea6f 0404 	mvn.w	r4, r4
 800039c:	3c1f      	subs	r4, #31
 800039e:	da1c      	bge.n	80003da <__adddf3+0x1d2>
 80003a0:	340c      	adds	r4, #12
 80003a2:	dc0e      	bgt.n	80003c2 <__adddf3+0x1ba>
 80003a4:	f104 0414 	add.w	r4, r4, #20
 80003a8:	f1c4 0220 	rsb	r2, r4, #32
 80003ac:	fa20 f004 	lsr.w	r0, r0, r4
 80003b0:	fa01 f302 	lsl.w	r3, r1, r2
 80003b4:	ea40 0003 	orr.w	r0, r0, r3
 80003b8:	fa21 f304 	lsr.w	r3, r1, r4
 80003bc:	ea45 0103 	orr.w	r1, r5, r3
 80003c0:	bd30      	pop	{r4, r5, pc}
 80003c2:	f1c4 040c 	rsb	r4, r4, #12
 80003c6:	f1c4 0220 	rsb	r2, r4, #32
 80003ca:	fa20 f002 	lsr.w	r0, r0, r2
 80003ce:	fa01 f304 	lsl.w	r3, r1, r4
 80003d2:	ea40 0003 	orr.w	r0, r0, r3
 80003d6:	4629      	mov	r1, r5
 80003d8:	bd30      	pop	{r4, r5, pc}
 80003da:	fa21 f004 	lsr.w	r0, r1, r4
 80003de:	4629      	mov	r1, r5
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	f094 0f00 	teq	r4, #0
 80003e6:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80003ea:	bf06      	itte	eq
 80003ec:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80003f0:	3401      	addeq	r4, #1
 80003f2:	3d01      	subne	r5, #1
 80003f4:	e74e      	b.n	8000294 <__adddf3+0x8c>
 80003f6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003fa:	bf18      	it	ne
 80003fc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000400:	d029      	beq.n	8000456 <__adddf3+0x24e>
 8000402:	ea94 0f05 	teq	r4, r5
 8000406:	bf08      	it	eq
 8000408:	ea90 0f02 	teqeq	r0, r2
 800040c:	d005      	beq.n	800041a <__adddf3+0x212>
 800040e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000412:	bf04      	itt	eq
 8000414:	4619      	moveq	r1, r3
 8000416:	4610      	moveq	r0, r2
 8000418:	bd30      	pop	{r4, r5, pc}
 800041a:	ea91 0f03 	teq	r1, r3
 800041e:	bf1e      	ittt	ne
 8000420:	2100      	movne	r1, #0
 8000422:	2000      	movne	r0, #0
 8000424:	bd30      	popne	{r4, r5, pc}
 8000426:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800042a:	d105      	bne.n	8000438 <__adddf3+0x230>
 800042c:	0040      	lsls	r0, r0, #1
 800042e:	4149      	adcs	r1, r1
 8000430:	bf28      	it	cs
 8000432:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 8000436:	bd30      	pop	{r4, r5, pc}
 8000438:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 800043c:	bf3c      	itt	cc
 800043e:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000442:	bd30      	popcc	{r4, r5, pc}
 8000444:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000448:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 800044c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000450:	f04f 0000 	mov.w	r0, #0
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800045a:	bf1a      	itte	ne
 800045c:	4619      	movne	r1, r3
 800045e:	4610      	movne	r0, r2
 8000460:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000464:	bf1c      	itt	ne
 8000466:	460b      	movne	r3, r1
 8000468:	4602      	movne	r2, r0
 800046a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800046e:	bf06      	itte	eq
 8000470:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000474:	ea91 0f03 	teqeq	r1, r3
 8000478:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	bf00      	nop

08000480 <__aeabi_ui2d>:
 8000480:	f090 0f00 	teq	r0, #0
 8000484:	bf04      	itt	eq
 8000486:	2100      	moveq	r1, #0
 8000488:	4770      	bxeq	lr
 800048a:	b530      	push	{r4, r5, lr}
 800048c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000490:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000494:	f04f 0500 	mov.w	r5, #0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e750      	b.n	8000340 <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_i2d>:
 80004a0:	f090 0f00 	teq	r0, #0
 80004a4:	bf04      	itt	eq
 80004a6:	2100      	moveq	r1, #0
 80004a8:	4770      	bxeq	lr
 80004aa:	b530      	push	{r4, r5, lr}
 80004ac:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004b0:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004b4:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004b8:	bf48      	it	mi
 80004ba:	4240      	negmi	r0, r0
 80004bc:	f04f 0100 	mov.w	r1, #0
 80004c0:	e73e      	b.n	8000340 <__adddf3+0x138>
 80004c2:	bf00      	nop

080004c4 <__aeabi_f2d>:
 80004c4:	0042      	lsls	r2, r0, #1
 80004c6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004ca:	ea4f 0131 	mov.w	r1, r1, rrx
 80004ce:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004d2:	bf1f      	itttt	ne
 80004d4:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80004d8:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80004dc:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80004e0:	4770      	bxne	lr
 80004e2:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80004e6:	bf08      	it	eq
 80004e8:	4770      	bxeq	lr
 80004ea:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80004ee:	bf04      	itt	eq
 80004f0:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80004f4:	4770      	bxeq	lr
 80004f6:	b530      	push	{r4, r5, lr}
 80004f8:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80004fc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000500:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000504:	e71c      	b.n	8000340 <__adddf3+0x138>
 8000506:	bf00      	nop

08000508 <__aeabi_ul2d>:
 8000508:	ea50 0201 	orrs.w	r2, r0, r1
 800050c:	bf08      	it	eq
 800050e:	4770      	bxeq	lr
 8000510:	b530      	push	{r4, r5, lr}
 8000512:	f04f 0500 	mov.w	r5, #0
 8000516:	e00a      	b.n	800052e <__aeabi_l2d+0x16>

08000518 <__aeabi_l2d>:
 8000518:	ea50 0201 	orrs.w	r2, r0, r1
 800051c:	bf08      	it	eq
 800051e:	4770      	bxeq	lr
 8000520:	b530      	push	{r4, r5, lr}
 8000522:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000526:	d502      	bpl.n	800052e <__aeabi_l2d+0x16>
 8000528:	4240      	negs	r0, r0
 800052a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800052e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000532:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000536:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800053a:	f43f aed8 	beq.w	80002ee <__adddf3+0xe6>
 800053e:	f04f 0203 	mov.w	r2, #3
 8000542:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000546:	bf18      	it	ne
 8000548:	3203      	addne	r2, #3
 800054a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800054e:	bf18      	it	ne
 8000550:	3203      	addne	r2, #3
 8000552:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000556:	f1c2 0320 	rsb	r3, r2, #32
 800055a:	fa00 fc03 	lsl.w	ip, r0, r3
 800055e:	fa20 f002 	lsr.w	r0, r0, r2
 8000562:	fa01 fe03 	lsl.w	lr, r1, r3
 8000566:	ea40 000e 	orr.w	r0, r0, lr
 800056a:	fa21 f102 	lsr.w	r1, r1, r2
 800056e:	4414      	add	r4, r2
 8000570:	e6bd      	b.n	80002ee <__adddf3+0xe6>
 8000572:	bf00      	nop

08000574 <__aeabi_dmul>:
 8000574:	b570      	push	{r4, r5, r6, lr}
 8000576:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800057a:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800057e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000582:	bf1d      	ittte	ne
 8000584:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000588:	ea94 0f0c 	teqne	r4, ip
 800058c:	ea95 0f0c 	teqne	r5, ip
 8000590:	f000 f8de 	bleq	8000750 <__aeabi_dmul+0x1dc>
 8000594:	442c      	add	r4, r5
 8000596:	ea81 0603 	eor.w	r6, r1, r3
 800059a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800059e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005a2:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005a6:	bf18      	it	ne
 80005a8:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005b4:	d038      	beq.n	8000628 <__aeabi_dmul+0xb4>
 80005b6:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ba:	f04f 0500 	mov.w	r5, #0
 80005be:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005c2:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005c6:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005ca:	f04f 0600 	mov.w	r6, #0
 80005ce:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005d2:	f09c 0f00 	teq	ip, #0
 80005d6:	bf18      	it	ne
 80005d8:	f04e 0e01 	orrne.w	lr, lr, #1
 80005dc:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80005e0:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80005e4:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80005e8:	d204      	bcs.n	80005f4 <__aeabi_dmul+0x80>
 80005ea:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ee:	416d      	adcs	r5, r5
 80005f0:	eb46 0606 	adc.w	r6, r6, r6
 80005f4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005f8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005fc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000600:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000604:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000608:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800060c:	bf88      	it	hi
 800060e:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000612:	d81e      	bhi.n	8000652 <__aeabi_dmul+0xde>
 8000614:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000618:	bf08      	it	eq
 800061a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800061e:	f150 0000 	adcs.w	r0, r0, #0
 8000622:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000626:	bd70      	pop	{r4, r5, r6, pc}
 8000628:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 800062c:	ea46 0101 	orr.w	r1, r6, r1
 8000630:	ea40 0002 	orr.w	r0, r0, r2
 8000634:	ea81 0103 	eor.w	r1, r1, r3
 8000638:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 800063c:	bfc2      	ittt	gt
 800063e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000642:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000646:	bd70      	popgt	{r4, r5, r6, pc}
 8000648:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800064c:	f04f 0e00 	mov.w	lr, #0
 8000650:	3c01      	subs	r4, #1
 8000652:	f300 80ab 	bgt.w	80007ac <__aeabi_dmul+0x238>
 8000656:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800065a:	bfde      	ittt	le
 800065c:	2000      	movle	r0, #0
 800065e:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000662:	bd70      	pople	{r4, r5, r6, pc}
 8000664:	f1c4 0400 	rsb	r4, r4, #0
 8000668:	3c20      	subs	r4, #32
 800066a:	da35      	bge.n	80006d8 <__aeabi_dmul+0x164>
 800066c:	340c      	adds	r4, #12
 800066e:	dc1b      	bgt.n	80006a8 <__aeabi_dmul+0x134>
 8000670:	f104 0414 	add.w	r4, r4, #20
 8000674:	f1c4 0520 	rsb	r5, r4, #32
 8000678:	fa00 f305 	lsl.w	r3, r0, r5
 800067c:	fa20 f004 	lsr.w	r0, r0, r4
 8000680:	fa01 f205 	lsl.w	r2, r1, r5
 8000684:	ea40 0002 	orr.w	r0, r0, r2
 8000688:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 800068c:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	fa21 f604 	lsr.w	r6, r1, r4
 8000698:	eb42 0106 	adc.w	r1, r2, r6
 800069c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006a0:	bf08      	it	eq
 80006a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a6:	bd70      	pop	{r4, r5, r6, pc}
 80006a8:	f1c4 040c 	rsb	r4, r4, #12
 80006ac:	f1c4 0520 	rsb	r5, r4, #32
 80006b0:	fa00 f304 	lsl.w	r3, r0, r4
 80006b4:	fa20 f005 	lsr.w	r0, r0, r5
 80006b8:	fa01 f204 	lsl.w	r2, r1, r4
 80006bc:	ea40 0002 	orr.w	r0, r0, r2
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	f141 0100 	adc.w	r1, r1, #0
 80006cc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d0:	bf08      	it	eq
 80006d2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d6:	bd70      	pop	{r4, r5, r6, pc}
 80006d8:	f1c4 0520 	rsb	r5, r4, #32
 80006dc:	fa00 f205 	lsl.w	r2, r0, r5
 80006e0:	ea4e 0e02 	orr.w	lr, lr, r2
 80006e4:	fa20 f304 	lsr.w	r3, r0, r4
 80006e8:	fa01 f205 	lsl.w	r2, r1, r5
 80006ec:	ea43 0302 	orr.w	r3, r3, r2
 80006f0:	fa21 f004 	lsr.w	r0, r1, r4
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	fa21 f204 	lsr.w	r2, r1, r4
 80006fc:	ea20 0002 	bic.w	r0, r0, r2
 8000700:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000704:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000708:	bf08      	it	eq
 800070a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070e:	bd70      	pop	{r4, r5, r6, pc}
 8000710:	f094 0f00 	teq	r4, #0
 8000714:	d10f      	bne.n	8000736 <__aeabi_dmul+0x1c2>
 8000716:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800071a:	0040      	lsls	r0, r0, #1
 800071c:	eb41 0101 	adc.w	r1, r1, r1
 8000720:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000724:	bf08      	it	eq
 8000726:	3c01      	subeq	r4, #1
 8000728:	d0f7      	beq.n	800071a <__aeabi_dmul+0x1a6>
 800072a:	ea41 0106 	orr.w	r1, r1, r6
 800072e:	f095 0f00 	teq	r5, #0
 8000732:	bf18      	it	ne
 8000734:	4770      	bxne	lr
 8000736:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800073a:	0052      	lsls	r2, r2, #1
 800073c:	eb43 0303 	adc.w	r3, r3, r3
 8000740:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000744:	bf08      	it	eq
 8000746:	3d01      	subeq	r5, #1
 8000748:	d0f7      	beq.n	800073a <__aeabi_dmul+0x1c6>
 800074a:	ea43 0306 	orr.w	r3, r3, r6
 800074e:	4770      	bx	lr
 8000750:	ea94 0f0c 	teq	r4, ip
 8000754:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000758:	bf18      	it	ne
 800075a:	ea95 0f0c 	teqne	r5, ip
 800075e:	d00c      	beq.n	800077a <__aeabi_dmul+0x206>
 8000760:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000764:	bf18      	it	ne
 8000766:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800076a:	d1d1      	bne.n	8000710 <__aeabi_dmul+0x19c>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	f04f 0000 	mov.w	r0, #0
 8000778:	bd70      	pop	{r4, r5, r6, pc}
 800077a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800077e:	bf06      	itte	eq
 8000780:	4610      	moveq	r0, r2
 8000782:	4619      	moveq	r1, r3
 8000784:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000788:	d019      	beq.n	80007be <__aeabi_dmul+0x24a>
 800078a:	ea94 0f0c 	teq	r4, ip
 800078e:	d102      	bne.n	8000796 <__aeabi_dmul+0x222>
 8000790:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000794:	d113      	bne.n	80007be <__aeabi_dmul+0x24a>
 8000796:	ea95 0f0c 	teq	r5, ip
 800079a:	d105      	bne.n	80007a8 <__aeabi_dmul+0x234>
 800079c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007a0:	bf1c      	itt	ne
 80007a2:	4610      	movne	r0, r2
 80007a4:	4619      	movne	r1, r3
 80007a6:	d10a      	bne.n	80007be <__aeabi_dmul+0x24a>
 80007a8:	ea81 0103 	eor.w	r1, r1, r3
 80007ac:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b0:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007b4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007b8:	f04f 0000 	mov.w	r0, #0
 80007bc:	bd70      	pop	{r4, r5, r6, pc}
 80007be:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007c2:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007c6:	bd70      	pop	{r4, r5, r6, pc}

080007c8 <__aeabi_ddiv>:
 80007c8:	b570      	push	{r4, r5, r6, lr}
 80007ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80007ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80007d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007d6:	bf1d      	ittte	ne
 80007d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007dc:	ea94 0f0c 	teqne	r4, ip
 80007e0:	ea95 0f0c 	teqne	r5, ip
 80007e4:	f000 f8a7 	bleq	8000936 <__aeabi_ddiv+0x16e>
 80007e8:	eba4 0405 	sub.w	r4, r4, r5
 80007ec:	ea81 0e03 	eor.w	lr, r1, r3
 80007f0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007f4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007f8:	f000 8088 	beq.w	800090c <__aeabi_ddiv+0x144>
 80007fc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000800:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000804:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000808:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 800080c:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000810:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000814:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000818:	ea4f 2600 	mov.w	r6, r0, lsl #8
 800081c:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000820:	429d      	cmp	r5, r3
 8000822:	bf08      	it	eq
 8000824:	4296      	cmpeq	r6, r2
 8000826:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800082a:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 800082e:	d202      	bcs.n	8000836 <__aeabi_ddiv+0x6e>
 8000830:	085b      	lsrs	r3, r3, #1
 8000832:	ea4f 0232 	mov.w	r2, r2, rrx
 8000836:	1ab6      	subs	r6, r6, r2
 8000838:	eb65 0503 	sbc.w	r5, r5, r3
 800083c:	085b      	lsrs	r3, r3, #1
 800083e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000842:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 8000846:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800084a:	ebb6 0e02 	subs.w	lr, r6, r2
 800084e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000852:	bf22      	ittt	cs
 8000854:	1ab6      	subcs	r6, r6, r2
 8000856:	4675      	movcs	r5, lr
 8000858:	ea40 000c 	orrcs.w	r0, r0, ip
 800085c:	085b      	lsrs	r3, r3, #1
 800085e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000862:	ebb6 0e02 	subs.w	lr, r6, r2
 8000866:	eb75 0e03 	sbcs.w	lr, r5, r3
 800086a:	bf22      	ittt	cs
 800086c:	1ab6      	subcs	r6, r6, r2
 800086e:	4675      	movcs	r5, lr
 8000870:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000874:	085b      	lsrs	r3, r3, #1
 8000876:	ea4f 0232 	mov.w	r2, r2, rrx
 800087a:	ebb6 0e02 	subs.w	lr, r6, r2
 800087e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000882:	bf22      	ittt	cs
 8000884:	1ab6      	subcs	r6, r6, r2
 8000886:	4675      	movcs	r5, lr
 8000888:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 800088c:	085b      	lsrs	r3, r3, #1
 800088e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000892:	ebb6 0e02 	subs.w	lr, r6, r2
 8000896:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089a:	bf22      	ittt	cs
 800089c:	1ab6      	subcs	r6, r6, r2
 800089e:	4675      	movcs	r5, lr
 80008a0:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008a4:	ea55 0e06 	orrs.w	lr, r5, r6
 80008a8:	d018      	beq.n	80008dc <__aeabi_ddiv+0x114>
 80008aa:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008ae:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008b2:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008b6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ba:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008be:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008c2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008c6:	d1c0      	bne.n	800084a <__aeabi_ddiv+0x82>
 80008c8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008cc:	d10b      	bne.n	80008e6 <__aeabi_ddiv+0x11e>
 80008ce:	ea41 0100 	orr.w	r1, r1, r0
 80008d2:	f04f 0000 	mov.w	r0, #0
 80008d6:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80008da:	e7b6      	b.n	800084a <__aeabi_ddiv+0x82>
 80008dc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80008e0:	bf04      	itt	eq
 80008e2:	4301      	orreq	r1, r0
 80008e4:	2000      	moveq	r0, #0
 80008e6:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80008ea:	bf88      	it	hi
 80008ec:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80008f0:	f63f aeaf 	bhi.w	8000652 <__aeabi_dmul+0xde>
 80008f4:	ebb5 0c03 	subs.w	ip, r5, r3
 80008f8:	bf04      	itt	eq
 80008fa:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008fe:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000902:	f150 0000 	adcs.w	r0, r0, #0
 8000906:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800090a:	bd70      	pop	{r4, r5, r6, pc}
 800090c:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000910:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000914:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000918:	bfc2      	ittt	gt
 800091a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800091e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000922:	bd70      	popgt	{r4, r5, r6, pc}
 8000924:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000928:	f04f 0e00 	mov.w	lr, #0
 800092c:	3c01      	subs	r4, #1
 800092e:	e690      	b.n	8000652 <__aeabi_dmul+0xde>
 8000930:	ea45 0e06 	orr.w	lr, r5, r6
 8000934:	e68d      	b.n	8000652 <__aeabi_dmul+0xde>
 8000936:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800093a:	ea94 0f0c 	teq	r4, ip
 800093e:	bf08      	it	eq
 8000940:	ea95 0f0c 	teqeq	r5, ip
 8000944:	f43f af3b 	beq.w	80007be <__aeabi_dmul+0x24a>
 8000948:	ea94 0f0c 	teq	r4, ip
 800094c:	d10a      	bne.n	8000964 <__aeabi_ddiv+0x19c>
 800094e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000952:	f47f af34 	bne.w	80007be <__aeabi_dmul+0x24a>
 8000956:	ea95 0f0c 	teq	r5, ip
 800095a:	f47f af25 	bne.w	80007a8 <__aeabi_dmul+0x234>
 800095e:	4610      	mov	r0, r2
 8000960:	4619      	mov	r1, r3
 8000962:	e72c      	b.n	80007be <__aeabi_dmul+0x24a>
 8000964:	ea95 0f0c 	teq	r5, ip
 8000968:	d106      	bne.n	8000978 <__aeabi_ddiv+0x1b0>
 800096a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800096e:	f43f aefd 	beq.w	800076c <__aeabi_dmul+0x1f8>
 8000972:	4610      	mov	r0, r2
 8000974:	4619      	mov	r1, r3
 8000976:	e722      	b.n	80007be <__aeabi_dmul+0x24a>
 8000978:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800097c:	bf18      	it	ne
 800097e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000982:	f47f aec5 	bne.w	8000710 <__aeabi_dmul+0x19c>
 8000986:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800098a:	f47f af0d 	bne.w	80007a8 <__aeabi_dmul+0x234>
 800098e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000992:	f47f aeeb 	bne.w	800076c <__aeabi_dmul+0x1f8>
 8000996:	e712      	b.n	80007be <__aeabi_dmul+0x24a>

08000998 <__aeabi_d2f>:
 8000998:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800099c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 80009a0:	bf24      	itt	cs
 80009a2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 80009a6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 80009aa:	d90d      	bls.n	80009c8 <__aeabi_d2f+0x30>
 80009ac:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 80009b0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 80009b4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 80009b8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 80009bc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 80009c0:	bf08      	it	eq
 80009c2:	f020 0001 	biceq.w	r0, r0, #1
 80009c6:	4770      	bx	lr
 80009c8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 80009cc:	d121      	bne.n	8000a12 <__aeabi_d2f+0x7a>
 80009ce:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 80009d2:	bfbc      	itt	lt
 80009d4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 80009d8:	4770      	bxlt	lr
 80009da:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009de:	ea4f 5252 	mov.w	r2, r2, lsr #21
 80009e2:	f1c2 0218 	rsb	r2, r2, #24
 80009e6:	f1c2 0c20 	rsb	ip, r2, #32
 80009ea:	fa10 f30c 	lsls.w	r3, r0, ip
 80009ee:	fa20 f002 	lsr.w	r0, r0, r2
 80009f2:	bf18      	it	ne
 80009f4:	f040 0001 	orrne.w	r0, r0, #1
 80009f8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80009fc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a04:	ea40 000c 	orr.w	r0, r0, ip
 8000a08:	fa23 f302 	lsr.w	r3, r3, r2
 8000a0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000a10:	e7cc      	b.n	80009ac <__aeabi_d2f+0x14>
 8000a12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000a16:	d107      	bne.n	8000a28 <__aeabi_d2f+0x90>
 8000a18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000a1c:	bf1e      	ittt	ne
 8000a1e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000a22:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000a26:	4770      	bxne	lr
 8000a28:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000a2c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000a30:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000a34:	4770      	bx	lr
 8000a36:	bf00      	nop

08000a38 <__aeabi_uldivmod>:
 8000a38:	b953      	cbnz	r3, 8000a50 <__aeabi_uldivmod+0x18>
 8000a3a:	b94a      	cbnz	r2, 8000a50 <__aeabi_uldivmod+0x18>
 8000a3c:	2900      	cmp	r1, #0
 8000a3e:	bf08      	it	eq
 8000a40:	2800      	cmpeq	r0, #0
 8000a42:	bf1c      	itt	ne
 8000a44:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000a48:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000a4c:	f000 b988 	b.w	8000d60 <__aeabi_idiv0>
 8000a50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000a54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000a58:	f000 f806 	bl	8000a68 <__udivmoddi4>
 8000a5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000a60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000a64:	b004      	add	sp, #16
 8000a66:	4770      	bx	lr

08000a68 <__udivmoddi4>:
 8000a68:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000a6c:	9d08      	ldr	r5, [sp, #32]
 8000a6e:	468e      	mov	lr, r1
 8000a70:	4604      	mov	r4, r0
 8000a72:	4688      	mov	r8, r1
 8000a74:	2b00      	cmp	r3, #0
 8000a76:	d14a      	bne.n	8000b0e <__udivmoddi4+0xa6>
 8000a78:	428a      	cmp	r2, r1
 8000a7a:	4617      	mov	r7, r2
 8000a7c:	d962      	bls.n	8000b44 <__udivmoddi4+0xdc>
 8000a7e:	fab2 f682 	clz	r6, r2
 8000a82:	b14e      	cbz	r6, 8000a98 <__udivmoddi4+0x30>
 8000a84:	f1c6 0320 	rsb	r3, r6, #32
 8000a88:	fa01 f806 	lsl.w	r8, r1, r6
 8000a8c:	fa20 f303 	lsr.w	r3, r0, r3
 8000a90:	40b7      	lsls	r7, r6
 8000a92:	ea43 0808 	orr.w	r8, r3, r8
 8000a96:	40b4      	lsls	r4, r6
 8000a98:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a9c:	fa1f fc87 	uxth.w	ip, r7
 8000aa0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000aa4:	0c23      	lsrs	r3, r4, #16
 8000aa6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000aaa:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000aae:	fb01 f20c 	mul.w	r2, r1, ip
 8000ab2:	429a      	cmp	r2, r3
 8000ab4:	d909      	bls.n	8000aca <__udivmoddi4+0x62>
 8000ab6:	18fb      	adds	r3, r7, r3
 8000ab8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000abc:	f080 80ea 	bcs.w	8000c94 <__udivmoddi4+0x22c>
 8000ac0:	429a      	cmp	r2, r3
 8000ac2:	f240 80e7 	bls.w	8000c94 <__udivmoddi4+0x22c>
 8000ac6:	3902      	subs	r1, #2
 8000ac8:	443b      	add	r3, r7
 8000aca:	1a9a      	subs	r2, r3, r2
 8000acc:	b2a3      	uxth	r3, r4
 8000ace:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ad2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ad6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000ada:	fb00 fc0c 	mul.w	ip, r0, ip
 8000ade:	459c      	cmp	ip, r3
 8000ae0:	d909      	bls.n	8000af6 <__udivmoddi4+0x8e>
 8000ae2:	18fb      	adds	r3, r7, r3
 8000ae4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000ae8:	f080 80d6 	bcs.w	8000c98 <__udivmoddi4+0x230>
 8000aec:	459c      	cmp	ip, r3
 8000aee:	f240 80d3 	bls.w	8000c98 <__udivmoddi4+0x230>
 8000af2:	443b      	add	r3, r7
 8000af4:	3802      	subs	r0, #2
 8000af6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000afa:	eba3 030c 	sub.w	r3, r3, ip
 8000afe:	2100      	movs	r1, #0
 8000b00:	b11d      	cbz	r5, 8000b0a <__udivmoddi4+0xa2>
 8000b02:	40f3      	lsrs	r3, r6
 8000b04:	2200      	movs	r2, #0
 8000b06:	e9c5 3200 	strd	r3, r2, [r5]
 8000b0a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b0e:	428b      	cmp	r3, r1
 8000b10:	d905      	bls.n	8000b1e <__udivmoddi4+0xb6>
 8000b12:	b10d      	cbz	r5, 8000b18 <__udivmoddi4+0xb0>
 8000b14:	e9c5 0100 	strd	r0, r1, [r5]
 8000b18:	2100      	movs	r1, #0
 8000b1a:	4608      	mov	r0, r1
 8000b1c:	e7f5      	b.n	8000b0a <__udivmoddi4+0xa2>
 8000b1e:	fab3 f183 	clz	r1, r3
 8000b22:	2900      	cmp	r1, #0
 8000b24:	d146      	bne.n	8000bb4 <__udivmoddi4+0x14c>
 8000b26:	4573      	cmp	r3, lr
 8000b28:	d302      	bcc.n	8000b30 <__udivmoddi4+0xc8>
 8000b2a:	4282      	cmp	r2, r0
 8000b2c:	f200 8105 	bhi.w	8000d3a <__udivmoddi4+0x2d2>
 8000b30:	1a84      	subs	r4, r0, r2
 8000b32:	eb6e 0203 	sbc.w	r2, lr, r3
 8000b36:	2001      	movs	r0, #1
 8000b38:	4690      	mov	r8, r2
 8000b3a:	2d00      	cmp	r5, #0
 8000b3c:	d0e5      	beq.n	8000b0a <__udivmoddi4+0xa2>
 8000b3e:	e9c5 4800 	strd	r4, r8, [r5]
 8000b42:	e7e2      	b.n	8000b0a <__udivmoddi4+0xa2>
 8000b44:	2a00      	cmp	r2, #0
 8000b46:	f000 8090 	beq.w	8000c6a <__udivmoddi4+0x202>
 8000b4a:	fab2 f682 	clz	r6, r2
 8000b4e:	2e00      	cmp	r6, #0
 8000b50:	f040 80a4 	bne.w	8000c9c <__udivmoddi4+0x234>
 8000b54:	1a8a      	subs	r2, r1, r2
 8000b56:	0c03      	lsrs	r3, r0, #16
 8000b58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b5c:	b280      	uxth	r0, r0
 8000b5e:	b2bc      	uxth	r4, r7
 8000b60:	2101      	movs	r1, #1
 8000b62:	fbb2 fcfe 	udiv	ip, r2, lr
 8000b66:	fb0e 221c 	mls	r2, lr, ip, r2
 8000b6a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b6e:	fb04 f20c 	mul.w	r2, r4, ip
 8000b72:	429a      	cmp	r2, r3
 8000b74:	d907      	bls.n	8000b86 <__udivmoddi4+0x11e>
 8000b76:	18fb      	adds	r3, r7, r3
 8000b78:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000b7c:	d202      	bcs.n	8000b84 <__udivmoddi4+0x11c>
 8000b7e:	429a      	cmp	r2, r3
 8000b80:	f200 80e0 	bhi.w	8000d44 <__udivmoddi4+0x2dc>
 8000b84:	46c4      	mov	ip, r8
 8000b86:	1a9b      	subs	r3, r3, r2
 8000b88:	fbb3 f2fe 	udiv	r2, r3, lr
 8000b8c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000b90:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000b94:	fb02 f404 	mul.w	r4, r2, r4
 8000b98:	429c      	cmp	r4, r3
 8000b9a:	d907      	bls.n	8000bac <__udivmoddi4+0x144>
 8000b9c:	18fb      	adds	r3, r7, r3
 8000b9e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000ba2:	d202      	bcs.n	8000baa <__udivmoddi4+0x142>
 8000ba4:	429c      	cmp	r4, r3
 8000ba6:	f200 80ca 	bhi.w	8000d3e <__udivmoddi4+0x2d6>
 8000baa:	4602      	mov	r2, r0
 8000bac:	1b1b      	subs	r3, r3, r4
 8000bae:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000bb2:	e7a5      	b.n	8000b00 <__udivmoddi4+0x98>
 8000bb4:	f1c1 0620 	rsb	r6, r1, #32
 8000bb8:	408b      	lsls	r3, r1
 8000bba:	fa22 f706 	lsr.w	r7, r2, r6
 8000bbe:	431f      	orrs	r7, r3
 8000bc0:	fa0e f401 	lsl.w	r4, lr, r1
 8000bc4:	fa20 f306 	lsr.w	r3, r0, r6
 8000bc8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000bcc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000bd0:	4323      	orrs	r3, r4
 8000bd2:	fa00 f801 	lsl.w	r8, r0, r1
 8000bd6:	fa1f fc87 	uxth.w	ip, r7
 8000bda:	fbbe f0f9 	udiv	r0, lr, r9
 8000bde:	0c1c      	lsrs	r4, r3, #16
 8000be0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000be4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000be8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000bec:	45a6      	cmp	lr, r4
 8000bee:	fa02 f201 	lsl.w	r2, r2, r1
 8000bf2:	d909      	bls.n	8000c08 <__udivmoddi4+0x1a0>
 8000bf4:	193c      	adds	r4, r7, r4
 8000bf6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000bfa:	f080 809c 	bcs.w	8000d36 <__udivmoddi4+0x2ce>
 8000bfe:	45a6      	cmp	lr, r4
 8000c00:	f240 8099 	bls.w	8000d36 <__udivmoddi4+0x2ce>
 8000c04:	3802      	subs	r0, #2
 8000c06:	443c      	add	r4, r7
 8000c08:	eba4 040e 	sub.w	r4, r4, lr
 8000c0c:	fa1f fe83 	uxth.w	lr, r3
 8000c10:	fbb4 f3f9 	udiv	r3, r4, r9
 8000c14:	fb09 4413 	mls	r4, r9, r3, r4
 8000c18:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000c1c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000c20:	45a4      	cmp	ip, r4
 8000c22:	d908      	bls.n	8000c36 <__udivmoddi4+0x1ce>
 8000c24:	193c      	adds	r4, r7, r4
 8000c26:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000c2a:	f080 8082 	bcs.w	8000d32 <__udivmoddi4+0x2ca>
 8000c2e:	45a4      	cmp	ip, r4
 8000c30:	d97f      	bls.n	8000d32 <__udivmoddi4+0x2ca>
 8000c32:	3b02      	subs	r3, #2
 8000c34:	443c      	add	r4, r7
 8000c36:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000c3a:	eba4 040c 	sub.w	r4, r4, ip
 8000c3e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000c42:	4564      	cmp	r4, ip
 8000c44:	4673      	mov	r3, lr
 8000c46:	46e1      	mov	r9, ip
 8000c48:	d362      	bcc.n	8000d10 <__udivmoddi4+0x2a8>
 8000c4a:	d05f      	beq.n	8000d0c <__udivmoddi4+0x2a4>
 8000c4c:	b15d      	cbz	r5, 8000c66 <__udivmoddi4+0x1fe>
 8000c4e:	ebb8 0203 	subs.w	r2, r8, r3
 8000c52:	eb64 0409 	sbc.w	r4, r4, r9
 8000c56:	fa04 f606 	lsl.w	r6, r4, r6
 8000c5a:	fa22 f301 	lsr.w	r3, r2, r1
 8000c5e:	431e      	orrs	r6, r3
 8000c60:	40cc      	lsrs	r4, r1
 8000c62:	e9c5 6400 	strd	r6, r4, [r5]
 8000c66:	2100      	movs	r1, #0
 8000c68:	e74f      	b.n	8000b0a <__udivmoddi4+0xa2>
 8000c6a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000c6e:	0c01      	lsrs	r1, r0, #16
 8000c70:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000c74:	b280      	uxth	r0, r0
 8000c76:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000c7a:	463b      	mov	r3, r7
 8000c7c:	4638      	mov	r0, r7
 8000c7e:	463c      	mov	r4, r7
 8000c80:	46b8      	mov	r8, r7
 8000c82:	46be      	mov	lr, r7
 8000c84:	2620      	movs	r6, #32
 8000c86:	fbb1 f1f7 	udiv	r1, r1, r7
 8000c8a:	eba2 0208 	sub.w	r2, r2, r8
 8000c8e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000c92:	e766      	b.n	8000b62 <__udivmoddi4+0xfa>
 8000c94:	4601      	mov	r1, r0
 8000c96:	e718      	b.n	8000aca <__udivmoddi4+0x62>
 8000c98:	4610      	mov	r0, r2
 8000c9a:	e72c      	b.n	8000af6 <__udivmoddi4+0x8e>
 8000c9c:	f1c6 0220 	rsb	r2, r6, #32
 8000ca0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ca4:	40b7      	lsls	r7, r6
 8000ca6:	40b1      	lsls	r1, r6
 8000ca8:	fa20 f202 	lsr.w	r2, r0, r2
 8000cac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cb0:	430a      	orrs	r2, r1
 8000cb2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000cb6:	b2bc      	uxth	r4, r7
 8000cb8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000cbc:	0c11      	lsrs	r1, r2, #16
 8000cbe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000cc2:	fb08 f904 	mul.w	r9, r8, r4
 8000cc6:	40b0      	lsls	r0, r6
 8000cc8:	4589      	cmp	r9, r1
 8000cca:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000cce:	b280      	uxth	r0, r0
 8000cd0:	d93e      	bls.n	8000d50 <__udivmoddi4+0x2e8>
 8000cd2:	1879      	adds	r1, r7, r1
 8000cd4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000cd8:	d201      	bcs.n	8000cde <__udivmoddi4+0x276>
 8000cda:	4589      	cmp	r9, r1
 8000cdc:	d81f      	bhi.n	8000d1e <__udivmoddi4+0x2b6>
 8000cde:	eba1 0109 	sub.w	r1, r1, r9
 8000ce2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ce6:	fb09 f804 	mul.w	r8, r9, r4
 8000cea:	fb0e 1119 	mls	r1, lr, r9, r1
 8000cee:	b292      	uxth	r2, r2
 8000cf0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000cf4:	4542      	cmp	r2, r8
 8000cf6:	d229      	bcs.n	8000d4c <__udivmoddi4+0x2e4>
 8000cf8:	18ba      	adds	r2, r7, r2
 8000cfa:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000cfe:	d2c4      	bcs.n	8000c8a <__udivmoddi4+0x222>
 8000d00:	4542      	cmp	r2, r8
 8000d02:	d2c2      	bcs.n	8000c8a <__udivmoddi4+0x222>
 8000d04:	f1a9 0102 	sub.w	r1, r9, #2
 8000d08:	443a      	add	r2, r7
 8000d0a:	e7be      	b.n	8000c8a <__udivmoddi4+0x222>
 8000d0c:	45f0      	cmp	r8, lr
 8000d0e:	d29d      	bcs.n	8000c4c <__udivmoddi4+0x1e4>
 8000d10:	ebbe 0302 	subs.w	r3, lr, r2
 8000d14:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000d18:	3801      	subs	r0, #1
 8000d1a:	46e1      	mov	r9, ip
 8000d1c:	e796      	b.n	8000c4c <__udivmoddi4+0x1e4>
 8000d1e:	eba7 0909 	sub.w	r9, r7, r9
 8000d22:	4449      	add	r1, r9
 8000d24:	f1a8 0c02 	sub.w	ip, r8, #2
 8000d28:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d2c:	fb09 f804 	mul.w	r8, r9, r4
 8000d30:	e7db      	b.n	8000cea <__udivmoddi4+0x282>
 8000d32:	4673      	mov	r3, lr
 8000d34:	e77f      	b.n	8000c36 <__udivmoddi4+0x1ce>
 8000d36:	4650      	mov	r0, sl
 8000d38:	e766      	b.n	8000c08 <__udivmoddi4+0x1a0>
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e6fd      	b.n	8000b3a <__udivmoddi4+0xd2>
 8000d3e:	443b      	add	r3, r7
 8000d40:	3a02      	subs	r2, #2
 8000d42:	e733      	b.n	8000bac <__udivmoddi4+0x144>
 8000d44:	f1ac 0c02 	sub.w	ip, ip, #2
 8000d48:	443b      	add	r3, r7
 8000d4a:	e71c      	b.n	8000b86 <__udivmoddi4+0x11e>
 8000d4c:	4649      	mov	r1, r9
 8000d4e:	e79c      	b.n	8000c8a <__udivmoddi4+0x222>
 8000d50:	eba1 0109 	sub.w	r1, r1, r9
 8000d54:	46c4      	mov	ip, r8
 8000d56:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d5a:	fb09 f804 	mul.w	r8, r9, r4
 8000d5e:	e7c4      	b.n	8000cea <__udivmoddi4+0x282>

08000d60 <__aeabi_idiv0>:
 8000d60:	4770      	bx	lr
 8000d62:	bf00      	nop

08000d64 <ADC_ReadAll_Polling>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void ADC_ReadAll_Polling(void)
{
 8000d64:	b580      	push	{r7, lr}
 8000d66:	b082      	sub	sp, #8
 8000d68:	af00      	add	r7, sp, #0
  	HAL_ADC_Start(&hadc1);
 8000d6a:	4810      	ldr	r0, [pc, #64]	@ (8000dac <ADC_ReadAll_Polling+0x48>)
 8000d6c:	f002 ff4a 	bl	8003c04 <HAL_ADC_Start>
    for (int i = 0; i < 4; i++)
 8000d70:	2300      	movs	r3, #0
 8000d72:	607b      	str	r3, [r7, #4]
 8000d74:	e012      	b.n	8000d9c <ADC_ReadAll_Polling+0x38>
    {
        if (HAL_ADC_PollForConversion(&hadc1, 5) == HAL_OK)
 8000d76:	2105      	movs	r1, #5
 8000d78:	480c      	ldr	r0, [pc, #48]	@ (8000dac <ADC_ReadAll_Polling+0x48>)
 8000d7a:	f002 ffa6 	bl	8003cca <HAL_ADC_PollForConversion>
 8000d7e:	4603      	mov	r3, r0
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d108      	bne.n	8000d96 <ADC_ReadAll_Polling+0x32>
        {
            adc_buf[i] = HAL_ADC_GetValue(&hadc1);
 8000d84:	4809      	ldr	r0, [pc, #36]	@ (8000dac <ADC_ReadAll_Polling+0x48>)
 8000d86:	f003 f82f 	bl	8003de8 <HAL_ADC_GetValue>
 8000d8a:	4603      	mov	r3, r0
 8000d8c:	b299      	uxth	r1, r3
 8000d8e:	4a08      	ldr	r2, [pc, #32]	@ (8000db0 <ADC_ReadAll_Polling+0x4c>)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for (int i = 0; i < 4; i++)
 8000d96:	687b      	ldr	r3, [r7, #4]
 8000d98:	3301      	adds	r3, #1
 8000d9a:	607b      	str	r3, [r7, #4]
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	2b03      	cmp	r3, #3
 8000da0:	dde9      	ble.n	8000d76 <ADC_ReadAll_Polling+0x12>
        }
    }
}
 8000da2:	bf00      	nop
 8000da4:	bf00      	nop
 8000da6:	3708      	adds	r7, #8
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	20040050 	.word	0x20040050
 8000db0:	20040440 	.word	0x20040440

08000db4 <processFFT>:
void processFFT(const q15_t* in, q15_t* out, uint16_t num_samples) {
 8000db4:	b580      	push	{r7, lr}
 8000db6:	b098      	sub	sp, #96	@ 0x60
 8000db8:	af00      	add	r7, sp, #0
 8000dba:	60f8      	str	r0, [r7, #12]
 8000dbc:	60b9      	str	r1, [r7, #8]
 8000dbe:	4613      	mov	r3, r2
 8000dc0:	80fb      	strh	r3, [r7, #6]
	uint32_t pos = 0;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	65fb      	str	r3, [r7, #92]	@ 0x5c
	while ((pos + FFT_INCREMENT) <= num_samples) {
 8000dc6:	e1ae      	b.n	8001126 <processFFT+0x372>
		for (int i = 0; i < FFT_SIZE; i++) {
 8000dc8:	2300      	movs	r3, #0
 8000dca:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000dcc:	e02d      	b.n	8000e2a <processFFT+0x76>
			float32_t sample = 0.0f;
 8000dce:	f04f 0300 	mov.w	r3, #0
 8000dd2:	657b      	str	r3, [r7, #84]	@ 0x54
		    if (pos + i < num_samples) {
 8000dd4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8000dd6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000dd8:	441a      	add	r2, r3
 8000dda:	88fb      	ldrh	r3, [r7, #6]
 8000ddc:	429a      	cmp	r2, r3
 8000dde:	d211      	bcs.n	8000e04 <processFFT+0x50>
		    	sample = (float32_t)in[pos + i] / 32768.0f;  // q15 â†’ float
 8000de0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8000de2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8000de4:	4413      	add	r3, r2
 8000de6:	005b      	lsls	r3, r3, #1
 8000de8:	68fa      	ldr	r2, [r7, #12]
 8000dea:	4413      	add	r3, r2
 8000dec:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000df0:	ee07 3a90 	vmov	s15, r3
 8000df4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000df8:	eddf 6ab2 	vldr	s13, [pc, #712]	@ 80010c4 <processFFT+0x310>
 8000dfc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000e00:	edc7 7a15 	vstr	s15, [r7, #84]	@ 0x54
		    }
		    fft_in[i] = sample * window[i];
 8000e04:	4ab0      	ldr	r2, [pc, #704]	@ (80010c8 <processFFT+0x314>)
 8000e06:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000e08:	009b      	lsls	r3, r3, #2
 8000e0a:	4413      	add	r3, r2
 8000e0c:	ed93 7a00 	vldr	s14, [r3]
 8000e10:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8000e14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000e18:	4aac      	ldr	r2, [pc, #688]	@ (80010cc <processFFT+0x318>)
 8000e1a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000e1c:	009b      	lsls	r3, r3, #2
 8000e1e:	4413      	add	r3, r2
 8000e20:	edc3 7a00 	vstr	s15, [r3]
		for (int i = 0; i < FFT_SIZE; i++) {
 8000e24:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000e26:	3301      	adds	r3, #1
 8000e28:	65bb      	str	r3, [r7, #88]	@ 0x58
 8000e2a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8000e2c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000e30:	dbcd      	blt.n	8000dce <processFFT+0x1a>
		}

		arm_rfft_fast_f32(&rfft, fft_in, fft_out, 0);
 8000e32:	2300      	movs	r3, #0
 8000e34:	4aa6      	ldr	r2, [pc, #664]	@ (80010d0 <processFFT+0x31c>)
 8000e36:	49a5      	ldr	r1, [pc, #660]	@ (80010cc <processFFT+0x318>)
 8000e38:	48a6      	ldr	r0, [pc, #664]	@ (80010d4 <processFFT+0x320>)
 8000e3a:	f00c fd0b 	bl	800d854 <arm_rfft_fast_f32>

		int low_bin = 40;
 8000e3e:	2328      	movs	r3, #40	@ 0x28
 8000e40:	633b      	str	r3, [r7, #48]	@ 0x30
		int high_bin = 90;
 8000e42:	235a      	movs	r3, #90	@ 0x5a
 8000e44:	62fb      	str	r3, [r7, #44]	@ 0x2c
		//determine lowShelfGain (tied to adc_buf[0]
		uint32_t dial0 = adc_buf[0];
 8000e46:	4ba4      	ldr	r3, [pc, #656]	@ (80010d8 <processFFT+0x324>)
 8000e48:	881b      	ldrh	r3, [r3, #0]
 8000e4a:	653b      	str	r3, [r7, #80]	@ 0x50
		if (dial0 < 15) dial0 = 0;
 8000e4c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000e4e:	2b0e      	cmp	r3, #14
 8000e50:	d801      	bhi.n	8000e56 <processFFT+0xa2>
 8000e52:	2300      	movs	r3, #0
 8000e54:	653b      	str	r3, [r7, #80]	@ 0x50
		if (dial0 > 4000) dial0 = 4000;
 8000e56:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8000e58:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8000e5c:	d902      	bls.n	8000e64 <processFFT+0xb0>
 8000e5e:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8000e62:	653b      	str	r3, [r7, #80]	@ 0x50
		uint32_t dial1 = adc_buf[1];
 8000e64:	4b9c      	ldr	r3, [pc, #624]	@ (80010d8 <processFFT+0x324>)
 8000e66:	885b      	ldrh	r3, [r3, #2]
 8000e68:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (dial1 < 15) dial1 = 0;
 8000e6a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e6c:	2b0e      	cmp	r3, #14
 8000e6e:	d801      	bhi.n	8000e74 <processFFT+0xc0>
 8000e70:	2300      	movs	r3, #0
 8000e72:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (dial1 > 4000) dial1 = 4000;
 8000e74:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000e76:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8000e7a:	d902      	bls.n	8000e82 <processFFT+0xce>
 8000e7c:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8000e80:	64fb      	str	r3, [r7, #76]	@ 0x4c
		float32_t lowShelfGain = (dial0 * 1.0)/2000 * 1.0f;
 8000e82:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 8000e84:	f7ff fafc 	bl	8000480 <__aeabi_ui2d>
 8000e88:	f04f 0200 	mov.w	r2, #0
 8000e8c:	4b93      	ldr	r3, [pc, #588]	@ (80010dc <processFFT+0x328>)
 8000e8e:	f7ff fc9b 	bl	80007c8 <__aeabi_ddiv>
 8000e92:	4602      	mov	r2, r0
 8000e94:	460b      	mov	r3, r1
 8000e96:	4610      	mov	r0, r2
 8000e98:	4619      	mov	r1, r3
 8000e9a:	f7ff fd7d 	bl	8000998 <__aeabi_d2f>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	62bb      	str	r3, [r7, #40]	@ 0x28
		float32_t highShelfGain = (dial1 * 1.0)/2000 * 1.0f;
 8000ea2:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8000ea4:	f7ff faec 	bl	8000480 <__aeabi_ui2d>
 8000ea8:	f04f 0200 	mov.w	r2, #0
 8000eac:	4b8b      	ldr	r3, [pc, #556]	@ (80010dc <processFFT+0x328>)
 8000eae:	f7ff fc8b 	bl	80007c8 <__aeabi_ddiv>
 8000eb2:	4602      	mov	r2, r0
 8000eb4:	460b      	mov	r3, r1
 8000eb6:	4610      	mov	r0, r2
 8000eb8:	4619      	mov	r1, r3
 8000eba:	f7ff fd6d 	bl	8000998 <__aeabi_d2f>
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	627b      	str	r3, [r7, #36]	@ 0x24

		for (int b = 0; b < low_bin; b++) {
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000ec6:	e046      	b.n	8000f56 <processFFT+0x1a2>
			float32_t t = (float)b / (float)low_bin; // 0..1
 8000ec8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000eca:	ee07 3a90 	vmov	s15, r3
 8000ece:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000ed2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000ed4:	ee07 3a90 	vmov	s15, r3
 8000ed8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000edc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000ee0:	edc7 7a06 	vstr	s15, [r7, #24]
			float32_t weight = lowShelfGain + (1.0f - lowShelfGain) * t;
 8000ee4:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000ee8:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 8000eec:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000ef0:	edd7 7a06 	vldr	s15, [r7, #24]
 8000ef4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ef8:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 8000efc:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f00:	edc7 7a05 	vstr	s15, [r7, #20]
			fft_out[b*2] *= weight;
 8000f04:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f06:	005b      	lsls	r3, r3, #1
 8000f08:	4a71      	ldr	r2, [pc, #452]	@ (80010d0 <processFFT+0x31c>)
 8000f0a:	009b      	lsls	r3, r3, #2
 8000f0c:	4413      	add	r3, r2
 8000f0e:	ed93 7a00 	vldr	s14, [r3]
 8000f12:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f14:	005b      	lsls	r3, r3, #1
 8000f16:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f1e:	4a6c      	ldr	r2, [pc, #432]	@ (80010d0 <processFFT+0x31c>)
 8000f20:	009b      	lsls	r3, r3, #2
 8000f22:	4413      	add	r3, r2
 8000f24:	edc3 7a00 	vstr	s15, [r3]
			fft_out[b*2+1] *= weight;
 8000f28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f2a:	005b      	lsls	r3, r3, #1
 8000f2c:	3301      	adds	r3, #1
 8000f2e:	4a68      	ldr	r2, [pc, #416]	@ (80010d0 <processFFT+0x31c>)
 8000f30:	009b      	lsls	r3, r3, #2
 8000f32:	4413      	add	r3, r2
 8000f34:	ed93 7a00 	vldr	s14, [r3]
 8000f38:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f3a:	005b      	lsls	r3, r3, #1
 8000f3c:	3301      	adds	r3, #1
 8000f3e:	edd7 7a05 	vldr	s15, [r7, #20]
 8000f42:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f46:	4a62      	ldr	r2, [pc, #392]	@ (80010d0 <processFFT+0x31c>)
 8000f48:	009b      	lsls	r3, r3, #2
 8000f4a:	4413      	add	r3, r2
 8000f4c:	edc3 7a00 	vstr	s15, [r3]
		for (int b = 0; b < low_bin; b++) {
 8000f50:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8000f52:	3301      	adds	r3, #1
 8000f54:	64bb      	str	r3, [r7, #72]	@ 0x48
 8000f56:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8000f58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f5a:	429a      	cmp	r2, r3
 8000f5c:	dbb4      	blt.n	8000ec8 <processFFT+0x114>
		}

		for (int b = low_bin; b < high_bin; b++) {
 8000f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f60:	647b      	str	r3, [r7, #68]	@ 0x44
 8000f62:	e046      	b.n	8000ff2 <processFFT+0x23e>
//			float32_t t = (float)(b - high_bin) / (float)((300 - high_bin) - 1); // 0..1
//			float32_t weight = 1.0f + (highShelfGain - 1.0f) * t;
			float32_t t = (float)b / (float)low_bin; // 0..1
 8000f64:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000f66:	ee07 3a90 	vmov	s15, r3
 8000f6a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f70:	ee07 3a90 	vmov	s15, r3
 8000f74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000f78:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8000f7c:	edc7 7a08 	vstr	s15, [r7, #32]
			float32_t weight = highShelfGain + (1.0f - highShelfGain) * t;
 8000f80:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8000f84:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8000f88:	ee37 7a67 	vsub.f32	s14, s14, s15
 8000f8c:	edd7 7a08 	vldr	s15, [r7, #32]
 8000f90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000f94:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8000f98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000f9c:	edc7 7a07 	vstr	s15, [r7, #28]
			fft_out[b*2] *= weight;
 8000fa0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000fa2:	005b      	lsls	r3, r3, #1
 8000fa4:	4a4a      	ldr	r2, [pc, #296]	@ (80010d0 <processFFT+0x31c>)
 8000fa6:	009b      	lsls	r3, r3, #2
 8000fa8:	4413      	add	r3, r2
 8000faa:	ed93 7a00 	vldr	s14, [r3]
 8000fae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000fb0:	005b      	lsls	r3, r3, #1
 8000fb2:	edd7 7a07 	vldr	s15, [r7, #28]
 8000fb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fba:	4a45      	ldr	r2, [pc, #276]	@ (80010d0 <processFFT+0x31c>)
 8000fbc:	009b      	lsls	r3, r3, #2
 8000fbe:	4413      	add	r3, r2
 8000fc0:	edc3 7a00 	vstr	s15, [r3]
			fft_out[b*2+1] *= weight;
 8000fc4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000fc6:	005b      	lsls	r3, r3, #1
 8000fc8:	3301      	adds	r3, #1
 8000fca:	4a41      	ldr	r2, [pc, #260]	@ (80010d0 <processFFT+0x31c>)
 8000fcc:	009b      	lsls	r3, r3, #2
 8000fce:	4413      	add	r3, r2
 8000fd0:	ed93 7a00 	vldr	s14, [r3]
 8000fd4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000fd6:	005b      	lsls	r3, r3, #1
 8000fd8:	3301      	adds	r3, #1
 8000fda:	edd7 7a07 	vldr	s15, [r7, #28]
 8000fde:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fe2:	4a3b      	ldr	r2, [pc, #236]	@ (80010d0 <processFFT+0x31c>)
 8000fe4:	009b      	lsls	r3, r3, #2
 8000fe6:	4413      	add	r3, r2
 8000fe8:	edc3 7a00 	vstr	s15, [r3]
		for (int b = low_bin; b < high_bin; b++) {
 8000fec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8000fee:	3301      	adds	r3, #1
 8000ff0:	647b      	str	r3, [r7, #68]	@ 0x44
 8000ff2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8000ff4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000ff6:	429a      	cmp	r2, r3
 8000ff8:	dbb4      	blt.n	8000f64 <processFFT+0x1b0>
		}

		arm_rfft_fast_f32(&rfft, fft_out, fft_in, 1);
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	4a33      	ldr	r2, [pc, #204]	@ (80010cc <processFFT+0x318>)
 8000ffe:	4934      	ldr	r1, [pc, #208]	@ (80010d0 <processFFT+0x31c>)
 8001000:	4834      	ldr	r0, [pc, #208]	@ (80010d4 <processFFT+0x320>)
 8001002:	f00c fc27 	bl	800d854 <arm_rfft_fast_f32>

		//don't get this
		for (int i = 0; i < FFT_INCREMENT; i++) {
 8001006:	2300      	movs	r3, #0
 8001008:	643b      	str	r3, [r7, #64]	@ 0x40
 800100a:	e016      	b.n	800103a <processFFT+0x286>
			fft_in[i] += overlap[i];
 800100c:	4a2f      	ldr	r2, [pc, #188]	@ (80010cc <processFFT+0x318>)
 800100e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001010:	009b      	lsls	r3, r3, #2
 8001012:	4413      	add	r3, r2
 8001014:	ed93 7a00 	vldr	s14, [r3]
 8001018:	4a31      	ldr	r2, [pc, #196]	@ (80010e0 <processFFT+0x32c>)
 800101a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800101c:	009b      	lsls	r3, r3, #2
 800101e:	4413      	add	r3, r2
 8001020:	edd3 7a00 	vldr	s15, [r3]
 8001024:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001028:	4a28      	ldr	r2, [pc, #160]	@ (80010cc <processFFT+0x318>)
 800102a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800102c:	009b      	lsls	r3, r3, #2
 800102e:	4413      	add	r3, r2
 8001030:	edc3 7a00 	vstr	s15, [r3]
		for (int i = 0; i < FFT_INCREMENT; i++) {
 8001034:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001036:	3301      	adds	r3, #1
 8001038:	643b      	str	r3, [r7, #64]	@ 0x40
 800103a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800103c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001040:	dbe4      	blt.n	800100c <processFFT+0x258>
		}
		//end don't get this

		for (int i = 0; i < FFT_INCREMENT && pos + i < num_samples; i++) {
 8001042:	2300      	movs	r3, #0
 8001044:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001046:	e030      	b.n	80010aa <processFFT+0x2f6>
			float32_t x = fft_in[i];
 8001048:	4a20      	ldr	r2, [pc, #128]	@ (80010cc <processFFT+0x318>)
 800104a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800104c:	009b      	lsls	r3, r3, #2
 800104e:	4413      	add	r3, r2
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	63bb      	str	r3, [r7, #56]	@ 0x38
			if (x > 0.8f) x = 0.8f; //used to be 1.0
 8001054:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001058:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80010e4 <processFFT+0x330>
 800105c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001060:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001064:	dd01      	ble.n	800106a <processFFT+0x2b6>
 8001066:	4b20      	ldr	r3, [pc, #128]	@ (80010e8 <processFFT+0x334>)
 8001068:	63bb      	str	r3, [r7, #56]	@ 0x38
			if (x < -0.8f) x = -0.8f; //same
 800106a:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800106e:	ed9f 7a1f 	vldr	s14, [pc, #124]	@ 80010ec <processFFT+0x338>
 8001072:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800107a:	d501      	bpl.n	8001080 <processFFT+0x2cc>
 800107c:	4b1c      	ldr	r3, [pc, #112]	@ (80010f0 <processFFT+0x33c>)
 800107e:	63bb      	str	r3, [r7, #56]	@ 0x38
			out[pos + i] = (int16_t)(x * 32767.0f);
 8001080:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 8001084:	ed9f 7a1b 	vldr	s14, [pc, #108]	@ 80010f4 <processFFT+0x340>
 8001088:	ee67 7a87 	vmul.f32	s15, s15, s14
 800108c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800108e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001090:	4413      	add	r3, r2
 8001092:	005b      	lsls	r3, r3, #1
 8001094:	68ba      	ldr	r2, [r7, #8]
 8001096:	4413      	add	r3, r2
 8001098:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800109c:	ee17 2a90 	vmov	r2, s15
 80010a0:	b212      	sxth	r2, r2
 80010a2:	801a      	strh	r2, [r3, #0]
		for (int i = 0; i < FFT_INCREMENT && pos + i < num_samples; i++) {
 80010a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010a6:	3301      	adds	r3, #1
 80010a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80010aa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80010ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80010b0:	da05      	bge.n	80010be <processFFT+0x30a>
 80010b2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80010b4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80010b6:	441a      	add	r2, r3
 80010b8:	88fb      	ldrh	r3, [r7, #6]
 80010ba:	429a      	cmp	r2, r3
 80010bc:	d3c4      	bcc.n	8001048 <processFFT+0x294>
		}

		for (int i = 0; i < FFT_INCREMENT; ++i) {
 80010be:	2300      	movs	r3, #0
 80010c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80010c2:	e028      	b.n	8001116 <processFFT+0x362>
 80010c4:	47000000 	.word	0x47000000
 80010c8:	2008e7dc 	.word	0x2008e7dc
 80010cc:	2008bfdc 	.word	0x2008bfdc
 80010d0:	2008cfdc 	.word	0x2008cfdc
 80010d4:	2008f7dc 	.word	0x2008f7dc
 80010d8:	20040440 	.word	0x20040440
 80010dc:	409f4000 	.word	0x409f4000
 80010e0:	2008dfdc 	.word	0x2008dfdc
 80010e4:	3f4ccccd 	.word	0x3f4ccccd
 80010e8:	3f4ccccd 	.word	0x3f4ccccd
 80010ec:	bf4ccccd 	.word	0xbf4ccccd
 80010f0:	bf4ccccd 	.word	0xbf4ccccd
 80010f4:	46fffe00 	.word	0x46fffe00
			overlap[i] = fft_in[i+FFT_INCREMENT];
 80010f8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80010fa:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 80010fe:	4a10      	ldr	r2, [pc, #64]	@ (8001140 <processFFT+0x38c>)
 8001100:	009b      	lsls	r3, r3, #2
 8001102:	4413      	add	r3, r2
 8001104:	681a      	ldr	r2, [r3, #0]
 8001106:	490f      	ldr	r1, [pc, #60]	@ (8001144 <processFFT+0x390>)
 8001108:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800110a:	009b      	lsls	r3, r3, #2
 800110c:	440b      	add	r3, r1
 800110e:	601a      	str	r2, [r3, #0]
		for (int i = 0; i < FFT_INCREMENT; ++i) {
 8001110:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001112:	3301      	adds	r3, #1
 8001114:	637b      	str	r3, [r7, #52]	@ 0x34
 8001116:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001118:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800111c:	dbec      	blt.n	80010f8 <processFFT+0x344>
		}

		pos += FFT_INCREMENT;
 800111e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001120:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 8001124:	65fb      	str	r3, [r7, #92]	@ 0x5c
	while ((pos + FFT_INCREMENT) <= num_samples) {
 8001126:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001128:	f503 7200 	add.w	r2, r3, #512	@ 0x200
 800112c:	88fb      	ldrh	r3, [r7, #6]
 800112e:	429a      	cmp	r2, r3
 8001130:	f67f ae4a 	bls.w	8000dc8 <processFFT+0x14>
	}
}
 8001134:	bf00      	nop
 8001136:	bf00      	nop
 8001138:	3760      	adds	r7, #96	@ 0x60
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	2008bfdc 	.word	0x2008bfdc
 8001144:	2008dfdc 	.word	0x2008dfdc

08001148 <read_keypad>:

char read_keypad() {
 8001148:	b590      	push	{r4, r7, lr}
 800114a:	b095      	sub	sp, #84	@ 0x54
 800114c:	af00      	add	r7, sp, #0
	// Row pins
	GPIO_TypeDef* ROW_PORT[4] = {Row_1_GPIO_Port, Row_2_GPIO_Port, Row_3_GPIO_Port, Row_4_GPIO_Port};
 800114e:	4b4a      	ldr	r3, [pc, #296]	@ (8001278 <read_keypad+0x130>)
 8001150:	f107 0434 	add.w	r4, r7, #52	@ 0x34
 8001154:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001156:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint16_t      ROW_PIN[4]  = {Row_1_Pin,       Row_2_Pin,       Row_3_Pin,       Row_4_Pin};
 800115a:	4a48      	ldr	r2, [pc, #288]	@ (800127c <read_keypad+0x134>)
 800115c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001160:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001164:	e883 0003 	stmia.w	r3, {r0, r1}

	// Col pins
	GPIO_TypeDef* COL_PORT[4] = {Col_1_GPIO_Port, Col_2_GPIO_Port, Col_3_GPIO_Port, Col_4_GPIO_Port};
 8001168:	4b45      	ldr	r3, [pc, #276]	@ (8001280 <read_keypad+0x138>)
 800116a:	f107 041c 	add.w	r4, r7, #28
 800116e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001170:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	uint16_t     COL_PIN[4]  = {Col_1_Pin,       Col_2_Pin,       Col_3_Pin,       Col_4_Pin};
 8001174:	4a43      	ldr	r2, [pc, #268]	@ (8001284 <read_keypad+0x13c>)
 8001176:	f107 0314 	add.w	r3, r7, #20
 800117a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800117e:	e883 0003 	stmia.w	r3, {r0, r1}

	// Key map (customize to your keypad)
	char KEY_MAP[4][4] =
 8001182:	4b41      	ldr	r3, [pc, #260]	@ (8001288 <read_keypad+0x140>)
 8001184:	1d3c      	adds	r4, r7, #4
 8001186:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001188:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		{'4','5','6','B'},
		{'7','8','9','C'},
		{'*','0','#','D'}
	};

	for (int c = 0; c < 4; c++)
 800118c:	2300      	movs	r3, #0
 800118e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001190:	e069      	b.n	8001266 <read_keypad+0x11e>
	{
		// Drive all columns HIGH
		for (int i = 0; i < 4; i++)
 8001192:	2300      	movs	r3, #0
 8001194:	64bb      	str	r3, [r7, #72]	@ 0x48
 8001196:	e012      	b.n	80011be <read_keypad+0x76>
			HAL_GPIO_WritePin(COL_PORT[i], COL_PIN[i], GPIO_PIN_SET);
 8001198:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800119a:	009b      	lsls	r3, r3, #2
 800119c:	3350      	adds	r3, #80	@ 0x50
 800119e:	443b      	add	r3, r7
 80011a0:	f853 0c34 	ldr.w	r0, [r3, #-52]
 80011a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80011a6:	005b      	lsls	r3, r3, #1
 80011a8:	3350      	adds	r3, #80	@ 0x50
 80011aa:	443b      	add	r3, r7
 80011ac:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 80011b0:	2201      	movs	r2, #1
 80011b2:	4619      	mov	r1, r3
 80011b4:	f004 fea2 	bl	8005efc <HAL_GPIO_WritePin>
		for (int i = 0; i < 4; i++)
 80011b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80011ba:	3301      	adds	r3, #1
 80011bc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80011be:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80011c0:	2b03      	cmp	r3, #3
 80011c2:	dde9      	ble.n	8001198 <read_keypad+0x50>

		// Drive only this column LOW
		HAL_GPIO_WritePin(COL_PORT[c], COL_PIN[c], GPIO_PIN_RESET);
 80011c4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011c6:	009b      	lsls	r3, r3, #2
 80011c8:	3350      	adds	r3, #80	@ 0x50
 80011ca:	443b      	add	r3, r7
 80011cc:	f853 0c34 	ldr.w	r0, [r3, #-52]
 80011d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80011d2:	005b      	lsls	r3, r3, #1
 80011d4:	3350      	adds	r3, #80	@ 0x50
 80011d6:	443b      	add	r3, r7
 80011d8:	f833 3c3c 	ldrh.w	r3, [r3, #-60]
 80011dc:	2200      	movs	r2, #0
 80011de:	4619      	mov	r1, r3
 80011e0:	f004 fe8c 	bl	8005efc <HAL_GPIO_WritePin>

		HAL_Delay(1); // settle time
 80011e4:	2001      	movs	r0, #1
 80011e6:	f002 f98f 	bl	8003508 <HAL_Delay>

		// Read each row
		for (int r = 0; r < 4; r++)
 80011ea:	2300      	movs	r3, #0
 80011ec:	647b      	str	r3, [r7, #68]	@ 0x44
 80011ee:	e034      	b.n	800125a <read_keypad+0x112>
		{
			if (HAL_GPIO_ReadPin(ROW_PORT[r], ROW_PIN[r]) == GPIO_PIN_RESET)
 80011f0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80011f2:	009b      	lsls	r3, r3, #2
 80011f4:	3350      	adds	r3, #80	@ 0x50
 80011f6:	443b      	add	r3, r7
 80011f8:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 80011fc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80011fe:	005b      	lsls	r3, r3, #1
 8001200:	3350      	adds	r3, #80	@ 0x50
 8001202:	443b      	add	r3, r7
 8001204:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8001208:	4619      	mov	r1, r3
 800120a:	4610      	mov	r0, r2
 800120c:	f004 fe5e 	bl	8005ecc <HAL_GPIO_ReadPin>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d11e      	bne.n	8001254 <read_keypad+0x10c>
			{
				HAL_Delay(20);   // debounce
 8001216:	2014      	movs	r0, #20
 8001218:	f002 f976 	bl	8003508 <HAL_Delay>
				if (HAL_GPIO_ReadPin(ROW_PORT[r], ROW_PIN[r]) == GPIO_PIN_RESET)
 800121c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	3350      	adds	r3, #80	@ 0x50
 8001222:	443b      	add	r3, r7
 8001224:	f853 2c1c 	ldr.w	r2, [r3, #-28]
 8001228:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800122a:	005b      	lsls	r3, r3, #1
 800122c:	3350      	adds	r3, #80	@ 0x50
 800122e:	443b      	add	r3, r7
 8001230:	f833 3c24 	ldrh.w	r3, [r3, #-36]
 8001234:	4619      	mov	r1, r3
 8001236:	4610      	mov	r0, r2
 8001238:	f004 fe48 	bl	8005ecc <HAL_GPIO_ReadPin>
 800123c:	4603      	mov	r3, r0
 800123e:	2b00      	cmp	r3, #0
 8001240:	d108      	bne.n	8001254 <read_keypad+0x10c>
					return KEY_MAP[r][c];
 8001242:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001244:	009b      	lsls	r3, r3, #2
 8001246:	3350      	adds	r3, #80	@ 0x50
 8001248:	19da      	adds	r2, r3, r7
 800124a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800124c:	4413      	add	r3, r2
 800124e:	3b4c      	subs	r3, #76	@ 0x4c
 8001250:	781b      	ldrb	r3, [r3, #0]
 8001252:	e00c      	b.n	800126e <read_keypad+0x126>
		for (int r = 0; r < 4; r++)
 8001254:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001256:	3301      	adds	r3, #1
 8001258:	647b      	str	r3, [r7, #68]	@ 0x44
 800125a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800125c:	2b03      	cmp	r3, #3
 800125e:	ddc7      	ble.n	80011f0 <read_keypad+0xa8>
	for (int c = 0; c < 4; c++)
 8001260:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001262:	3301      	adds	r3, #1
 8001264:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8001266:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001268:	2b03      	cmp	r3, #3
 800126a:	dd92      	ble.n	8001192 <read_keypad+0x4a>
			}
		}
	}

	return 0;
 800126c:	2300      	movs	r3, #0
}
 800126e:	4618      	mov	r0, r3
 8001270:	3754      	adds	r7, #84	@ 0x54
 8001272:	46bd      	mov	sp, r7
 8001274:	bd90      	pop	{r4, r7, pc}
 8001276:	bf00      	nop
 8001278:	0800e694 	.word	0x0800e694
 800127c:	0800e6a4 	.word	0x0800e6a4
 8001280:	0800e6ac 	.word	0x0800e6ac
 8001284:	0800e6bc 	.word	0x0800e6bc
 8001288:	0800e6c4 	.word	0x0800e6c4

0800128c <protocol_soft_reset>:


static void protocol_soft_reset(void)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001290:	b672      	cpsid	i
}
 8001292:	bf00      	nop
	__disable_irq();
	HAL_UART_AbortReceive(&hlpuart1);
 8001294:	4814      	ldr	r0, [pc, #80]	@ (80012e8 <protocol_soft_reset+0x5c>)
 8001296:	f007 fd3d 	bl	8008d14 <HAL_UART_AbortReceive>
	g_uart_rx.state       = RX_STATE_WAIT_PREFIX;
 800129a:	4b14      	ldr	r3, [pc, #80]	@ (80012ec <protocol_soft_reset+0x60>)
 800129c:	2200      	movs	r2, #0
 800129e:	701a      	strb	r2, [r3, #0]
	g_uart_rx.payload_len = 0;
 80012a0:	4b12      	ldr	r3, [pc, #72]	@ (80012ec <protocol_soft_reset+0x60>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	825a      	strh	r2, [r3, #18]
	g_uart_rx.payload_dst = NULL;
 80012a6:	4b11      	ldr	r3, [pc, #68]	@ (80012ec <protocol_soft_reset+0x60>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	615a      	str	r2, [r3, #20]

	image_pkt_ready = 0;
 80012ac:	4b10      	ldr	r3, [pc, #64]	@ (80012f0 <protocol_soft_reset+0x64>)
 80012ae:	2200      	movs	r2, #0
 80012b0:	701a      	strb	r2, [r3, #0]
	image_pkt_len   = 0;
 80012b2:	4b10      	ldr	r3, [pc, #64]	@ (80012f4 <protocol_soft_reset+0x68>)
 80012b4:	2200      	movs	r2, #0
 80012b6:	801a      	strh	r2, [r3, #0]
	audio_pkt_ready = 0;
 80012b8:	4b0f      	ldr	r3, [pc, #60]	@ (80012f8 <protocol_soft_reset+0x6c>)
 80012ba:	2200      	movs	r2, #0
 80012bc:	701a      	strb	r2, [r3, #0]
	audio_pkt_len   = 0;
 80012be:	4b0f      	ldr	r3, [pc, #60]	@ (80012fc <protocol_soft_reset+0x70>)
 80012c0:	2200      	movs	r2, #0
 80012c2:	801a      	strh	r2, [r3, #0]

	half0_free = 1;
 80012c4:	4b0e      	ldr	r3, [pc, #56]	@ (8001300 <protocol_soft_reset+0x74>)
 80012c6:	2201      	movs	r2, #1
 80012c8:	701a      	strb	r2, [r3, #0]
	half1_free = 1;
 80012ca:	4b0e      	ldr	r3, [pc, #56]	@ (8001304 <protocol_soft_reset+0x78>)
 80012cc:	2201      	movs	r2, #1
 80012ce:	701a      	strb	r2, [r3, #0]
	audio_stream_active = 0;
 80012d0:	4b0d      	ldr	r3, [pc, #52]	@ (8001308 <protocol_soft_reset+0x7c>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	701a      	strb	r2, [r3, #0]
	audio_prime_count   = 0;  // NEW: reset priming
 80012d6:	4b0d      	ldr	r3, [pc, #52]	@ (800130c <protocol_soft_reset+0x80>)
 80012d8:	2200      	movs	r2, #0
 80012da:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80012dc:	b662      	cpsie	i
}
 80012de:	bf00      	nop
	__enable_irq();

	uart_start_header_rx();
 80012e0:	f001 f81e 	bl	8002320 <uart_start_header_rx>
}
 80012e4:	bf00      	nop
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	2004018c 	.word	0x2004018c
 80012ec:	2004bfcc 	.word	0x2004bfcc
 80012f0:	2007bfc6 	.word	0x2007bfc6
 80012f4:	2007bfc8 	.word	0x2007bfc8
 80012f8:	2007bfca 	.word	0x2007bfca
 80012fc:	2007bfcc 	.word	0x2007bfcc
 8001300:	20040008 	.word	0x20040008
 8001304:	20040009 	.word	0x20040009
 8001308:	2007bfce 	.word	0x2007bfce
 800130c:	2007bfd0 	.word	0x2007bfd0

08001310 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b098      	sub	sp, #96	@ 0x60
 8001314:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001316:	f002 f882 	bl	800341e <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800131a:	f000 fad9 	bl	80018d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800131e:	f000 fd9b 	bl	8001e58 <MX_GPIO_Init>
  MX_DMA_Init();
 8001322:	f000 fd57 	bl	8001dd4 <MX_DMA_Init>
  MX_SPI1_Init();
 8001326:	f000 fc39 	bl	8001b9c <MX_SPI1_Init>
  MX_TIM1_Init();
 800132a:	f000 fcb3 	bl	8001c94 <MX_TIM1_Init>
  MX_LPUART1_UART_Init();
 800132e:	f000 fbe7 	bl	8001b00 <MX_LPUART1_UART_Init>
  MX_DAC1_Init();
 8001332:	f000 fbb1 	bl	8001a98 <MX_DAC1_Init>
  MX_TIM2_Init();
 8001336:	f000 fcff 	bl	8001d38 <MX_TIM2_Init>
  MX_ADC1_Init();
 800133a:	f000 fb19 	bl	8001970 <MX_ADC1_Init>
  MX_FATFS_Init();
 800133e:	f009 f95d 	bl	800a5fc <MX_FATFS_Init>
  MX_SPI2_Init();
 8001342:	f000 fc69 	bl	8001c18 <MX_SPI2_Init>
//  tft_init();
//  tft_fill_rect(0, 0, 480, 320, 0xAAAA);
  // HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET); // LED ON

  // Start the ADC reads for the potentiometers and sliders
  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 8001346:	217f      	movs	r1, #127	@ 0x7f
 8001348:	4894      	ldr	r0, [pc, #592]	@ (800159c <main+0x28c>)
 800134a:	f003 fc3b 	bl	8004bc4 <HAL_ADCEx_Calibration_Start>

  // Receieve the header from UART
  uart_start_header_rx();
 800134e:	f000 ffe7 	bl	8002320 <uart_start_header_rx>

  /* Start TIM2 (48 kHz trigger) */
  HAL_TIM_Base_Start(&htim2);
 8001352:	4893      	ldr	r0, [pc, #588]	@ (80015a0 <main+0x290>)
 8001354:	f007 f8ba 	bl	80084cc <HAL_TIM_Base_Start>

  /* Init DAC circular buffer to mid-scale (silence) */
  for (uint32_t i = 0; i < DAC_BUF_SAMPLES; ++i) {
 8001358:	2300      	movs	r3, #0
 800135a:	657b      	str	r3, [r7, #84]	@ 0x54
 800135c:	e008      	b.n	8001370 <main+0x60>
      dac_buf[i] = 2048; // mid-scale for 12-bit
 800135e:	4a91      	ldr	r2, [pc, #580]	@ (80015a4 <main+0x294>)
 8001360:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001362:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001366:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
  for (uint32_t i = 0; i < DAC_BUF_SAMPLES; ++i) {
 800136a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800136c:	3301      	adds	r3, #1
 800136e:	657b      	str	r3, [r7, #84]	@ 0x54
 8001370:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001372:	f64f 72f3 	movw	r2, #65523	@ 0xfff3
 8001376:	4293      	cmp	r3, r2
 8001378:	d9f1      	bls.n	800135e <main+0x4e>

  /* Do NOT start DAC DMA here.
   * We'll start it after we've "primed" the buffer with at least
   * two good audio packets of a new stream.
   */
  dac_running       = 0;
 800137a:	4b8b      	ldr	r3, [pc, #556]	@ (80015a8 <main+0x298>)
 800137c:	2200      	movs	r2, #0
 800137e:	701a      	strb	r2, [r3, #0]
  audio_prime_count = 0;
 8001380:	4b8a      	ldr	r3, [pc, #552]	@ (80015ac <main+0x29c>)
 8001382:	2200      	movs	r2, #0
 8001384:	701a      	strb	r2, [r3, #0]
  audio_stream_active = 0;
 8001386:	4b8a      	ldr	r3, [pc, #552]	@ (80015b0 <main+0x2a0>)
 8001388:	2200      	movs	r2, #0
 800138a:	701a      	strb	r2, [r3, #0]

  //INIT FIR
  arm_rfft_fast_init_f32(&rfft, FFT_SIZE);
 800138c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001390:	4888      	ldr	r0, [pc, #544]	@ (80015b4 <main+0x2a4>)
 8001392:	f00c f97b 	bl	800d68c <arm_rfft_fast_init_f32>
  for (int i = 0; i < FFT_SIZE; i++) {
 8001396:	2300      	movs	r3, #0
 8001398:	653b      	str	r3, [r7, #80]	@ 0x50
 800139a:	e023      	b.n	80013e4 <main+0xd4>
      window[i] = 0.5f - 0.5f * arm_cos_f32((2 * PI * i) / (FFT_SIZE - 1));
 800139c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800139e:	ee07 3a90 	vmov	s15, r3
 80013a2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013a6:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 80015b8 <main+0x2a8>
 80013aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013ae:	eddf 6a83 	vldr	s13, [pc, #524]	@ 80015bc <main+0x2ac>
 80013b2:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80013b6:	eeb0 0a47 	vmov.f32	s0, s14
 80013ba:	f00c fe29 	bl	800e010 <arm_cos_f32>
 80013be:	eef0 7a40 	vmov.f32	s15, s0
 80013c2:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80013c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013ca:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80013ce:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013d2:	4a7b      	ldr	r2, [pc, #492]	@ (80015c0 <main+0x2b0>)
 80013d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80013d6:	009b      	lsls	r3, r3, #2
 80013d8:	4413      	add	r3, r2
 80013da:	edc3 7a00 	vstr	s15, [r3]
  for (int i = 0; i < FFT_SIZE; i++) {
 80013de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80013e0:	3301      	adds	r3, #1
 80013e2:	653b      	str	r3, [r7, #80]	@ 0x50
 80013e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80013e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80013ea:	dbd7      	blt.n	800139c <main+0x8c>
  }
  memset(overlap, 0, sizeof(overlap));
 80013ec:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80013f0:	2100      	movs	r1, #0
 80013f2:	4874      	ldr	r0, [pc, #464]	@ (80015c4 <main+0x2b4>)
 80013f4:	f00d f916 	bl	800e624 <memset>
//    if (highPassStatus != ARM_MATH_SUCCESS) {
//  	  Error_Handler();
//    }
  //END INIT FIR

  HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED);
 80013f8:	217f      	movs	r1, #127	@ 0x7f
 80013fa:	4868      	ldr	r0, [pc, #416]	@ (800159c <main+0x28c>)
 80013fc:	f003 fbe2 	bl	8004bc4 <HAL_ADCEx_Calibration_Start>
  /* USER CODE BEGIN WHILE */


  while (1)
  {
    keyPress = read_keypad();
 8001400:	f7ff fea2 	bl	8001148 <read_keypad>
 8001404:	4603      	mov	r3, r0
 8001406:	461a      	mov	r2, r3
 8001408:	4b6f      	ldr	r3, [pc, #444]	@ (80015c8 <main+0x2b8>)
 800140a:	701a      	strb	r2, [r3, #0]
	ADC_ReadAll_Polling();
 800140c:	f7ff fcaa 	bl	8000d64 <ADC_ReadAll_Polling>

	if(keyPress == 'A') {
 8001410:	4b6d      	ldr	r3, [pc, #436]	@ (80015c8 <main+0x2b8>)
 8001412:	781b      	ldrb	r3, [r3, #0]
 8001414:	2b41      	cmp	r3, #65	@ 0x41
 8001416:	d105      	bne.n	8001424 <main+0x114>
		read_sound_file("clap.raw", sd_buf, 24000);
 8001418:	f645 52c0 	movw	r2, #24000	@ 0x5dc0
 800141c:	496b      	ldr	r1, [pc, #428]	@ (80015cc <main+0x2bc>)
 800141e:	486c      	ldr	r0, [pc, #432]	@ (80015d0 <main+0x2c0>)
 8001420:	f001 fa04 	bl	800282c <read_sound_file>
	}

	  if (ctrl_pkt_ready) {
 8001424:	4b6b      	ldr	r3, [pc, #428]	@ (80015d4 <main+0x2c4>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	b2db      	uxtb	r3, r3
 800142a:	2b00      	cmp	r3, #0
 800142c:	d048      	beq.n	80014c0 <main+0x1b0>
	          ctrl_pkt_ready = 0;
 800142e:	4b69      	ldr	r3, [pc, #420]	@ (80015d4 <main+0x2c4>)
 8001430:	2200      	movs	r2, #0
 8001432:	701a      	strb	r2, [r3, #0]
	          uint8_t cmd = ctrl_buf[0];
 8001434:	4b68      	ldr	r3, [pc, #416]	@ (80015d8 <main+0x2c8>)
 8001436:	781b      	ldrb	r3, [r3, #0]
 8001438:	77fb      	strb	r3, [r7, #31]

	          if (cmd == CTRL_CMD_AUDIO_STOP) {
 800143a:	7ffb      	ldrb	r3, [r7, #31]
 800143c:	2b01      	cmp	r3, #1
 800143e:	f040 8227 	bne.w	8001890 <main+0x580>
  __ASM volatile ("cpsid i" : : : "memory");
 8001442:	b672      	cpsid	i
}
 8001444:	bf00      	nop
	              __disable_irq();
	              audio_stream_active = 0;
 8001446:	4b5a      	ldr	r3, [pc, #360]	@ (80015b0 <main+0x2a0>)
 8001448:	2200      	movs	r2, #0
 800144a:	701a      	strb	r2, [r3, #0]

	              // Drop any pending audio packet in-flight
	              audio_pkt_ready = 0;
 800144c:	4b63      	ldr	r3, [pc, #396]	@ (80015dc <main+0x2cc>)
 800144e:	2200      	movs	r2, #0
 8001450:	701a      	strb	r2, [r3, #0]
	              audio_pkt_len   = 0;
 8001452:	4b63      	ldr	r3, [pc, #396]	@ (80015e0 <main+0x2d0>)
 8001454:	2200      	movs	r2, #0
 8001456:	801a      	strh	r2, [r3, #0]

	              // Release both halves so future streams start clean
	              half0_free = 1;
 8001458:	4b62      	ldr	r3, [pc, #392]	@ (80015e4 <main+0x2d4>)
 800145a:	2201      	movs	r2, #1
 800145c:	701a      	strb	r2, [r3, #0]
	              half1_free = 1;
 800145e:	4b62      	ldr	r3, [pc, #392]	@ (80015e8 <main+0x2d8>)
 8001460:	2201      	movs	r2, #1
 8001462:	701a      	strb	r2, [r3, #0]

	              // Reset priming state
	              audio_prime_count = 0;
 8001464:	4b51      	ldr	r3, [pc, #324]	@ (80015ac <main+0x29c>)
 8001466:	2200      	movs	r2, #0
 8001468:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800146a:	b662      	cpsie	i
}
 800146c:	bf00      	nop

	              __enable_irq();

	              // Stop DAC DMA if it was running
	              if (dac_running) {
 800146e:	4b4e      	ldr	r3, [pc, #312]	@ (80015a8 <main+0x298>)
 8001470:	781b      	ldrb	r3, [r3, #0]
 8001472:	b2db      	uxtb	r3, r3
 8001474:	2b00      	cmp	r3, #0
 8001476:	d006      	beq.n	8001486 <main+0x176>
	                  HAL_DAC_Stop_DMA(&hdac1, DAC_CHANNEL_1);
 8001478:	2100      	movs	r1, #0
 800147a:	485c      	ldr	r0, [pc, #368]	@ (80015ec <main+0x2dc>)
 800147c:	f003 fe34 	bl	80050e8 <HAL_DAC_Stop_DMA>
	                  dac_running = 0;
 8001480:	4b49      	ldr	r3, [pc, #292]	@ (80015a8 <main+0x298>)
 8001482:	2200      	movs	r2, #0
 8001484:	701a      	strb	r2, [r3, #0]
	              }

	              // Fill DAC buffer with silence
	              for (uint32_t i = 0; i < DAC_BUF_SAMPLES; ++i) {
 8001486:	2300      	movs	r3, #0
 8001488:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800148a:	e008      	b.n	800149e <main+0x18e>
	                  dac_buf[i] = 2048;
 800148c:	4a45      	ldr	r2, [pc, #276]	@ (80015a4 <main+0x294>)
 800148e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001490:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001494:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	              for (uint32_t i = 0; i < DAC_BUF_SAMPLES; ++i) {
 8001498:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800149a:	3301      	adds	r3, #1
 800149c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800149e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80014a0:	f64f 72f3 	movw	r2, #65523	@ 0xfff3
 80014a4:	4293      	cmp	r3, r2
 80014a6:	d9f1      	bls.n	800148c <main+0x17c>
	              }

	              uint8_t ack = UART_ACK_OK; // 'S'
 80014a8:	2353      	movs	r3, #83	@ 0x53
 80014aa:	77bb      	strb	r3, [r7, #30]
	              HAL_UART_Transmit(&hlpuart1, &ack, 1, 10);
 80014ac:	f107 011e 	add.w	r1, r7, #30
 80014b0:	230a      	movs	r3, #10
 80014b2:	2201      	movs	r2, #1
 80014b4:	484e      	ldr	r0, [pc, #312]	@ (80015f0 <main+0x2e0>)
 80014b6:	f007 fb53 	bl	8008b60 <HAL_UART_Transmit>

	              // Re-arm header RX
	              uart_start_header_rx();
 80014ba:	f000 ff31 	bl	8002320 <uart_start_header_rx>
	          }

	          // Skip directly to next loop iteration so we don't process audio
	          // in the same pass after a STOP.
	          continue;
 80014be:	e1e7      	b.n	8001890 <main+0x580>
	      }


	  // 1) Handle image packets
	  if (image_pkt_ready) {
 80014c0:	4b4c      	ldr	r3, [pc, #304]	@ (80015f4 <main+0x2e4>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	2b00      	cmp	r3, #0
 80014c8:	f000 80a5 	beq.w	8001616 <main+0x306>
  __ASM volatile ("cpsid i" : : : "memory");
 80014cc:	b672      	cpsid	i
}
 80014ce:	bf00      	nop
	      uint16_t payload_len;
	      uint8_t  hdr_bytes[CRC_HEADER_LEN];

	      __disable_irq();
	      payload_len      = image_pkt_len;   // bytes of image payload
 80014d0:	4b49      	ldr	r3, [pc, #292]	@ (80015f8 <main+0x2e8>)
 80014d2:	881b      	ldrh	r3, [r3, #0]
 80014d4:	87bb      	strh	r3, [r7, #60]	@ 0x3c
	      image_pkt_ready  = 0;
 80014d6:	4b47      	ldr	r3, [pc, #284]	@ (80015f4 <main+0x2e4>)
 80014d8:	2200      	movs	r2, #0
 80014da:	701a      	strb	r2, [r3, #0]

	      // Snapshot the header fields for this packet into hdr_bytes[0..6]
	      hdr_bytes[0] = g_uart_rx.header.version;
 80014dc:	4b47      	ldr	r3, [pc, #284]	@ (80015fc <main+0x2ec>)
 80014de:	7a9b      	ldrb	r3, [r3, #10]
 80014e0:	753b      	strb	r3, [r7, #20]
	      hdr_bytes[1] = g_uart_rx.header.data_type;
 80014e2:	4b46      	ldr	r3, [pc, #280]	@ (80015fc <main+0x2ec>)
 80014e4:	7adb      	ldrb	r3, [r3, #11]
 80014e6:	757b      	strb	r3, [r7, #21]
	      hdr_bytes[2] = g_uart_rx.header.flags;
 80014e8:	4b44      	ldr	r3, [pc, #272]	@ (80015fc <main+0x2ec>)
 80014ea:	7b1b      	ldrb	r3, [r3, #12]
 80014ec:	75bb      	strb	r3, [r7, #22]
	      hdr_bytes[3] = (uint8_t)(g_uart_rx.header.seq >> 8);
 80014ee:	4b43      	ldr	r3, [pc, #268]	@ (80015fc <main+0x2ec>)
 80014f0:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 80014f4:	b29b      	uxth	r3, r3
 80014f6:	0a1b      	lsrs	r3, r3, #8
 80014f8:	b29b      	uxth	r3, r3
 80014fa:	b2db      	uxtb	r3, r3
 80014fc:	75fb      	strb	r3, [r7, #23]
	      hdr_bytes[4] = (uint8_t)(g_uart_rx.header.seq & 0xFF);
 80014fe:	4b3f      	ldr	r3, [pc, #252]	@ (80015fc <main+0x2ec>)
 8001500:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 8001504:	b29b      	uxth	r3, r3
 8001506:	b2db      	uxtb	r3, r3
 8001508:	763b      	strb	r3, [r7, #24]
	      hdr_bytes[5] = (uint8_t)(g_uart_rx.header.len >> 8);
 800150a:	4b3c      	ldr	r3, [pc, #240]	@ (80015fc <main+0x2ec>)
 800150c:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 8001510:	b29b      	uxth	r3, r3
 8001512:	0a1b      	lsrs	r3, r3, #8
 8001514:	b29b      	uxth	r3, r3
 8001516:	b2db      	uxtb	r3, r3
 8001518:	767b      	strb	r3, [r7, #25]
	      hdr_bytes[6] = (uint8_t)(g_uart_rx.header.len & 0xFF);
 800151a:	4b38      	ldr	r3, [pc, #224]	@ (80015fc <main+0x2ec>)
 800151c:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 8001520:	b29b      	uxth	r3, r3
 8001522:	b2db      	uxtb	r3, r3
 8001524:	76bb      	strb	r3, [r7, #26]
  __ASM volatile ("cpsie i" : : : "memory");
 8001526:	b662      	cpsie	i
}
 8001528:	bf00      	nop
	      __enable_irq();

	      if (payload_len <= sizeof(image_pkt_buf)) {
 800152a:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800152c:	f64f 72f6 	movw	r2, #65526	@ 0xfff6
 8001530:	4293      	cmp	r3, r2
 8001532:	d867      	bhi.n	8001604 <main+0x2f4>

	          uint16_t recv_crc =
	              ((uint16_t)image_pkt_buf[payload_len] << 8) |
 8001534:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001536:	4a32      	ldr	r2, [pc, #200]	@ (8001600 <main+0x2f0>)
 8001538:	5cd3      	ldrb	r3, [r2, r3]
 800153a:	b21b      	sxth	r3, r3
 800153c:	021b      	lsls	r3, r3, #8
 800153e:	b21a      	sxth	r2, r3
	               (uint16_t)image_pkt_buf[payload_len + 1];
 8001540:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001542:	3301      	adds	r3, #1
 8001544:	492e      	ldr	r1, [pc, #184]	@ (8001600 <main+0x2f0>)
 8001546:	5ccb      	ldrb	r3, [r1, r3]
 8001548:	b21b      	sxth	r3, r3
	              ((uint16_t)image_pkt_buf[payload_len] << 8) |
 800154a:	4313      	orrs	r3, r2
 800154c:	b21b      	sxth	r3, r3
	          uint16_t recv_crc =
 800154e:	877b      	strh	r3, [r7, #58]	@ 0x3a

	          // Use the *snapshotted* header bytes, not prefix_buf
	          uint16_t calc_crc = crc16_ccitt(hdr_bytes, image_pkt_buf, payload_len);
 8001550:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 8001552:	f107 0314 	add.w	r3, r7, #20
 8001556:	492a      	ldr	r1, [pc, #168]	@ (8001600 <main+0x2f0>)
 8001558:	4618      	mov	r0, r3
 800155a:	f001 f89d 	bl	8002698 <crc16_ccitt>
 800155e:	4603      	mov	r3, r0
 8001560:	873b      	strh	r3, [r7, #56]	@ 0x38

	          if (calc_crc != recv_crc) {
 8001562:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8001564:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8001566:	429a      	cmp	r2, r3
 8001568:	d009      	beq.n	800157e <main+0x26e>
	              uint8_t nack = UART_ACK_ERR;
 800156a:	2345      	movs	r3, #69	@ 0x45
 800156c:	74fb      	strb	r3, [r7, #19]
	              HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 800156e:	f107 0113 	add.w	r1, r7, #19
 8001572:	230a      	movs	r3, #10
 8001574:	2201      	movs	r2, #1
 8001576:	481e      	ldr	r0, [pc, #120]	@ (80015f0 <main+0x2e0>)
 8001578:	f007 faf2 	bl	8008b60 <HAL_UART_Transmit>
 800157c:	e04b      	b.n	8001616 <main+0x306>
	          } else {
	              parse_and_apply_image_packet(image_pkt_buf, payload_len);
 800157e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001580:	4619      	mov	r1, r3
 8001582:	481f      	ldr	r0, [pc, #124]	@ (8001600 <main+0x2f0>)
 8001584:	f001 f8f3 	bl	800276e <parse_and_apply_image_packet>

	              uint8_t ack = UART_ACK_OK;
 8001588:	2353      	movs	r3, #83	@ 0x53
 800158a:	74bb      	strb	r3, [r7, #18]
	              HAL_UART_Transmit(&hlpuart1, &ack, 1, 10);
 800158c:	f107 0112 	add.w	r1, r7, #18
 8001590:	230a      	movs	r3, #10
 8001592:	2201      	movs	r2, #1
 8001594:	4816      	ldr	r0, [pc, #88]	@ (80015f0 <main+0x2e0>)
 8001596:	f007 fae3 	bl	8008b60 <HAL_UART_Transmit>
 800159a:	e03c      	b.n	8001616 <main+0x306>
 800159c:	20040050 	.word	0x20040050
 80015a0:	200403f4 	.word	0x200403f4
 80015a4:	2004bfe4 	.word	0x2004bfe4
 80015a8:	2007bfcf 	.word	0x2007bfcf
 80015ac:	2007bfd0 	.word	0x2007bfd0
 80015b0:	2007bfce 	.word	0x2007bfce
 80015b4:	2008f7dc 	.word	0x2008f7dc
 80015b8:	40c90fdb 	.word	0x40c90fdb
 80015bc:	447fc000 	.word	0x447fc000
 80015c0:	2008e7dc 	.word	0x2008e7dc
 80015c4:	2008dfdc 	.word	0x2008dfdc
 80015c8:	2004044b 	.word	0x2004044b
 80015cc:	2004044c 	.word	0x2004044c
 80015d0:	0800e6d4 	.word	0x0800e6d4
 80015d4:	2007bfd4 	.word	0x2007bfd4
 80015d8:	2007bfd8 	.word	0x2007bfd8
 80015dc:	2007bfca 	.word	0x2007bfca
 80015e0:	2007bfcc 	.word	0x2007bfcc
 80015e4:	20040008 	.word	0x20040008
 80015e8:	20040009 	.word	0x20040009
 80015ec:	20040118 	.word	0x20040118
 80015f0:	2004018c 	.word	0x2004018c
 80015f4:	2007bfc6 	.word	0x2007bfc6
 80015f8:	2007bfc8 	.word	0x2007bfc8
 80015fc:	2004bfcc 	.word	0x2004bfcc
 8001600:	2006bfcc 	.word	0x2006bfcc
	          }
	      } else {
	          uint8_t nack = UART_ACK_ERR;
 8001604:	2345      	movs	r3, #69	@ 0x45
 8001606:	747b      	strb	r3, [r7, #17]
	          HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 8001608:	f107 0111 	add.w	r1, r7, #17
 800160c:	230a      	movs	r3, #10
 800160e:	2201      	movs	r2, #1
 8001610:	48a0      	ldr	r0, [pc, #640]	@ (8001894 <main+0x584>)
 8001612:	f007 faa5 	bl	8008b60 <HAL_UART_Transmit>
	      }
	  }

		  // 2) Handle audio packets (fill halves of dac_buf, DAC runs continuously)
      // 2) Handle audio packets (convert in-place in dac_buf, DAC runs continuously)
	  if (audio_pkt_ready) {
 8001616:	4ba0      	ldr	r3, [pc, #640]	@ (8001898 <main+0x588>)
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	b2db      	uxtb	r3, r3
 800161c:	2b00      	cmp	r3, #0
 800161e:	f43f aeef 	beq.w	8001400 <main+0xf0>
	      uint8_t  idx;
	      uint16_t payload_len;
	      uint8_t  hdr_bytes[CRC_HEADER_LEN];
	      uint8_t  send_manual_A = 0;  // whether to send 'A' after ACK (priming)
 8001622:	2300      	movs	r3, #0
 8001624:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
  __ASM volatile ("cpsid i" : : : "memory");
 8001628:	b672      	cpsid	i
}
 800162a:	bf00      	nop

	      __disable_irq();
	      idx             = audio_write_idx;   // 0 or 1
 800162c:	4b9b      	ldr	r3, [pc, #620]	@ (800189c <main+0x58c>)
 800162e:	781b      	ldrb	r3, [r3, #0]
 8001630:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	      payload_len     = audio_pkt_len;     // bytes of audio payload
 8001634:	4b9a      	ldr	r3, [pc, #616]	@ (80018a0 <main+0x590>)
 8001636:	881b      	ldrh	r3, [r3, #0]
 8001638:	86bb      	strh	r3, [r7, #52]	@ 0x34
	      audio_pkt_ready = 0;
 800163a:	4b97      	ldr	r3, [pc, #604]	@ (8001898 <main+0x588>)
 800163c:	2200      	movs	r2, #0
 800163e:	701a      	strb	r2, [r3, #0]

	      // Snapshot header into hdr_bytes
	      hdr_bytes[0] = g_uart_rx.header.version;
 8001640:	4b98      	ldr	r3, [pc, #608]	@ (80018a4 <main+0x594>)
 8001642:	7a9b      	ldrb	r3, [r3, #10]
 8001644:	723b      	strb	r3, [r7, #8]
	      hdr_bytes[1] = g_uart_rx.header.data_type;
 8001646:	4b97      	ldr	r3, [pc, #604]	@ (80018a4 <main+0x594>)
 8001648:	7adb      	ldrb	r3, [r3, #11]
 800164a:	727b      	strb	r3, [r7, #9]
	      hdr_bytes[2] = g_uart_rx.header.flags;
 800164c:	4b95      	ldr	r3, [pc, #596]	@ (80018a4 <main+0x594>)
 800164e:	7b1b      	ldrb	r3, [r3, #12]
 8001650:	72bb      	strb	r3, [r7, #10]
	      hdr_bytes[3] = (uint8_t)(g_uart_rx.header.seq >> 8);
 8001652:	4b94      	ldr	r3, [pc, #592]	@ (80018a4 <main+0x594>)
 8001654:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 8001658:	b29b      	uxth	r3, r3
 800165a:	0a1b      	lsrs	r3, r3, #8
 800165c:	b29b      	uxth	r3, r3
 800165e:	b2db      	uxtb	r3, r3
 8001660:	72fb      	strb	r3, [r7, #11]
	      hdr_bytes[4] = (uint8_t)(g_uart_rx.header.seq & 0xFF);
 8001662:	4b90      	ldr	r3, [pc, #576]	@ (80018a4 <main+0x594>)
 8001664:	f8b3 300d 	ldrh.w	r3, [r3, #13]
 8001668:	b29b      	uxth	r3, r3
 800166a:	b2db      	uxtb	r3, r3
 800166c:	733b      	strb	r3, [r7, #12]
	      hdr_bytes[5] = (uint8_t)(g_uart_rx.header.len >> 8);
 800166e:	4b8d      	ldr	r3, [pc, #564]	@ (80018a4 <main+0x594>)
 8001670:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 8001674:	b29b      	uxth	r3, r3
 8001676:	0a1b      	lsrs	r3, r3, #8
 8001678:	b29b      	uxth	r3, r3
 800167a:	b2db      	uxtb	r3, r3
 800167c:	737b      	strb	r3, [r7, #13]
	      hdr_bytes[6] = (uint8_t)(g_uart_rx.header.len & 0xFF);
 800167e:	4b89      	ldr	r3, [pc, #548]	@ (80018a4 <main+0x594>)
 8001680:	f8b3 300f 	ldrh.w	r3, [r3, #15]
 8001684:	b29b      	uxth	r3, r3
 8001686:	b2db      	uxtb	r3, r3
 8001688:	73bb      	strb	r3, [r7, #14]
  __ASM volatile ("cpsie i" : : : "memory");
 800168a:	b662      	cpsie	i
}
 800168c:	bf00      	nop
	      __enable_irq();

	      // Sanity-check payload length vs max audio payload
	      if (payload_len > AUD_MAX_PAYLOAD_BYTES) {
 800168e:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001690:	f64f 72f4 	movw	r2, #65524	@ 0xfff4
 8001694:	4293      	cmp	r3, r2
 8001696:	d915      	bls.n	80016c4 <main+0x3b4>
	          // free the reserved half so we don't leak it
	          if (idx == 0) half0_free = 1;
 8001698:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800169c:	2b00      	cmp	r3, #0
 800169e:	d103      	bne.n	80016a8 <main+0x398>
 80016a0:	4b81      	ldr	r3, [pc, #516]	@ (80018a8 <main+0x598>)
 80016a2:	2201      	movs	r2, #1
 80016a4:	701a      	strb	r2, [r3, #0]
 80016a6:	e002      	b.n	80016ae <main+0x39e>
	          else          half1_free = 1;
 80016a8:	4b80      	ldr	r3, [pc, #512]	@ (80018ac <main+0x59c>)
 80016aa:	2201      	movs	r2, #1
 80016ac:	701a      	strb	r2, [r3, #0]

	          uint8_t nack = UART_ACK_ERR;
 80016ae:	2345      	movs	r3, #69	@ 0x45
 80016b0:	71bb      	strb	r3, [r7, #6]
	          HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 80016b2:	1db9      	adds	r1, r7, #6
 80016b4:	230a      	movs	r3, #10
 80016b6:	2201      	movs	r2, #1
 80016b8:	4876      	ldr	r0, [pc, #472]	@ (8001894 <main+0x584>)
 80016ba:	f007 fa51 	bl	8008b60 <HAL_UART_Transmit>

	          // Now ready to receive the next header
	          uart_start_header_rx();
 80016be:	f000 fe2f 	bl	8002320 <uart_start_header_rx>
	          continue;
 80016c2:	e0e6      	b.n	8001892 <main+0x582>
	      }

	      // CRC from separate buffer (big-endian: [hi][lo])
	      uint16_t recv_crc =
	          ((uint16_t)audio_crc_buf[0] << 8) |
 80016c4:	4b7a      	ldr	r3, [pc, #488]	@ (80018b0 <main+0x5a0>)
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	b21b      	sxth	r3, r3
 80016ca:	021b      	lsls	r3, r3, #8
 80016cc:	b21a      	sxth	r2, r3
	           (uint16_t)audio_crc_buf[1];
 80016ce:	4b78      	ldr	r3, [pc, #480]	@ (80018b0 <main+0x5a0>)
 80016d0:	785b      	ldrb	r3, [r3, #1]
 80016d2:	b21b      	sxth	r3, r3
	          ((uint16_t)audio_crc_buf[0] << 8) |
 80016d4:	4313      	orrs	r3, r2
 80016d6:	b21b      	sxth	r3, r3
	      uint16_t recv_crc =
 80016d8:	867b      	strh	r3, [r7, #50]	@ 0x32

	      // Payload lives in selected half of dac_buf
	      uint8_t *payload_bytes = (uint8_t *)(
 80016da:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d101      	bne.n	80016e6 <main+0x3d6>
 80016e2:	4b74      	ldr	r3, [pc, #464]	@ (80018b4 <main+0x5a4>)
 80016e4:	e000      	b.n	80016e8 <main+0x3d8>
 80016e6:	4b74      	ldr	r3, [pc, #464]	@ (80018b8 <main+0x5a8>)
 80016e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	          ? &dac_buf[0]
	          : &dac_buf[DAC_HALF_SAMPLES]
	      );

	      // Use snapshotted header, not prefix_buf
	      uint16_t calc_crc = crc16_ccitt(hdr_bytes,
 80016ea:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 80016ec:	f107 0308 	add.w	r3, r7, #8
 80016f0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80016f2:	4618      	mov	r0, r3
 80016f4:	f000 ffd0 	bl	8002698 <crc16_ccitt>
 80016f8:	4603      	mov	r3, r0
 80016fa:	857b      	strh	r3, [r7, #42]	@ 0x2a
	                                      payload_bytes,
	                                      payload_len);

	      if (calc_crc != recv_crc) {
 80016fc:	8d7a      	ldrh	r2, [r7, #42]	@ 0x2a
 80016fe:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8001700:	429a      	cmp	r2, r3
 8001702:	d015      	beq.n	8001730 <main+0x420>
	          // free the half so we can reuse it
	          if (idx == 0) half0_free = 1;
 8001704:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8001708:	2b00      	cmp	r3, #0
 800170a:	d103      	bne.n	8001714 <main+0x404>
 800170c:	4b66      	ldr	r3, [pc, #408]	@ (80018a8 <main+0x598>)
 800170e:	2201      	movs	r2, #1
 8001710:	701a      	strb	r2, [r3, #0]
 8001712:	e002      	b.n	800171a <main+0x40a>
	          else          half1_free = 1;
 8001714:	4b65      	ldr	r3, [pc, #404]	@ (80018ac <main+0x59c>)
 8001716:	2201      	movs	r2, #1
 8001718:	701a      	strb	r2, [r3, #0]

	          uint8_t nack = UART_ACK_ERR;
 800171a:	2345      	movs	r3, #69	@ 0x45
 800171c:	717b      	strb	r3, [r7, #5]
	          HAL_UART_Transmit(&hlpuart1, &nack, 1, 10);
 800171e:	1d79      	adds	r1, r7, #5
 8001720:	230a      	movs	r3, #10
 8001722:	2201      	movs	r2, #1
 8001724:	485b      	ldr	r0, [pc, #364]	@ (8001894 <main+0x584>)
 8001726:	f007 fa1b 	bl	8008b60 <HAL_UART_Transmit>

	          // Re-arm header RX
	          uart_start_header_rx();
 800172a:	f000 fdf9 	bl	8002320 <uart_start_header_rx>
	          continue;
 800172e:	e0b0      	b.n	8001892 <main+0x582>
	      }

	      // Good packet. Convert in-place in chosen half of dac_buf.
	      uint16_t num_samples = payload_len / 2;  // 2 bytes/sample
 8001730:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001732:	085b      	lsrs	r3, r3, #1
 8001734:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
	      if (num_samples > DAC_HALF_SAMPLES) {
 8001738:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800173c:	f647 72fa 	movw	r2, #32762	@ 0x7ffa
 8001740:	4293      	cmp	r3, r2
 8001742:	d903      	bls.n	800174c <main+0x43c>
	          num_samples = DAC_HALF_SAMPLES;
 8001744:	f647 73fa 	movw	r3, #32762	@ 0x7ffa
 8001748:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
	      }

	      int16_t  *src = (int16_t *)payload_bytes;  // signed PCM
 800174c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800174e:	627b      	str	r3, [r7, #36]	@ 0x24
	      uint16_t *dst = (uint16_t *)payload_bytes; // same locations for DAC
 8001750:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001752:	623b      	str	r3, [r7, #32]

        processFFT(src, filter_buf, num_samples);
 8001754:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001758:	461a      	mov	r2, r3
 800175a:	4958      	ldr	r1, [pc, #352]	@ (80018bc <main+0x5ac>)
 800175c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800175e:	f7ff fb29 	bl	8000db4 <processFFT>

	      for (uint16_t i = 0; i < num_samples; ++i) {
 8001762:	2300      	movs	r3, #0
 8001764:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001768:	e023      	b.n	80017b2 <main+0x4a2>
	          int32_t s = filter_buf[i];      // -32768..32767
 800176a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800176e:	4a53      	ldr	r2, [pc, #332]	@ (80018bc <main+0x5ac>)
 8001770:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8001774:	643b      	str	r3, [r7, #64]	@ 0x40
	          s += 32768;              // 0..65535
 8001776:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001778:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 800177c:	643b      	str	r3, [r7, #64]	@ 0x40
	          if (s < 0)      s = 0;
 800177e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001780:	2b00      	cmp	r3, #0
 8001782:	da01      	bge.n	8001788 <main+0x478>
 8001784:	2300      	movs	r3, #0
 8001786:	643b      	str	r3, [r7, #64]	@ 0x40
	          if (s > 65535)  s = 65535;
 8001788:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800178a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800178e:	db02      	blt.n	8001796 <main+0x486>
 8001790:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001794:	643b      	str	r3, [r7, #64]	@ 0x40
	          dst[i] = (uint16_t)(s >> 4);   // 12-bit right aligned
 8001796:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001798:	1119      	asrs	r1, r3, #4
 800179a:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 800179e:	005b      	lsls	r3, r3, #1
 80017a0:	6a3a      	ldr	r2, [r7, #32]
 80017a2:	4413      	add	r3, r2
 80017a4:	b28a      	uxth	r2, r1
 80017a6:	801a      	strh	r2, [r3, #0]
	      for (uint16_t i = 0; i < num_samples; ++i) {
 80017a8:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80017ac:	3301      	adds	r3, #1
 80017ae:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80017b2:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80017b6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80017ba:	429a      	cmp	r2, r3
 80017bc:	d3d5      	bcc.n	800176a <main+0x45a>
	      }

	      // Pad rest of half with mid-scale if packet smaller than half
	      for (uint16_t i = num_samples; i < DAC_HALF_SAMPLES; ++i) {
 80017be:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80017c2:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80017c4:	e009      	b.n	80017da <main+0x4ca>
	          dst[i] = 2048;
 80017c6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80017c8:	005b      	lsls	r3, r3, #1
 80017ca:	6a3a      	ldr	r2, [r7, #32]
 80017cc:	4413      	add	r3, r2
 80017ce:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80017d2:	801a      	strh	r2, [r3, #0]
	      for (uint16_t i = num_samples; i < DAC_HALF_SAMPLES; ++i) {
 80017d4:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80017d6:	3301      	adds	r3, #1
 80017d8:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80017da:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80017dc:	f647 72f9 	movw	r2, #32761	@ 0x7ff9
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d9f0      	bls.n	80017c6 <main+0x4b6>
	      }

	      // ---- Priming / DAC-start logic ----
	      // If DAC is not running yet, we are in "priming" mode.
	      if (!dac_running) {
 80017e4:	4b36      	ldr	r3, [pc, #216]	@ (80018c0 <main+0x5b0>)
 80017e6:	781b      	ldrb	r3, [r3, #0]
 80017e8:	b2db      	uxtb	r3, r3
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d129      	bne.n	8001842 <main+0x532>
	          audio_prime_count++;
 80017ee:	4b35      	ldr	r3, [pc, #212]	@ (80018c4 <main+0x5b4>)
 80017f0:	781b      	ldrb	r3, [r3, #0]
 80017f2:	b2db      	uxtb	r3, r3
 80017f4:	3301      	adds	r3, #1
 80017f6:	b2da      	uxtb	r2, r3
 80017f8:	4b32      	ldr	r3, [pc, #200]	@ (80018c4 <main+0x5b4>)
 80017fa:	701a      	strb	r2, [r3, #0]

	          if (audio_prime_count == 1) {
 80017fc:	4b31      	ldr	r3, [pc, #196]	@ (80018c4 <main+0x5b4>)
 80017fe:	781b      	ldrb	r3, [r3, #0]
 8001800:	b2db      	uxtb	r3, r3
 8001802:	2b01      	cmp	r3, #1
 8001804:	d103      	bne.n	800180e <main+0x4fe>
	              // First good packet of this stream:
	              // we want the PC to send the 2nd packet immediately,
	              // even though the DAC isn't running yet.
	              send_manual_A = 1;
 8001806:	2301      	movs	r3, #1
 8001808:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 800180c:	e021      	b.n	8001852 <main+0x542>
	          }
	          else if (audio_prime_count == 2) {
 800180e:	4b2d      	ldr	r3, [pc, #180]	@ (80018c4 <main+0x5b4>)
 8001810:	781b      	ldrb	r3, [r3, #0]
 8001812:	b2db      	uxtb	r3, r3
 8001814:	2b02      	cmp	r3, #2
 8001816:	d11c      	bne.n	8001852 <main+0x542>
	              // Second good packet: we now have two halves filled,
	              // so it's safe to start DAC DMA over the full buffer.
	              if (HAL_DAC_Start_DMA(&hdac1,
 8001818:	2300      	movs	r3, #0
 800181a:	9300      	str	r3, [sp, #0]
 800181c:	f64f 73f4 	movw	r3, #65524	@ 0xfff4
 8001820:	4a24      	ldr	r2, [pc, #144]	@ (80018b4 <main+0x5a4>)
 8001822:	2100      	movs	r1, #0
 8001824:	4828      	ldr	r0, [pc, #160]	@ (80018c8 <main+0x5b8>)
 8001826:	f003 fb93 	bl	8004f50 <HAL_DAC_Start_DMA>
 800182a:	4603      	mov	r3, r0
 800182c:	2b00      	cmp	r3, #0
 800182e:	d001      	beq.n	8001834 <main+0x524>
	                                    DAC_CHANNEL_1,
	                                    (uint32_t *)dac_buf,
	                                    DAC_BUF_SAMPLES,
	                                    DAC_ALIGN_12B_R) != HAL_OK) {
	                  Error_Handler();
 8001830:	f000 ff2c 	bl	800268c <Error_Handler>
	              }
	              dac_running         = 1;
 8001834:	4b22      	ldr	r3, [pc, #136]	@ (80018c0 <main+0x5b0>)
 8001836:	2201      	movs	r2, #1
 8001838:	701a      	strb	r2, [r3, #0]
	              audio_stream_active = 1;
 800183a:	4b24      	ldr	r3, [pc, #144]	@ (80018cc <main+0x5bc>)
 800183c:	2201      	movs	r2, #1
 800183e:	701a      	strb	r2, [r3, #0]
 8001840:	e007      	b.n	8001852 <main+0x542>
	          }
	      } else {
	          // Already running: just keep stream_active unless this is LAST
	          if (!(hdr_bytes[2] & PKT_FLAG_LAST)) {
 8001842:	7abb      	ldrb	r3, [r7, #10]
 8001844:	f003 0301 	and.w	r3, r3, #1
 8001848:	2b00      	cmp	r3, #0
 800184a:	d102      	bne.n	8001852 <main+0x542>
	              audio_stream_active = 1;
 800184c:	4b1f      	ldr	r3, [pc, #124]	@ (80018cc <main+0x5bc>)
 800184e:	2201      	movs	r2, #1
 8001850:	701a      	strb	r2, [r3, #0]
	          }
	      }

	      // If this packet is marked LAST, stop requesting future audio.
	      if (hdr_bytes[2] & PKT_FLAG_LAST) {
 8001852:	7abb      	ldrb	r3, [r7, #10]
 8001854:	f003 0301 	and.w	r3, r3, #1
 8001858:	2b00      	cmp	r3, #0
 800185a:	d002      	beq.n	8001862 <main+0x552>
	          audio_stream_active = 0;
 800185c:	4b1b      	ldr	r3, [pc, #108]	@ (80018cc <main+0x5bc>)
 800185e:	2200      	movs	r2, #0
 8001860:	701a      	strb	r2, [r3, #0]
	      }

	      // Tell PC this packet was accepted and written into that half
	      uint8_t ack = UART_ACK_OK;
 8001862:	2353      	movs	r3, #83	@ 0x53
 8001864:	71fb      	strb	r3, [r7, #7]
	      HAL_UART_Transmit(&hlpuart1, &ack, 1, 10);
 8001866:	1df9      	adds	r1, r7, #7
 8001868:	230a      	movs	r3, #10
 800186a:	2201      	movs	r2, #1
 800186c:	4809      	ldr	r0, [pc, #36]	@ (8001894 <main+0x584>)
 800186e:	f007 f977 	bl	8008b60 <HAL_UART_Transmit>

	      // If we are in priming and just finished the first packet,
	      // trigger the PC to send the next chunk immediately.
	      if (send_manual_A) {
 8001872:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001876:	2b00      	cmp	r3, #0
 8001878:	d007      	beq.n	800188a <main+0x57a>
	          uint8_t req = UART_ACK_NEXT_AUDIO_CHUNK; // 'A'
 800187a:	2341      	movs	r3, #65	@ 0x41
 800187c:	713b      	strb	r3, [r7, #4]
	          HAL_UART_Transmit(&hlpuart1, &req, 1, 10);
 800187e:	1d39      	adds	r1, r7, #4
 8001880:	230a      	movs	r3, #10
 8001882:	2201      	movs	r2, #1
 8001884:	4803      	ldr	r0, [pc, #12]	@ (8001894 <main+0x584>)
 8001886:	f007 f96b 	bl	8008b60 <HAL_UART_Transmit>
	      }

	      // NOW re-arm UART to receive the next header
	      uart_start_header_rx();
 800188a:	f000 fd49 	bl	8002320 <uart_start_header_rx>
 800188e:	e5b7      	b.n	8001400 <main+0xf0>
	          continue;
 8001890:	bf00      	nop
    keyPress = read_keypad();
 8001892:	e5b5      	b.n	8001400 <main+0xf0>
 8001894:	2004018c 	.word	0x2004018c
 8001898:	2007bfca 	.word	0x2007bfca
 800189c:	2007bfcb 	.word	0x2007bfcb
 80018a0:	2007bfcc 	.word	0x2007bfcc
 80018a4:	2004bfcc 	.word	0x2004bfcc
 80018a8:	20040008 	.word	0x20040008
 80018ac:	20040009 	.word	0x20040009
 80018b0:	2007bfc4 	.word	0x2007bfc4
 80018b4:	2004bfe4 	.word	0x2004bfe4
 80018b8:	2005bfd8 	.word	0x2005bfd8
 80018bc:	2007bfe8 	.word	0x2007bfe8
 80018c0:	2007bfcf 	.word	0x2007bfcf
 80018c4:	2007bfd0 	.word	0x2007bfd0
 80018c8:	20040118 	.word	0x20040118
 80018cc:	2007bfce 	.word	0x2007bfce

080018d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b096      	sub	sp, #88	@ 0x58
 80018d4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018d6:	f107 0314 	add.w	r3, r7, #20
 80018da:	2244      	movs	r2, #68	@ 0x44
 80018dc:	2100      	movs	r1, #0
 80018de:	4618      	mov	r0, r3
 80018e0:	f00c fea0 	bl	800e624 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018e4:	463b      	mov	r3, r7
 80018e6:	2200      	movs	r2, #0
 80018e8:	601a      	str	r2, [r3, #0]
 80018ea:	605a      	str	r2, [r3, #4]
 80018ec:	609a      	str	r2, [r3, #8]
 80018ee:	60da      	str	r2, [r3, #12]
 80018f0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80018f2:	2000      	movs	r0, #0
 80018f4:	f004 fb52 	bl	8005f9c <HAL_PWREx_ControlVoltageScaling>
 80018f8:	4603      	mov	r3, r0
 80018fa:	2b00      	cmp	r3, #0
 80018fc:	d001      	beq.n	8001902 <SystemClock_Config+0x32>
  {
    Error_Handler();
 80018fe:	f000 fec5 	bl	800268c <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001902:	2302      	movs	r3, #2
 8001904:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001906:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800190a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800190c:	2340      	movs	r3, #64	@ 0x40
 800190e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001910:	2302      	movs	r3, #2
 8001912:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001914:	2302      	movs	r3, #2
 8001916:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001918:	2301      	movs	r3, #1
 800191a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 15;
 800191c:	230f      	movs	r3, #15
 800191e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001920:	2302      	movs	r3, #2
 8001922:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001924:	2302      	movs	r3, #2
 8001926:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001928:	2302      	movs	r3, #2
 800192a:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800192c:	f107 0314 	add.w	r3, r7, #20
 8001930:	4618      	mov	r0, r3
 8001932:	f004 fbe7 	bl	8006104 <HAL_RCC_OscConfig>
 8001936:	4603      	mov	r3, r0
 8001938:	2b00      	cmp	r3, #0
 800193a:	d001      	beq.n	8001940 <SystemClock_Config+0x70>
  {
    Error_Handler();
 800193c:	f000 fea6 	bl	800268c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001940:	230f      	movs	r3, #15
 8001942:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001944:	2303      	movs	r3, #3
 8001946:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001948:	2300      	movs	r3, #0
 800194a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800194c:	2300      	movs	r3, #0
 800194e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001950:	2300      	movs	r3, #0
 8001952:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001954:	463b      	mov	r3, r7
 8001956:	2105      	movs	r1, #5
 8001958:	4618      	mov	r0, r3
 800195a:	f004 ffed 	bl	8006938 <HAL_RCC_ClockConfig>
 800195e:	4603      	mov	r3, r0
 8001960:	2b00      	cmp	r3, #0
 8001962:	d001      	beq.n	8001968 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001964:	f000 fe92 	bl	800268c <Error_Handler>
  }
}
 8001968:	bf00      	nop
 800196a:	3758      	adds	r7, #88	@ 0x58
 800196c:	46bd      	mov	sp, r7
 800196e:	bd80      	pop	{r7, pc}

08001970 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001970:	b580      	push	{r7, lr}
 8001972:	b086      	sub	sp, #24
 8001974:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001976:	463b      	mov	r3, r7
 8001978:	2200      	movs	r2, #0
 800197a:	601a      	str	r2, [r3, #0]
 800197c:	605a      	str	r2, [r3, #4]
 800197e:	609a      	str	r2, [r3, #8]
 8001980:	60da      	str	r2, [r3, #12]
 8001982:	611a      	str	r2, [r3, #16]
 8001984:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001986:	4b3e      	ldr	r3, [pc, #248]	@ (8001a80 <MX_ADC1_Init+0x110>)
 8001988:	4a3e      	ldr	r2, [pc, #248]	@ (8001a84 <MX_ADC1_Init+0x114>)
 800198a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 800198c:	4b3c      	ldr	r3, [pc, #240]	@ (8001a80 <MX_ADC1_Init+0x110>)
 800198e:	f44f 2280 	mov.w	r2, #262144	@ 0x40000
 8001992:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001994:	4b3a      	ldr	r3, [pc, #232]	@ (8001a80 <MX_ADC1_Init+0x110>)
 8001996:	2200      	movs	r2, #0
 8001998:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800199a:	4b39      	ldr	r3, [pc, #228]	@ (8001a80 <MX_ADC1_Init+0x110>)
 800199c:	2200      	movs	r2, #0
 800199e:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80019a0:	4b37      	ldr	r3, [pc, #220]	@ (8001a80 <MX_ADC1_Init+0x110>)
 80019a2:	2201      	movs	r2, #1
 80019a4:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80019a6:	4b36      	ldr	r3, [pc, #216]	@ (8001a80 <MX_ADC1_Init+0x110>)
 80019a8:	2204      	movs	r2, #4
 80019aa:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80019ac:	4b34      	ldr	r3, [pc, #208]	@ (8001a80 <MX_ADC1_Init+0x110>)
 80019ae:	2200      	movs	r2, #0
 80019b0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80019b2:	4b33      	ldr	r3, [pc, #204]	@ (8001a80 <MX_ADC1_Init+0x110>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 4;
 80019b8:	4b31      	ldr	r3, [pc, #196]	@ (8001a80 <MX_ADC1_Init+0x110>)
 80019ba:	2204      	movs	r2, #4
 80019bc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019be:	4b30      	ldr	r3, [pc, #192]	@ (8001a80 <MX_ADC1_Init+0x110>)
 80019c0:	2200      	movs	r2, #0
 80019c2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019c6:	4b2e      	ldr	r3, [pc, #184]	@ (8001a80 <MX_ADC1_Init+0x110>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80019cc:	4b2c      	ldr	r3, [pc, #176]	@ (8001a80 <MX_ADC1_Init+0x110>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80019d2:	4b2b      	ldr	r3, [pc, #172]	@ (8001a80 <MX_ADC1_Init+0x110>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80019da:	4b29      	ldr	r3, [pc, #164]	@ (8001a80 <MX_ADC1_Init+0x110>)
 80019dc:	2200      	movs	r2, #0
 80019de:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80019e0:	4b27      	ldr	r3, [pc, #156]	@ (8001a80 <MX_ADC1_Init+0x110>)
 80019e2:	2200      	movs	r2, #0
 80019e4:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80019e8:	4825      	ldr	r0, [pc, #148]	@ (8001a80 <MX_ADC1_Init+0x110>)
 80019ea:	f001 ffc5 	bl	8003978 <HAL_ADC_Init>
 80019ee:	4603      	mov	r3, r0
 80019f0:	2b00      	cmp	r3, #0
 80019f2:	d001      	beq.n	80019f8 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 80019f4:	f000 fe4a 	bl	800268c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 80019f8:	4b23      	ldr	r3, [pc, #140]	@ (8001a88 <MX_ADC1_Init+0x118>)
 80019fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80019fc:	2306      	movs	r3, #6
 80019fe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_247CYCLES_5;
 8001a00:	2306      	movs	r3, #6
 8001a02:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001a04:	237f      	movs	r3, #127	@ 0x7f
 8001a06:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001a08:	2304      	movs	r3, #4
 8001a0a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a10:	463b      	mov	r3, r7
 8001a12:	4619      	mov	r1, r3
 8001a14:	481a      	ldr	r0, [pc, #104]	@ (8001a80 <MX_ADC1_Init+0x110>)
 8001a16:	f002 fbc7 	bl	80041a8 <HAL_ADC_ConfigChannel>
 8001a1a:	4603      	mov	r3, r0
 8001a1c:	2b00      	cmp	r3, #0
 8001a1e:	d001      	beq.n	8001a24 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8001a20:	f000 fe34 	bl	800268c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001a24:	4b19      	ldr	r3, [pc, #100]	@ (8001a8c <MX_ADC1_Init+0x11c>)
 8001a26:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001a28:	230c      	movs	r3, #12
 8001a2a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a2c:	463b      	mov	r3, r7
 8001a2e:	4619      	mov	r1, r3
 8001a30:	4813      	ldr	r0, [pc, #76]	@ (8001a80 <MX_ADC1_Init+0x110>)
 8001a32:	f002 fbb9 	bl	80041a8 <HAL_ADC_ConfigChannel>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d001      	beq.n	8001a40 <MX_ADC1_Init+0xd0>
  {
    Error_Handler();
 8001a3c:	f000 fe26 	bl	800268c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
 8001a40:	4b13      	ldr	r3, [pc, #76]	@ (8001a90 <MX_ADC1_Init+0x120>)
 8001a42:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001a44:	2312      	movs	r3, #18
 8001a46:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a48:	463b      	mov	r3, r7
 8001a4a:	4619      	mov	r1, r3
 8001a4c:	480c      	ldr	r0, [pc, #48]	@ (8001a80 <MX_ADC1_Init+0x110>)
 8001a4e:	f002 fbab 	bl	80041a8 <HAL_ADC_ConfigChannel>
 8001a52:	4603      	mov	r3, r0
 8001a54:	2b00      	cmp	r3, #0
 8001a56:	d001      	beq.n	8001a5c <MX_ADC1_Init+0xec>
  {
    Error_Handler();
 8001a58:	f000 fe18 	bl	800268c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8001a5c:	4b0d      	ldr	r3, [pc, #52]	@ (8001a94 <MX_ADC1_Init+0x124>)
 8001a5e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001a60:	2318      	movs	r3, #24
 8001a62:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a64:	463b      	mov	r3, r7
 8001a66:	4619      	mov	r1, r3
 8001a68:	4805      	ldr	r0, [pc, #20]	@ (8001a80 <MX_ADC1_Init+0x110>)
 8001a6a:	f002 fb9d 	bl	80041a8 <HAL_ADC_ConfigChannel>
 8001a6e:	4603      	mov	r3, r0
 8001a70:	2b00      	cmp	r3, #0
 8001a72:	d001      	beq.n	8001a78 <MX_ADC1_Init+0x108>
  {
    Error_Handler();
 8001a74:	f000 fe0a 	bl	800268c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a78:	bf00      	nop
 8001a7a:	3718      	adds	r7, #24
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	20040050 	.word	0x20040050
 8001a84:	50040000 	.word	0x50040000
 8001a88:	14f00020 	.word	0x14f00020
 8001a8c:	19200040 	.word	0x19200040
 8001a90:	1d500080 	.word	0x1d500080
 8001a94:	21800100 	.word	0x21800100

08001a98 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b08a      	sub	sp, #40	@ 0x28
 8001a9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8001a9e:	463b      	mov	r3, r7
 8001aa0:	2228      	movs	r2, #40	@ 0x28
 8001aa2:	2100      	movs	r1, #0
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	f00c fdbd 	bl	800e624 <memset>

  /* USER CODE END DAC1_Init 1 */

  /** DAC Initialization
  */
  hdac1.Instance = DAC1;
 8001aaa:	4b13      	ldr	r3, [pc, #76]	@ (8001af8 <MX_DAC1_Init+0x60>)
 8001aac:	4a13      	ldr	r2, [pc, #76]	@ (8001afc <MX_DAC1_Init+0x64>)
 8001aae:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8001ab0:	4811      	ldr	r0, [pc, #68]	@ (8001af8 <MX_DAC1_Init+0x60>)
 8001ab2:	f003 fa2a 	bl	8004f0a <HAL_DAC_Init>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8001abc:	f000 fde6 	bl	800268c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8001ac0:	2300      	movs	r3, #0
 8001ac2:	607b      	str	r3, [r7, #4]
  sConfig.DAC_Trigger = DAC_TRIGGER_T2_TRGO;
 8001ac4:	230a      	movs	r3, #10
 8001ac6:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8001ac8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001acc:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_DISABLE;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	613b      	str	r3, [r7, #16]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	617b      	str	r3, [r7, #20]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8001ada:	463b      	mov	r3, r7
 8001adc:	2200      	movs	r2, #0
 8001ade:	4619      	mov	r1, r3
 8001ae0:	4805      	ldr	r0, [pc, #20]	@ (8001af8 <MX_DAC1_Init+0x60>)
 8001ae2:	f003 fb51 	bl	8005188 <HAL_DAC_ConfigChannel>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d001      	beq.n	8001af0 <MX_DAC1_Init+0x58>
  {
    Error_Handler();
 8001aec:	f000 fdce 	bl	800268c <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8001af0:	bf00      	nop
 8001af2:	3728      	adds	r7, #40	@ 0x28
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	20040118 	.word	0x20040118
 8001afc:	40007400 	.word	0x40007400

08001b00 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001b00:	b580      	push	{r7, lr}
 8001b02:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001b04:	4b22      	ldr	r3, [pc, #136]	@ (8001b90 <MX_LPUART1_UART_Init+0x90>)
 8001b06:	4a23      	ldr	r2, [pc, #140]	@ (8001b94 <MX_LPUART1_UART_Init+0x94>)
 8001b08:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 1500000;
 8001b0a:	4b21      	ldr	r3, [pc, #132]	@ (8001b90 <MX_LPUART1_UART_Init+0x90>)
 8001b0c:	4a22      	ldr	r2, [pc, #136]	@ (8001b98 <MX_LPUART1_UART_Init+0x98>)
 8001b0e:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001b10:	4b1f      	ldr	r3, [pc, #124]	@ (8001b90 <MX_LPUART1_UART_Init+0x90>)
 8001b12:	2200      	movs	r2, #0
 8001b14:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001b16:	4b1e      	ldr	r3, [pc, #120]	@ (8001b90 <MX_LPUART1_UART_Init+0x90>)
 8001b18:	2200      	movs	r2, #0
 8001b1a:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001b1c:	4b1c      	ldr	r3, [pc, #112]	@ (8001b90 <MX_LPUART1_UART_Init+0x90>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001b22:	4b1b      	ldr	r3, [pc, #108]	@ (8001b90 <MX_LPUART1_UART_Init+0x90>)
 8001b24:	220c      	movs	r2, #12
 8001b26:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001b28:	4b19      	ldr	r3, [pc, #100]	@ (8001b90 <MX_LPUART1_UART_Init+0x90>)
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001b2e:	4b18      	ldr	r3, [pc, #96]	@ (8001b90 <MX_LPUART1_UART_Init+0x90>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001b34:	4b16      	ldr	r3, [pc, #88]	@ (8001b90 <MX_LPUART1_UART_Init+0x90>)
 8001b36:	2200      	movs	r2, #0
 8001b38:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001b3a:	4b15      	ldr	r3, [pc, #84]	@ (8001b90 <MX_LPUART1_UART_Init+0x90>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 8001b40:	4b13      	ldr	r3, [pc, #76]	@ (8001b90 <MX_LPUART1_UART_Init+0x90>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8001b46:	4812      	ldr	r0, [pc, #72]	@ (8001b90 <MX_LPUART1_UART_Init+0x90>)
 8001b48:	f006 ffba 	bl	8008ac0 <HAL_UART_Init>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <MX_LPUART1_UART_Init+0x56>
  {
    Error_Handler();
 8001b52:	f000 fd9b 	bl	800268c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b56:	2100      	movs	r1, #0
 8001b58:	480d      	ldr	r0, [pc, #52]	@ (8001b90 <MX_LPUART1_UART_Init+0x90>)
 8001b5a:	f008 fc85 	bl	800a468 <HAL_UARTEx_SetTxFifoThreshold>
 8001b5e:	4603      	mov	r3, r0
 8001b60:	2b00      	cmp	r3, #0
 8001b62:	d001      	beq.n	8001b68 <MX_LPUART1_UART_Init+0x68>
  {
    Error_Handler();
 8001b64:	f000 fd92 	bl	800268c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001b68:	2100      	movs	r1, #0
 8001b6a:	4809      	ldr	r0, [pc, #36]	@ (8001b90 <MX_LPUART1_UART_Init+0x90>)
 8001b6c:	f008 fcba 	bl	800a4e4 <HAL_UARTEx_SetRxFifoThreshold>
 8001b70:	4603      	mov	r3, r0
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	d001      	beq.n	8001b7a <MX_LPUART1_UART_Init+0x7a>
  {
    Error_Handler();
 8001b76:	f000 fd89 	bl	800268c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8001b7a:	4805      	ldr	r0, [pc, #20]	@ (8001b90 <MX_LPUART1_UART_Init+0x90>)
 8001b7c:	f008 fc3b 	bl	800a3f6 <HAL_UARTEx_DisableFifoMode>
 8001b80:	4603      	mov	r3, r0
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	d001      	beq.n	8001b8a <MX_LPUART1_UART_Init+0x8a>
  {
    Error_Handler();
 8001b86:	f000 fd81 	bl	800268c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8001b8a:	bf00      	nop
 8001b8c:	bd80      	pop	{r7, pc}
 8001b8e:	bf00      	nop
 8001b90:	2004018c 	.word	0x2004018c
 8001b94:	40008000 	.word	0x40008000
 8001b98:	0016e360 	.word	0x0016e360

08001b9c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001b9c:	b580      	push	{r7, lr}
 8001b9e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001ba0:	4b1b      	ldr	r3, [pc, #108]	@ (8001c10 <MX_SPI1_Init+0x74>)
 8001ba2:	4a1c      	ldr	r2, [pc, #112]	@ (8001c14 <MX_SPI1_Init+0x78>)
 8001ba4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001ba6:	4b1a      	ldr	r3, [pc, #104]	@ (8001c10 <MX_SPI1_Init+0x74>)
 8001ba8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001bac:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001bae:	4b18      	ldr	r3, [pc, #96]	@ (8001c10 <MX_SPI1_Init+0x74>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001bb4:	4b16      	ldr	r3, [pc, #88]	@ (8001c10 <MX_SPI1_Init+0x74>)
 8001bb6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001bba:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bbc:	4b14      	ldr	r3, [pc, #80]	@ (8001c10 <MX_SPI1_Init+0x74>)
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001bc2:	4b13      	ldr	r3, [pc, #76]	@ (8001c10 <MX_SPI1_Init+0x74>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001bc8:	4b11      	ldr	r3, [pc, #68]	@ (8001c10 <MX_SPI1_Init+0x74>)
 8001bca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001bce:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001bd0:	4b0f      	ldr	r3, [pc, #60]	@ (8001c10 <MX_SPI1_Init+0x74>)
 8001bd2:	2220      	movs	r2, #32
 8001bd4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001bd6:	4b0e      	ldr	r3, [pc, #56]	@ (8001c10 <MX_SPI1_Init+0x74>)
 8001bd8:	2200      	movs	r2, #0
 8001bda:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001bdc:	4b0c      	ldr	r3, [pc, #48]	@ (8001c10 <MX_SPI1_Init+0x74>)
 8001bde:	2200      	movs	r2, #0
 8001be0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001be2:	4b0b      	ldr	r3, [pc, #44]	@ (8001c10 <MX_SPI1_Init+0x74>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001be8:	4b09      	ldr	r3, [pc, #36]	@ (8001c10 <MX_SPI1_Init+0x74>)
 8001bea:	2207      	movs	r2, #7
 8001bec:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001bee:	4b08      	ldr	r3, [pc, #32]	@ (8001c10 <MX_SPI1_Init+0x74>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001bf4:	4b06      	ldr	r3, [pc, #24]	@ (8001c10 <MX_SPI1_Init+0x74>)
 8001bf6:	2208      	movs	r2, #8
 8001bf8:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001bfa:	4805      	ldr	r0, [pc, #20]	@ (8001c10 <MX_SPI1_Init+0x74>)
 8001bfc:	f005 fe72 	bl	80078e4 <HAL_SPI_Init>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8001c06:	f000 fd41 	bl	800268c <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001c0a:	bf00      	nop
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	20040280 	.word	0x20040280
 8001c14:	40013000 	.word	0x40013000

08001c18 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001c1c:	4b1b      	ldr	r3, [pc, #108]	@ (8001c8c <MX_SPI2_Init+0x74>)
 8001c1e:	4a1c      	ldr	r2, [pc, #112]	@ (8001c90 <MX_SPI2_Init+0x78>)
 8001c20:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001c22:	4b1a      	ldr	r3, [pc, #104]	@ (8001c8c <MX_SPI2_Init+0x74>)
 8001c24:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001c28:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001c2a:	4b18      	ldr	r3, [pc, #96]	@ (8001c8c <MX_SPI2_Init+0x74>)
 8001c2c:	2200      	movs	r2, #0
 8001c2e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001c30:	4b16      	ldr	r3, [pc, #88]	@ (8001c8c <MX_SPI2_Init+0x74>)
 8001c32:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8001c36:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001c38:	4b14      	ldr	r3, [pc, #80]	@ (8001c8c <MX_SPI2_Init+0x74>)
 8001c3a:	2200      	movs	r2, #0
 8001c3c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001c3e:	4b13      	ldr	r3, [pc, #76]	@ (8001c8c <MX_SPI2_Init+0x74>)
 8001c40:	2200      	movs	r2, #0
 8001c42:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001c44:	4b11      	ldr	r3, [pc, #68]	@ (8001c8c <MX_SPI2_Init+0x74>)
 8001c46:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001c4a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001c4c:	4b0f      	ldr	r3, [pc, #60]	@ (8001c8c <MX_SPI2_Init+0x74>)
 8001c4e:	2218      	movs	r2, #24
 8001c50:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001c52:	4b0e      	ldr	r3, [pc, #56]	@ (8001c8c <MX_SPI2_Init+0x74>)
 8001c54:	2200      	movs	r2, #0
 8001c56:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001c58:	4b0c      	ldr	r3, [pc, #48]	@ (8001c8c <MX_SPI2_Init+0x74>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001c8c <MX_SPI2_Init+0x74>)
 8001c60:	2200      	movs	r2, #0
 8001c62:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8001c64:	4b09      	ldr	r3, [pc, #36]	@ (8001c8c <MX_SPI2_Init+0x74>)
 8001c66:	2207      	movs	r2, #7
 8001c68:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001c6a:	4b08      	ldr	r3, [pc, #32]	@ (8001c8c <MX_SPI2_Init+0x74>)
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001c70:	4b06      	ldr	r3, [pc, #24]	@ (8001c8c <MX_SPI2_Init+0x74>)
 8001c72:	2208      	movs	r2, #8
 8001c74:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001c76:	4805      	ldr	r0, [pc, #20]	@ (8001c8c <MX_SPI2_Init+0x74>)
 8001c78:	f005 fe34 	bl	80078e4 <HAL_SPI_Init>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d001      	beq.n	8001c86 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8001c82:	f000 fd03 	bl	800268c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001c86:	bf00      	nop
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	200402e4 	.word	0x200402e4
 8001c90:	40003800 	.word	0x40003800

08001c94 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b088      	sub	sp, #32
 8001c98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c9a:	f107 0310 	add.w	r3, r7, #16
 8001c9e:	2200      	movs	r2, #0
 8001ca0:	601a      	str	r2, [r3, #0]
 8001ca2:	605a      	str	r2, [r3, #4]
 8001ca4:	609a      	str	r2, [r3, #8]
 8001ca6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ca8:	1d3b      	adds	r3, r7, #4
 8001caa:	2200      	movs	r2, #0
 8001cac:	601a      	str	r2, [r3, #0]
 8001cae:	605a      	str	r2, [r3, #4]
 8001cb0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001cb2:	4b1f      	ldr	r3, [pc, #124]	@ (8001d30 <MX_TIM1_Init+0x9c>)
 8001cb4:	4a1f      	ldr	r2, [pc, #124]	@ (8001d34 <MX_TIM1_Init+0xa0>)
 8001cb6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 119;
 8001cb8:	4b1d      	ldr	r3, [pc, #116]	@ (8001d30 <MX_TIM1_Init+0x9c>)
 8001cba:	2277      	movs	r2, #119	@ 0x77
 8001cbc:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cbe:	4b1c      	ldr	r3, [pc, #112]	@ (8001d30 <MX_TIM1_Init+0x9c>)
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 49;
 8001cc4:	4b1a      	ldr	r3, [pc, #104]	@ (8001d30 <MX_TIM1_Init+0x9c>)
 8001cc6:	2231      	movs	r2, #49	@ 0x31
 8001cc8:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cca:	4b19      	ldr	r3, [pc, #100]	@ (8001d30 <MX_TIM1_Init+0x9c>)
 8001ccc:	2200      	movs	r2, #0
 8001cce:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001cd0:	4b17      	ldr	r3, [pc, #92]	@ (8001d30 <MX_TIM1_Init+0x9c>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001cd6:	4b16      	ldr	r3, [pc, #88]	@ (8001d30 <MX_TIM1_Init+0x9c>)
 8001cd8:	2280      	movs	r2, #128	@ 0x80
 8001cda:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001cdc:	4814      	ldr	r0, [pc, #80]	@ (8001d30 <MX_TIM1_Init+0x9c>)
 8001cde:	f006 fb9d 	bl	800841c <HAL_TIM_Base_Init>
 8001ce2:	4603      	mov	r3, r0
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d001      	beq.n	8001cec <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8001ce8:	f000 fcd0 	bl	800268c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cec:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001cf0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001cf2:	f107 0310 	add.w	r3, r7, #16
 8001cf6:	4619      	mov	r1, r3
 8001cf8:	480d      	ldr	r0, [pc, #52]	@ (8001d30 <MX_TIM1_Init+0x9c>)
 8001cfa:	f006 fc4f 	bl	800859c <HAL_TIM_ConfigClockSource>
 8001cfe:	4603      	mov	r3, r0
 8001d00:	2b00      	cmp	r3, #0
 8001d02:	d001      	beq.n	8001d08 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8001d04:	f000 fcc2 	bl	800268c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d08:	2300      	movs	r3, #0
 8001d0a:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d10:	2300      	movs	r3, #0
 8001d12:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001d14:	1d3b      	adds	r3, r7, #4
 8001d16:	4619      	mov	r1, r3
 8001d18:	4805      	ldr	r0, [pc, #20]	@ (8001d30 <MX_TIM1_Init+0x9c>)
 8001d1a:	f006 fe49 	bl	80089b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d001      	beq.n	8001d28 <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001d24:	f000 fcb2 	bl	800268c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001d28:	bf00      	nop
 8001d2a:	3720      	adds	r7, #32
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	200403a8 	.word	0x200403a8
 8001d34:	40012c00 	.word	0x40012c00

08001d38 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	b088      	sub	sp, #32
 8001d3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d3e:	f107 0310 	add.w	r3, r7, #16
 8001d42:	2200      	movs	r2, #0
 8001d44:	601a      	str	r2, [r3, #0]
 8001d46:	605a      	str	r2, [r3, #4]
 8001d48:	609a      	str	r2, [r3, #8]
 8001d4a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d4c:	1d3b      	adds	r3, r7, #4
 8001d4e:	2200      	movs	r2, #0
 8001d50:	601a      	str	r2, [r3, #0]
 8001d52:	605a      	str	r2, [r3, #4]
 8001d54:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d56:	4b1e      	ldr	r3, [pc, #120]	@ (8001dd0 <MX_TIM2_Init+0x98>)
 8001d58:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d5c:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001d5e:	4b1c      	ldr	r3, [pc, #112]	@ (8001dd0 <MX_TIM2_Init+0x98>)
 8001d60:	2200      	movs	r2, #0
 8001d62:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d64:	4b1a      	ldr	r3, [pc, #104]	@ (8001dd0 <MX_TIM2_Init+0x98>)
 8001d66:	2200      	movs	r2, #0
 8001d68:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4999;
 8001d6a:	4b19      	ldr	r3, [pc, #100]	@ (8001dd0 <MX_TIM2_Init+0x98>)
 8001d6c:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001d70:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d72:	4b17      	ldr	r3, [pc, #92]	@ (8001dd0 <MX_TIM2_Init+0x98>)
 8001d74:	2200      	movs	r2, #0
 8001d76:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d78:	4b15      	ldr	r3, [pc, #84]	@ (8001dd0 <MX_TIM2_Init+0x98>)
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001d7e:	4814      	ldr	r0, [pc, #80]	@ (8001dd0 <MX_TIM2_Init+0x98>)
 8001d80:	f006 fb4c 	bl	800841c <HAL_TIM_Base_Init>
 8001d84:	4603      	mov	r3, r0
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d001      	beq.n	8001d8e <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001d8a:	f000 fc7f 	bl	800268c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d8e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d92:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001d94:	f107 0310 	add.w	r3, r7, #16
 8001d98:	4619      	mov	r1, r3
 8001d9a:	480d      	ldr	r0, [pc, #52]	@ (8001dd0 <MX_TIM2_Init+0x98>)
 8001d9c:	f006 fbfe 	bl	800859c <HAL_TIM_ConfigClockSource>
 8001da0:	4603      	mov	r3, r0
 8001da2:	2b00      	cmp	r3, #0
 8001da4:	d001      	beq.n	8001daa <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001da6:	f000 fc71 	bl	800268c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8001daa:	2320      	movs	r3, #32
 8001dac:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dae:	2300      	movs	r3, #0
 8001db0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001db2:	1d3b      	adds	r3, r7, #4
 8001db4:	4619      	mov	r1, r3
 8001db6:	4806      	ldr	r0, [pc, #24]	@ (8001dd0 <MX_TIM2_Init+0x98>)
 8001db8:	f006 fdfa 	bl	80089b0 <HAL_TIMEx_MasterConfigSynchronization>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d001      	beq.n	8001dc6 <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001dc2:	f000 fc63 	bl	800268c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001dc6:	bf00      	nop
 8001dc8:	3720      	adds	r7, #32
 8001dca:	46bd      	mov	sp, r7
 8001dcc:	bd80      	pop	{r7, pc}
 8001dce:	bf00      	nop
 8001dd0:	200403f4 	.word	0x200403f4

08001dd4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b082      	sub	sp, #8
 8001dd8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001dda:	4b1e      	ldr	r3, [pc, #120]	@ (8001e54 <MX_DMA_Init+0x80>)
 8001ddc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dde:	4a1d      	ldr	r2, [pc, #116]	@ (8001e54 <MX_DMA_Init+0x80>)
 8001de0:	f043 0304 	orr.w	r3, r3, #4
 8001de4:	6493      	str	r3, [r2, #72]	@ 0x48
 8001de6:	4b1b      	ldr	r3, [pc, #108]	@ (8001e54 <MX_DMA_Init+0x80>)
 8001de8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001dea:	f003 0304 	and.w	r3, r3, #4
 8001dee:	607b      	str	r3, [r7, #4]
 8001df0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001df2:	4b18      	ldr	r3, [pc, #96]	@ (8001e54 <MX_DMA_Init+0x80>)
 8001df4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001df6:	4a17      	ldr	r2, [pc, #92]	@ (8001e54 <MX_DMA_Init+0x80>)
 8001df8:	f043 0301 	orr.w	r3, r3, #1
 8001dfc:	6493      	str	r3, [r2, #72]	@ 0x48
 8001dfe:	4b15      	ldr	r3, [pc, #84]	@ (8001e54 <MX_DMA_Init+0x80>)
 8001e00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001e02:	f003 0301 	and.w	r3, r3, #1
 8001e06:	603b      	str	r3, [r7, #0]
 8001e08:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001e0a:	2200      	movs	r2, #0
 8001e0c:	2100      	movs	r1, #0
 8001e0e:	200b      	movs	r0, #11
 8001e10:	f003 f845 	bl	8004e9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001e14:	200b      	movs	r0, #11
 8001e16:	f003 f85e 	bl	8004ed6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001e1a:	2200      	movs	r2, #0
 8001e1c:	2100      	movs	r1, #0
 8001e1e:	200c      	movs	r0, #12
 8001e20:	f003 f83d 	bl	8004e9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001e24:	200c      	movs	r0, #12
 8001e26:	f003 f856 	bl	8004ed6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	2100      	movs	r1, #0
 8001e2e:	200d      	movs	r0, #13
 8001e30:	f003 f835 	bl	8004e9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001e34:	200d      	movs	r0, #13
 8001e36:	f003 f84e 	bl	8004ed6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	2100      	movs	r1, #0
 8001e3e:	200e      	movs	r0, #14
 8001e40:	f003 f82d 	bl	8004e9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001e44:	200e      	movs	r0, #14
 8001e46:	f003 f846 	bl	8004ed6 <HAL_NVIC_EnableIRQ>

}
 8001e4a:	bf00      	nop
 8001e4c:	3708      	adds	r7, #8
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}
 8001e52:	bf00      	nop
 8001e54:	40021000 	.word	0x40021000

08001e58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001e58:	b580      	push	{r7, lr}
 8001e5a:	b08e      	sub	sp, #56	@ 0x38
 8001e5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e5e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001e62:	2200      	movs	r2, #0
 8001e64:	601a      	str	r2, [r3, #0]
 8001e66:	605a      	str	r2, [r3, #4]
 8001e68:	609a      	str	r2, [r3, #8]
 8001e6a:	60da      	str	r2, [r3, #12]
 8001e6c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e6e:	4bb3      	ldr	r3, [pc, #716]	@ (800213c <MX_GPIO_Init+0x2e4>)
 8001e70:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e72:	4ab2      	ldr	r2, [pc, #712]	@ (800213c <MX_GPIO_Init+0x2e4>)
 8001e74:	f043 0310 	orr.w	r3, r3, #16
 8001e78:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e7a:	4bb0      	ldr	r3, [pc, #704]	@ (800213c <MX_GPIO_Init+0x2e4>)
 8001e7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e7e:	f003 0310 	and.w	r3, r3, #16
 8001e82:	623b      	str	r3, [r7, #32]
 8001e84:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001e86:	4bad      	ldr	r3, [pc, #692]	@ (800213c <MX_GPIO_Init+0x2e4>)
 8001e88:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e8a:	4aac      	ldr	r2, [pc, #688]	@ (800213c <MX_GPIO_Init+0x2e4>)
 8001e8c:	f043 0304 	orr.w	r3, r3, #4
 8001e90:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001e92:	4baa      	ldr	r3, [pc, #680]	@ (800213c <MX_GPIO_Init+0x2e4>)
 8001e94:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e96:	f003 0304 	and.w	r3, r3, #4
 8001e9a:	61fb      	str	r3, [r7, #28]
 8001e9c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001e9e:	4ba7      	ldr	r3, [pc, #668]	@ (800213c <MX_GPIO_Init+0x2e4>)
 8001ea0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ea2:	4aa6      	ldr	r2, [pc, #664]	@ (800213c <MX_GPIO_Init+0x2e4>)
 8001ea4:	f043 0320 	orr.w	r3, r3, #32
 8001ea8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001eaa:	4ba4      	ldr	r3, [pc, #656]	@ (800213c <MX_GPIO_Init+0x2e4>)
 8001eac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eae:	f003 0320 	and.w	r3, r3, #32
 8001eb2:	61bb      	str	r3, [r7, #24]
 8001eb4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001eb6:	4ba1      	ldr	r3, [pc, #644]	@ (800213c <MX_GPIO_Init+0x2e4>)
 8001eb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eba:	4aa0      	ldr	r2, [pc, #640]	@ (800213c <MX_GPIO_Init+0x2e4>)
 8001ebc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001ec0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ec2:	4b9e      	ldr	r3, [pc, #632]	@ (800213c <MX_GPIO_Init+0x2e4>)
 8001ec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ec6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001eca:	617b      	str	r3, [r7, #20]
 8001ecc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ece:	4b9b      	ldr	r3, [pc, #620]	@ (800213c <MX_GPIO_Init+0x2e4>)
 8001ed0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ed2:	4a9a      	ldr	r2, [pc, #616]	@ (800213c <MX_GPIO_Init+0x2e4>)
 8001ed4:	f043 0301 	orr.w	r3, r3, #1
 8001ed8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001eda:	4b98      	ldr	r3, [pc, #608]	@ (800213c <MX_GPIO_Init+0x2e4>)
 8001edc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ede:	f003 0301 	and.w	r3, r3, #1
 8001ee2:	613b      	str	r3, [r7, #16]
 8001ee4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ee6:	4b95      	ldr	r3, [pc, #596]	@ (800213c <MX_GPIO_Init+0x2e4>)
 8001ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001eea:	4a94      	ldr	r2, [pc, #592]	@ (800213c <MX_GPIO_Init+0x2e4>)
 8001eec:	f043 0302 	orr.w	r3, r3, #2
 8001ef0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001ef2:	4b92      	ldr	r3, [pc, #584]	@ (800213c <MX_GPIO_Init+0x2e4>)
 8001ef4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ef6:	f003 0302 	and.w	r3, r3, #2
 8001efa:	60fb      	str	r3, [r7, #12]
 8001efc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001efe:	4b8f      	ldr	r3, [pc, #572]	@ (800213c <MX_GPIO_Init+0x2e4>)
 8001f00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f02:	4a8e      	ldr	r2, [pc, #568]	@ (800213c <MX_GPIO_Init+0x2e4>)
 8001f04:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f08:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f0a:	4b8c      	ldr	r3, [pc, #560]	@ (800213c <MX_GPIO_Init+0x2e4>)
 8001f0c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f0e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f12:	60bb      	str	r3, [r7, #8]
 8001f14:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f16:	4b89      	ldr	r3, [pc, #548]	@ (800213c <MX_GPIO_Init+0x2e4>)
 8001f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f1a:	4a88      	ldr	r2, [pc, #544]	@ (800213c <MX_GPIO_Init+0x2e4>)
 8001f1c:	f043 0308 	orr.w	r3, r3, #8
 8001f20:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f22:	4b86      	ldr	r3, [pc, #536]	@ (800213c <MX_GPIO_Init+0x2e4>)
 8001f24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f26:	f003 0308 	and.w	r3, r3, #8
 8001f2a:	607b      	str	r3, [r7, #4]
 8001f2c:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8001f2e:	f004 f8d9 	bl	80060e4 <HAL_PWREx_EnableVddIO2>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Col_4_Pin|Col_3_Pin|Col_2_Pin, GPIO_PIN_SET);
 8001f32:	2201      	movs	r2, #1
 8001f34:	2107      	movs	r1, #7
 8001f36:	4882      	ldr	r0, [pc, #520]	@ (8002140 <MX_GPIO_Init+0x2e8>)
 8001f38:	f003 ffe0 	bl	8005efc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8001f3c:	2200      	movs	r2, #0
 8001f3e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001f42:	4880      	ldr	r0, [pc, #512]	@ (8002144 <MX_GPIO_Init+0x2ec>)
 8001f44:	f003 ffda 	bl	8005efc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8001f48:	2200      	movs	r2, #0
 8001f4a:	f44f 7150 	mov.w	r1, #832	@ 0x340
 8001f4e:	487e      	ldr	r0, [pc, #504]	@ (8002148 <MX_GPIO_Init+0x2f0>)
 8001f50:	f003 ffd4 	bl	8005efc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Col_1_GPIO_Port, Col_1_Pin, GPIO_PIN_SET);
 8001f54:	2201      	movs	r2, #1
 8001f56:	2140      	movs	r1, #64	@ 0x40
 8001f58:	487a      	ldr	r0, [pc, #488]	@ (8002144 <MX_GPIO_Init+0x2ec>)
 8001f5a:	f003 ffcf 	bl	8005efc <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE3 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8001f5e:	230c      	movs	r3, #12
 8001f60:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f62:	2302      	movs	r3, #2
 8001f64:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f66:	2300      	movs	r3, #0
 8001f68:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001f6e:	230d      	movs	r3, #13
 8001f70:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001f72:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f76:	4619      	mov	r1, r3
 8001f78:	4874      	ldr	r0, [pc, #464]	@ (800214c <MX_GPIO_Init+0x2f4>)
 8001f7a:	f003 fe15 	bl	8005ba8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Col_4_Pin Col_3_Pin Col_2_Pin */
  GPIO_InitStruct.Pin = Col_4_Pin|Col_3_Pin|Col_2_Pin;
 8001f7e:	2307      	movs	r3, #7
 8001f80:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001f82:	2301      	movs	r3, #1
 8001f84:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f86:	2300      	movs	r3, #0
 8001f88:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001f8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f92:	4619      	mov	r1, r3
 8001f94:	486a      	ldr	r0, [pc, #424]	@ (8002140 <MX_GPIO_Init+0x2e8>)
 8001f96:	f003 fe07 	bl	8005ba8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PF7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001f9a:	2380      	movs	r3, #128	@ 0x80
 8001f9c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f9e:	2302      	movs	r3, #2
 8001fa0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001faa:	230d      	movs	r3, #13
 8001fac:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001fae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fb2:	4619      	mov	r1, r3
 8001fb4:	4862      	ldr	r0, [pc, #392]	@ (8002140 <MX_GPIO_Init+0x2e8>)
 8001fb6:	f003 fdf7 	bl	8005ba8 <HAL_GPIO_Init>

  /*Configure GPIO pins : Row_1_Pin Row_2_Pin Row_3_Pin */
  GPIO_InitStruct.Pin = Row_1_Pin|Row_2_Pin|Row_3_Pin;
 8001fba:	2332      	movs	r3, #50	@ 0x32
 8001fbc:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001fc2:	2301      	movs	r3, #1
 8001fc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001fc6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fca:	4619      	mov	r1, r3
 8001fcc:	485e      	ldr	r0, [pc, #376]	@ (8002148 <MX_GPIO_Init+0x2f0>)
 8001fce:	f003 fdeb 	bl	8005ba8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001fd2:	2301      	movs	r3, #1
 8001fd4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fd6:	2302      	movs	r3, #2
 8001fd8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fda:	2300      	movs	r3, #0
 8001fdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001fe2:	2302      	movs	r3, #2
 8001fe4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fe6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001fea:	4619      	mov	r1, r3
 8001fec:	4855      	ldr	r0, [pc, #340]	@ (8002144 <MX_GPIO_Init+0x2ec>)
 8001fee:	f003 fddb 	bl	8005ba8 <HAL_GPIO_Init>

  /*Configure GPIO pin : Row_4_Pin */
  GPIO_InitStruct.Pin = Row_4_Pin;
 8001ff2:	2304      	movs	r3, #4
 8001ff4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ffa:	2301      	movs	r3, #1
 8001ffc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(Row_4_GPIO_Port, &GPIO_InitStruct);
 8001ffe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002002:	4619      	mov	r1, r3
 8002004:	484f      	ldr	r0, [pc, #316]	@ (8002144 <MX_GPIO_Init+0x2ec>)
 8002006:	f003 fdcf 	bl	8005ba8 <HAL_GPIO_Init>

  /*Configure GPIO pin : REWIND_Pin */
  GPIO_InitStruct.Pin = REWIND_Pin;
 800200a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800200e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002010:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002014:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002016:	2301      	movs	r3, #1
 8002018:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(REWIND_GPIO_Port, &GPIO_InitStruct);
 800201a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800201e:	4619      	mov	r1, r3
 8002020:	4847      	ldr	r0, [pc, #284]	@ (8002140 <MX_GPIO_Init+0x2e8>)
 8002022:	f003 fdc1 	bl	8005ba8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAUSE_Pin FORWARD_Pin */
  GPIO_InitStruct.Pin = PAUSE_Pin|FORWARD_Pin;
 8002026:	2303      	movs	r3, #3
 8002028:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800202a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800202e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002030:	2301      	movs	r3, #1
 8002032:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002034:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002038:	4619      	mov	r1, r3
 800203a:	4845      	ldr	r0, [pc, #276]	@ (8002150 <MX_GPIO_Init+0x2f8>)
 800203c:	f003 fdb4 	bl	8005ba8 <HAL_GPIO_Init>

  /*Configure GPIO pins : SD_CS_Pin Col_1_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin|Col_1_Pin;
 8002040:	f44f 5382 	mov.w	r3, #4160	@ 0x1040
 8002044:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002046:	2301      	movs	r3, #1
 8002048:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204a:	2300      	movs	r3, #0
 800204c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800204e:	2300      	movs	r3, #0
 8002050:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002052:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002056:	4619      	mov	r1, r3
 8002058:	483a      	ldr	r0, [pc, #232]	@ (8002144 <MX_GPIO_Init+0x2ec>)
 800205a:	f003 fda5 	bl	8005ba8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 800205e:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002062:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002064:	2302      	movs	r3, #2
 8002066:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002068:	2300      	movs	r3, #0
 800206a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800206c:	2300      	movs	r3, #0
 800206e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8002070:	230e      	movs	r3, #14
 8002072:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002074:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002078:	4619      	mov	r1, r3
 800207a:	4832      	ldr	r0, [pc, #200]	@ (8002144 <MX_GPIO_Init+0x2ec>)
 800207c:	f003 fd94 	bl	8005ba8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD8 PD9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002080:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002084:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002086:	2302      	movs	r3, #2
 8002088:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800208a:	2300      	movs	r3, #0
 800208c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800208e:	2303      	movs	r3, #3
 8002090:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002092:	2307      	movs	r3, #7
 8002094:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002096:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800209a:	4619      	mov	r1, r3
 800209c:	482d      	ldr	r0, [pc, #180]	@ (8002154 <MX_GPIO_Init+0x2fc>)
 800209e:	f003 fd83 	bl	8005ba8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD14 PD15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80020a2:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 80020a6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020a8:	2302      	movs	r3, #2
 80020aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ac:	2300      	movs	r3, #0
 80020ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b0:	2300      	movs	r3, #0
 80020b2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 80020b4:	2302      	movs	r3, #2
 80020b6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80020b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020bc:	4619      	mov	r1, r3
 80020be:	4825      	ldr	r0, [pc, #148]	@ (8002154 <MX_GPIO_Init+0x2fc>)
 80020c0:	f003 fd72 	bl	8005ba8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC8 PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 80020c4:	f44f 7350 	mov.w	r3, #832	@ 0x340
 80020c8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020ca:	2301      	movs	r3, #1
 80020cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ce:	2300      	movs	r3, #0
 80020d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020d2:	2300      	movs	r3, #0
 80020d4:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020da:	4619      	mov	r1, r3
 80020dc:	481a      	ldr	r0, [pc, #104]	@ (8002148 <MX_GPIO_Init+0x2f0>)
 80020de:	f003 fd63 	bl	8005ba8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 80020e2:	2380      	movs	r3, #128	@ 0x80
 80020e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020e6:	2302      	movs	r3, #2
 80020e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020ea:	2300      	movs	r3, #0
 80020ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020ee:	2300      	movs	r3, #0
 80020f0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80020f2:	2302      	movs	r3, #2
 80020f4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80020f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80020fa:	4619      	mov	r1, r3
 80020fc:	4812      	ldr	r0, [pc, #72]	@ (8002148 <MX_GPIO_Init+0x2f0>)
 80020fe:	f003 fd53 	bl	8005ba8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_10;
 8002102:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 8002106:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002108:	2302      	movs	r3, #2
 800210a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800210c:	2300      	movs	r3, #0
 800210e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002110:	2303      	movs	r3, #3
 8002112:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8002114:	230a      	movs	r3, #10
 8002116:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002118:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800211c:	4619      	mov	r1, r3
 800211e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002122:	f003 fd41 	bl	8005ba8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002126:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800212a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800212c:	2300      	movs	r3, #0
 800212e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002130:	2300      	movs	r3, #0
 8002132:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002134:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002138:	4619      	mov	r1, r3
 800213a:	e00d      	b.n	8002158 <MX_GPIO_Init+0x300>
 800213c:	40021000 	.word	0x40021000
 8002140:	48001400 	.word	0x48001400
 8002144:	48000400 	.word	0x48000400
 8002148:	48000800 	.word	0x48000800
 800214c:	48001000 	.word	0x48001000
 8002150:	48001800 	.word	0x48001800
 8002154:	48000c00 	.word	0x48000c00
 8002158:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800215c:	f003 fd24 	bl	8005ba8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC10 PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8002160:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8002164:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002166:	2302      	movs	r3, #2
 8002168:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800216a:	2300      	movs	r3, #0
 800216c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800216e:	2303      	movs	r3, #3
 8002170:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8002172:	230c      	movs	r3, #12
 8002174:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002176:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800217a:	4619      	mov	r1, r3
 800217c:	4848      	ldr	r0, [pc, #288]	@ (80022a0 <MX_GPIO_Init+0x448>)
 800217e:	f003 fd13 	bl	8005ba8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002182:	2301      	movs	r3, #1
 8002184:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002186:	2302      	movs	r3, #2
 8002188:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800218a:	2300      	movs	r3, #0
 800218c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800218e:	2303      	movs	r3, #3
 8002190:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002192:	2309      	movs	r3, #9
 8002194:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002196:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800219a:	4619      	mov	r1, r3
 800219c:	4841      	ldr	r0, [pc, #260]	@ (80022a4 <MX_GPIO_Init+0x44c>)
 800219e:	f003 fd03 	bl	8005ba8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 80021a2:	2304      	movs	r3, #4
 80021a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021a6:	2302      	movs	r3, #2
 80021a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021aa:	2300      	movs	r3, #0
 80021ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ae:	2303      	movs	r3, #3
 80021b0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 80021b2:	230c      	movs	r3, #12
 80021b4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021ba:	4619      	mov	r1, r3
 80021bc:	4839      	ldr	r0, [pc, #228]	@ (80022a4 <MX_GPIO_Init+0x44c>)
 80021be:	f003 fcf3 	bl	8005ba8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD3 PD5 PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5|GPIO_PIN_6;
 80021c2:	2368      	movs	r3, #104	@ 0x68
 80021c4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021c6:	2302      	movs	r3, #2
 80021c8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ca:	2300      	movs	r3, #0
 80021cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ce:	2303      	movs	r3, #3
 80021d0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80021d2:	2307      	movs	r3, #7
 80021d4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80021d6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021da:	4619      	mov	r1, r3
 80021dc:	4831      	ldr	r0, [pc, #196]	@ (80022a4 <MX_GPIO_Init+0x44c>)
 80021de:	f003 fce3 	bl	8005ba8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80021e2:	2338      	movs	r3, #56	@ 0x38
 80021e4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021e6:	2302      	movs	r3, #2
 80021e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ea:	2300      	movs	r3, #0
 80021ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021ee:	2303      	movs	r3, #3
 80021f0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80021f2:	2306      	movs	r3, #6
 80021f4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80021f6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80021fa:	4619      	mov	r1, r3
 80021fc:	482a      	ldr	r0, [pc, #168]	@ (80022a8 <MX_GPIO_Init+0x450>)
 80021fe:	f003 fcd3 	bl	8005ba8 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8002202:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002206:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002208:	2312      	movs	r3, #18
 800220a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220c:	2300      	movs	r3, #0
 800220e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002210:	2303      	movs	r3, #3
 8002212:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002214:	2304      	movs	r3, #4
 8002216:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002218:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800221c:	4619      	mov	r1, r3
 800221e:	4822      	ldr	r0, [pc, #136]	@ (80022a8 <MX_GPIO_Init+0x450>)
 8002220:	f003 fcc2 	bl	8005ba8 <HAL_GPIO_Init>

  /*Configure GPIO pin : PE0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002224:	2301      	movs	r3, #1
 8002226:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002228:	2302      	movs	r3, #2
 800222a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222c:	2300      	movs	r3, #0
 800222e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002230:	2300      	movs	r3, #0
 8002232:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002234:	2302      	movs	r3, #2
 8002236:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002238:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800223c:	4619      	mov	r1, r3
 800223e:	481b      	ldr	r0, [pc, #108]	@ (80022ac <MX_GPIO_Init+0x454>)
 8002240:	f003 fcb2 	bl	8005ba8 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8002244:	2200      	movs	r2, #0
 8002246:	2100      	movs	r1, #0
 8002248:	2006      	movs	r0, #6
 800224a:	f002 fe28 	bl	8004e9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800224e:	2006      	movs	r0, #6
 8002250:	f002 fe41 	bl	8004ed6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8002254:	2200      	movs	r2, #0
 8002256:	2100      	movs	r1, #0
 8002258:	2007      	movs	r0, #7
 800225a:	f002 fe20 	bl	8004e9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800225e:	2007      	movs	r0, #7
 8002260:	f002 fe39 	bl	8004ed6 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002264:	2200      	movs	r2, #0
 8002266:	2100      	movs	r1, #0
 8002268:	2028      	movs	r0, #40	@ 0x28
 800226a:	f002 fe18 	bl	8004e9e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800226e:	2028      	movs	r0, #40	@ 0x28
 8002270:	f002 fe31 	bl	8004ed6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /*Configure GPIO pins : PD8 PD9 (USART3 TX/RX) */
  GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 8002274:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002278:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800227a:	2302      	movs	r3, #2
 800227c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227e:	2300      	movs	r3, #0
 8002280:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002282:	2303      	movs	r3, #3
 8002284:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002286:	2307      	movs	r3, #7
 8002288:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800228a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800228e:	4619      	mov	r1, r3
 8002290:	4804      	ldr	r0, [pc, #16]	@ (80022a4 <MX_GPIO_Init+0x44c>)
 8002292:	f003 fc89 	bl	8005ba8 <HAL_GPIO_Init>


  /* USER CODE END MX_GPIO_Init_2 */
}
 8002296:	bf00      	nop
 8002298:	3738      	adds	r7, #56	@ 0x38
 800229a:	46bd      	mov	sp, r7
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	48000800 	.word	0x48000800
 80022a4:	48000c00 	.word	0x48000c00
 80022a8:	48000400 	.word	0x48000400
 80022ac:	48001000 	.word	0x48001000

080022b0 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80022b0:	b580      	push	{r7, lr}
 80022b2:	b084      	sub	sp, #16
 80022b4:	af00      	add	r7, sp, #0
 80022b6:	4603      	mov	r3, r0
 80022b8:	80fb      	strh	r3, [r7, #6]

	 static uint32_t last = 0;
	uint32_t now = HAL_GetTick();
 80022ba:	f001 f919 	bl	80034f0 <HAL_GetTick>
 80022be:	60f8      	str	r0, [r7, #12]

	if (now - last < 30) return;  // debounce
 80022c0:	4b13      	ldr	r3, [pc, #76]	@ (8002310 <HAL_GPIO_EXTI_Callback+0x60>)
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	68fa      	ldr	r2, [r7, #12]
 80022c6:	1ad3      	subs	r3, r2, r3
 80022c8:	2b1d      	cmp	r3, #29
 80022ca:	d91c      	bls.n	8002306 <HAL_GPIO_EXTI_Callback+0x56>
	last = now;
 80022cc:	4a10      	ldr	r2, [pc, #64]	@ (8002310 <HAL_GPIO_EXTI_Callback+0x60>)
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	6013      	str	r3, [r2, #0]

    if (GPIO_Pin == REWIND_Pin)      // Rewind button
 80022d2:	88fb      	ldrh	r3, [r7, #6]
 80022d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80022d8:	d103      	bne.n	80022e2 <HAL_GPIO_EXTI_Callback+0x32>
        rewind_flag = 1;
 80022da:	4b0e      	ldr	r3, [pc, #56]	@ (8002314 <HAL_GPIO_EXTI_Callback+0x64>)
 80022dc:	2201      	movs	r2, #1
 80022de:	701a      	strb	r2, [r3, #0]
 80022e0:	e012      	b.n	8002308 <HAL_GPIO_EXTI_Callback+0x58>

    else if (GPIO_Pin == PAUSE_Pin) // Pause/unpause toggle
 80022e2:	88fb      	ldrh	r3, [r7, #6]
 80022e4:	2b01      	cmp	r3, #1
 80022e6:	d107      	bne.n	80022f8 <HAL_GPIO_EXTI_Callback+0x48>
        pause_state ^= 1;
 80022e8:	4b0b      	ldr	r3, [pc, #44]	@ (8002318 <HAL_GPIO_EXTI_Callback+0x68>)
 80022ea:	781b      	ldrb	r3, [r3, #0]
 80022ec:	f083 0301 	eor.w	r3, r3, #1
 80022f0:	b2da      	uxtb	r2, r3
 80022f2:	4b09      	ldr	r3, [pc, #36]	@ (8002318 <HAL_GPIO_EXTI_Callback+0x68>)
 80022f4:	701a      	strb	r2, [r3, #0]
 80022f6:	e007      	b.n	8002308 <HAL_GPIO_EXTI_Callback+0x58>

    else if (GPIO_Pin == FORWARD_Pin) // Forward button
 80022f8:	88fb      	ldrh	r3, [r7, #6]
 80022fa:	2b02      	cmp	r3, #2
 80022fc:	d104      	bne.n	8002308 <HAL_GPIO_EXTI_Callback+0x58>
        forward_flag = 1;
 80022fe:	4b07      	ldr	r3, [pc, #28]	@ (800231c <HAL_GPIO_EXTI_Callback+0x6c>)
 8002300:	2201      	movs	r2, #1
 8002302:	701a      	strb	r2, [r3, #0]
 8002304:	e000      	b.n	8002308 <HAL_GPIO_EXTI_Callback+0x58>
	if (now - last < 30) return;  // debounce
 8002306:	bf00      	nop
}
 8002308:	3710      	adds	r7, #16
 800230a:	46bd      	mov	sp, r7
 800230c:	bd80      	pop	{r7, pc}
 800230e:	bf00      	nop
 8002310:	2008f7f4 	.word	0x2008f7f4
 8002314:	20040448 	.word	0x20040448
 8002318:	20040449 	.word	0x20040449
 800231c:	2004044a 	.word	0x2004044a

08002320 <uart_start_header_rx>:

static void uart_start_header_rx(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	af00      	add	r7, sp, #0
	g_uart_rx.state = RX_STATE_WAIT_PREFIX;
 8002324:	4b04      	ldr	r3, [pc, #16]	@ (8002338 <uart_start_header_rx+0x18>)
 8002326:	2200      	movs	r2, #0
 8002328:	701a      	strb	r2, [r3, #0]
	HAL_UART_Receive_DMA(&hlpuart1,
 800232a:	2209      	movs	r2, #9
 800232c:	4903      	ldr	r1, [pc, #12]	@ (800233c <uart_start_header_rx+0x1c>)
 800232e:	4804      	ldr	r0, [pc, #16]	@ (8002340 <uart_start_header_rx+0x20>)
 8002330:	f006 fca4 	bl	8008c7c <HAL_UART_Receive_DMA>
						g_uart_rx.prefix_buf,
						PKT_PREFIX_SIZE);   // 9 bytes: sync + header


}
 8002334:	bf00      	nop
 8002336:	bd80      	pop	{r7, pc}
 8002338:	2004bfcc 	.word	0x2004bfcc
 800233c:	2004bfcd 	.word	0x2004bfcd
 8002340:	2004018c 	.word	0x2004018c

08002344 <HAL_UART_RxCpltCallback>:


	void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
	{
 8002344:	b580      	push	{r7, lr}
 8002346:	b084      	sub	sp, #16
 8002348:	af00      	add	r7, sp, #0
 800234a:	6078      	str	r0, [r7, #4]
	    if (huart->Instance != LPUART1)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a87      	ldr	r2, [pc, #540]	@ (8002570 <HAL_UART_RxCpltCallback+0x22c>)
 8002352:	4293      	cmp	r3, r2
 8002354:	f040 8108 	bne.w	8002568 <HAL_UART_RxCpltCallback+0x224>
	        return;

	    if (g_uart_rx.state == RX_STATE_WAIT_PREFIX) {
 8002358:	4b86      	ldr	r3, [pc, #536]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 800235a:	781b      	ldrb	r3, [r3, #0]
 800235c:	2b00      	cmp	r3, #0
 800235e:	f040 80c3 	bne.w	80024e8 <HAL_UART_RxCpltCallback+0x1a4>
	        // We just received sync + header (9 bytes)
	        uint8_t *buf = g_uart_rx.prefix_buf;
 8002362:	4b85      	ldr	r3, [pc, #532]	@ (8002578 <HAL_UART_RxCpltCallback+0x234>)
 8002364:	60fb      	str	r3, [r7, #12]

	        // 1) Check sync bytes
	        if (buf[0] != 0xA5 || buf[1] != 0x5A) {
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	781b      	ldrb	r3, [r3, #0]
 800236a:	2ba5      	cmp	r3, #165	@ 0xa5
 800236c:	d104      	bne.n	8002378 <HAL_UART_RxCpltCallback+0x34>
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	3301      	adds	r3, #1
 8002372:	781b      	ldrb	r3, [r3, #0]
 8002374:	2b5a      	cmp	r3, #90	@ 0x5a
 8002376:	d002      	beq.n	800237e <HAL_UART_RxCpltCallback+0x3a>
	            uart_start_header_rx();
 8002378:	f7ff ffd2 	bl	8002320 <uart_start_header_rx>
	            return;
 800237c:	e0f5      	b.n	800256a <HAL_UART_RxCpltCallback+0x226>
	        }

	        // 2) Extract payload length
	        uint16_t payload_len = ((uint16_t)buf[7] << 8) | buf[8];
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	3307      	adds	r3, #7
 8002382:	781b      	ldrb	r3, [r3, #0]
 8002384:	b21b      	sxth	r3, r3
 8002386:	021b      	lsls	r3, r3, #8
 8002388:	b21a      	sxth	r2, r3
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	3308      	adds	r3, #8
 800238e:	781b      	ldrb	r3, [r3, #0]
 8002390:	b21b      	sxth	r3, r3
 8002392:	4313      	orrs	r3, r2
 8002394:	b21b      	sxth	r3, r3
 8002396:	817b      	strh	r3, [r7, #10]

	        // 3) Parse header fields
	        g_uart_rx.header.version   = buf[2];
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	789a      	ldrb	r2, [r3, #2]
 800239c:	4b75      	ldr	r3, [pc, #468]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 800239e:	729a      	strb	r2, [r3, #10]
	        g_uart_rx.header.data_type = buf[3];
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	78da      	ldrb	r2, [r3, #3]
 80023a4:	4b73      	ldr	r3, [pc, #460]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 80023a6:	72da      	strb	r2, [r3, #11]
	        g_uart_rx.header.flags     = buf[4];
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	791a      	ldrb	r2, [r3, #4]
 80023ac:	4b71      	ldr	r3, [pc, #452]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 80023ae:	731a      	strb	r2, [r3, #12]
	        g_uart_rx.header.seq       = ((uint16_t)buf[5] << 8) | buf[6];
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	3305      	adds	r3, #5
 80023b4:	781b      	ldrb	r3, [r3, #0]
 80023b6:	b21b      	sxth	r3, r3
 80023b8:	021b      	lsls	r3, r3, #8
 80023ba:	b21a      	sxth	r2, r3
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	3306      	adds	r3, #6
 80023c0:	781b      	ldrb	r3, [r3, #0]
 80023c2:	b21b      	sxth	r3, r3
 80023c4:	4313      	orrs	r3, r2
 80023c6:	b21b      	sxth	r3, r3
 80023c8:	b29a      	uxth	r2, r3
 80023ca:	4b6a      	ldr	r3, [pc, #424]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 80023cc:	f8a3 200d 	strh.w	r2, [r3, #13]
	        g_uart_rx.header.len       = payload_len;
 80023d0:	4b68      	ldr	r3, [pc, #416]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 80023d2:	897a      	ldrh	r2, [r7, #10]
 80023d4:	f8a3 200f 	strh.w	r2, [r3, #15]
	        g_uart_rx.payload_len      = payload_len;
 80023d8:	4a66      	ldr	r2, [pc, #408]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 80023da:	897b      	ldrh	r3, [r7, #10]
 80023dc:	8253      	strh	r3, [r2, #18]

	        // 4) Choose destination buffer based on packet type
	        switch (g_uart_rx.header.data_type) {
 80023de:	4b65      	ldr	r3, [pc, #404]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 80023e0:	7adb      	ldrb	r3, [r3, #11]
 80023e2:	2b03      	cmp	r3, #3
 80023e4:	d03f      	beq.n	8002466 <HAL_UART_RxCpltCallback+0x122>
 80023e6:	2b03      	cmp	r3, #3
 80023e8:	dc47      	bgt.n	800247a <HAL_UART_RxCpltCallback+0x136>
 80023ea:	2b01      	cmp	r3, #1
 80023ec:	d002      	beq.n	80023f4 <HAL_UART_RxCpltCallback+0xb0>
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d00e      	beq.n	8002410 <HAL_UART_RxCpltCallback+0xcc>
 80023f2:	e042      	b.n	800247a <HAL_UART_RxCpltCallback+0x136>
	        case PKT_DATA_IMAGE:
	            if (payload_len + PKT_CRC_SIZE > sizeof(image_pkt_buf)) {
 80023f4:	897b      	ldrh	r3, [r7, #10]
 80023f6:	3302      	adds	r3, #2
 80023f8:	461a      	mov	r2, r3
 80023fa:	f64f 73f6 	movw	r3, #65526	@ 0xfff6
 80023fe:	429a      	cmp	r2, r3
 8002400:	d902      	bls.n	8002408 <HAL_UART_RxCpltCallback+0xc4>
	                uart_start_header_rx();
 8002402:	f7ff ff8d 	bl	8002320 <uart_start_header_rx>
	                return;
 8002406:	e0b0      	b.n	800256a <HAL_UART_RxCpltCallback+0x226>
	            }
	            g_uart_rx.payload_dst = image_pkt_buf;
 8002408:	4b5a      	ldr	r3, [pc, #360]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 800240a:	4a5c      	ldr	r2, [pc, #368]	@ (800257c <HAL_UART_RxCpltCallback+0x238>)
 800240c:	615a      	str	r2, [r3, #20]
	            break;
 800240e:	e037      	b.n	8002480 <HAL_UART_RxCpltCallback+0x13c>

	        case PKT_DATA_AUDIO:
	            // Sanity-check payload length in BYTES (just payload, *not* CRC)
	            if (payload_len > AUD_MAX_PAYLOAD_BYTES) {
 8002410:	897b      	ldrh	r3, [r7, #10]
 8002412:	f64f 72f4 	movw	r2, #65524	@ 0xfff4
 8002416:	4293      	cmp	r3, r2
 8002418:	d902      	bls.n	8002420 <HAL_UART_RxCpltCallback+0xdc>
	                uart_start_header_rx();
 800241a:	f7ff ff81 	bl	8002320 <uart_start_header_rx>
	                return;
 800241e:	e0a4      	b.n	800256a <HAL_UART_RxCpltCallback+0x226>
	            }

	            // Choose a free half of dac_buf as DMA destination for the *payload*
	            if (half0_free) {
 8002420:	4b57      	ldr	r3, [pc, #348]	@ (8002580 <HAL_UART_RxCpltCallback+0x23c>)
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	b2db      	uxtb	r3, r3
 8002426:	2b00      	cmp	r3, #0
 8002428:	d00a      	beq.n	8002440 <HAL_UART_RxCpltCallback+0xfc>
	                g_uart_rx.payload_dst = audio_pkt_buf0; // first half of dac_buf
 800242a:	4b56      	ldr	r3, [pc, #344]	@ (8002584 <HAL_UART_RxCpltCallback+0x240>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a51      	ldr	r2, [pc, #324]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 8002430:	6153      	str	r3, [r2, #20]
	                audio_write_idx = 0;
 8002432:	4b55      	ldr	r3, [pc, #340]	@ (8002588 <HAL_UART_RxCpltCallback+0x244>)
 8002434:	2200      	movs	r2, #0
 8002436:	701a      	strb	r2, [r3, #0]
	                half0_free = 0;  // now reserved
 8002438:	4b51      	ldr	r3, [pc, #324]	@ (8002580 <HAL_UART_RxCpltCallback+0x23c>)
 800243a:	2200      	movs	r2, #0
 800243c:	701a      	strb	r2, [r3, #0]
	            } else {
	                // No free half; can't accept this packet safely
	                uart_start_header_rx();
	                return;
	            }
	            break;
 800243e:	e01f      	b.n	8002480 <HAL_UART_RxCpltCallback+0x13c>
	            } else if (half1_free) {
 8002440:	4b52      	ldr	r3, [pc, #328]	@ (800258c <HAL_UART_RxCpltCallback+0x248>)
 8002442:	781b      	ldrb	r3, [r3, #0]
 8002444:	b2db      	uxtb	r3, r3
 8002446:	2b00      	cmp	r3, #0
 8002448:	d00a      	beq.n	8002460 <HAL_UART_RxCpltCallback+0x11c>
	                g_uart_rx.payload_dst = audio_pkt_buf1; // second half of dac_buf
 800244a:	4b51      	ldr	r3, [pc, #324]	@ (8002590 <HAL_UART_RxCpltCallback+0x24c>)
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a49      	ldr	r2, [pc, #292]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 8002450:	6153      	str	r3, [r2, #20]
	                audio_write_idx = 1;
 8002452:	4b4d      	ldr	r3, [pc, #308]	@ (8002588 <HAL_UART_RxCpltCallback+0x244>)
 8002454:	2201      	movs	r2, #1
 8002456:	701a      	strb	r2, [r3, #0]
	                half1_free = 0;  // now reserved
 8002458:	4b4c      	ldr	r3, [pc, #304]	@ (800258c <HAL_UART_RxCpltCallback+0x248>)
 800245a:	2200      	movs	r2, #0
 800245c:	701a      	strb	r2, [r3, #0]
	            break;
 800245e:	e00f      	b.n	8002480 <HAL_UART_RxCpltCallback+0x13c>
	                uart_start_header_rx();
 8002460:	f7ff ff5e 	bl	8002320 <uart_start_header_rx>
	                return;
 8002464:	e081      	b.n	800256a <HAL_UART_RxCpltCallback+0x226>

	        case PKT_DATA_CMD:
	            if (payload_len > sizeof(ctrl_buf)) {
 8002466:	897b      	ldrh	r3, [r7, #10]
 8002468:	2b10      	cmp	r3, #16
 800246a:	d902      	bls.n	8002472 <HAL_UART_RxCpltCallback+0x12e>
	                uart_start_header_rx();
 800246c:	f7ff ff58 	bl	8002320 <uart_start_header_rx>
	                return;
 8002470:	e07b      	b.n	800256a <HAL_UART_RxCpltCallback+0x226>
	            }
	            g_uart_rx.payload_dst = ctrl_buf;
 8002472:	4b40      	ldr	r3, [pc, #256]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 8002474:	4a47      	ldr	r2, [pc, #284]	@ (8002594 <HAL_UART_RxCpltCallback+0x250>)
 8002476:	615a      	str	r2, [r3, #20]
	            break;
 8002478:	e002      	b.n	8002480 <HAL_UART_RxCpltCallback+0x13c>



	        default:
	            // Unknown type -> ignore this frame
	            uart_start_header_rx();
 800247a:	f7ff ff51 	bl	8002320 <uart_start_header_rx>
	            return;
 800247e:	e074      	b.n	800256a <HAL_UART_RxCpltCallback+0x226>
	        }

	        // 5) Set state and start DMA for payload + CRC
	        g_uart_rx.state = RX_STATE_WAIT_PAYLOAD;
 8002480:	4b3c      	ldr	r3, [pc, #240]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 8002482:	2201      	movs	r2, #1
 8002484:	701a      	strb	r2, [r3, #0]

	        if (g_uart_rx.header.data_type == PKT_DATA_IMAGE) {
 8002486:	4b3b      	ldr	r3, [pc, #236]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 8002488:	7adb      	ldrb	r3, [r3, #11]
 800248a:	2b01      	cmp	r3, #1
 800248c:	d109      	bne.n	80024a2 <HAL_UART_RxCpltCallback+0x15e>
	            // Image: payload + CRC in one shot
	            HAL_UART_Receive_DMA(&hlpuart1,
 800248e:	4b39      	ldr	r3, [pc, #228]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 8002490:	6959      	ldr	r1, [r3, #20]
 8002492:	897b      	ldrh	r3, [r7, #10]
 8002494:	3302      	adds	r3, #2
 8002496:	b29b      	uxth	r3, r3
 8002498:	461a      	mov	r2, r3
 800249a:	483f      	ldr	r0, [pc, #252]	@ (8002598 <HAL_UART_RxCpltCallback+0x254>)
 800249c:	f006 fbee 	bl	8008c7c <HAL_UART_Receive_DMA>
 80024a0:	e018      	b.n	80024d4 <HAL_UART_RxCpltCallback+0x190>
	                                 g_uart_rx.payload_dst,
	                                 payload_len + PKT_CRC_SIZE);
	        }
	        else if (g_uart_rx.header.data_type == PKT_DATA_AUDIO) {
 80024a2:	4b34      	ldr	r3, [pc, #208]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 80024a4:	7adb      	ldrb	r3, [r3, #11]
 80024a6:	2b02      	cmp	r3, #2
 80024a8:	d107      	bne.n	80024ba <HAL_UART_RxCpltCallback+0x176>
	            // Audio: ONLY the payload goes into dac_buf; CRC comes next in a tiny transfer
	            HAL_UART_Receive_DMA(&hlpuart1,
 80024aa:	4b32      	ldr	r3, [pc, #200]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 80024ac:	695b      	ldr	r3, [r3, #20]
 80024ae:	897a      	ldrh	r2, [r7, #10]
 80024b0:	4619      	mov	r1, r3
 80024b2:	4839      	ldr	r0, [pc, #228]	@ (8002598 <HAL_UART_RxCpltCallback+0x254>)
 80024b4:	f006 fbe2 	bl	8008c7c <HAL_UART_Receive_DMA>
 80024b8:	e00c      	b.n	80024d4 <HAL_UART_RxCpltCallback+0x190>
	                                 g_uart_rx.payload_dst,
	                                 payload_len);
	        }
	        else if (g_uart_rx.header.data_type == PKT_DATA_CMD) {
 80024ba:	4b2e      	ldr	r3, [pc, #184]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 80024bc:	7adb      	ldrb	r3, [r3, #11]
 80024be:	2b03      	cmp	r3, #3
 80024c0:	d108      	bne.n	80024d4 <HAL_UART_RxCpltCallback+0x190>
	            // Control: simplest is payload+CRC in one shot like image
	            HAL_UART_Receive_DMA(&hlpuart1,
 80024c2:	4b2c      	ldr	r3, [pc, #176]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 80024c4:	6959      	ldr	r1, [r3, #20]
 80024c6:	897b      	ldrh	r3, [r7, #10]
 80024c8:	3302      	adds	r3, #2
 80024ca:	b29b      	uxth	r3, r3
 80024cc:	461a      	mov	r2, r3
 80024ce:	4832      	ldr	r0, [pc, #200]	@ (8002598 <HAL_UART_RxCpltCallback+0x254>)
 80024d0:	f006 fbd4 	bl	8008c7c <HAL_UART_Receive_DMA>
	                                 payload_len + PKT_CRC_SIZE);
	        }


	        // 6) Tell PC "header OK, I'm ready for payload"
	        uint8_t ack_hdr = UART_ACK_HEADER;  // 'H'
 80024d4:	2348      	movs	r3, #72	@ 0x48
 80024d6:	727b      	strb	r3, [r7, #9]
	        HAL_UART_Transmit(&hlpuart1, &ack_hdr, 1, 10);
 80024d8:	f107 0109 	add.w	r1, r7, #9
 80024dc:	230a      	movs	r3, #10
 80024de:	2201      	movs	r2, #1
 80024e0:	482d      	ldr	r0, [pc, #180]	@ (8002598 <HAL_UART_RxCpltCallback+0x254>)
 80024e2:	f006 fb3d 	bl	8008b60 <HAL_UART_Transmit>
 80024e6:	e040      	b.n	800256a <HAL_UART_RxCpltCallback+0x226>
	    }
	    else if (g_uart_rx.state == RX_STATE_WAIT_PAYLOAD) {
 80024e8:	4b22      	ldr	r3, [pc, #136]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 80024ea:	781b      	ldrb	r3, [r3, #0]
 80024ec:	2b01      	cmp	r3, #1
 80024ee:	d128      	bne.n	8002542 <HAL_UART_RxCpltCallback+0x1fe>
	        if (g_uart_rx.header.data_type == PKT_DATA_IMAGE) {
 80024f0:	4b20      	ldr	r3, [pc, #128]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 80024f2:	7adb      	ldrb	r3, [r3, #11]
 80024f4:	2b01      	cmp	r3, #1
 80024f6:	d109      	bne.n	800250c <HAL_UART_RxCpltCallback+0x1c8>
	            // IMAGE: we already DMA'd payload+CRC into image_pkt_buf
	            image_pkt_len   = g_uart_rx.payload_len;  // payload length (no CRC)
 80024f8:	4b1e      	ldr	r3, [pc, #120]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 80024fa:	8a5a      	ldrh	r2, [r3, #18]
 80024fc:	4b27      	ldr	r3, [pc, #156]	@ (800259c <HAL_UART_RxCpltCallback+0x258>)
 80024fe:	801a      	strh	r2, [r3, #0]
	            image_pkt_ready = 1;
 8002500:	4b27      	ldr	r3, [pc, #156]	@ (80025a0 <HAL_UART_RxCpltCallback+0x25c>)
 8002502:	2201      	movs	r2, #1
 8002504:	701a      	strb	r2, [r3, #0]

	            // Back to waiting for next header
	            uart_start_header_rx();
 8002506:	f7ff ff0b 	bl	8002320 <uart_start_header_rx>
 800250a:	e02e      	b.n	800256a <HAL_UART_RxCpltCallback+0x226>
	        }
	        else if (g_uart_rx.header.data_type == PKT_DATA_AUDIO) {
 800250c:	4b19      	ldr	r3, [pc, #100]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 800250e:	7adb      	ldrb	r3, [r3, #11]
 8002510:	2b02      	cmp	r3, #2
 8002512:	d108      	bne.n	8002526 <HAL_UART_RxCpltCallback+0x1e2>
	            // AUDIO: we have JUST the payload in dac_buf now.
	            // Next, we need to grab the 2 CRC bytes.

	            g_uart_rx.state = RX_STATE_WAIT_CRC;
 8002514:	4b17      	ldr	r3, [pc, #92]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 8002516:	2202      	movs	r2, #2
 8002518:	701a      	strb	r2, [r3, #0]

	            // Start a tiny 2-byte DMA into audio_crc_buf
	            HAL_UART_Receive_DMA(&hlpuart1,
 800251a:	2202      	movs	r2, #2
 800251c:	4921      	ldr	r1, [pc, #132]	@ (80025a4 <HAL_UART_RxCpltCallback+0x260>)
 800251e:	481e      	ldr	r0, [pc, #120]	@ (8002598 <HAL_UART_RxCpltCallback+0x254>)
 8002520:	f006 fbac 	bl	8008c7c <HAL_UART_Receive_DMA>
 8002524:	e021      	b.n	800256a <HAL_UART_RxCpltCallback+0x226>
	                                 audio_crc_buf,
	                                 PKT_CRC_SIZE);
	            // Do NOT call uart_start_header_rx() yet; we still need CRC.
	        }
	        else if (g_uart_rx.header.data_type == PKT_DATA_CMD) {
 8002526:	4b13      	ldr	r3, [pc, #76]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 8002528:	7adb      	ldrb	r3, [r3, #11]
 800252a:	2b03      	cmp	r3, #3
 800252c:	d11d      	bne.n	800256a <HAL_UART_RxCpltCallback+0x226>
	            // CTRL: payload + CRC already in ctrl_buf
	            ctrl_pkt_len   = g_uart_rx.payload_len;  // payload length (no CRC)
 800252e:	4b11      	ldr	r3, [pc, #68]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 8002530:	8a5a      	ldrh	r2, [r3, #18]
 8002532:	4b1d      	ldr	r3, [pc, #116]	@ (80025a8 <HAL_UART_RxCpltCallback+0x264>)
 8002534:	801a      	strh	r2, [r3, #0]
	            ctrl_pkt_ready = 1;
 8002536:	4b1d      	ldr	r3, [pc, #116]	@ (80025ac <HAL_UART_RxCpltCallback+0x268>)
 8002538:	2201      	movs	r2, #1
 800253a:	701a      	strb	r2, [r3, #0]

	            // Go back to waiting for next header
	            uart_start_header_rx();
 800253c:	f7ff fef0 	bl	8002320 <uart_start_header_rx>
 8002540:	e013      	b.n	800256a <HAL_UART_RxCpltCallback+0x226>
	        }

	    }
	    else if (g_uart_rx.state == RX_STATE_WAIT_CRC) {
 8002542:	4b0c      	ldr	r3, [pc, #48]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 8002544:	781b      	ldrb	r3, [r3, #0]
 8002546:	2b02      	cmp	r3, #2
 8002548:	d10f      	bne.n	800256a <HAL_UART_RxCpltCallback+0x226>
	        // We just finished receiving the 2 CRC bytes for an audio packet
	        if (g_uart_rx.header.data_type == PKT_DATA_AUDIO) {
 800254a:	4b0a      	ldr	r3, [pc, #40]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 800254c:	7adb      	ldrb	r3, [r3, #11]
 800254e:	2b02      	cmp	r3, #2
 8002550:	d106      	bne.n	8002560 <HAL_UART_RxCpltCallback+0x21c>
	            audio_pkt_len   = g_uart_rx.payload_len;  // just payload length
 8002552:	4b08      	ldr	r3, [pc, #32]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 8002554:	8a5a      	ldrh	r2, [r3, #18]
 8002556:	4b16      	ldr	r3, [pc, #88]	@ (80025b0 <HAL_UART_RxCpltCallback+0x26c>)
 8002558:	801a      	strh	r2, [r3, #0]
	            audio_pkt_ready = 1;
 800255a:	4b16      	ldr	r3, [pc, #88]	@ (80025b4 <HAL_UART_RxCpltCallback+0x270>)
 800255c:	2201      	movs	r2, #1
 800255e:	701a      	strb	r2, [r3, #0]

	        // Do NOT start the next header RX here.
	        // Just mark that we're logically back in WAIT_PREFIX;
	        // the main loop will call uart_start_header_rx() once it
	        // has validated this packet and sent 'S' or 'E'.
	        g_uart_rx.state = RX_STATE_WAIT_PREFIX;
 8002560:	4b04      	ldr	r3, [pc, #16]	@ (8002574 <HAL_UART_RxCpltCallback+0x230>)
 8002562:	2200      	movs	r2, #0
 8002564:	701a      	strb	r2, [r3, #0]
 8002566:	e000      	b.n	800256a <HAL_UART_RxCpltCallback+0x226>
	        return;
 8002568:	bf00      	nop
	    }



	}
 800256a:	3710      	adds	r7, #16
 800256c:	46bd      	mov	sp, r7
 800256e:	bd80      	pop	{r7, pc}
 8002570:	40008000 	.word	0x40008000
 8002574:	2004bfcc 	.word	0x2004bfcc
 8002578:	2004bfcd 	.word	0x2004bfcd
 800257c:	2006bfcc 	.word	0x2006bfcc
 8002580:	20040008 	.word	0x20040008
 8002584:	20040000 	.word	0x20040000
 8002588:	2007bfcb 	.word	0x2007bfcb
 800258c:	20040009 	.word	0x20040009
 8002590:	20040004 	.word	0x20040004
 8002594:	2007bfd8 	.word	0x2007bfd8
 8002598:	2004018c 	.word	0x2004018c
 800259c:	2007bfc8 	.word	0x2007bfc8
 80025a0:	2007bfc6 	.word	0x2007bfc6
 80025a4:	2007bfc4 	.word	0x2007bfc4
 80025a8:	2007bfd2 	.word	0x2007bfd2
 80025ac:	2007bfd4 	.word	0x2007bfd4
 80025b0:	2007bfcc 	.word	0x2007bfcc
 80025b4:	2007bfca 	.word	0x2007bfca

080025b8 <HAL_DAC_ConvHalfCpltCallbackCh1>:

	void HAL_DAC_ConvHalfCpltCallbackCh1(DAC_HandleTypeDef *hdac)
	{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b084      	sub	sp, #16
 80025bc:	af00      	add	r7, sp, #0
 80025be:	6078      	str	r0, [r7, #4]
	    if (hdac->Instance != DAC1) return;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	4a0c      	ldr	r2, [pc, #48]	@ (80025f8 <HAL_DAC_ConvHalfCpltCallbackCh1+0x40>)
 80025c6:	4293      	cmp	r3, r2
 80025c8:	d111      	bne.n	80025ee <HAL_DAC_ConvHalfCpltCallbackCh1+0x36>

	    half0_free = 1;
 80025ca:	4b0c      	ldr	r3, [pc, #48]	@ (80025fc <HAL_DAC_ConvHalfCpltCallbackCh1+0x44>)
 80025cc:	2201      	movs	r2, #1
 80025ce:	701a      	strb	r2, [r3, #0]

	    if (audio_stream_active) {
 80025d0:	4b0b      	ldr	r3, [pc, #44]	@ (8002600 <HAL_DAC_ConvHalfCpltCallbackCh1+0x48>)
 80025d2:	781b      	ldrb	r3, [r3, #0]
 80025d4:	b2db      	uxtb	r3, r3
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d00a      	beq.n	80025f0 <HAL_DAC_ConvHalfCpltCallbackCh1+0x38>
	        uint8_t req = UART_ACK_NEXT_AUDIO_CHUNK; // 'A'
 80025da:	2341      	movs	r3, #65	@ 0x41
 80025dc:	73fb      	strb	r3, [r7, #15]
	        HAL_UART_Transmit(&hlpuart1, &req, 1, 10);
 80025de:	f107 010f 	add.w	r1, r7, #15
 80025e2:	230a      	movs	r3, #10
 80025e4:	2201      	movs	r2, #1
 80025e6:	4807      	ldr	r0, [pc, #28]	@ (8002604 <HAL_DAC_ConvHalfCpltCallbackCh1+0x4c>)
 80025e8:	f006 faba 	bl	8008b60 <HAL_UART_Transmit>
 80025ec:	e000      	b.n	80025f0 <HAL_DAC_ConvHalfCpltCallbackCh1+0x38>
	    if (hdac->Instance != DAC1) return;
 80025ee:	bf00      	nop
	    }
	}
 80025f0:	3710      	adds	r7, #16
 80025f2:	46bd      	mov	sp, r7
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	40007400 	.word	0x40007400
 80025fc:	20040008 	.word	0x20040008
 8002600:	2007bfce 	.word	0x2007bfce
 8002604:	2004018c 	.word	0x2004018c

08002608 <HAL_DAC_ConvCpltCallbackCh1>:

	void HAL_DAC_ConvCpltCallbackCh1(DAC_HandleTypeDef *hdac)
	{
 8002608:	b580      	push	{r7, lr}
 800260a:	b084      	sub	sp, #16
 800260c:	af00      	add	r7, sp, #0
 800260e:	6078      	str	r0, [r7, #4]
	    if (hdac->Instance != DAC1) return;
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4a0f      	ldr	r2, [pc, #60]	@ (8002654 <HAL_DAC_ConvCpltCallbackCh1+0x4c>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d117      	bne.n	800264a <HAL_DAC_ConvCpltCallbackCh1+0x42>

	    half1_free = 1;
 800261a:	4b0f      	ldr	r3, [pc, #60]	@ (8002658 <HAL_DAC_ConvCpltCallbackCh1+0x50>)
 800261c:	2201      	movs	r2, #1
 800261e:	701a      	strb	r2, [r3, #0]
	    memset(sd_buf, 0, sizeof(sd_buf));
 8002620:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 8002624:	2100      	movs	r1, #0
 8002626:	480d      	ldr	r0, [pc, #52]	@ (800265c <HAL_DAC_ConvCpltCallbackCh1+0x54>)
 8002628:	f00b fffc 	bl	800e624 <memset>

	    if (audio_stream_active) {
 800262c:	4b0c      	ldr	r3, [pc, #48]	@ (8002660 <HAL_DAC_ConvCpltCallbackCh1+0x58>)
 800262e:	781b      	ldrb	r3, [r3, #0]
 8002630:	b2db      	uxtb	r3, r3
 8002632:	2b00      	cmp	r3, #0
 8002634:	d00a      	beq.n	800264c <HAL_DAC_ConvCpltCallbackCh1+0x44>
	        uint8_t req = UART_ACK_NEXT_AUDIO_CHUNK; // 'A'
 8002636:	2341      	movs	r3, #65	@ 0x41
 8002638:	73fb      	strb	r3, [r7, #15]
	        HAL_UART_Transmit(&hlpuart1, &req, 1, 10);
 800263a:	f107 010f 	add.w	r1, r7, #15
 800263e:	230a      	movs	r3, #10
 8002640:	2201      	movs	r2, #1
 8002642:	4808      	ldr	r0, [pc, #32]	@ (8002664 <HAL_DAC_ConvCpltCallbackCh1+0x5c>)
 8002644:	f006 fa8c 	bl	8008b60 <HAL_UART_Transmit>
 8002648:	e000      	b.n	800264c <HAL_DAC_ConvCpltCallbackCh1+0x44>
	    if (hdac->Instance != DAC1) return;
 800264a:	bf00      	nop
	    }
	}
 800264c:	3710      	adds	r7, #16
 800264e:	46bd      	mov	sp, r7
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	40007400 	.word	0x40007400
 8002658:	20040009 	.word	0x20040009
 800265c:	2004044c 	.word	0x2004044c
 8002660:	2007bfce 	.word	0x2007bfce
 8002664:	2004018c 	.word	0x2004018c

08002668 <HAL_UART_ErrorCallback>:



	void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
	{
 8002668:	b580      	push	{r7, lr}
 800266a:	b082      	sub	sp, #8
 800266c:	af00      	add	r7, sp, #0
 800266e:	6078      	str	r0, [r7, #4]
	    if (huart->Instance == LPUART1) {
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	4a04      	ldr	r2, [pc, #16]	@ (8002688 <HAL_UART_ErrorCallback+0x20>)
 8002676:	4293      	cmp	r3, r2
 8002678:	d101      	bne.n	800267e <HAL_UART_ErrorCallback+0x16>
	        // Log something if you have a debug LED/UART
	        protocol_soft_reset();
 800267a:	f7fe fe07 	bl	800128c <protocol_soft_reset>
	    }
	}
 800267e:	bf00      	nop
 8002680:	3708      	adds	r7, #8
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
 8002686:	bf00      	nop
 8002688:	40008000 	.word	0x40008000

0800268c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002690:	b672      	cpsid	i
}
 8002692:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002694:	bf00      	nop
 8002696:	e7fd      	b.n	8002694 <Error_Handler+0x8>

08002698 <crc16_ccitt>:
#include <string.h>


// Need to calculate the remainder using the poly 0x1021
uint16_t crc16_ccitt(const uint8_t *header, const uint8_t *data, uint32_t len)
{
 8002698:	b480      	push	{r7}
 800269a:	b08b      	sub	sp, #44	@ 0x2c
 800269c:	af00      	add	r7, sp, #0
 800269e:	60f8      	str	r0, [r7, #12]
 80026a0:	60b9      	str	r1, [r7, #8]
 80026a2:	607a      	str	r2, [r7, #4]
    uint16_t remainder = CRC_INIT;
 80026a4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80026a8:	84fb      	strh	r3, [r7, #38]	@ 0x26

    // 1) Feed the 7 header bytes: [version, type, flags, seq_hi, seq_lo, len_hi, len_lo]
    for (uint32_t i = 0; i < CRC_HEADER_LEN; i++) {
 80026aa:	2300      	movs	r3, #0
 80026ac:	623b      	str	r3, [r7, #32]
 80026ae:	e026      	b.n	80026fe <crc16_ccitt+0x66>
        remainder ^= (uint16_t)(header[i] << 8);
 80026b0:	68fa      	ldr	r2, [r7, #12]
 80026b2:	6a3b      	ldr	r3, [r7, #32]
 80026b4:	4413      	add	r3, r2
 80026b6:	781b      	ldrb	r3, [r3, #0]
 80026b8:	021b      	lsls	r3, r3, #8
 80026ba:	b29a      	uxth	r2, r3
 80026bc:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80026be:	4053      	eors	r3, r2
 80026c0:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 80026c2:	2300      	movs	r3, #0
 80026c4:	61fb      	str	r3, [r7, #28]
 80026c6:	e014      	b.n	80026f2 <crc16_ccitt+0x5a>
            if (remainder & 0x8000) {
 80026c8:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80026cc:	2b00      	cmp	r3, #0
 80026ce:	da0a      	bge.n	80026e6 <crc16_ccitt+0x4e>
                remainder = (uint16_t)((remainder << 1) ^ CRC_POLY);
 80026d0:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80026d4:	005b      	lsls	r3, r3, #1
 80026d6:	b21b      	sxth	r3, r3
 80026d8:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 80026dc:	f083 0301 	eor.w	r3, r3, #1
 80026e0:	b21b      	sxth	r3, r3
 80026e2:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80026e4:	e002      	b.n	80026ec <crc16_ccitt+0x54>
            } else {
                remainder = (uint16_t)(remainder << 1);
 80026e6:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 80026e8:	005b      	lsls	r3, r3, #1
 80026ea:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 80026ec:	69fb      	ldr	r3, [r7, #28]
 80026ee:	3301      	adds	r3, #1
 80026f0:	61fb      	str	r3, [r7, #28]
 80026f2:	69fb      	ldr	r3, [r7, #28]
 80026f4:	2b07      	cmp	r3, #7
 80026f6:	dde7      	ble.n	80026c8 <crc16_ccitt+0x30>
    for (uint32_t i = 0; i < CRC_HEADER_LEN; i++) {
 80026f8:	6a3b      	ldr	r3, [r7, #32]
 80026fa:	3301      	adds	r3, #1
 80026fc:	623b      	str	r3, [r7, #32]
 80026fe:	6a3b      	ldr	r3, [r7, #32]
 8002700:	2b06      	cmp	r3, #6
 8002702:	d9d5      	bls.n	80026b0 <crc16_ccitt+0x18>
            }
        }
    }

    // 2) Then feed the payload bytes
    for (uint32_t i = 0; i < len; i++) {
 8002704:	2300      	movs	r3, #0
 8002706:	61bb      	str	r3, [r7, #24]
 8002708:	e026      	b.n	8002758 <crc16_ccitt+0xc0>
        remainder ^= (uint16_t)(data[i] << 8);
 800270a:	68ba      	ldr	r2, [r7, #8]
 800270c:	69bb      	ldr	r3, [r7, #24]
 800270e:	4413      	add	r3, r2
 8002710:	781b      	ldrb	r3, [r3, #0]
 8002712:	021b      	lsls	r3, r3, #8
 8002714:	b29a      	uxth	r2, r3
 8002716:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002718:	4053      	eors	r3, r2
 800271a:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 800271c:	2300      	movs	r3, #0
 800271e:	617b      	str	r3, [r7, #20]
 8002720:	e014      	b.n	800274c <crc16_ccitt+0xb4>
            if (remainder & 0x8000) {
 8002722:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8002726:	2b00      	cmp	r3, #0
 8002728:	da0a      	bge.n	8002740 <crc16_ccitt+0xa8>
                remainder = (uint16_t)((remainder << 1) ^ CRC_POLY);
 800272a:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 800272e:	005b      	lsls	r3, r3, #1
 8002730:	b21b      	sxth	r3, r3
 8002732:	f483 5381 	eor.w	r3, r3, #4128	@ 0x1020
 8002736:	f083 0301 	eor.w	r3, r3, #1
 800273a:	b21b      	sxth	r3, r3
 800273c:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800273e:	e002      	b.n	8002746 <crc16_ccitt+0xae>
            } else {
                remainder = (uint16_t)(remainder << 1);
 8002740:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8002742:	005b      	lsls	r3, r3, #1
 8002744:	84fb      	strh	r3, [r7, #38]	@ 0x26
        for (int j = 0; j < 8; j++) {
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	3301      	adds	r3, #1
 800274a:	617b      	str	r3, [r7, #20]
 800274c:	697b      	ldr	r3, [r7, #20]
 800274e:	2b07      	cmp	r3, #7
 8002750:	dde7      	ble.n	8002722 <crc16_ccitt+0x8a>
    for (uint32_t i = 0; i < len; i++) {
 8002752:	69bb      	ldr	r3, [r7, #24]
 8002754:	3301      	adds	r3, #1
 8002756:	61bb      	str	r3, [r7, #24]
 8002758:	69ba      	ldr	r2, [r7, #24]
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	429a      	cmp	r2, r3
 800275e:	d3d4      	bcc.n	800270a <crc16_ccitt+0x72>
            }
        }
    }

    return remainder;
 8002760:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 8002762:	4618      	mov	r0, r3
 8002764:	372c      	adds	r7, #44	@ 0x2c
 8002766:	46bd      	mov	sp, r7
 8002768:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276c:	4770      	bx	lr

0800276e <parse_and_apply_image_packet>:
}


// Returns bytes consumed on success, 0 on error
uint32_t parse_and_apply_image_packet(const uint8_t* data, uint16_t data_len)
{
 800276e:	b590      	push	{r4, r7, lr}
 8002770:	b08b      	sub	sp, #44	@ 0x2c
 8002772:	af02      	add	r7, sp, #8
 8002774:	6078      	str	r0, [r7, #4]
 8002776:	460b      	mov	r3, r1
 8002778:	807b      	strh	r3, [r7, #2]
    if (data_len < 8u) {
 800277a:	887b      	ldrh	r3, [r7, #2]
 800277c:	2b07      	cmp	r3, #7
 800277e:	d801      	bhi.n	8002784 <parse_and_apply_image_packet+0x16>
        return 0; // not even header
 8002780:	2300      	movs	r3, #0
 8002782:	e04e      	b.n	8002822 <parse_and_apply_image_packet+0xb4>
    }

    uint16_t x = (uint16_t)((data[0] << 8) | data[1]);
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	781b      	ldrb	r3, [r3, #0]
 8002788:	b21b      	sxth	r3, r3
 800278a:	021b      	lsls	r3, r3, #8
 800278c:	b21a      	sxth	r2, r3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	3301      	adds	r3, #1
 8002792:	781b      	ldrb	r3, [r3, #0]
 8002794:	b21b      	sxth	r3, r3
 8002796:	4313      	orrs	r3, r2
 8002798:	b21b      	sxth	r3, r3
 800279a:	83fb      	strh	r3, [r7, #30]
    uint16_t y = (uint16_t)((data[2] << 8) | data[3]);
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	3302      	adds	r3, #2
 80027a0:	781b      	ldrb	r3, [r3, #0]
 80027a2:	b21b      	sxth	r3, r3
 80027a4:	021b      	lsls	r3, r3, #8
 80027a6:	b21a      	sxth	r2, r3
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	3303      	adds	r3, #3
 80027ac:	781b      	ldrb	r3, [r3, #0]
 80027ae:	b21b      	sxth	r3, r3
 80027b0:	4313      	orrs	r3, r2
 80027b2:	b21b      	sxth	r3, r3
 80027b4:	83bb      	strh	r3, [r7, #28]
    uint16_t w = (uint16_t)((data[4] << 8) | data[5]);
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	3304      	adds	r3, #4
 80027ba:	781b      	ldrb	r3, [r3, #0]
 80027bc:	b21b      	sxth	r3, r3
 80027be:	021b      	lsls	r3, r3, #8
 80027c0:	b21a      	sxth	r2, r3
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	3305      	adds	r3, #5
 80027c6:	781b      	ldrb	r3, [r3, #0]
 80027c8:	b21b      	sxth	r3, r3
 80027ca:	4313      	orrs	r3, r2
 80027cc:	b21b      	sxth	r3, r3
 80027ce:	837b      	strh	r3, [r7, #26]
    uint16_t h = (uint16_t)((data[6] << 8) | data[7]);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	3306      	adds	r3, #6
 80027d4:	781b      	ldrb	r3, [r3, #0]
 80027d6:	b21b      	sxth	r3, r3
 80027d8:	021b      	lsls	r3, r3, #8
 80027da:	b21a      	sxth	r2, r3
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	3307      	adds	r3, #7
 80027e0:	781b      	ldrb	r3, [r3, #0]
 80027e2:	b21b      	sxth	r3, r3
 80027e4:	4313      	orrs	r3, r2
 80027e6:	b21b      	sxth	r3, r3
 80027e8:	833b      	strh	r3, [r7, #24]

    uint32_t payload_size = (uint32_t)w * (uint32_t)h * 2u;
 80027ea:	8b7b      	ldrh	r3, [r7, #26]
 80027ec:	8b3a      	ldrh	r2, [r7, #24]
 80027ee:	fb02 f303 	mul.w	r3, r2, r3
 80027f2:	005b      	lsls	r3, r3, #1
 80027f4:	617b      	str	r3, [r7, #20]
    uint32_t total_size = 8u + payload_size;
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	3308      	adds	r3, #8
 80027fa:	613b      	str	r3, [r7, #16]

    if (total_size > data_len) {
 80027fc:	887b      	ldrh	r3, [r7, #2]
 80027fe:	693a      	ldr	r2, [r7, #16]
 8002800:	429a      	cmp	r2, r3
 8002802:	d901      	bls.n	8002808 <parse_and_apply_image_packet+0x9a>
        return 0; // incomplete packet
 8002804:	2300      	movs	r3, #0
 8002806:	e00c      	b.n	8002822 <parse_and_apply_image_packet+0xb4>
    }

    const uint8_t* data_stream = &data[8];
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	3308      	adds	r3, #8
 800280c:	60fb      	str	r3, [r7, #12]

    // Depending on tft_blit signature you might want:
    // (const uint16_t*) cast if it's RGB565:
    // tft_blit565(x, y, w, h, (const uint16_t*)data_stream);
    tft_blit565(x, y, w, h, data_stream);
 800280e:	8bf8      	ldrh	r0, [r7, #30]
 8002810:	8bb9      	ldrh	r1, [r7, #28]
 8002812:	8b7a      	ldrh	r2, [r7, #26]
 8002814:	8b3c      	ldrh	r4, [r7, #24]
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	9300      	str	r3, [sp, #0]
 800281a:	4623      	mov	r3, r4
 800281c:	f000 fd26 	bl	800326c <tft_blit565>

    return total_size;
 8002820:	693b      	ldr	r3, [r7, #16]
}
 8002822:	4618      	mov	r0, r3
 8002824:	3724      	adds	r7, #36	@ 0x24
 8002826:	46bd      	mov	sp, r7
 8002828:	bd90      	pop	{r4, r7, pc}
	...

0800282c <read_sound_file>:
 *      Author: nick
 */

#include "sd_card.h"

void read_sound_file(const TCHAR* file_name, uint16_t *pData, uint32_t dataSize) {
 800282c:	b580      	push	{r7, lr}
 800282e:	f5ad 6d92 	sub.w	sp, sp, #1168	@ 0x490
 8002832:	af00      	add	r7, sp, #0
 8002834:	f507 6392 	add.w	r3, r7, #1168	@ 0x490
 8002838:	f2a3 4384 	subw	r3, r3, #1156	@ 0x484
 800283c:	6018      	str	r0, [r3, #0]
 800283e:	f507 6392 	add.w	r3, r7, #1168	@ 0x490
 8002842:	f5a3 6391 	sub.w	r3, r3, #1160	@ 0x488
 8002846:	6019      	str	r1, [r3, #0]
 8002848:	f507 6392 	add.w	r3, r7, #1168	@ 0x490
 800284c:	f2a3 438c 	subw	r3, r3, #1164	@ 0x48c
 8002850:	601a      	str	r2, [r3, #0]

			memset(pData, 0, sizeof(pData));
 8002852:	f507 6392 	add.w	r3, r7, #1168	@ 0x490
 8002856:	f5a3 6391 	sub.w	r3, r3, #1160	@ 0x488
 800285a:	2204      	movs	r2, #4
 800285c:	2100      	movs	r1, #0
 800285e:	6818      	ldr	r0, [r3, #0]
 8002860:	f00b fee0 	bl	800e624 <memset>
		  FATFS FatFs; 	//Fatfs handle
		  FIL fil; 		//File handle
		  FRESULT fres; //Result after operations

		  //Open the file system
		  fres = f_mount(&FatFs, "", 1); //1=mount now
 8002864:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8002868:	2201      	movs	r2, #1
 800286a:	493d      	ldr	r1, [pc, #244]	@ (8002960 <read_sound_file+0x134>)
 800286c:	4618      	mov	r0, r3
 800286e:	f00a f94d 	bl	800cb0c <f_mount>
 8002872:	4603      	mov	r3, r0
 8002874:	f887 348f 	strb.w	r3, [r7, #1167]	@ 0x48f
		  if(fres != FR_OK) {
 8002878:	f897 348f 	ldrb.w	r3, [r7, #1167]	@ 0x48f
 800287c:	2b00      	cmp	r3, #0
 800287e:	d001      	beq.n	8002884 <read_sound_file+0x58>
			  while(1);
 8002880:	bf00      	nop
 8002882:	e7fd      	b.n	8002880 <read_sound_file+0x54>
		  //Let's get some statistics from the SD card
		  DWORD free_clusters, free_sectors, total_sectors;

		  FATFS* getFreeFs;

		  fres = f_getfree("", &free_clusters, &getFreeFs);
 8002884:	f107 0218 	add.w	r2, r7, #24
 8002888:	f107 031c 	add.w	r3, r7, #28
 800288c:	4619      	mov	r1, r3
 800288e:	4834      	ldr	r0, [pc, #208]	@ (8002960 <read_sound_file+0x134>)
 8002890:	f00a fd23 	bl	800d2da <f_getfree>
 8002894:	4603      	mov	r3, r0
 8002896:	f887 348f 	strb.w	r3, [r7, #1167]	@ 0x48f
		  if(fres != FR_OK) {
 800289a:	f897 348f 	ldrb.w	r3, [r7, #1167]	@ 0x48f
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d001      	beq.n	80028a6 <read_sound_file+0x7a>
			  while(1);
 80028a2:	bf00      	nop
 80028a4:	e7fd      	b.n	80028a2 <read_sound_file+0x76>
		  }

		  //Formula comes from ChaN's documentation
		  total_sectors = (getFreeFs->n_fatent - 2) * getFreeFs->csize;
 80028a6:	f507 6392 	add.w	r3, r7, #1168	@ 0x490
 80028aa:	f5a3 638f 	sub.w	r3, r3, #1144	@ 0x478
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	695b      	ldr	r3, [r3, #20]
 80028b2:	3b02      	subs	r3, #2
 80028b4:	f507 6292 	add.w	r2, r7, #1168	@ 0x490
 80028b8:	f5a2 628f 	sub.w	r2, r2, #1144	@ 0x478
 80028bc:	6812      	ldr	r2, [r2, #0]
 80028be:	8952      	ldrh	r2, [r2, #10]
 80028c0:	fb02 f303 	mul.w	r3, r2, r3
 80028c4:	f8c7 3488 	str.w	r3, [r7, #1160]	@ 0x488
		  free_sectors = free_clusters * getFreeFs->csize;
 80028c8:	f507 6392 	add.w	r3, r7, #1168	@ 0x490
 80028cc:	f5a3 638f 	sub.w	r3, r3, #1144	@ 0x478
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	895b      	ldrh	r3, [r3, #10]
 80028d4:	461a      	mov	r2, r3
 80028d6:	f507 6392 	add.w	r3, r7, #1168	@ 0x490
 80028da:	f2a3 4374 	subw	r3, r3, #1140	@ 0x474
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	fb02 f303 	mul.w	r3, r2, r3
 80028e4:	f8c7 3484 	str.w	r3, [r7, #1156]	@ 0x484

		  //Now let's try to open file "test.txt"
		  fres = f_open(&fil, file_name, FA_READ);
 80028e8:	f507 6392 	add.w	r3, r7, #1168	@ 0x490
 80028ec:	f2a3 4384 	subw	r3, r3, #1156	@ 0x484
 80028f0:	f107 0020 	add.w	r0, r7, #32
 80028f4:	2201      	movs	r2, #1
 80028f6:	6819      	ldr	r1, [r3, #0]
 80028f8:	f00a f94e 	bl	800cb98 <f_open>
 80028fc:	4603      	mov	r3, r0
 80028fe:	f887 348f 	strb.w	r3, [r7, #1167]	@ 0x48f
		  if(fres != FR_OK) {
 8002902:	f897 348f 	ldrb.w	r3, [r7, #1167]	@ 0x48f
 8002906:	2b00      	cmp	r3, #0
 8002908:	d001      	beq.n	800290e <read_sound_file+0xe2>
			  while(1);
 800290a:	bf00      	nop
 800290c:	e7fd      	b.n	800290a <read_sound_file+0xde>
		  }

		  //We can either use f_read OR f_gets to get data out of files
		  //f_gets is a wrapper on f_read that does some string formatting for us
		  UINT bytesRead = 0;
 800290e:	f507 6392 	add.w	r3, r7, #1168	@ 0x490
 8002912:	f2a3 437c 	subw	r3, r3, #1148	@ 0x47c
 8002916:	2200      	movs	r2, #0
 8002918:	601a      	str	r2, [r3, #0]
		  FRESULT rres = f_read(&fil, pData, dataSize, &bytesRead);
 800291a:	f107 0314 	add.w	r3, r7, #20
 800291e:	f507 6292 	add.w	r2, r7, #1168	@ 0x490
 8002922:	f2a2 428c 	subw	r2, r2, #1164	@ 0x48c
 8002926:	f507 6192 	add.w	r1, r7, #1168	@ 0x490
 800292a:	f5a1 6191 	sub.w	r1, r1, #1160	@ 0x488
 800292e:	f107 0020 	add.w	r0, r7, #32
 8002932:	6812      	ldr	r2, [r2, #0]
 8002934:	6809      	ldr	r1, [r1, #0]
 8002936:	f00a fae9 	bl	800cf0c <f_read>
 800293a:	4603      	mov	r3, r0
 800293c:	f887 3483 	strb.w	r3, [r7, #1155]	@ 0x483
		  if(rres != FR_OK) {
 8002940:	f897 3483 	ldrb.w	r3, [r7, #1155]	@ 0x483
 8002944:	2b00      	cmp	r3, #0
 8002946:	d001      	beq.n	800294c <read_sound_file+0x120>
			  while(1);
 8002948:	bf00      	nop
 800294a:	e7fd      	b.n	8002948 <read_sound_file+0x11c>
		  }

		  //Be a tidy kiwi - don't forget to close your file!
		  f_close(&fil);
 800294c:	f107 0320 	add.w	r3, r7, #32
 8002950:	4618      	mov	r0, r3
 8002952:	f00a fc98 	bl	800d286 <f_close>
}
 8002956:	bf00      	nop
 8002958:	f507 6792 	add.w	r7, r7, #1168	@ 0x490
 800295c:	46bd      	mov	sp, r7
 800295e:	bd80      	pop	{r7, pc}
 8002960:	0800e6e0 	.word	0x0800e6e0

08002964 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002964:	b480      	push	{r7}
 8002966:	b083      	sub	sp, #12
 8002968:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800296a:	4b0f      	ldr	r3, [pc, #60]	@ (80029a8 <HAL_MspInit+0x44>)
 800296c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800296e:	4a0e      	ldr	r2, [pc, #56]	@ (80029a8 <HAL_MspInit+0x44>)
 8002970:	f043 0301 	orr.w	r3, r3, #1
 8002974:	6613      	str	r3, [r2, #96]	@ 0x60
 8002976:	4b0c      	ldr	r3, [pc, #48]	@ (80029a8 <HAL_MspInit+0x44>)
 8002978:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800297a:	f003 0301 	and.w	r3, r3, #1
 800297e:	607b      	str	r3, [r7, #4]
 8002980:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002982:	4b09      	ldr	r3, [pc, #36]	@ (80029a8 <HAL_MspInit+0x44>)
 8002984:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002986:	4a08      	ldr	r2, [pc, #32]	@ (80029a8 <HAL_MspInit+0x44>)
 8002988:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800298c:	6593      	str	r3, [r2, #88]	@ 0x58
 800298e:	4b06      	ldr	r3, [pc, #24]	@ (80029a8 <HAL_MspInit+0x44>)
 8002990:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002992:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002996:	603b      	str	r3, [r7, #0]
 8002998:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800299a:	bf00      	nop
 800299c:	370c      	adds	r7, #12
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr
 80029a6:	bf00      	nop
 80029a8:	40021000 	.word	0x40021000

080029ac <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80029ac:	b580      	push	{r7, lr}
 80029ae:	b0b0      	sub	sp, #192	@ 0xc0
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029b4:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80029b8:	2200      	movs	r2, #0
 80029ba:	601a      	str	r2, [r3, #0]
 80029bc:	605a      	str	r2, [r3, #4]
 80029be:	609a      	str	r2, [r3, #8]
 80029c0:	60da      	str	r2, [r3, #12]
 80029c2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80029c4:	f107 0318 	add.w	r3, r7, #24
 80029c8:	2294      	movs	r2, #148	@ 0x94
 80029ca:	2100      	movs	r1, #0
 80029cc:	4618      	mov	r0, r3
 80029ce:	f00b fe29 	bl	800e624 <memset>
  if(hadc->Instance==ADC1)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a5c      	ldr	r2, [pc, #368]	@ (8002b48 <HAL_ADC_MspInit+0x19c>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	f040 80b1 	bne.w	8002b40 <HAL_ADC_MspInit+0x194>

    /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80029de:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80029e2:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80029e4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80029e8:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSI;
 80029ec:	2302      	movs	r3, #2
 80029ee:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80029f0:	2301      	movs	r3, #1
 80029f2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 8;
 80029f4:	2308      	movs	r3, #8
 80029f6:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 80029f8:	2302      	movs	r3, #2
 80029fa:	62bb      	str	r3, [r7, #40]	@ 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80029fc:	2302      	movs	r3, #2
 80029fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8002a00:	2302      	movs	r3, #2
 8002a02:	633b      	str	r3, [r7, #48]	@ 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8002a04:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002a08:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002a0a:	f107 0318 	add.w	r3, r7, #24
 8002a0e:	4618      	mov	r0, r3
 8002a10:	f004 fa50 	bl	8006eb4 <HAL_RCCEx_PeriphCLKConfig>
 8002a14:	4603      	mov	r3, r0
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d001      	beq.n	8002a1e <HAL_ADC_MspInit+0x72>
    {
      Error_Handler();
 8002a1a:	f7ff fe37 	bl	800268c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8002a1e:	4b4b      	ldr	r3, [pc, #300]	@ (8002b4c <HAL_ADC_MspInit+0x1a0>)
 8002a20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a22:	4a4a      	ldr	r2, [pc, #296]	@ (8002b4c <HAL_ADC_MspInit+0x1a0>)
 8002a24:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002a28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a2a:	4b48      	ldr	r3, [pc, #288]	@ (8002b4c <HAL_ADC_MspInit+0x1a0>)
 8002a2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a2e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002a32:	617b      	str	r3, [r7, #20]
 8002a34:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a36:	4b45      	ldr	r3, [pc, #276]	@ (8002b4c <HAL_ADC_MspInit+0x1a0>)
 8002a38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a3a:	4a44      	ldr	r2, [pc, #272]	@ (8002b4c <HAL_ADC_MspInit+0x1a0>)
 8002a3c:	f043 0304 	orr.w	r3, r3, #4
 8002a40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a42:	4b42      	ldr	r3, [pc, #264]	@ (8002b4c <HAL_ADC_MspInit+0x1a0>)
 8002a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a46:	f003 0304 	and.w	r3, r3, #4
 8002a4a:	613b      	str	r3, [r7, #16]
 8002a4c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a4e:	4b3f      	ldr	r3, [pc, #252]	@ (8002b4c <HAL_ADC_MspInit+0x1a0>)
 8002a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a52:	4a3e      	ldr	r2, [pc, #248]	@ (8002b4c <HAL_ADC_MspInit+0x1a0>)
 8002a54:	f043 0301 	orr.w	r3, r3, #1
 8002a58:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a5a:	4b3c      	ldr	r3, [pc, #240]	@ (8002b4c <HAL_ADC_MspInit+0x1a0>)
 8002a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a5e:	f003 0301 	and.w	r3, r3, #1
 8002a62:	60fb      	str	r3, [r7, #12]
 8002a64:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a66:	4b39      	ldr	r3, [pc, #228]	@ (8002b4c <HAL_ADC_MspInit+0x1a0>)
 8002a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a6a:	4a38      	ldr	r2, [pc, #224]	@ (8002b4c <HAL_ADC_MspInit+0x1a0>)
 8002a6c:	f043 0302 	orr.w	r3, r3, #2
 8002a70:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002a72:	4b36      	ldr	r3, [pc, #216]	@ (8002b4c <HAL_ADC_MspInit+0x1a0>)
 8002a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a76:	f003 0302 	and.w	r3, r3, #2
 8002a7a:	60bb      	str	r3, [r7, #8]
 8002a7c:	68bb      	ldr	r3, [r7, #8]
    PA1     ------> ADC1_IN6
    PA2     ------> ADC1_IN7
    PA3     ------> ADC1_IN8
    PB1     ------> ADC1_IN16
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_3;
 8002a7e:	2309      	movs	r3, #9
 8002a80:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002a84:	230b      	movs	r3, #11
 8002a86:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a8a:	2300      	movs	r3, #0
 8002a8c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002a90:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002a94:	4619      	mov	r1, r3
 8002a96:	482e      	ldr	r0, [pc, #184]	@ (8002b50 <HAL_ADC_MspInit+0x1a4>)
 8002a98:	f003 f886 	bl	8005ba8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = LOW_FILTER_Pin|MID_FILTER_Pin|HIGH_FILTER_Pin|DYNAMIC_FILTER_Pin;
 8002a9c:	230f      	movs	r3, #15
 8002a9e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002aa2:	230b      	movs	r3, #11
 8002aa4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002aa8:	2300      	movs	r3, #0
 8002aaa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002aae:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002ab2:	4619      	mov	r1, r3
 8002ab4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ab8:	f003 f876 	bl	8005ba8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002abc:	2302      	movs	r3, #2
 8002abe:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002ac2:	230b      	movs	r3, #11
 8002ac4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ace:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002ad2:	4619      	mov	r1, r3
 8002ad4:	481f      	ldr	r0, [pc, #124]	@ (8002b54 <HAL_ADC_MspInit+0x1a8>)
 8002ad6:	f003 f867 	bl	8005ba8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel3;
 8002ada:	4b1f      	ldr	r3, [pc, #124]	@ (8002b58 <HAL_ADC_MspInit+0x1ac>)
 8002adc:	4a1f      	ldr	r2, [pc, #124]	@ (8002b5c <HAL_ADC_MspInit+0x1b0>)
 8002ade:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002ae0:	4b1d      	ldr	r3, [pc, #116]	@ (8002b58 <HAL_ADC_MspInit+0x1ac>)
 8002ae2:	2205      	movs	r2, #5
 8002ae4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002ae6:	4b1c      	ldr	r3, [pc, #112]	@ (8002b58 <HAL_ADC_MspInit+0x1ac>)
 8002ae8:	2200      	movs	r2, #0
 8002aea:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002aec:	4b1a      	ldr	r3, [pc, #104]	@ (8002b58 <HAL_ADC_MspInit+0x1ac>)
 8002aee:	2200      	movs	r2, #0
 8002af0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8002af2:	4b19      	ldr	r3, [pc, #100]	@ (8002b58 <HAL_ADC_MspInit+0x1ac>)
 8002af4:	2280      	movs	r2, #128	@ 0x80
 8002af6:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002af8:	4b17      	ldr	r3, [pc, #92]	@ (8002b58 <HAL_ADC_MspInit+0x1ac>)
 8002afa:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002afe:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002b00:	4b15      	ldr	r3, [pc, #84]	@ (8002b58 <HAL_ADC_MspInit+0x1ac>)
 8002b02:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002b06:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002b08:	4b13      	ldr	r3, [pc, #76]	@ (8002b58 <HAL_ADC_MspInit+0x1ac>)
 8002b0a:	2220      	movs	r2, #32
 8002b0c:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8002b0e:	4b12      	ldr	r3, [pc, #72]	@ (8002b58 <HAL_ADC_MspInit+0x1ac>)
 8002b10:	2200      	movs	r2, #0
 8002b12:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002b14:	4810      	ldr	r0, [pc, #64]	@ (8002b58 <HAL_ADC_MspInit+0x1ac>)
 8002b16:	f002 fd0d 	bl	8005534 <HAL_DMA_Init>
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d001      	beq.n	8002b24 <HAL_ADC_MspInit+0x178>
    {
      Error_Handler();
 8002b20:	f7ff fdb4 	bl	800268c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	4a0c      	ldr	r2, [pc, #48]	@ (8002b58 <HAL_ADC_MspInit+0x1ac>)
 8002b28:	651a      	str	r2, [r3, #80]	@ 0x50
 8002b2a:	4a0b      	ldr	r2, [pc, #44]	@ (8002b58 <HAL_ADC_MspInit+0x1ac>)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6293      	str	r3, [r2, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_IRQn, 0, 0);
 8002b30:	2200      	movs	r2, #0
 8002b32:	2100      	movs	r1, #0
 8002b34:	2012      	movs	r0, #18
 8002b36:	f002 f9b2 	bl	8004e9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_IRQn);
 8002b3a:	2012      	movs	r0, #18
 8002b3c:	f002 f9cb 	bl	8004ed6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8002b40:	bf00      	nop
 8002b42:	37c0      	adds	r7, #192	@ 0xc0
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	50040000 	.word	0x50040000
 8002b4c:	40021000 	.word	0x40021000
 8002b50:	48000800 	.word	0x48000800
 8002b54:	48000400 	.word	0x48000400
 8002b58:	200400b8 	.word	0x200400b8
 8002b5c:	40020030 	.word	0x40020030

08002b60 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	b08a      	sub	sp, #40	@ 0x28
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b68:	f107 0314 	add.w	r3, r7, #20
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	601a      	str	r2, [r3, #0]
 8002b70:	605a      	str	r2, [r3, #4]
 8002b72:	609a      	str	r2, [r3, #8]
 8002b74:	60da      	str	r2, [r3, #12]
 8002b76:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a2b      	ldr	r2, [pc, #172]	@ (8002c2c <HAL_DAC_MspInit+0xcc>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d14f      	bne.n	8002c22 <HAL_DAC_MspInit+0xc2>
  {
    /* USER CODE BEGIN DAC1_MspInit 0 */

    /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8002b82:	4b2b      	ldr	r3, [pc, #172]	@ (8002c30 <HAL_DAC_MspInit+0xd0>)
 8002b84:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b86:	4a2a      	ldr	r2, [pc, #168]	@ (8002c30 <HAL_DAC_MspInit+0xd0>)
 8002b88:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8002b8c:	6593      	str	r3, [r2, #88]	@ 0x58
 8002b8e:	4b28      	ldr	r3, [pc, #160]	@ (8002c30 <HAL_DAC_MspInit+0xd0>)
 8002b90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002b92:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8002b96:	613b      	str	r3, [r7, #16]
 8002b98:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b9a:	4b25      	ldr	r3, [pc, #148]	@ (8002c30 <HAL_DAC_MspInit+0xd0>)
 8002b9c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b9e:	4a24      	ldr	r2, [pc, #144]	@ (8002c30 <HAL_DAC_MspInit+0xd0>)
 8002ba0:	f043 0301 	orr.w	r3, r3, #1
 8002ba4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ba6:	4b22      	ldr	r3, [pc, #136]	@ (8002c30 <HAL_DAC_MspInit+0xd0>)
 8002ba8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002baa:	f003 0301 	and.w	r3, r3, #1
 8002bae:	60fb      	str	r3, [r7, #12]
 8002bb0:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration
    PA4     ------> DAC1_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002bb2:	2310      	movs	r3, #16
 8002bb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bbe:	f107 0314 	add.w	r3, r7, #20
 8002bc2:	4619      	mov	r1, r3
 8002bc4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002bc8:	f002 ffee 	bl	8005ba8 <HAL_GPIO_Init>

    /* DAC1 DMA Init */
    /* DAC1_CH1 Init */
    hdma_dac1_ch1.Instance = DMA1_Channel1;
 8002bcc:	4b19      	ldr	r3, [pc, #100]	@ (8002c34 <HAL_DAC_MspInit+0xd4>)
 8002bce:	4a1a      	ldr	r2, [pc, #104]	@ (8002c38 <HAL_DAC_MspInit+0xd8>)
 8002bd0:	601a      	str	r2, [r3, #0]
    hdma_dac1_ch1.Init.Request = DMA_REQUEST_DAC1_CH1;
 8002bd2:	4b18      	ldr	r3, [pc, #96]	@ (8002c34 <HAL_DAC_MspInit+0xd4>)
 8002bd4:	2206      	movs	r2, #6
 8002bd6:	605a      	str	r2, [r3, #4]
    hdma_dac1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002bd8:	4b16      	ldr	r3, [pc, #88]	@ (8002c34 <HAL_DAC_MspInit+0xd4>)
 8002bda:	2210      	movs	r2, #16
 8002bdc:	609a      	str	r2, [r3, #8]
    hdma_dac1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002bde:	4b15      	ldr	r3, [pc, #84]	@ (8002c34 <HAL_DAC_MspInit+0xd4>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	60da      	str	r2, [r3, #12]
    hdma_dac1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 8002be4:	4b13      	ldr	r3, [pc, #76]	@ (8002c34 <HAL_DAC_MspInit+0xd4>)
 8002be6:	2280      	movs	r2, #128	@ 0x80
 8002be8:	611a      	str	r2, [r3, #16]
    hdma_dac1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8002bea:	4b12      	ldr	r3, [pc, #72]	@ (8002c34 <HAL_DAC_MspInit+0xd4>)
 8002bec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002bf0:	615a      	str	r2, [r3, #20]
    hdma_dac1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8002bf2:	4b10      	ldr	r3, [pc, #64]	@ (8002c34 <HAL_DAC_MspInit+0xd4>)
 8002bf4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002bf8:	619a      	str	r2, [r3, #24]
    hdma_dac1_ch1.Init.Mode = DMA_CIRCULAR;
 8002bfa:	4b0e      	ldr	r3, [pc, #56]	@ (8002c34 <HAL_DAC_MspInit+0xd4>)
 8002bfc:	2220      	movs	r2, #32
 8002bfe:	61da      	str	r2, [r3, #28]
    hdma_dac1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8002c00:	4b0c      	ldr	r3, [pc, #48]	@ (8002c34 <HAL_DAC_MspInit+0xd4>)
 8002c02:	2200      	movs	r2, #0
 8002c04:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dac1_ch1) != HAL_OK)
 8002c06:	480b      	ldr	r0, [pc, #44]	@ (8002c34 <HAL_DAC_MspInit+0xd4>)
 8002c08:	f002 fc94 	bl	8005534 <HAL_DMA_Init>
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d001      	beq.n	8002c16 <HAL_DAC_MspInit+0xb6>
    {
      Error_Handler();
 8002c12:	f7ff fd3b 	bl	800268c <Error_Handler>
    }

    __HAL_LINKDMA(hdac,DMA_Handle1,hdma_dac1_ch1);
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	4a06      	ldr	r2, [pc, #24]	@ (8002c34 <HAL_DAC_MspInit+0xd4>)
 8002c1a:	609a      	str	r2, [r3, #8]
 8002c1c:	4a05      	ldr	r2, [pc, #20]	@ (8002c34 <HAL_DAC_MspInit+0xd4>)
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USER CODE END DAC1_MspInit 1 */

  }

}
 8002c22:	bf00      	nop
 8002c24:	3728      	adds	r7, #40	@ 0x28
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
 8002c2a:	bf00      	nop
 8002c2c:	40007400 	.word	0x40007400
 8002c30:	40021000 	.word	0x40021000
 8002c34:	2004012c 	.word	0x2004012c
 8002c38:	40020008 	.word	0x40020008

08002c3c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b0ae      	sub	sp, #184	@ 0xb8
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c44:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002c48:	2200      	movs	r2, #0
 8002c4a:	601a      	str	r2, [r3, #0]
 8002c4c:	605a      	str	r2, [r3, #4]
 8002c4e:	609a      	str	r2, [r3, #8]
 8002c50:	60da      	str	r2, [r3, #12]
 8002c52:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002c54:	f107 0310 	add.w	r3, r7, #16
 8002c58:	2294      	movs	r2, #148	@ 0x94
 8002c5a:	2100      	movs	r1, #0
 8002c5c:	4618      	mov	r0, r3
 8002c5e:	f00b fce1 	bl	800e624 <memset>
  if(huart->Instance==LPUART1)
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a3b      	ldr	r2, [pc, #236]	@ (8002d54 <HAL_UART_MspInit+0x118>)
 8002c68:	4293      	cmp	r3, r2
 8002c6a:	d16f      	bne.n	8002d4c <HAL_UART_MspInit+0x110>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8002c6c:	2320      	movs	r3, #32
 8002c6e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8002c70:	2300      	movs	r3, #0
 8002c72:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002c74:	f107 0310 	add.w	r3, r7, #16
 8002c78:	4618      	mov	r0, r3
 8002c7a:	f004 f91b 	bl	8006eb4 <HAL_RCCEx_PeriphCLKConfig>
 8002c7e:	4603      	mov	r3, r0
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d001      	beq.n	8002c88 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002c84:	f7ff fd02 	bl	800268c <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8002c88:	4b33      	ldr	r3, [pc, #204]	@ (8002d58 <HAL_UART_MspInit+0x11c>)
 8002c8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c8c:	4a32      	ldr	r2, [pc, #200]	@ (8002d58 <HAL_UART_MspInit+0x11c>)
 8002c8e:	f043 0301 	orr.w	r3, r3, #1
 8002c92:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002c94:	4b30      	ldr	r3, [pc, #192]	@ (8002d58 <HAL_UART_MspInit+0x11c>)
 8002c96:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c98:	f003 0301 	and.w	r3, r3, #1
 8002c9c:	60fb      	str	r3, [r7, #12]
 8002c9e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOG_CLK_ENABLE();
 8002ca0:	4b2d      	ldr	r3, [pc, #180]	@ (8002d58 <HAL_UART_MspInit+0x11c>)
 8002ca2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ca4:	4a2c      	ldr	r2, [pc, #176]	@ (8002d58 <HAL_UART_MspInit+0x11c>)
 8002ca6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002caa:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002cac:	4b2a      	ldr	r3, [pc, #168]	@ (8002d58 <HAL_UART_MspInit+0x11c>)
 8002cae:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cb0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002cb4:	60bb      	str	r3, [r7, #8]
 8002cb6:	68bb      	ldr	r3, [r7, #8]
    HAL_PWREx_EnableVddIO2();
 8002cb8:	f003 fa14 	bl	80060e4 <HAL_PWREx_EnableVddIO2>
    /**LPUART1 GPIO Configuration
    PG7     ------> LPUART1_TX
    PG8     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8;
 8002cbc:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002cc0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002cc4:	2302      	movs	r3, #2
 8002cc6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002cca:	2300      	movs	r3, #0
 8002ccc:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cd0:	2303      	movs	r3, #3
 8002cd2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 8002cd6:	2308      	movs	r3, #8
 8002cd8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002cdc:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002ce0:	4619      	mov	r1, r3
 8002ce2:	481e      	ldr	r0, [pc, #120]	@ (8002d5c <HAL_UART_MspInit+0x120>)
 8002ce4:	f002 ff60 	bl	8005ba8 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel2;
 8002ce8:	4b1d      	ldr	r3, [pc, #116]	@ (8002d60 <HAL_UART_MspInit+0x124>)
 8002cea:	4a1e      	ldr	r2, [pc, #120]	@ (8002d64 <HAL_UART_MspInit+0x128>)
 8002cec:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8002cee:	4b1c      	ldr	r3, [pc, #112]	@ (8002d60 <HAL_UART_MspInit+0x124>)
 8002cf0:	2222      	movs	r2, #34	@ 0x22
 8002cf2:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002cf4:	4b1a      	ldr	r3, [pc, #104]	@ (8002d60 <HAL_UART_MspInit+0x124>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002cfa:	4b19      	ldr	r3, [pc, #100]	@ (8002d60 <HAL_UART_MspInit+0x124>)
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002d00:	4b17      	ldr	r3, [pc, #92]	@ (8002d60 <HAL_UART_MspInit+0x124>)
 8002d02:	2280      	movs	r2, #128	@ 0x80
 8002d04:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d06:	4b16      	ldr	r3, [pc, #88]	@ (8002d60 <HAL_UART_MspInit+0x124>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d0c:	4b14      	ldr	r3, [pc, #80]	@ (8002d60 <HAL_UART_MspInit+0x124>)
 8002d0e:	2200      	movs	r2, #0
 8002d10:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_NORMAL;
 8002d12:	4b13      	ldr	r3, [pc, #76]	@ (8002d60 <HAL_UART_MspInit+0x124>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002d18:	4b11      	ldr	r3, [pc, #68]	@ (8002d60 <HAL_UART_MspInit+0x124>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8002d1e:	4810      	ldr	r0, [pc, #64]	@ (8002d60 <HAL_UART_MspInit+0x124>)
 8002d20:	f002 fc08 	bl	8005534 <HAL_DMA_Init>
 8002d24:	4603      	mov	r3, r0
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d001      	beq.n	8002d2e <HAL_UART_MspInit+0xf2>
    {
      Error_Handler();
 8002d2a:	f7ff fcaf 	bl	800268c <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_lpuart1_rx);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	4a0b      	ldr	r2, [pc, #44]	@ (8002d60 <HAL_UART_MspInit+0x124>)
 8002d32:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8002d36:	4a0a      	ldr	r2, [pc, #40]	@ (8002d60 <HAL_UART_MspInit+0x124>)
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8002d3c:	2200      	movs	r2, #0
 8002d3e:	2100      	movs	r1, #0
 8002d40:	2046      	movs	r0, #70	@ 0x46
 8002d42:	f002 f8ac 	bl	8004e9e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 8002d46:	2046      	movs	r0, #70	@ 0x46
 8002d48:	f002 f8c5 	bl	8004ed6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8002d4c:	bf00      	nop
 8002d4e:	37b8      	adds	r7, #184	@ 0xb8
 8002d50:	46bd      	mov	sp, r7
 8002d52:	bd80      	pop	{r7, pc}
 8002d54:	40008000 	.word	0x40008000
 8002d58:	40021000 	.word	0x40021000
 8002d5c:	48001800 	.word	0x48001800
 8002d60:	20040220 	.word	0x20040220
 8002d64:	4002001c 	.word	0x4002001c

08002d68 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b08c      	sub	sp, #48	@ 0x30
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d70:	f107 031c 	add.w	r3, r7, #28
 8002d74:	2200      	movs	r2, #0
 8002d76:	601a      	str	r2, [r3, #0]
 8002d78:	605a      	str	r2, [r3, #4]
 8002d7a:	609a      	str	r2, [r3, #8]
 8002d7c:	60da      	str	r2, [r3, #12]
 8002d7e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	4a51      	ldr	r2, [pc, #324]	@ (8002ecc <HAL_SPI_MspInit+0x164>)
 8002d86:	4293      	cmp	r3, r2
 8002d88:	d129      	bne.n	8002dde <HAL_SPI_MspInit+0x76>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002d8a:	4b51      	ldr	r3, [pc, #324]	@ (8002ed0 <HAL_SPI_MspInit+0x168>)
 8002d8c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d8e:	4a50      	ldr	r2, [pc, #320]	@ (8002ed0 <HAL_SPI_MspInit+0x168>)
 8002d90:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002d94:	6613      	str	r3, [r2, #96]	@ 0x60
 8002d96:	4b4e      	ldr	r3, [pc, #312]	@ (8002ed0 <HAL_SPI_MspInit+0x168>)
 8002d98:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d9a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d9e:	61bb      	str	r3, [r7, #24]
 8002da0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002da2:	4b4b      	ldr	r3, [pc, #300]	@ (8002ed0 <HAL_SPI_MspInit+0x168>)
 8002da4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002da6:	4a4a      	ldr	r2, [pc, #296]	@ (8002ed0 <HAL_SPI_MspInit+0x168>)
 8002da8:	f043 0301 	orr.w	r3, r3, #1
 8002dac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002dae:	4b48      	ldr	r3, [pc, #288]	@ (8002ed0 <HAL_SPI_MspInit+0x168>)
 8002db0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002db2:	f003 0301 	and.w	r3, r3, #1
 8002db6:	617b      	str	r3, [r7, #20]
 8002db8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8002dba:	23e0      	movs	r3, #224	@ 0xe0
 8002dbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002dbe:	2302      	movs	r3, #2
 8002dc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002dc2:	2300      	movs	r3, #0
 8002dc4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002dc6:	2303      	movs	r3, #3
 8002dc8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002dca:	2305      	movs	r3, #5
 8002dcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dce:	f107 031c 	add.w	r3, r7, #28
 8002dd2:	4619      	mov	r1, r3
 8002dd4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002dd8:	f002 fee6 	bl	8005ba8 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 8002ddc:	e072      	b.n	8002ec4 <HAL_SPI_MspInit+0x15c>
  else if(hspi->Instance==SPI2)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	4a3c      	ldr	r2, [pc, #240]	@ (8002ed4 <HAL_SPI_MspInit+0x16c>)
 8002de4:	4293      	cmp	r3, r2
 8002de6:	d16d      	bne.n	8002ec4 <HAL_SPI_MspInit+0x15c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8002de8:	4b39      	ldr	r3, [pc, #228]	@ (8002ed0 <HAL_SPI_MspInit+0x168>)
 8002dea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dec:	4a38      	ldr	r2, [pc, #224]	@ (8002ed0 <HAL_SPI_MspInit+0x168>)
 8002dee:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002df2:	6593      	str	r3, [r2, #88]	@ 0x58
 8002df4:	4b36      	ldr	r3, [pc, #216]	@ (8002ed0 <HAL_SPI_MspInit+0x168>)
 8002df6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002df8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002dfc:	613b      	str	r3, [r7, #16]
 8002dfe:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e00:	4b33      	ldr	r3, [pc, #204]	@ (8002ed0 <HAL_SPI_MspInit+0x168>)
 8002e02:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e04:	4a32      	ldr	r2, [pc, #200]	@ (8002ed0 <HAL_SPI_MspInit+0x168>)
 8002e06:	f043 0304 	orr.w	r3, r3, #4
 8002e0a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e0c:	4b30      	ldr	r3, [pc, #192]	@ (8002ed0 <HAL_SPI_MspInit+0x168>)
 8002e0e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e10:	f003 0304 	and.w	r3, r3, #4
 8002e14:	60fb      	str	r3, [r7, #12]
 8002e16:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e18:	4b2d      	ldr	r3, [pc, #180]	@ (8002ed0 <HAL_SPI_MspInit+0x168>)
 8002e1a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e1c:	4a2c      	ldr	r2, [pc, #176]	@ (8002ed0 <HAL_SPI_MspInit+0x168>)
 8002e1e:	f043 0302 	orr.w	r3, r3, #2
 8002e22:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e24:	4b2a      	ldr	r3, [pc, #168]	@ (8002ed0 <HAL_SPI_MspInit+0x168>)
 8002e26:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e28:	f003 0302 	and.w	r3, r3, #2
 8002e2c:	60bb      	str	r3, [r7, #8]
 8002e2e:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002e30:	2304      	movs	r3, #4
 8002e32:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e34:	2302      	movs	r3, #2
 8002e36:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e38:	2300      	movs	r3, #0
 8002e3a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002e40:	2305      	movs	r3, #5
 8002e42:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e44:	f107 031c 	add.w	r3, r7, #28
 8002e48:	4619      	mov	r1, r3
 8002e4a:	4823      	ldr	r0, [pc, #140]	@ (8002ed8 <HAL_SPI_MspInit+0x170>)
 8002e4c:	f002 feac 	bl	8005ba8 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_15;
 8002e50:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8002e54:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e56:	2302      	movs	r3, #2
 8002e58:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e5a:	2300      	movs	r3, #0
 8002e5c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e5e:	2303      	movs	r3, #3
 8002e60:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002e62:	2305      	movs	r3, #5
 8002e64:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002e66:	f107 031c 	add.w	r3, r7, #28
 8002e6a:	4619      	mov	r1, r3
 8002e6c:	481b      	ldr	r0, [pc, #108]	@ (8002edc <HAL_SPI_MspInit+0x174>)
 8002e6e:	f002 fe9b 	bl	8005ba8 <HAL_GPIO_Init>
    hdma_spi2_rx.Instance = DMA1_Channel4;
 8002e72:	4b1b      	ldr	r3, [pc, #108]	@ (8002ee0 <HAL_SPI_MspInit+0x178>)
 8002e74:	4a1b      	ldr	r2, [pc, #108]	@ (8002ee4 <HAL_SPI_MspInit+0x17c>)
 8002e76:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_SPI2_RX;
 8002e78:	4b19      	ldr	r3, [pc, #100]	@ (8002ee0 <HAL_SPI_MspInit+0x178>)
 8002e7a:	220c      	movs	r2, #12
 8002e7c:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002e7e:	4b18      	ldr	r3, [pc, #96]	@ (8002ee0 <HAL_SPI_MspInit+0x178>)
 8002e80:	2200      	movs	r2, #0
 8002e82:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002e84:	4b16      	ldr	r3, [pc, #88]	@ (8002ee0 <HAL_SPI_MspInit+0x178>)
 8002e86:	2200      	movs	r2, #0
 8002e88:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002e8a:	4b15      	ldr	r3, [pc, #84]	@ (8002ee0 <HAL_SPI_MspInit+0x178>)
 8002e8c:	2280      	movs	r2, #128	@ 0x80
 8002e8e:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002e90:	4b13      	ldr	r3, [pc, #76]	@ (8002ee0 <HAL_SPI_MspInit+0x178>)
 8002e92:	2200      	movs	r2, #0
 8002e94:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002e96:	4b12      	ldr	r3, [pc, #72]	@ (8002ee0 <HAL_SPI_MspInit+0x178>)
 8002e98:	2200      	movs	r2, #0
 8002e9a:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8002e9c:	4b10      	ldr	r3, [pc, #64]	@ (8002ee0 <HAL_SPI_MspInit+0x178>)
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002ea2:	4b0f      	ldr	r3, [pc, #60]	@ (8002ee0 <HAL_SPI_MspInit+0x178>)
 8002ea4:	2200      	movs	r2, #0
 8002ea6:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8002ea8:	480d      	ldr	r0, [pc, #52]	@ (8002ee0 <HAL_SPI_MspInit+0x178>)
 8002eaa:	f002 fb43 	bl	8005534 <HAL_DMA_Init>
 8002eae:	4603      	mov	r3, r0
 8002eb0:	2b00      	cmp	r3, #0
 8002eb2:	d001      	beq.n	8002eb8 <HAL_SPI_MspInit+0x150>
      Error_Handler();
 8002eb4:	f7ff fbea 	bl	800268c <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi2_rx);
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	4a09      	ldr	r2, [pc, #36]	@ (8002ee0 <HAL_SPI_MspInit+0x178>)
 8002ebc:	659a      	str	r2, [r3, #88]	@ 0x58
 8002ebe:	4a08      	ldr	r2, [pc, #32]	@ (8002ee0 <HAL_SPI_MspInit+0x178>)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8002ec4:	bf00      	nop
 8002ec6:	3730      	adds	r7, #48	@ 0x30
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	bd80      	pop	{r7, pc}
 8002ecc:	40013000 	.word	0x40013000
 8002ed0:	40021000 	.word	0x40021000
 8002ed4:	40003800 	.word	0x40003800
 8002ed8:	48000800 	.word	0x48000800
 8002edc:	48000400 	.word	0x48000400
 8002ee0:	20040348 	.word	0x20040348
 8002ee4:	40020044 	.word	0x40020044

08002ee8 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b08c      	sub	sp, #48	@ 0x30
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002ef0:	f107 031c 	add.w	r3, r7, #28
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	601a      	str	r2, [r3, #0]
 8002ef8:	605a      	str	r2, [r3, #4]
 8002efa:	609a      	str	r2, [r3, #8]
 8002efc:	60da      	str	r2, [r3, #12]
 8002efe:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM1)
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a37      	ldr	r2, [pc, #220]	@ (8002fe4 <HAL_TIM_Base_MspInit+0xfc>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d13a      	bne.n	8002f80 <HAL_TIM_Base_MspInit+0x98>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002f0a:	4b37      	ldr	r3, [pc, #220]	@ (8002fe8 <HAL_TIM_Base_MspInit+0x100>)
 8002f0c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f0e:	4a36      	ldr	r2, [pc, #216]	@ (8002fe8 <HAL_TIM_Base_MspInit+0x100>)
 8002f10:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8002f14:	6613      	str	r3, [r2, #96]	@ 0x60
 8002f16:	4b34      	ldr	r3, [pc, #208]	@ (8002fe8 <HAL_TIM_Base_MspInit+0x100>)
 8002f18:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f1a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002f1e:	61bb      	str	r3, [r7, #24]
 8002f20:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002f22:	4b31      	ldr	r3, [pc, #196]	@ (8002fe8 <HAL_TIM_Base_MspInit+0x100>)
 8002f24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f26:	4a30      	ldr	r2, [pc, #192]	@ (8002fe8 <HAL_TIM_Base_MspInit+0x100>)
 8002f28:	f043 0310 	orr.w	r3, r3, #16
 8002f2c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f2e:	4b2e      	ldr	r3, [pc, #184]	@ (8002fe8 <HAL_TIM_Base_MspInit+0x100>)
 8002f30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f32:	f003 0310 	and.w	r3, r3, #16
 8002f36:	617b      	str	r3, [r7, #20]
 8002f38:	697b      	ldr	r3, [r7, #20]
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    PE14     ------> TIM1_BKIN2
    PE15     ------> TIM1_BKIN
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13;
 8002f3a:	f44f 532a 	mov.w	r3, #10880	@ 0x2a80
 8002f3e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f40:	2302      	movs	r3, #2
 8002f42:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f44:	2300      	movs	r3, #0
 8002f46:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f48:	2300      	movs	r3, #0
 8002f4a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002f50:	f107 031c 	add.w	r3, r7, #28
 8002f54:	4619      	mov	r1, r3
 8002f56:	4825      	ldr	r0, [pc, #148]	@ (8002fec <HAL_TIM_Base_MspInit+0x104>)
 8002f58:	f002 fe26 	bl	8005ba8 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8002f5c:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002f60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f62:	2302      	movs	r3, #2
 8002f64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f66:	2300      	movs	r3, #0
 8002f68:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM1_COMP1;
 8002f6e:	2303      	movs	r3, #3
 8002f70:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002f72:	f107 031c 	add.w	r3, r7, #28
 8002f76:	4619      	mov	r1, r3
 8002f78:	481c      	ldr	r0, [pc, #112]	@ (8002fec <HAL_TIM_Base_MspInit+0x104>)
 8002f7a:	f002 fe15 	bl	8005ba8 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 8002f7e:	e02d      	b.n	8002fdc <HAL_TIM_Base_MspInit+0xf4>
  else if(htim_base->Instance==TIM2)
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002f88:	d128      	bne.n	8002fdc <HAL_TIM_Base_MspInit+0xf4>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002f8a:	4b17      	ldr	r3, [pc, #92]	@ (8002fe8 <HAL_TIM_Base_MspInit+0x100>)
 8002f8c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f8e:	4a16      	ldr	r2, [pc, #88]	@ (8002fe8 <HAL_TIM_Base_MspInit+0x100>)
 8002f90:	f043 0301 	orr.w	r3, r3, #1
 8002f94:	6593      	str	r3, [r2, #88]	@ 0x58
 8002f96:	4b14      	ldr	r3, [pc, #80]	@ (8002fe8 <HAL_TIM_Base_MspInit+0x100>)
 8002f98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f9a:	f003 0301 	and.w	r3, r3, #1
 8002f9e:	613b      	str	r3, [r7, #16]
 8002fa0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002fa2:	4b11      	ldr	r3, [pc, #68]	@ (8002fe8 <HAL_TIM_Base_MspInit+0x100>)
 8002fa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fa6:	4a10      	ldr	r2, [pc, #64]	@ (8002fe8 <HAL_TIM_Base_MspInit+0x100>)
 8002fa8:	f043 0302 	orr.w	r3, r3, #2
 8002fac:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002fae:	4b0e      	ldr	r3, [pc, #56]	@ (8002fe8 <HAL_TIM_Base_MspInit+0x100>)
 8002fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002fb2:	f003 0302 	and.w	r3, r3, #2
 8002fb6:	60fb      	str	r3, [r7, #12]
 8002fb8:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8002fba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002fbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002fc0:	2302      	movs	r3, #2
 8002fc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fc8:	2300      	movs	r3, #0
 8002fca:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002fd0:	f107 031c 	add.w	r3, r7, #28
 8002fd4:	4619      	mov	r1, r3
 8002fd6:	4806      	ldr	r0, [pc, #24]	@ (8002ff0 <HAL_TIM_Base_MspInit+0x108>)
 8002fd8:	f002 fde6 	bl	8005ba8 <HAL_GPIO_Init>
}
 8002fdc:	bf00      	nop
 8002fde:	3730      	adds	r7, #48	@ 0x30
 8002fe0:	46bd      	mov	sp, r7
 8002fe2:	bd80      	pop	{r7, pc}
 8002fe4:	40012c00 	.word	0x40012c00
 8002fe8:	40021000 	.word	0x40021000
 8002fec:	48001000 	.word	0x48001000
 8002ff0:	48000400 	.word	0x48000400

08002ff4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002ff8:	bf00      	nop
 8002ffa:	e7fd      	b.n	8002ff8 <NMI_Handler+0x4>

08002ffc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002ffc:	b480      	push	{r7}
 8002ffe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003000:	bf00      	nop
 8003002:	e7fd      	b.n	8003000 <HardFault_Handler+0x4>

08003004 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003004:	b480      	push	{r7}
 8003006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003008:	bf00      	nop
 800300a:	e7fd      	b.n	8003008 <MemManage_Handler+0x4>

0800300c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800300c:	b480      	push	{r7}
 800300e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003010:	bf00      	nop
 8003012:	e7fd      	b.n	8003010 <BusFault_Handler+0x4>

08003014 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003014:	b480      	push	{r7}
 8003016:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003018:	bf00      	nop
 800301a:	e7fd      	b.n	8003018 <UsageFault_Handler+0x4>

0800301c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800301c:	b480      	push	{r7}
 800301e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003020:	bf00      	nop
 8003022:	46bd      	mov	sp, r7
 8003024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003028:	4770      	bx	lr

0800302a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800302a:	b480      	push	{r7}
 800302c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800302e:	bf00      	nop
 8003030:	46bd      	mov	sp, r7
 8003032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003036:	4770      	bx	lr

08003038 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003038:	b480      	push	{r7}
 800303a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800303c:	bf00      	nop
 800303e:	46bd      	mov	sp, r7
 8003040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003044:	4770      	bx	lr

08003046 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003046:	b580      	push	{r7, lr}
 8003048:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800304a:	f000 fa3d 	bl	80034c8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800304e:	bf00      	nop
 8003050:	bd80      	pop	{r7, pc}

08003052 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8003052:	b580      	push	{r7, lr}
 8003054:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(PAUSE_Pin);
 8003056:	2001      	movs	r0, #1
 8003058:	f002 ff68 	bl	8005f2c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800305c:	bf00      	nop
 800305e:	bd80      	pop	{r7, pc}

08003060 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8003060:	b580      	push	{r7, lr}
 8003062:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(FORWARD_Pin);
 8003064:	2002      	movs	r0, #2
 8003066:	f002 ff61 	bl	8005f2c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800306a:	bf00      	nop
 800306c:	bd80      	pop	{r7, pc}
	...

08003070 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dac1_ch1);
 8003074:	4802      	ldr	r0, [pc, #8]	@ (8003080 <DMA1_Channel1_IRQHandler+0x10>)
 8003076:	f002 fc3b 	bl	80058f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800307a:	bf00      	nop
 800307c:	bd80      	pop	{r7, pc}
 800307e:	bf00      	nop
 8003080:	2004012c 	.word	0x2004012c

08003084 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003084:	b580      	push	{r7, lr}
 8003086:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8003088:	4802      	ldr	r0, [pc, #8]	@ (8003094 <DMA1_Channel2_IRQHandler+0x10>)
 800308a:	f002 fc31 	bl	80058f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800308e:	bf00      	nop
 8003090:	bd80      	pop	{r7, pc}
 8003092:	bf00      	nop
 8003094:	20040220 	.word	0x20040220

08003098 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800309c:	4802      	ldr	r0, [pc, #8]	@ (80030a8 <DMA1_Channel3_IRQHandler+0x10>)
 800309e:	f002 fc27 	bl	80058f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 80030a2:	bf00      	nop
 80030a4:	bd80      	pop	{r7, pc}
 80030a6:	bf00      	nop
 80030a8:	200400b8 	.word	0x200400b8

080030ac <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80030ac:	b580      	push	{r7, lr}
 80030ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80030b0:	4802      	ldr	r0, [pc, #8]	@ (80030bc <DMA1_Channel4_IRQHandler+0x10>)
 80030b2:	f002 fc1d 	bl	80058f0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80030b6:	bf00      	nop
 80030b8:	bd80      	pop	{r7, pc}
 80030ba:	bf00      	nop
 80030bc:	20040348 	.word	0x20040348

080030c0 <ADC1_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC1_IRQHandler(void)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_IRQn 0 */

  /* USER CODE END ADC1_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 80030c4:	4802      	ldr	r0, [pc, #8]	@ (80030d0 <ADC1_IRQHandler+0x10>)
 80030c6:	f000 fe9c 	bl	8003e02 <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_IRQn 1 */

  /* USER CODE END ADC1_IRQn 1 */
}
 80030ca:	bf00      	nop
 80030cc:	bd80      	pop	{r7, pc}
 80030ce:	bf00      	nop
 80030d0:	20040050 	.word	0x20040050

080030d4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80030d4:	b580      	push	{r7, lr}
 80030d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(REWIND_Pin);
 80030d8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80030dc:	f002 ff26 	bl	8005f2c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80030e0:	bf00      	nop
 80030e2:	bd80      	pop	{r7, pc}

080030e4 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 80030e8:	4802      	ldr	r0, [pc, #8]	@ (80030f4 <LPUART1_IRQHandler+0x10>)
 80030ea:	f005 fecb 	bl	8008e84 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 80030ee:	bf00      	nop
 80030f0:	bd80      	pop	{r7, pc}
 80030f2:	bf00      	nop
 80030f4:	2004018c 	.word	0x2004018c

080030f8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80030f8:	b480      	push	{r7}
 80030fa:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80030fc:	4b06      	ldr	r3, [pc, #24]	@ (8003118 <SystemInit+0x20>)
 80030fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003102:	4a05      	ldr	r2, [pc, #20]	@ (8003118 <SystemInit+0x20>)
 8003104:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003108:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 800310c:	bf00      	nop
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	e000ed00 	.word	0xe000ed00

0800311c <tft_select>:
// HAL handles provided by main.c (CubeMX)
extern SPI_HandleTypeDef hspi1;
extern TIM_HandleTypeDef htim1;

// -------- small inline helpers OK in header --------
static inline void tft_select(void)   { HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_RESET); }
 800311c:	b580      	push	{r7, lr}
 800311e:	af00      	add	r7, sp, #0
 8003120:	2200      	movs	r2, #0
 8003122:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8003126:	4802      	ldr	r0, [pc, #8]	@ (8003130 <tft_select+0x14>)
 8003128:	f002 fee8 	bl	8005efc <HAL_GPIO_WritePin>
 800312c:	bf00      	nop
 800312e:	bd80      	pop	{r7, pc}
 8003130:	48000800 	.word	0x48000800

08003134 <tft_deselect>:
static inline void tft_deselect(void) { HAL_GPIO_WritePin(TFT_CS_GPIO_Port, TFT_CS_Pin, GPIO_PIN_SET);   }
 8003134:	b580      	push	{r7, lr}
 8003136:	af00      	add	r7, sp, #0
 8003138:	2201      	movs	r2, #1
 800313a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800313e:	4802      	ldr	r0, [pc, #8]	@ (8003148 <tft_deselect+0x14>)
 8003140:	f002 fedc 	bl	8005efc <HAL_GPIO_WritePin>
 8003144:	bf00      	nop
 8003146:	bd80      	pop	{r7, pc}
 8003148:	48000800 	.word	0x48000800

0800314c <tft_dc_cmd>:

static inline void tft_dc_cmd(void)   { HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_RESET); }
 800314c:	b580      	push	{r7, lr}
 800314e:	af00      	add	r7, sp, #0
 8003150:	2200      	movs	r2, #0
 8003152:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003156:	4802      	ldr	r0, [pc, #8]	@ (8003160 <tft_dc_cmd+0x14>)
 8003158:	f002 fed0 	bl	8005efc <HAL_GPIO_WritePin>
 800315c:	bf00      	nop
 800315e:	bd80      	pop	{r7, pc}
 8003160:	48000800 	.word	0x48000800

08003164 <tft_dc_data>:
static inline void tft_dc_data(void)  { HAL_GPIO_WritePin(TFT_DC_GPIO_Port, TFT_DC_Pin, GPIO_PIN_SET);   }
 8003164:	b580      	push	{r7, lr}
 8003166:	af00      	add	r7, sp, #0
 8003168:	2201      	movs	r2, #1
 800316a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800316e:	4802      	ldr	r0, [pc, #8]	@ (8003178 <tft_dc_data+0x14>)
 8003170:	f002 fec4 	bl	8005efc <HAL_GPIO_WritePin>
 8003174:	bf00      	nop
 8003176:	bd80      	pop	{r7, pc}
 8003178:	48000800 	.word	0x48000800

0800317c <tft_write_cmd>:
    return (x >= 0) && (y >= 0) && (x < (int)tft_width) && (y < (int)tft_height);
}

// --- low-level write helpers (internal) ---
static inline void tft_write_cmd(uint8_t cmd)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b082      	sub	sp, #8
 8003180:	af00      	add	r7, sp, #0
 8003182:	4603      	mov	r3, r0
 8003184:	71fb      	strb	r3, [r7, #7]
    tft_dc_cmd();
 8003186:	f7ff ffe1 	bl	800314c <tft_dc_cmd>
    tft_select();
 800318a:	f7ff ffc7 	bl	800311c <tft_select>
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 800318e:	1df9      	adds	r1, r7, #7
 8003190:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003194:	2201      	movs	r2, #1
 8003196:	4804      	ldr	r0, [pc, #16]	@ (80031a8 <tft_write_cmd+0x2c>)
 8003198:	f004 fc47 	bl	8007a2a <HAL_SPI_Transmit>
    tft_deselect();
 800319c:	f7ff ffca 	bl	8003134 <tft_deselect>
}
 80031a0:	bf00      	nop
 80031a2:	3708      	adds	r7, #8
 80031a4:	46bd      	mov	sp, r7
 80031a6:	bd80      	pop	{r7, pc}
 80031a8:	20040280 	.word	0x20040280

080031ac <tft_write_data>:

static inline void tft_write_data(const uint8_t *buf, size_t n)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	b082      	sub	sp, #8
 80031b0:	af00      	add	r7, sp, #0
 80031b2:	6078      	str	r0, [r7, #4]
 80031b4:	6039      	str	r1, [r7, #0]
    tft_dc_data();
 80031b6:	f7ff ffd5 	bl	8003164 <tft_dc_data>
    tft_select();
 80031ba:	f7ff ffaf 	bl	800311c <tft_select>
    HAL_SPI_Transmit(&hspi1, (uint8_t*)buf, (uint16_t)n, HAL_MAX_DELAY);
 80031be:	683b      	ldr	r3, [r7, #0]
 80031c0:	b29a      	uxth	r2, r3
 80031c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80031c6:	6879      	ldr	r1, [r7, #4]
 80031c8:	4804      	ldr	r0, [pc, #16]	@ (80031dc <tft_write_data+0x30>)
 80031ca:	f004 fc2e 	bl	8007a2a <HAL_SPI_Transmit>
    tft_deselect();
 80031ce:	f7ff ffb1 	bl	8003134 <tft_deselect>
}
 80031d2:	bf00      	nop
 80031d4:	3708      	adds	r7, #8
 80031d6:	46bd      	mov	sp, r7
 80031d8:	bd80      	pop	{r7, pc}
 80031da:	bf00      	nop
 80031dc:	20040280 	.word	0x20040280

080031e0 <tft_set_addr_window>:
    if (r & 1) { tft_width = 480; tft_height = 320; }
    else       { tft_width = 320; tft_height = 480; }
}

void tft_set_addr_window(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1)
{
 80031e0:	b590      	push	{r4, r7, lr}
 80031e2:	b085      	sub	sp, #20
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	4604      	mov	r4, r0
 80031e8:	4608      	mov	r0, r1
 80031ea:	4611      	mov	r1, r2
 80031ec:	461a      	mov	r2, r3
 80031ee:	4623      	mov	r3, r4
 80031f0:	80fb      	strh	r3, [r7, #6]
 80031f2:	4603      	mov	r3, r0
 80031f4:	80bb      	strh	r3, [r7, #4]
 80031f6:	460b      	mov	r3, r1
 80031f8:	807b      	strh	r3, [r7, #2]
 80031fa:	4613      	mov	r3, r2
 80031fc:	803b      	strh	r3, [r7, #0]
    uint8_t b[4];
    tft_write_cmd(0x2A);
 80031fe:	202a      	movs	r0, #42	@ 0x2a
 8003200:	f7ff ffbc 	bl	800317c <tft_write_cmd>
    b[0]=x0>>8; b[1]=x0&0xFF; b[2]=x1>>8; b[3]=x1&0xFF;
 8003204:	88fb      	ldrh	r3, [r7, #6]
 8003206:	0a1b      	lsrs	r3, r3, #8
 8003208:	b29b      	uxth	r3, r3
 800320a:	b2db      	uxtb	r3, r3
 800320c:	733b      	strb	r3, [r7, #12]
 800320e:	88fb      	ldrh	r3, [r7, #6]
 8003210:	b2db      	uxtb	r3, r3
 8003212:	737b      	strb	r3, [r7, #13]
 8003214:	887b      	ldrh	r3, [r7, #2]
 8003216:	0a1b      	lsrs	r3, r3, #8
 8003218:	b29b      	uxth	r3, r3
 800321a:	b2db      	uxtb	r3, r3
 800321c:	73bb      	strb	r3, [r7, #14]
 800321e:	887b      	ldrh	r3, [r7, #2]
 8003220:	b2db      	uxtb	r3, r3
 8003222:	73fb      	strb	r3, [r7, #15]
    tft_write_data(b,4);
 8003224:	f107 030c 	add.w	r3, r7, #12
 8003228:	2104      	movs	r1, #4
 800322a:	4618      	mov	r0, r3
 800322c:	f7ff ffbe 	bl	80031ac <tft_write_data>

    tft_write_cmd(0x2B);
 8003230:	202b      	movs	r0, #43	@ 0x2b
 8003232:	f7ff ffa3 	bl	800317c <tft_write_cmd>
    b[0]=y0>>8; b[1]=y0&0xFF; b[2]=y1>>8; b[3]=y1&0xFF;
 8003236:	88bb      	ldrh	r3, [r7, #4]
 8003238:	0a1b      	lsrs	r3, r3, #8
 800323a:	b29b      	uxth	r3, r3
 800323c:	b2db      	uxtb	r3, r3
 800323e:	733b      	strb	r3, [r7, #12]
 8003240:	88bb      	ldrh	r3, [r7, #4]
 8003242:	b2db      	uxtb	r3, r3
 8003244:	737b      	strb	r3, [r7, #13]
 8003246:	883b      	ldrh	r3, [r7, #0]
 8003248:	0a1b      	lsrs	r3, r3, #8
 800324a:	b29b      	uxth	r3, r3
 800324c:	b2db      	uxtb	r3, r3
 800324e:	73bb      	strb	r3, [r7, #14]
 8003250:	883b      	ldrh	r3, [r7, #0]
 8003252:	b2db      	uxtb	r3, r3
 8003254:	73fb      	strb	r3, [r7, #15]
    tft_write_data(b,4);
 8003256:	f107 030c 	add.w	r3, r7, #12
 800325a:	2104      	movs	r1, #4
 800325c:	4618      	mov	r0, r3
 800325e:	f7ff ffa5 	bl	80031ac <tft_write_data>
}
 8003262:	bf00      	nop
 8003264:	3714      	adds	r7, #20
 8003266:	46bd      	mov	sp, r7
 8003268:	bd90      	pop	{r4, r7, pc}
	...

0800326c <tft_blit565>:
    }
    tft_deselect();
}

void tft_blit565(int x, int y, int w, int h, const uint8_t *img)
{
 800326c:	b580      	push	{r7, lr}
 800326e:	b090      	sub	sp, #64	@ 0x40
 8003270:	af00      	add	r7, sp, #0
 8003272:	60f8      	str	r0, [r7, #12]
 8003274:	60b9      	str	r1, [r7, #8]
 8003276:	607a      	str	r2, [r7, #4]
 8003278:	603b      	str	r3, [r7, #0]
    if (w<=0 || h<=0) return;
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	2b00      	cmp	r3, #0
 800327e:	f340 8099 	ble.w	80033b4 <tft_blit565+0x148>
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	2b00      	cmp	r3, #0
 8003286:	f340 8095 	ble.w	80033b4 <tft_blit565+0x148>

    int x0=x, y0=y, x1=x+w-1, y1=y+h-1;
 800328a:	68fb      	ldr	r3, [r7, #12]
 800328c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003292:	68fa      	ldr	r2, [r7, #12]
 8003294:	687b      	ldr	r3, [r7, #4]
 8003296:	4413      	add	r3, r2
 8003298:	3b01      	subs	r3, #1
 800329a:	637b      	str	r3, [r7, #52]	@ 0x34
 800329c:	68ba      	ldr	r2, [r7, #8]
 800329e:	683b      	ldr	r3, [r7, #0]
 80032a0:	4413      	add	r3, r2
 80032a2:	3b01      	subs	r3, #1
 80032a4:	633b      	str	r3, [r7, #48]	@ 0x30
    if (x0>=tft_width || y0>=tft_height || x1<0 || y1<0) return;
 80032a6:	4b46      	ldr	r3, [pc, #280]	@ (80033c0 <tft_blit565+0x154>)
 80032a8:	881b      	ldrh	r3, [r3, #0]
 80032aa:	461a      	mov	r2, r3
 80032ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032ae:	4293      	cmp	r3, r2
 80032b0:	f280 8082 	bge.w	80033b8 <tft_blit565+0x14c>
 80032b4:	4b43      	ldr	r3, [pc, #268]	@ (80033c4 <tft_blit565+0x158>)
 80032b6:	881b      	ldrh	r3, [r3, #0]
 80032b8:	461a      	mov	r2, r3
 80032ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032bc:	4293      	cmp	r3, r2
 80032be:	da7b      	bge.n	80033b8 <tft_blit565+0x14c>
 80032c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032c2:	2b00      	cmp	r3, #0
 80032c4:	db78      	blt.n	80033b8 <tft_blit565+0x14c>
 80032c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80032c8:	2b00      	cmp	r3, #0
 80032ca:	db75      	blt.n	80033b8 <tft_blit565+0x14c>

    int sx=0, sy=0;
 80032cc:	2300      	movs	r3, #0
 80032ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80032d0:	2300      	movs	r3, #0
 80032d2:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (x0<0){ sx=-x0; x0=0; }
 80032d4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	da04      	bge.n	80032e4 <tft_blit565+0x78>
 80032da:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032dc:	425b      	negs	r3, r3
 80032de:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80032e0:	2300      	movs	r3, #0
 80032e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if (y0<0){ sy=-y0; y0=0; }
 80032e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	da04      	bge.n	80032f4 <tft_blit565+0x88>
 80032ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032ec:	425b      	negs	r3, r3
 80032ee:	62bb      	str	r3, [r7, #40]	@ 0x28
 80032f0:	2300      	movs	r3, #0
 80032f2:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (x1>=tft_width)  x1=tft_width-1;
 80032f4:	4b32      	ldr	r3, [pc, #200]	@ (80033c0 <tft_blit565+0x154>)
 80032f6:	881b      	ldrh	r3, [r3, #0]
 80032f8:	461a      	mov	r2, r3
 80032fa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80032fc:	4293      	cmp	r3, r2
 80032fe:	db03      	blt.n	8003308 <tft_blit565+0x9c>
 8003300:	4b2f      	ldr	r3, [pc, #188]	@ (80033c0 <tft_blit565+0x154>)
 8003302:	881b      	ldrh	r3, [r3, #0]
 8003304:	3b01      	subs	r3, #1
 8003306:	637b      	str	r3, [r7, #52]	@ 0x34
    if (y1>=tft_height) y1=tft_height-1;
 8003308:	4b2e      	ldr	r3, [pc, #184]	@ (80033c4 <tft_blit565+0x158>)
 800330a:	881b      	ldrh	r3, [r3, #0]
 800330c:	461a      	mov	r2, r3
 800330e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003310:	4293      	cmp	r3, r2
 8003312:	db03      	blt.n	800331c <tft_blit565+0xb0>
 8003314:	4b2b      	ldr	r3, [pc, #172]	@ (80033c4 <tft_blit565+0x158>)
 8003316:	881b      	ldrh	r3, [r3, #0]
 8003318:	3b01      	subs	r3, #1
 800331a:	633b      	str	r3, [r7, #48]	@ 0x30
    int cw = x1-x0+1;
 800331c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800331e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003320:	1ad3      	subs	r3, r2, r3
 8003322:	3301      	adds	r3, #1
 8003324:	61fb      	str	r3, [r7, #28]
    int ch = y1-y0+1;
 8003326:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003328:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800332a:	1ad3      	subs	r3, r2, r3
 800332c:	3301      	adds	r3, #1
 800332e:	61bb      	str	r3, [r7, #24]

    tft_set_addr_window((uint16_t)x0,(uint16_t)y0,(uint16_t)x1,(uint16_t)y1);
 8003330:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003332:	b298      	uxth	r0, r3
 8003334:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003336:	b299      	uxth	r1, r3
 8003338:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800333a:	b29a      	uxth	r2, r3
 800333c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800333e:	b29b      	uxth	r3, r3
 8003340:	f7ff ff4e 	bl	80031e0 <tft_set_addr_window>

    tft_dc_cmd(); tft_select();
 8003344:	f7ff ff02 	bl	800314c <tft_dc_cmd>
 8003348:	f7ff fee8 	bl	800311c <tft_select>
    uint8_t cmd = 0x2C;
 800334c:	232c      	movs	r3, #44	@ 0x2c
 800334e:	74fb      	strb	r3, [r7, #19]
    HAL_SPI_Transmit(&hspi1, &cmd, 1, HAL_MAX_DELAY);
 8003350:	f107 0113 	add.w	r1, r7, #19
 8003354:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003358:	2201      	movs	r2, #1
 800335a:	481b      	ldr	r0, [pc, #108]	@ (80033c8 <tft_blit565+0x15c>)
 800335c:	f004 fb65 	bl	8007a2a <HAL_SPI_Transmit>
    tft_dc_data();
 8003360:	f7ff ff00 	bl	8003164 <tft_dc_data>

    const uint8_t *src = img + ((size_t)sy * w + sx) * 2;
 8003364:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003366:	687a      	ldr	r2, [r7, #4]
 8003368:	fb03 f202 	mul.w	r2, r3, r2
 800336c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800336e:	4413      	add	r3, r2
 8003370:	005b      	lsls	r3, r3, #1
 8003372:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003374:	4413      	add	r3, r2
 8003376:	627b      	str	r3, [r7, #36]	@ 0x24
    size_t stride_bytes = (size_t)w * 2;
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	005b      	lsls	r3, r3, #1
 800337c:	617b      	str	r3, [r7, #20]

    for (int row=0; row<ch; ++row) {
 800337e:	2300      	movs	r3, #0
 8003380:	623b      	str	r3, [r7, #32]
 8003382:	e010      	b.n	80033a6 <tft_blit565+0x13a>
        HAL_SPI_Transmit(&hspi1, (uint8_t*)src, (uint16_t)(cw*2), HAL_MAX_DELAY);
 8003384:	69fb      	ldr	r3, [r7, #28]
 8003386:	b29b      	uxth	r3, r3
 8003388:	005b      	lsls	r3, r3, #1
 800338a:	b29a      	uxth	r2, r3
 800338c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003390:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003392:	480d      	ldr	r0, [pc, #52]	@ (80033c8 <tft_blit565+0x15c>)
 8003394:	f004 fb49 	bl	8007a2a <HAL_SPI_Transmit>
        src += stride_bytes;
 8003398:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	4413      	add	r3, r2
 800339e:	627b      	str	r3, [r7, #36]	@ 0x24
    for (int row=0; row<ch; ++row) {
 80033a0:	6a3b      	ldr	r3, [r7, #32]
 80033a2:	3301      	adds	r3, #1
 80033a4:	623b      	str	r3, [r7, #32]
 80033a6:	6a3a      	ldr	r2, [r7, #32]
 80033a8:	69bb      	ldr	r3, [r7, #24]
 80033aa:	429a      	cmp	r2, r3
 80033ac:	dbea      	blt.n	8003384 <tft_blit565+0x118>
    }
    tft_deselect();
 80033ae:	f7ff fec1 	bl	8003134 <tft_deselect>
 80033b2:	e002      	b.n	80033ba <tft_blit565+0x14e>
    if (w<=0 || h<=0) return;
 80033b4:	bf00      	nop
 80033b6:	e000      	b.n	80033ba <tft_blit565+0x14e>
    if (x0>=tft_width || y0>=tft_height || x1<0 || y1<0) return;
 80033b8:	bf00      	nop
}
 80033ba:	3740      	adds	r7, #64	@ 0x40
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}
 80033c0:	20040010 	.word	0x20040010
 80033c4:	20040012 	.word	0x20040012
 80033c8:	20040280 	.word	0x20040280

080033cc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80033cc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003404 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80033d0:	f7ff fe92 	bl	80030f8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80033d4:	480c      	ldr	r0, [pc, #48]	@ (8003408 <LoopForever+0x6>)
  ldr r1, =_edata
 80033d6:	490d      	ldr	r1, [pc, #52]	@ (800340c <LoopForever+0xa>)
  ldr r2, =_sidata
 80033d8:	4a0d      	ldr	r2, [pc, #52]	@ (8003410 <LoopForever+0xe>)
  movs r3, #0
 80033da:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80033dc:	e002      	b.n	80033e4 <LoopCopyDataInit>

080033de <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80033de:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80033e0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80033e2:	3304      	adds	r3, #4

080033e4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80033e4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80033e6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80033e8:	d3f9      	bcc.n	80033de <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80033ea:	4a0a      	ldr	r2, [pc, #40]	@ (8003414 <LoopForever+0x12>)
  ldr r4, =_ebss
 80033ec:	4c0a      	ldr	r4, [pc, #40]	@ (8003418 <LoopForever+0x16>)
  movs r3, #0
 80033ee:	2300      	movs	r3, #0
  b LoopFillZerobss
 80033f0:	e001      	b.n	80033f6 <LoopFillZerobss>

080033f2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80033f2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80033f4:	3204      	adds	r2, #4

080033f6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80033f6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80033f8:	d3fb      	bcc.n	80033f2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80033fa:	f00b f91b 	bl	800e634 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80033fe:	f7fd ff87 	bl	8001310 <main>

08003402 <LoopForever>:

LoopForever:
    b LoopForever
 8003402:	e7fe      	b.n	8003402 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8003404:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8003408:	20040000 	.word	0x20040000
  ldr r1, =_edata
 800340c:	20040034 	.word	0x20040034
  ldr r2, =_sidata
 8003410:	08022014 	.word	0x08022014
  ldr r2, =_sbss
 8003414:	20040034 	.word	0x20040034
  ldr r4, =_ebss
 8003418:	2008f844 	.word	0x2008f844

0800341c <CAN1_RX0_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800341c:	e7fe      	b.n	800341c <CAN1_RX0_IRQHandler>

0800341e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800341e:	b580      	push	{r7, lr}
 8003420:	b082      	sub	sp, #8
 8003422:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003424:	2300      	movs	r3, #0
 8003426:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003428:	2003      	movs	r0, #3
 800342a:	f001 fd2d 	bl	8004e88 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800342e:	2000      	movs	r0, #0
 8003430:	f000 f80e 	bl	8003450 <HAL_InitTick>
 8003434:	4603      	mov	r3, r0
 8003436:	2b00      	cmp	r3, #0
 8003438:	d002      	beq.n	8003440 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800343a:	2301      	movs	r3, #1
 800343c:	71fb      	strb	r3, [r7, #7]
 800343e:	e001      	b.n	8003444 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003440:	f7ff fa90 	bl	8002964 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003444:	79fb      	ldrb	r3, [r7, #7]
}
 8003446:	4618      	mov	r0, r3
 8003448:	3708      	adds	r7, #8
 800344a:	46bd      	mov	sp, r7
 800344c:	bd80      	pop	{r7, pc}
	...

08003450 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b084      	sub	sp, #16
 8003454:	af00      	add	r7, sp, #0
 8003456:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003458:	2300      	movs	r3, #0
 800345a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800345c:	4b17      	ldr	r3, [pc, #92]	@ (80034bc <HAL_InitTick+0x6c>)
 800345e:	781b      	ldrb	r3, [r3, #0]
 8003460:	2b00      	cmp	r3, #0
 8003462:	d023      	beq.n	80034ac <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003464:	4b16      	ldr	r3, [pc, #88]	@ (80034c0 <HAL_InitTick+0x70>)
 8003466:	681a      	ldr	r2, [r3, #0]
 8003468:	4b14      	ldr	r3, [pc, #80]	@ (80034bc <HAL_InitTick+0x6c>)
 800346a:	781b      	ldrb	r3, [r3, #0]
 800346c:	4619      	mov	r1, r3
 800346e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003472:	fbb3 f3f1 	udiv	r3, r3, r1
 8003476:	fbb2 f3f3 	udiv	r3, r2, r3
 800347a:	4618      	mov	r0, r3
 800347c:	f001 fd39 	bl	8004ef2 <HAL_SYSTICK_Config>
 8003480:	4603      	mov	r3, r0
 8003482:	2b00      	cmp	r3, #0
 8003484:	d10f      	bne.n	80034a6 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	2b0f      	cmp	r3, #15
 800348a:	d809      	bhi.n	80034a0 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800348c:	2200      	movs	r2, #0
 800348e:	6879      	ldr	r1, [r7, #4]
 8003490:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8003494:	f001 fd03 	bl	8004e9e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003498:	4a0a      	ldr	r2, [pc, #40]	@ (80034c4 <HAL_InitTick+0x74>)
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6013      	str	r3, [r2, #0]
 800349e:	e007      	b.n	80034b0 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	73fb      	strb	r3, [r7, #15]
 80034a4:	e004      	b.n	80034b0 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 80034a6:	2301      	movs	r3, #1
 80034a8:	73fb      	strb	r3, [r7, #15]
 80034aa:	e001      	b.n	80034b0 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 80034ac:	2301      	movs	r3, #1
 80034ae:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80034b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80034b2:	4618      	mov	r0, r3
 80034b4:	3710      	adds	r7, #16
 80034b6:	46bd      	mov	sp, r7
 80034b8:	bd80      	pop	{r7, pc}
 80034ba:	bf00      	nop
 80034bc:	20040018 	.word	0x20040018
 80034c0:	2004000c 	.word	0x2004000c
 80034c4:	20040014 	.word	0x20040014

080034c8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80034c8:	b480      	push	{r7}
 80034ca:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80034cc:	4b06      	ldr	r3, [pc, #24]	@ (80034e8 <HAL_IncTick+0x20>)
 80034ce:	781b      	ldrb	r3, [r3, #0]
 80034d0:	461a      	mov	r2, r3
 80034d2:	4b06      	ldr	r3, [pc, #24]	@ (80034ec <HAL_IncTick+0x24>)
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4413      	add	r3, r2
 80034d8:	4a04      	ldr	r2, [pc, #16]	@ (80034ec <HAL_IncTick+0x24>)
 80034da:	6013      	str	r3, [r2, #0]
}
 80034dc:	bf00      	nop
 80034de:	46bd      	mov	sp, r7
 80034e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034e4:	4770      	bx	lr
 80034e6:	bf00      	nop
 80034e8:	20040018 	.word	0x20040018
 80034ec:	2008f7f8 	.word	0x2008f7f8

080034f0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80034f0:	b480      	push	{r7}
 80034f2:	af00      	add	r7, sp, #0
  return uwTick;
 80034f4:	4b03      	ldr	r3, [pc, #12]	@ (8003504 <HAL_GetTick+0x14>)
 80034f6:	681b      	ldr	r3, [r3, #0]
}
 80034f8:	4618      	mov	r0, r3
 80034fa:	46bd      	mov	sp, r7
 80034fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003500:	4770      	bx	lr
 8003502:	bf00      	nop
 8003504:	2008f7f8 	.word	0x2008f7f8

08003508 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003508:	b580      	push	{r7, lr}
 800350a:	b084      	sub	sp, #16
 800350c:	af00      	add	r7, sp, #0
 800350e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003510:	f7ff ffee 	bl	80034f0 <HAL_GetTick>
 8003514:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800351a:	68fb      	ldr	r3, [r7, #12]
 800351c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003520:	d005      	beq.n	800352e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8003522:	4b0a      	ldr	r3, [pc, #40]	@ (800354c <HAL_Delay+0x44>)
 8003524:	781b      	ldrb	r3, [r3, #0]
 8003526:	461a      	mov	r2, r3
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	4413      	add	r3, r2
 800352c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800352e:	bf00      	nop
 8003530:	f7ff ffde 	bl	80034f0 <HAL_GetTick>
 8003534:	4602      	mov	r2, r0
 8003536:	68bb      	ldr	r3, [r7, #8]
 8003538:	1ad3      	subs	r3, r2, r3
 800353a:	68fa      	ldr	r2, [r7, #12]
 800353c:	429a      	cmp	r2, r3
 800353e:	d8f7      	bhi.n	8003530 <HAL_Delay+0x28>
  {
  }
}
 8003540:	bf00      	nop
 8003542:	bf00      	nop
 8003544:	3710      	adds	r7, #16
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
 800354a:	bf00      	nop
 800354c:	20040018 	.word	0x20040018

08003550 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003550:	b480      	push	{r7}
 8003552:	b083      	sub	sp, #12
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]
 8003558:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	689b      	ldr	r3, [r3, #8]
 800355e:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	431a      	orrs	r2, r3
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	609a      	str	r2, [r3, #8]
}
 800356a:	bf00      	nop
 800356c:	370c      	adds	r7, #12
 800356e:	46bd      	mov	sp, r7
 8003570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003574:	4770      	bx	lr

08003576 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003576:	b480      	push	{r7}
 8003578:	b083      	sub	sp, #12
 800357a:	af00      	add	r7, sp, #0
 800357c:	6078      	str	r0, [r7, #4]
 800357e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	689b      	ldr	r3, [r3, #8]
 8003584:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8003588:	683b      	ldr	r3, [r7, #0]
 800358a:	431a      	orrs	r2, r3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	609a      	str	r2, [r3, #8]
}
 8003590:	bf00      	nop
 8003592:	370c      	adds	r7, #12
 8003594:	46bd      	mov	sp, r7
 8003596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800359a:	4770      	bx	lr

0800359c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 800359c:	b480      	push	{r7}
 800359e:	b083      	sub	sp, #12
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	689b      	ldr	r3, [r3, #8]
 80035a8:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 80035ac:	4618      	mov	r0, r3
 80035ae:	370c      	adds	r7, #12
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr

080035b8 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 80035b8:	b480      	push	{r7}
 80035ba:	b087      	sub	sp, #28
 80035bc:	af00      	add	r7, sp, #0
 80035be:	60f8      	str	r0, [r7, #12]
 80035c0:	60b9      	str	r1, [r7, #8]
 80035c2:	607a      	str	r2, [r7, #4]
 80035c4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80035c6:	68fb      	ldr	r3, [r7, #12]
 80035c8:	3360      	adds	r3, #96	@ 0x60
 80035ca:	461a      	mov	r2, r3
 80035cc:	68bb      	ldr	r3, [r7, #8]
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	4413      	add	r3, r2
 80035d2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80035d4:	697b      	ldr	r3, [r7, #20]
 80035d6:	681a      	ldr	r2, [r3, #0]
 80035d8:	4b08      	ldr	r3, [pc, #32]	@ (80035fc <LL_ADC_SetOffset+0x44>)
 80035da:	4013      	ands	r3, r2
 80035dc:	687a      	ldr	r2, [r7, #4]
 80035de:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80035e2:	683a      	ldr	r2, [r7, #0]
 80035e4:	430a      	orrs	r2, r1
 80035e6:	4313      	orrs	r3, r2
 80035e8:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80035ec:	697b      	ldr	r3, [r7, #20]
 80035ee:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80035f0:	bf00      	nop
 80035f2:	371c      	adds	r7, #28
 80035f4:	46bd      	mov	sp, r7
 80035f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fa:	4770      	bx	lr
 80035fc:	03fff000 	.word	0x03fff000

08003600 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003600:	b480      	push	{r7}
 8003602:	b085      	sub	sp, #20
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
 8003608:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	3360      	adds	r3, #96	@ 0x60
 800360e:	461a      	mov	r2, r3
 8003610:	683b      	ldr	r3, [r7, #0]
 8003612:	009b      	lsls	r3, r3, #2
 8003614:	4413      	add	r3, r2
 8003616:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 8003620:	4618      	mov	r0, r3
 8003622:	3714      	adds	r7, #20
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr

0800362c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800362c:	b480      	push	{r7}
 800362e:	b087      	sub	sp, #28
 8003630:	af00      	add	r7, sp, #0
 8003632:	60f8      	str	r0, [r7, #12]
 8003634:	60b9      	str	r1, [r7, #8]
 8003636:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	3360      	adds	r3, #96	@ 0x60
 800363c:	461a      	mov	r2, r3
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	009b      	lsls	r3, r3, #2
 8003642:	4413      	add	r3, r2
 8003644:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003646:	697b      	ldr	r3, [r7, #20]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	431a      	orrs	r2, r3
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003656:	bf00      	nop
 8003658:	371c      	adds	r7, #28
 800365a:	46bd      	mov	sp, r7
 800365c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003660:	4770      	bx	lr

08003662 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8003662:	b480      	push	{r7}
 8003664:	b083      	sub	sp, #12
 8003666:	af00      	add	r7, sp, #0
 8003668:	6078      	str	r0, [r7, #4]
 800366a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	695b      	ldr	r3, [r3, #20]
 8003670:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8003674:	683b      	ldr	r3, [r7, #0]
 8003676:	431a      	orrs	r2, r3
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	615a      	str	r2, [r3, #20]
}
 800367c:	bf00      	nop
 800367e:	370c      	adds	r7, #12
 8003680:	46bd      	mov	sp, r7
 8003682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003686:	4770      	bx	lr

08003688 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003688:	b480      	push	{r7}
 800368a:	b083      	sub	sp, #12
 800368c:	af00      	add	r7, sp, #0
 800368e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	68db      	ldr	r3, [r3, #12]
 8003694:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003698:	2b00      	cmp	r3, #0
 800369a:	d101      	bne.n	80036a0 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800369c:	2301      	movs	r3, #1
 800369e:	e000      	b.n	80036a2 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80036a0:	2300      	movs	r3, #0
}
 80036a2:	4618      	mov	r0, r3
 80036a4:	370c      	adds	r7, #12
 80036a6:	46bd      	mov	sp, r7
 80036a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ac:	4770      	bx	lr

080036ae <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80036ae:	b480      	push	{r7}
 80036b0:	b087      	sub	sp, #28
 80036b2:	af00      	add	r7, sp, #0
 80036b4:	60f8      	str	r0, [r7, #12]
 80036b6:	60b9      	str	r1, [r7, #8]
 80036b8:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	3330      	adds	r3, #48	@ 0x30
 80036be:	461a      	mov	r2, r3
 80036c0:	68bb      	ldr	r3, [r7, #8]
 80036c2:	0a1b      	lsrs	r3, r3, #8
 80036c4:	009b      	lsls	r3, r3, #2
 80036c6:	f003 030c 	and.w	r3, r3, #12
 80036ca:	4413      	add	r3, r2
 80036cc:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80036ce:	697b      	ldr	r3, [r7, #20]
 80036d0:	681a      	ldr	r2, [r3, #0]
 80036d2:	68bb      	ldr	r3, [r7, #8]
 80036d4:	f003 031f 	and.w	r3, r3, #31
 80036d8:	211f      	movs	r1, #31
 80036da:	fa01 f303 	lsl.w	r3, r1, r3
 80036de:	43db      	mvns	r3, r3
 80036e0:	401a      	ands	r2, r3
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	0e9b      	lsrs	r3, r3, #26
 80036e6:	f003 011f 	and.w	r1, r3, #31
 80036ea:	68bb      	ldr	r3, [r7, #8]
 80036ec:	f003 031f 	and.w	r3, r3, #31
 80036f0:	fa01 f303 	lsl.w	r3, r1, r3
 80036f4:	431a      	orrs	r2, r3
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80036fa:	bf00      	nop
 80036fc:	371c      	adds	r7, #28
 80036fe:	46bd      	mov	sp, r7
 8003700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003704:	4770      	bx	lr

08003706 <LL_ADC_INJ_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8003706:	b480      	push	{r7}
 8003708:	b083      	sub	sp, #12
 800370a:	af00      	add	r7, sp, #0
 800370c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003712:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003716:	2b00      	cmp	r3, #0
 8003718:	d101      	bne.n	800371e <LL_ADC_INJ_IsTriggerSourceSWStart+0x18>
 800371a:	2301      	movs	r3, #1
 800371c:	e000      	b.n	8003720 <LL_ADC_INJ_IsTriggerSourceSWStart+0x1a>
 800371e:	2300      	movs	r3, #0
}
 8003720:	4618      	mov	r0, r3
 8003722:	370c      	adds	r7, #12
 8003724:	46bd      	mov	sp, r7
 8003726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800372a:	4770      	bx	lr

0800372c <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800372c:	b480      	push	{r7}
 800372e:	b087      	sub	sp, #28
 8003730:	af00      	add	r7, sp, #0
 8003732:	60f8      	str	r0, [r7, #12]
 8003734:	60b9      	str	r1, [r7, #8]
 8003736:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	3314      	adds	r3, #20
 800373c:	461a      	mov	r2, r3
 800373e:	68bb      	ldr	r3, [r7, #8]
 8003740:	0e5b      	lsrs	r3, r3, #25
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	f003 0304 	and.w	r3, r3, #4
 8003748:	4413      	add	r3, r2
 800374a:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	681a      	ldr	r2, [r3, #0]
 8003750:	68bb      	ldr	r3, [r7, #8]
 8003752:	0d1b      	lsrs	r3, r3, #20
 8003754:	f003 031f 	and.w	r3, r3, #31
 8003758:	2107      	movs	r1, #7
 800375a:	fa01 f303 	lsl.w	r3, r1, r3
 800375e:	43db      	mvns	r3, r3
 8003760:	401a      	ands	r2, r3
 8003762:	68bb      	ldr	r3, [r7, #8]
 8003764:	0d1b      	lsrs	r3, r3, #20
 8003766:	f003 031f 	and.w	r3, r3, #31
 800376a:	6879      	ldr	r1, [r7, #4]
 800376c:	fa01 f303 	lsl.w	r3, r1, r3
 8003770:	431a      	orrs	r2, r3
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003776:	bf00      	nop
 8003778:	371c      	adds	r7, #28
 800377a:	46bd      	mov	sp, r7
 800377c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003780:	4770      	bx	lr
	...

08003784 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003784:	b480      	push	{r7}
 8003786:	b085      	sub	sp, #20
 8003788:	af00      	add	r7, sp, #0
 800378a:	60f8      	str	r0, [r7, #12]
 800378c:	60b9      	str	r1, [r7, #8]
 800378e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8003796:	68bb      	ldr	r3, [r7, #8]
 8003798:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800379c:	43db      	mvns	r3, r3
 800379e:	401a      	ands	r2, r3
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	f003 0318 	and.w	r3, r3, #24
 80037a6:	4908      	ldr	r1, [pc, #32]	@ (80037c8 <LL_ADC_SetChannelSingleDiff+0x44>)
 80037a8:	40d9      	lsrs	r1, r3
 80037aa:	68bb      	ldr	r3, [r7, #8]
 80037ac:	400b      	ands	r3, r1
 80037ae:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80037b2:	431a      	orrs	r2, r3
 80037b4:	68fb      	ldr	r3, [r7, #12]
 80037b6:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80037ba:	bf00      	nop
 80037bc:	3714      	adds	r7, #20
 80037be:	46bd      	mov	sp, r7
 80037c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037c4:	4770      	bx	lr
 80037c6:	bf00      	nop
 80037c8:	0007ffff 	.word	0x0007ffff

080037cc <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80037cc:	b480      	push	{r7}
 80037ce:	b083      	sub	sp, #12
 80037d0:	af00      	add	r7, sp, #0
 80037d2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	689b      	ldr	r3, [r3, #8]
 80037d8:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80037dc:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80037e0:	687a      	ldr	r2, [r7, #4]
 80037e2:	6093      	str	r3, [r2, #8]
}
 80037e4:	bf00      	nop
 80037e6:	370c      	adds	r7, #12
 80037e8:	46bd      	mov	sp, r7
 80037ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ee:	4770      	bx	lr

080037f0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80037f0:	b480      	push	{r7}
 80037f2:	b083      	sub	sp, #12
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	689b      	ldr	r3, [r3, #8]
 80037fc:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003800:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003804:	d101      	bne.n	800380a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003806:	2301      	movs	r3, #1
 8003808:	e000      	b.n	800380c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800380a:	2300      	movs	r3, #0
}
 800380c:	4618      	mov	r0, r3
 800380e:	370c      	adds	r7, #12
 8003810:	46bd      	mov	sp, r7
 8003812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003816:	4770      	bx	lr

08003818 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003818:	b480      	push	{r7}
 800381a:	b083      	sub	sp, #12
 800381c:	af00      	add	r7, sp, #0
 800381e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	689b      	ldr	r3, [r3, #8]
 8003824:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8003828:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800382c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003834:	bf00      	nop
 8003836:	370c      	adds	r7, #12
 8003838:	46bd      	mov	sp, r7
 800383a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383e:	4770      	bx	lr

08003840 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8003840:	b480      	push	{r7}
 8003842:	b083      	sub	sp, #12
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003850:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003854:	d101      	bne.n	800385a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003856:	2301      	movs	r3, #1
 8003858:	e000      	b.n	800385c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800385a:	2300      	movs	r3, #0
}
 800385c:	4618      	mov	r0, r3
 800385e:	370c      	adds	r7, #12
 8003860:	46bd      	mov	sp, r7
 8003862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003866:	4770      	bx	lr

08003868 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003868:	b480      	push	{r7}
 800386a:	b083      	sub	sp, #12
 800386c:	af00      	add	r7, sp, #0
 800386e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	689b      	ldr	r3, [r3, #8]
 8003874:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003878:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 800387c:	f043 0201 	orr.w	r2, r3, #1
 8003880:	687b      	ldr	r3, [r7, #4]
 8003882:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003884:	bf00      	nop
 8003886:	370c      	adds	r7, #12
 8003888:	46bd      	mov	sp, r7
 800388a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388e:	4770      	bx	lr

08003890 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003890:	b480      	push	{r7}
 8003892:	b083      	sub	sp, #12
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	689b      	ldr	r3, [r3, #8]
 800389c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80038a0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80038a4:	f043 0202 	orr.w	r2, r3, #2
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80038ac:	bf00      	nop
 80038ae:	370c      	adds	r7, #12
 80038b0:	46bd      	mov	sp, r7
 80038b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b6:	4770      	bx	lr

080038b8 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80038b8:	b480      	push	{r7}
 80038ba:	b083      	sub	sp, #12
 80038bc:	af00      	add	r7, sp, #0
 80038be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	689b      	ldr	r3, [r3, #8]
 80038c4:	f003 0301 	and.w	r3, r3, #1
 80038c8:	2b01      	cmp	r3, #1
 80038ca:	d101      	bne.n	80038d0 <LL_ADC_IsEnabled+0x18>
 80038cc:	2301      	movs	r3, #1
 80038ce:	e000      	b.n	80038d2 <LL_ADC_IsEnabled+0x1a>
 80038d0:	2300      	movs	r3, #0
}
 80038d2:	4618      	mov	r0, r3
 80038d4:	370c      	adds	r7, #12
 80038d6:	46bd      	mov	sp, r7
 80038d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038dc:	4770      	bx	lr

080038de <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 80038de:	b480      	push	{r7}
 80038e0:	b083      	sub	sp, #12
 80038e2:	af00      	add	r7, sp, #0
 80038e4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	689b      	ldr	r3, [r3, #8]
 80038ea:	f003 0302 	and.w	r3, r3, #2
 80038ee:	2b02      	cmp	r3, #2
 80038f0:	d101      	bne.n	80038f6 <LL_ADC_IsDisableOngoing+0x18>
 80038f2:	2301      	movs	r3, #1
 80038f4:	e000      	b.n	80038f8 <LL_ADC_IsDisableOngoing+0x1a>
 80038f6:	2300      	movs	r3, #0
}
 80038f8:	4618      	mov	r0, r3
 80038fa:	370c      	adds	r7, #12
 80038fc:	46bd      	mov	sp, r7
 80038fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003902:	4770      	bx	lr

08003904 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003904:	b480      	push	{r7}
 8003906:	b083      	sub	sp, #12
 8003908:	af00      	add	r7, sp, #0
 800390a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	689b      	ldr	r3, [r3, #8]
 8003910:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003914:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8003918:	f043 0204 	orr.w	r2, r3, #4
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003920:	bf00      	nop
 8003922:	370c      	adds	r7, #12
 8003924:	46bd      	mov	sp, r7
 8003926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800392a:	4770      	bx	lr

0800392c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800392c:	b480      	push	{r7}
 800392e:	b083      	sub	sp, #12
 8003930:	af00      	add	r7, sp, #0
 8003932:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	689b      	ldr	r3, [r3, #8]
 8003938:	f003 0304 	and.w	r3, r3, #4
 800393c:	2b04      	cmp	r3, #4
 800393e:	d101      	bne.n	8003944 <LL_ADC_REG_IsConversionOngoing+0x18>
 8003940:	2301      	movs	r3, #1
 8003942:	e000      	b.n	8003946 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003944:	2300      	movs	r3, #0
}
 8003946:	4618      	mov	r0, r3
 8003948:	370c      	adds	r7, #12
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr

08003952 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8003952:	b480      	push	{r7}
 8003954:	b083      	sub	sp, #12
 8003956:	af00      	add	r7, sp, #0
 8003958:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	f003 0308 	and.w	r3, r3, #8
 8003962:	2b08      	cmp	r3, #8
 8003964:	d101      	bne.n	800396a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003966:	2301      	movs	r3, #1
 8003968:	e000      	b.n	800396c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800396a:	2300      	movs	r3, #0
}
 800396c:	4618      	mov	r0, r3
 800396e:	370c      	adds	r7, #12
 8003970:	46bd      	mov	sp, r7
 8003972:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003976:	4770      	bx	lr

08003978 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b088      	sub	sp, #32
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003980:	2300      	movs	r3, #0
 8003982:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8003984:	2300      	movs	r3, #0
 8003986:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	2b00      	cmp	r3, #0
 800398c:	d101      	bne.n	8003992 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800398e:	2301      	movs	r3, #1
 8003990:	e129      	b.n	8003be6 <HAL_ADC_Init+0x26e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	691b      	ldr	r3, [r3, #16]
 8003996:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800399c:	2b00      	cmp	r3, #0
 800399e:	d109      	bne.n	80039b4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80039a0:	6878      	ldr	r0, [r7, #4]
 80039a2:	f7ff f803 	bl	80029ac <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	2200      	movs	r2, #0
 80039aa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2200      	movs	r2, #0
 80039b0:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4618      	mov	r0, r3
 80039ba:	f7ff ff19 	bl	80037f0 <LL_ADC_IsDeepPowerDownEnabled>
 80039be:	4603      	mov	r3, r0
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d004      	beq.n	80039ce <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	4618      	mov	r0, r3
 80039ca:	f7ff feff 	bl	80037cc <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	4618      	mov	r0, r3
 80039d4:	f7ff ff34 	bl	8003840 <LL_ADC_IsInternalRegulatorEnabled>
 80039d8:	4603      	mov	r3, r0
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d115      	bne.n	8003a0a <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4618      	mov	r0, r3
 80039e4:	f7ff ff18 	bl	8003818 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80039e8:	4b81      	ldr	r3, [pc, #516]	@ (8003bf0 <HAL_ADC_Init+0x278>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	099b      	lsrs	r3, r3, #6
 80039ee:	4a81      	ldr	r2, [pc, #516]	@ (8003bf4 <HAL_ADC_Init+0x27c>)
 80039f0:	fba2 2303 	umull	r2, r3, r2, r3
 80039f4:	099b      	lsrs	r3, r3, #6
 80039f6:	3301      	adds	r3, #1
 80039f8:	005b      	lsls	r3, r3, #1
 80039fa:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80039fc:	e002      	b.n	8003a04 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	3b01      	subs	r3, #1
 8003a02:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d1f9      	bne.n	80039fe <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	4618      	mov	r0, r3
 8003a10:	f7ff ff16 	bl	8003840 <LL_ADC_IsInternalRegulatorEnabled>
 8003a14:	4603      	mov	r3, r0
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d10d      	bne.n	8003a36 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a1e:	f043 0210 	orr.w	r2, r3, #16
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a2a:	f043 0201 	orr.w	r2, r3, #1
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f7ff ff76 	bl	800392c <LL_ADC_REG_IsConversionOngoing>
 8003a40:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a46:	f003 0310 	and.w	r3, r3, #16
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	f040 80c2 	bne.w	8003bd4 <HAL_ADC_Init+0x25c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	f040 80be 	bne.w	8003bd4 <HAL_ADC_Init+0x25c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a5c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8003a60:	f043 0202 	orr.w	r2, r3, #2
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	f7ff ff23 	bl	80038b8 <LL_ADC_IsEnabled>
 8003a72:	4603      	mov	r3, r0
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	d10b      	bne.n	8003a90 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003a78:	485f      	ldr	r0, [pc, #380]	@ (8003bf8 <HAL_ADC_Init+0x280>)
 8003a7a:	f7ff ff1d 	bl	80038b8 <LL_ADC_IsEnabled>
 8003a7e:	4603      	mov	r3, r0
 8003a80:	2b00      	cmp	r3, #0
 8003a82:	d105      	bne.n	8003a90 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	685b      	ldr	r3, [r3, #4]
 8003a88:	4619      	mov	r1, r3
 8003a8a:	485c      	ldr	r0, [pc, #368]	@ (8003bfc <HAL_ADC_Init+0x284>)
 8003a8c:	f7ff fd60 	bl	8003550 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	7e5b      	ldrb	r3, [r3, #25]
 8003a94:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003a9a:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 8003aa0:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 8003aa6:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003aae:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003aba:	2b01      	cmp	r3, #1
 8003abc:	d106      	bne.n	8003acc <HAL_ADC_Init+0x154>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ac2:	3b01      	subs	r3, #1
 8003ac4:	045b      	lsls	r3, r3, #17
 8003ac6:	69ba      	ldr	r2, [r7, #24]
 8003ac8:	4313      	orrs	r3, r2
 8003aca:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d009      	beq.n	8003ae8 <HAL_ADC_Init+0x170>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ad8:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                   | hadc->Init.ExternalTrigConvEdge
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ae0:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003ae2:	69ba      	ldr	r2, [r7, #24]
 8003ae4:	4313      	orrs	r3, r2
 8003ae6:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	68da      	ldr	r2, [r3, #12]
 8003aee:	4b44      	ldr	r3, [pc, #272]	@ (8003c00 <HAL_ADC_Init+0x288>)
 8003af0:	4013      	ands	r3, r2
 8003af2:	687a      	ldr	r2, [r7, #4]
 8003af4:	6812      	ldr	r2, [r2, #0]
 8003af6:	69b9      	ldr	r1, [r7, #24]
 8003af8:	430b      	orrs	r3, r1
 8003afa:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4618      	mov	r0, r3
 8003b02:	f7ff ff26 	bl	8003952 <LL_ADC_INJ_IsConversionOngoing>
 8003b06:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003b08:	697b      	ldr	r3, [r7, #20]
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d140      	bne.n	8003b90 <HAL_ADC_Init+0x218>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003b0e:	693b      	ldr	r3, [r7, #16]
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d13d      	bne.n	8003b90 <HAL_ADC_Init+0x218>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	7e1b      	ldrb	r3, [r3, #24]
 8003b1c:	039b      	lsls	r3, r3, #14
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003b1e:	431a      	orrs	r2, r3
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8003b26:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	68db      	ldr	r3, [r3, #12]
 8003b32:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003b36:	f023 0306 	bic.w	r3, r3, #6
 8003b3a:	687a      	ldr	r2, [r7, #4]
 8003b3c:	6812      	ldr	r2, [r2, #0]
 8003b3e:	69b9      	ldr	r1, [r7, #24]
 8003b40:	430b      	orrs	r3, r1
 8003b42:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	d118      	bne.n	8003b80 <HAL_ADC_Init+0x208>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	691b      	ldr	r3, [r3, #16]
 8003b54:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8003b58:	f023 0304 	bic.w	r3, r3, #4
 8003b5c:	687a      	ldr	r2, [r7, #4]
 8003b5e:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8003b60:	687a      	ldr	r2, [r7, #4]
 8003b62:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8003b64:	4311      	orrs	r1, r2
 8003b66:	687a      	ldr	r2, [r7, #4]
 8003b68:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003b6a:	4311      	orrs	r1, r2
 8003b6c:	687a      	ldr	r2, [r7, #4]
 8003b6e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003b70:	430a      	orrs	r2, r1
 8003b72:	431a      	orrs	r2, r3
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	f042 0201 	orr.w	r2, r2, #1
 8003b7c:	611a      	str	r2, [r3, #16]
 8003b7e:	e007      	b.n	8003b90 <HAL_ADC_Init+0x218>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	691a      	ldr	r2, [r3, #16]
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	681b      	ldr	r3, [r3, #0]
 8003b8a:	f022 0201 	bic.w	r2, r2, #1
 8003b8e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	691b      	ldr	r3, [r3, #16]
 8003b94:	2b01      	cmp	r3, #1
 8003b96:	d10c      	bne.n	8003bb2 <HAL_ADC_Init+0x23a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b9e:	f023 010f 	bic.w	r1, r3, #15
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	69db      	ldr	r3, [r3, #28]
 8003ba6:	1e5a      	subs	r2, r3, #1
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	681b      	ldr	r3, [r3, #0]
 8003bac:	430a      	orrs	r2, r1
 8003bae:	631a      	str	r2, [r3, #48]	@ 0x30
 8003bb0:	e007      	b.n	8003bc2 <HAL_ADC_Init+0x24a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f022 020f 	bic.w	r2, r2, #15
 8003bc0:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bc6:	f023 0303 	bic.w	r3, r3, #3
 8003bca:	f043 0201 	orr.w	r2, r3, #1
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	659a      	str	r2, [r3, #88]	@ 0x58
 8003bd2:	e007      	b.n	8003be4 <HAL_ADC_Init+0x26c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003bd8:	f043 0210 	orr.w	r2, r3, #16
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8003be0:	2301      	movs	r3, #1
 8003be2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003be4:	7ffb      	ldrb	r3, [r7, #31]
}
 8003be6:	4618      	mov	r0, r3
 8003be8:	3720      	adds	r7, #32
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bd80      	pop	{r7, pc}
 8003bee:	bf00      	nop
 8003bf0:	2004000c 	.word	0x2004000c
 8003bf4:	053e2d63 	.word	0x053e2d63
 8003bf8:	50040000 	.word	0x50040000
 8003bfc:	50040300 	.word	0x50040300
 8003c00:	fff0c007 	.word	0xfff0c007

08003c04 <HAL_ADC_Start>:
  *           if ADC is master, ADC is enabled and multimode conversion is started.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8003c04:	b580      	push	{r7, lr}
 8003c06:	b084      	sub	sp, #16
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4618      	mov	r0, r3
 8003c12:	f7ff fe8b 	bl	800392c <LL_ADC_REG_IsConversionOngoing>
 8003c16:	4603      	mov	r3, r0
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d14f      	bne.n	8003cbc <HAL_ADC_Start+0xb8>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d101      	bne.n	8003c2a <HAL_ADC_Start+0x26>
 8003c26:	2302      	movs	r3, #2
 8003c28:	e04b      	b.n	8003cc2 <HAL_ADC_Start+0xbe>
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8003c32:	6878      	ldr	r0, [r7, #4]
 8003c34:	f000 feb4 	bl	80049a0 <ADC_Enable>
 8003c38:	4603      	mov	r3, r0
 8003c3a:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8003c3c:	7bfb      	ldrb	r3, [r7, #15]
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d137      	bne.n	8003cb2 <HAL_ADC_Start+0xae>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8003c42:	687b      	ldr	r3, [r7, #4]
 8003c44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c46:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003c4a:	f023 0301 	bic.w	r3, r3, #1
 8003c4e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	659a      	str	r2, [r3, #88]	@ 0x58
      }
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Set ADC error code */
      /* Check if a conversion is on going on ADC group injected */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c5a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c5e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003c62:	d106      	bne.n	8003c72 <HAL_ADC_Start+0x6e>
      {
        /* Reset ADC error code fields related to regular conversions only */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c68:	f023 0206 	bic.w	r2, r3, #6
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003c70:	e002      	b.n	8003c78 <HAL_ADC_Start+0x74>
      }
      else
      {
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	2200      	movs	r2, #0
 8003c76:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	221c      	movs	r2, #28
 8003c7e:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	2200      	movs	r2, #0
 8003c84:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
        }

      }
#else
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	68db      	ldr	r3, [r3, #12]
 8003c8e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d007      	beq.n	8003ca6 <HAL_ADC_Start+0xa2>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003c9a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8003c9e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	659a      	str	r2, [r3, #88]	@ 0x58
      }

      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4618      	mov	r0, r3
 8003cac:	f7ff fe2a 	bl	8003904 <LL_ADC_REG_StartConversion>
 8003cb0:	e006      	b.n	8003cc0 <HAL_ADC_Start+0xbc>
#endif /* ADC_MULTIMODE_SUPPORT */
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
 8003cba:	e001      	b.n	8003cc0 <HAL_ADC_Start+0xbc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003cbc:	2302      	movs	r3, #2
 8003cbe:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8003cc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	3710      	adds	r7, #16
 8003cc6:	46bd      	mov	sp, r7
 8003cc8:	bd80      	pop	{r7, pc}

08003cca <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003cca:	b580      	push	{r7, lr}
 8003ccc:	b086      	sub	sp, #24
 8003cce:	af00      	add	r7, sp, #0
 8003cd0:	6078      	str	r0, [r7, #4]
 8003cd2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	695b      	ldr	r3, [r3, #20]
 8003cd8:	2b08      	cmp	r3, #8
 8003cda:	d102      	bne.n	8003ce2 <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 8003cdc:	2308      	movs	r3, #8
 8003cde:	617b      	str	r3, [r7, #20]
 8003ce0:	e010      	b.n	8003d04 <HAL_ADC_PollForConversion+0x3a>
        tmp_Flag_End = (ADC_FLAG_EOC);
      }
    }
#else
    /* Check ADC DMA mode */
    if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	f003 0301 	and.w	r3, r3, #1
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d007      	beq.n	8003d00 <HAL_ADC_PollForConversion+0x36>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003cf4:	f043 0220 	orr.w	r2, r3, #32
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	659a      	str	r2, [r3, #88]	@ 0x58
      return HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	e06f      	b.n	8003de0 <HAL_ADC_PollForConversion+0x116>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 8003d00:	2304      	movs	r3, #4
 8003d02:	617b      	str	r3, [r7, #20]
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8003d04:	f7ff fbf4 	bl	80034f0 <HAL_GetTick>
 8003d08:	6138      	str	r0, [r7, #16]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003d0a:	e021      	b.n	8003d50 <HAL_ADC_PollForConversion+0x86>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003d12:	d01d      	beq.n	8003d50 <HAL_ADC_PollForConversion+0x86>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8003d14:	f7ff fbec 	bl	80034f0 <HAL_GetTick>
 8003d18:	4602      	mov	r2, r0
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	1ad3      	subs	r3, r2, r3
 8003d1e:	683a      	ldr	r2, [r7, #0]
 8003d20:	429a      	cmp	r2, r3
 8003d22:	d302      	bcc.n	8003d2a <HAL_ADC_PollForConversion+0x60>
 8003d24:	683b      	ldr	r3, [r7, #0]
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d112      	bne.n	8003d50 <HAL_ADC_PollForConversion+0x86>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	681a      	ldr	r2, [r3, #0]
 8003d30:	697b      	ldr	r3, [r7, #20]
 8003d32:	4013      	ands	r3, r2
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d10b      	bne.n	8003d50 <HAL_ADC_PollForConversion+0x86>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d3c:	f043 0204 	orr.w	r2, r3, #4
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

          return HAL_TIMEOUT;
 8003d4c:	2303      	movs	r3, #3
 8003d4e:	e047      	b.n	8003de0 <HAL_ADC_PollForConversion+0x116>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	681b      	ldr	r3, [r3, #0]
 8003d54:	681a      	ldr	r2, [r3, #0]
 8003d56:	697b      	ldr	r3, [r7, #20]
 8003d58:	4013      	ands	r3, r2
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d0d6      	beq.n	8003d0c <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d62:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f7ff fc8a 	bl	8003688 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d01c      	beq.n	8003db4 <HAL_ADC_PollForConversion+0xea>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	7e5b      	ldrb	r3, [r3, #25]
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d118      	bne.n	8003db4 <HAL_ADC_PollForConversion+0xea>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0308 	and.w	r3, r3, #8
 8003d8c:	2b08      	cmp	r3, #8
 8003d8e:	d111      	bne.n	8003db4 <HAL_ADC_PollForConversion+0xea>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003d94:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	659a      	str	r2, [r3, #88]	@ 0x58

      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003da0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d105      	bne.n	8003db4 <HAL_ADC_PollForConversion+0xea>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003dac:	f043 0201 	orr.w	r2, r3, #1
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	659a      	str	r2, [r3, #88]	@ 0x58
    tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
  }
#else
  /* Retrieve handle ADC CFGR register */
  tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	68db      	ldr	r3, [r3, #12]
 8003dba:	60fb      	str	r3, [r7, #12]
#endif /* ADC_MULTIMODE_SUPPORT */

  /* Clear polled flag */
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	2b08      	cmp	r3, #8
 8003dc0:	d104      	bne.n	8003dcc <HAL_ADC_PollForConversion+0x102>
  {
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	2208      	movs	r2, #8
 8003dc8:	601a      	str	r2, [r3, #0]
 8003dca:	e008      	b.n	8003dde <HAL_ADC_PollForConversion+0x114>
  else
  {
    /* Clear end of conversion EOC flag of regular group if low power feature */
    /* "LowPowerAutoWait " is disabled, to not interfere with this feature    */
    /* until data register is read using function HAL_ADC_GetValue().         */
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d103      	bne.n	8003dde <HAL_ADC_PollForConversion+0x114>
    {
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	220c      	movs	r2, #12
 8003ddc:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return HAL_OK;
 8003dde:	2300      	movs	r3, #0
}
 8003de0:	4618      	mov	r0, r3
 8003de2:	3718      	adds	r7, #24
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bd80      	pop	{r7, pc}

08003de8 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(const ADC_HandleTypeDef *hadc)
{
 8003de8:	b480      	push	{r7}
 8003dea:	b083      	sub	sp, #12
 8003dec:	af00      	add	r7, sp, #0
 8003dee:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	370c      	adds	r7, #12
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e00:	4770      	bx	lr

08003e02 <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8003e02:	b580      	push	{r7, lr}
 8003e04:	b088      	sub	sp, #32
 8003e06:	af00      	add	r7, sp, #0
 8003e08:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 8003e0a:	2300      	movs	r3, #0
 8003e0c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp_isr = hadc->Instance->ISR;
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_ier = hadc->Instance->IER;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	685b      	ldr	r3, [r3, #4]
 8003e1c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8003e1e:	69bb      	ldr	r3, [r7, #24]
 8003e20:	f003 0302 	and.w	r3, r3, #2
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d017      	beq.n	8003e58 <HAL_ADC_IRQHandler+0x56>
 8003e28:	697b      	ldr	r3, [r7, #20]
 8003e2a:	f003 0302 	and.w	r3, r3, #2
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d012      	beq.n	8003e58 <HAL_ADC_IRQHandler+0x56>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e36:	f003 0310 	and.w	r3, r3, #16
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d105      	bne.n	8003e4a <HAL_ADC_IRQHandler+0x48>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e42:	f443 6200 	orr.w	r2, r3, #2048	@ 0x800
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8003e4a:	6878      	ldr	r0, [r7, #4]
 8003e4c:	f000 ff42 	bl	8004cd4 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	681b      	ldr	r3, [r3, #0]
 8003e54:	2202      	movs	r2, #2
 8003e56:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003e58:	69bb      	ldr	r3, [r7, #24]
 8003e5a:	f003 0304 	and.w	r3, r3, #4
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d004      	beq.n	8003e6c <HAL_ADC_IRQHandler+0x6a>
 8003e62:	697b      	ldr	r3, [r7, #20]
 8003e64:	f003 0304 	and.w	r3, r3, #4
 8003e68:	2b00      	cmp	r3, #0
 8003e6a:	d109      	bne.n	8003e80 <HAL_ADC_IRQHandler+0x7e>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003e6c:	69bb      	ldr	r3, [r7, #24]
 8003e6e:	f003 0308 	and.w	r3, r3, #8
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d05e      	beq.n	8003f34 <HAL_ADC_IRQHandler+0x132>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8003e76:	697b      	ldr	r3, [r7, #20]
 8003e78:	f003 0308 	and.w	r3, r3, #8
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d059      	beq.n	8003f34 <HAL_ADC_IRQHandler+0x132>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e84:	f003 0310 	and.w	r3, r3, #16
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d105      	bne.n	8003e98 <HAL_ADC_IRQHandler+0x96>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e90:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	4618      	mov	r0, r3
 8003e9e:	f7ff fbf3 	bl	8003688 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d03e      	beq.n	8003f26 <HAL_ADC_IRQHandler+0x124>
        /* else need to check Master ADC CONT bit */
        tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
      }
#else
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	68db      	ldr	r3, [r3, #12]
 8003eae:	613b      	str	r3, [r7, #16]
#endif /* ADC_MULTIMODE_SUPPORT */

      /* Carry on if continuous mode is disabled */
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003eb6:	2b00      	cmp	r3, #0
 8003eb8:	d135      	bne.n	8003f26 <HAL_ADC_IRQHandler+0x124>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	681b      	ldr	r3, [r3, #0]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	f003 0308 	and.w	r3, r3, #8
 8003ec4:	2b08      	cmp	r3, #8
 8003ec6:	d12e      	bne.n	8003f26 <HAL_ADC_IRQHandler+0x124>
        {
          /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit         */
          /* ADSTART==0 (no conversion on going)                              */
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4618      	mov	r0, r3
 8003ece:	f7ff fd2d 	bl	800392c <LL_ADC_REG_IsConversionOngoing>
 8003ed2:	4603      	mov	r3, r0
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d11a      	bne.n	8003f0e <HAL_ADC_IRQHandler+0x10c>
          {
            /* Disable ADC end of sequence conversion interrupt */
            /* Note: Overrun interrupt was enabled with EOC interrupt in      */
            /* HAL_Start_IT(), but is not disabled here because can be used   */
            /* by overrun IRQ process below.                                  */
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	685a      	ldr	r2, [r3, #4]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	f022 020c 	bic.w	r2, r2, #12
 8003ee6:	605a      	str	r2, [r3, #4]

            /* Set ADC state */
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003eec:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	659a      	str	r2, [r3, #88]	@ 0x58

            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003ef4:	687b      	ldr	r3, [r7, #4]
 8003ef6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ef8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d112      	bne.n	8003f26 <HAL_ADC_IRQHandler+0x124>
            {
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f04:	f043 0201 	orr.w	r2, r3, #1
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	659a      	str	r2, [r3, #88]	@ 0x58
 8003f0c:	e00b      	b.n	8003f26 <HAL_ADC_IRQHandler+0x124>
            }
          }
          else
          {
            /* Change ADC state to error state */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f12:	f043 0210 	orr.w	r2, r3, #16
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f1e:	f043 0201 	orr.w	r2, r3, #1
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003f26:	6878      	ldr	r0, [r7, #4]
 8003f28:	f000 f91f 	bl	800416a <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	220c      	movs	r2, #12
 8003f32:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group injected end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003f34:	69bb      	ldr	r3, [r7, #24]
 8003f36:	f003 0320 	and.w	r3, r3, #32
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d004      	beq.n	8003f48 <HAL_ADC_IRQHandler+0x146>
 8003f3e:	697b      	ldr	r3, [r7, #20]
 8003f40:	f003 0320 	and.w	r3, r3, #32
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d109      	bne.n	8003f5c <HAL_ADC_IRQHandler+0x15a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003f48:	69bb      	ldr	r3, [r7, #24]
 8003f4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d072      	beq.n	8004038 <HAL_ADC_IRQHandler+0x236>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d06d      	beq.n	8004038 <HAL_ADC_IRQHandler+0x236>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f60:	f003 0310 	and.w	r3, r3, #16
 8003f64:	2b00      	cmp	r3, #0
 8003f66:	d105      	bne.n	8003f74 <HAL_ADC_IRQHandler+0x172>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003f6c:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Retrieve ADC configuration */
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	4618      	mov	r0, r3
 8003f7a:	f7ff fbc4 	bl	8003706 <LL_ADC_INJ_IsTriggerSourceSWStart>
 8003f7e:	60f8      	str	r0, [r7, #12]
    tmp_adc_reg_is_trigger_source_sw_start = LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance);
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	4618      	mov	r0, r3
 8003f86:	f7ff fb7f 	bl	8003688 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003f8a:	60b8      	str	r0, [r7, #8]
    {
      tmpADC_Master = __LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance);
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
    }
#else
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	68db      	ldr	r3, [r3, #12]
 8003f92:	613b      	str	r3, [r7, #16]
    /* Disable interruption if no further conversion upcoming by injected     */
    /* external trigger or by automatic injected conversion with regular      */
    /* group having no further conversion upcoming (same conditions as        */
    /* regular group interruption disabling above),                           */
    /* and if injected scan sequence is completed.                            */
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d047      	beq.n	800402a <HAL_ADC_IRQHandler+0x228>
    {
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d007      	beq.n	8003fb4 <HAL_ADC_IRQHandler+0x1b2>
 8003fa4:	68bb      	ldr	r3, [r7, #8]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d03f      	beq.n	800402a <HAL_ADC_IRQHandler+0x228>
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8003faa:	693b      	ldr	r3, [r7, #16]
 8003fac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d13a      	bne.n	800402a <HAL_ADC_IRQHandler+0x228>
      {
        /* If End of Sequence is reached, disable interrupts */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003fbe:	2b40      	cmp	r3, #64	@ 0x40
 8003fc0:	d133      	bne.n	800402a <HAL_ADC_IRQHandler+0x228>
          /* when the last context has been fully processed, JSQR is reset      */
          /* by the hardware. Even if no injected conversion is planned to come */
          /* (queue empty, triggers are ignored), it can start again            */
          /* immediately after setting a new context (JADSTART is still set).   */
          /* Therefore, state of HAL ADC injected group is kept to busy.        */
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8003fc2:	693b      	ldr	r3, [r7, #16]
 8003fc4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d12e      	bne.n	800402a <HAL_ADC_IRQHandler+0x228>
          {
            /* Allowed to modify bits ADC_IT_JEOC/ADC_IT_JEOS only if bit       */
            /* JADSTART==0 (no conversion on going)                             */
            if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) == 0UL)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f7ff fcbe 	bl	8003952 <LL_ADC_INJ_IsConversionOngoing>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d11a      	bne.n	8004012 <HAL_ADC_IRQHandler+0x210>
            {
              /* Disable ADC end of sequence conversion interrupt  */
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	685a      	ldr	r2, [r3, #4]
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f022 0260 	bic.w	r2, r2, #96	@ 0x60
 8003fea:	605a      	str	r2, [r3, #4]

              /* Set ADC state */
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ff0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	659a      	str	r2, [r3, #88]	@ 0x58

              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ffc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004000:	2b00      	cmp	r3, #0
 8004002:	d112      	bne.n	800402a <HAL_ADC_IRQHandler+0x228>
              {
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004008:	f043 0201 	orr.w	r2, r3, #1
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	659a      	str	r2, [r3, #88]	@ 0x58
 8004010:	e00b      	b.n	800402a <HAL_ADC_IRQHandler+0x228>
              }
            }
            else
            {
              /* Update ADC state machine to error */
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004016:	f043 0210 	orr.w	r2, r3, #16
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	659a      	str	r2, [r3, #88]	@ 0x58

              /* Set ADC error code to ADC peripheral internal error */
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004022:	f043 0201 	orr.w	r2, r3, #1
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	65da      	str	r2, [r3, #92]	@ 0x5c
              interruption has been triggered by end of conversion or end of
              sequence.    */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800402a:	6878      	ldr	r0, [r7, #4]
 800402c:	f000 fe2a 	bl	8004c84 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	2260      	movs	r2, #96	@ 0x60
 8004036:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8004038:	69bb      	ldr	r3, [r7, #24]
 800403a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800403e:	2b00      	cmp	r3, #0
 8004040:	d011      	beq.n	8004066 <HAL_ADC_IRQHandler+0x264>
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004048:	2b00      	cmp	r3, #0
 800404a:	d00c      	beq.n	8004066 <HAL_ADC_IRQHandler+0x264>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004050:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004058:	6878      	ldr	r0, [r7, #4]
 800405a:	f000 f890 	bl	800417e <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	2280      	movs	r2, #128	@ 0x80
 8004064:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004066:	69bb      	ldr	r3, [r7, #24]
 8004068:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800406c:	2b00      	cmp	r3, #0
 800406e:	d012      	beq.n	8004096 <HAL_ADC_IRQHandler+0x294>
 8004070:	697b      	ldr	r3, [r7, #20]
 8004072:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004076:	2b00      	cmp	r3, #0
 8004078:	d00d      	beq.n	8004096 <HAL_ADC_IRQHandler+0x294>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800407e:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004086:	6878      	ldr	r0, [r7, #4]
 8004088:	f000 fe10 	bl	8004cac <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004094:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004096:	69bb      	ldr	r3, [r7, #24]
 8004098:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800409c:	2b00      	cmp	r3, #0
 800409e:	d012      	beq.n	80040c6 <HAL_ADC_IRQHandler+0x2c4>
 80040a0:	697b      	ldr	r3, [r7, #20]
 80040a2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d00d      	beq.n	80040c6 <HAL_ADC_IRQHandler+0x2c4>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80040ae:	f443 2280 	orr.w	r2, r3, #262144	@ 0x40000
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 fe02 	bl	8004cc0 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80040c4:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 80040c6:	69bb      	ldr	r3, [r7, #24]
 80040c8:	f003 0310 	and.w	r3, r3, #16
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d02a      	beq.n	8004126 <HAL_ADC_IRQHandler+0x324>
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	f003 0310 	and.w	r3, r3, #16
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d025      	beq.n	8004126 <HAL_ADC_IRQHandler+0x324>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d102      	bne.n	80040e8 <HAL_ADC_IRQHandler+0x2e6>
    {
      overrun_error = 1UL;
 80040e2:	2301      	movs	r3, #1
 80040e4:	61fb      	str	r3, [r7, #28]
 80040e6:	e008      	b.n	80040fa <HAL_ADC_IRQHandler+0x2f8>
      }
      else
#endif /* ADC_MULTIMODE_SUPPORT */
      {
        /* Multimode not set or feature not available or ADC independent */
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	68db      	ldr	r3, [r3, #12]
 80040ee:	f003 0301 	and.w	r3, r3, #1
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d001      	beq.n	80040fa <HAL_ADC_IRQHandler+0x2f8>
        {
          overrun_error = 1UL;
 80040f6:	2301      	movs	r3, #1
 80040f8:	61fb      	str	r3, [r7, #28]
        }
      }
    }

    if (overrun_error == 1UL)
 80040fa:	69fb      	ldr	r3, [r7, #28]
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d10e      	bne.n	800411e <HAL_ADC_IRQHandler+0x31c>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004104:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004110:	f043 0202 	orr.w	r2, r3, #2
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 8004118:	6878      	ldr	r0, [r7, #4]
 800411a:	f000 f83a 	bl	8004192 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	2210      	movs	r2, #16
 8004124:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Injected context queue overflow flag ========== */
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8004126:	69bb      	ldr	r3, [r7, #24]
 8004128:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800412c:	2b00      	cmp	r3, #0
 800412e:	d018      	beq.n	8004162 <HAL_ADC_IRQHandler+0x360>
 8004130:	697b      	ldr	r3, [r7, #20]
 8004132:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004136:	2b00      	cmp	r3, #0
 8004138:	d013      	beq.n	8004162 <HAL_ADC_IRQHandler+0x360>
  {
    /* Change ADC state to overrun state */
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800413e:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to Injected context queue overflow */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800414a:	f043 0208 	orr.w	r2, r3, #8
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Clear the Injected context queue overflow flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800415a:	601a      	str	r2, [r3, #0]

    /* Injected context queue overflow callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedQueueOverflowCallback(hadc);
#else
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 800415c:	6878      	ldr	r0, [r7, #4]
 800415e:	f000 fd9b 	bl	8004c98 <HAL_ADCEx_InjectedQueueOverflowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
  }

}
 8004162:	bf00      	nop
 8004164:	3720      	adds	r7, #32
 8004166:	46bd      	mov	sp, r7
 8004168:	bd80      	pop	{r7, pc}

0800416a <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800416a:	b480      	push	{r7}
 800416c:	b083      	sub	sp, #12
 800416e:	af00      	add	r7, sp, #0
 8004170:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8004172:	bf00      	nop
 8004174:	370c      	adds	r7, #12
 8004176:	46bd      	mov	sp, r7
 8004178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800417c:	4770      	bx	lr

0800417e <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800417e:	b480      	push	{r7}
 8004180:	b083      	sub	sp, #12
 8004182:	af00      	add	r7, sp, #0
 8004184:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8004186:	bf00      	nop
 8004188:	370c      	adds	r7, #12
 800418a:	46bd      	mov	sp, r7
 800418c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004190:	4770      	bx	lr

08004192 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8004192:	b480      	push	{r7}
 8004194:	b083      	sub	sp, #12
 8004196:	af00      	add	r7, sp, #0
 8004198:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 800419a:	bf00      	nop
 800419c:	370c      	adds	r7, #12
 800419e:	46bd      	mov	sp, r7
 80041a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041a4:	4770      	bx	lr
	...

080041a8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b0b6      	sub	sp, #216	@ 0xd8
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
 80041b0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80041b2:	2300      	movs	r3, #0
 80041b4:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80041b8:	2300      	movs	r3, #0
 80041ba:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80041c2:	2b01      	cmp	r3, #1
 80041c4:	d101      	bne.n	80041ca <HAL_ADC_ConfigChannel+0x22>
 80041c6:	2302      	movs	r3, #2
 80041c8:	e3d5      	b.n	8004976 <HAL_ADC_ConfigChannel+0x7ce>
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2201      	movs	r2, #1
 80041ce:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	4618      	mov	r0, r3
 80041d8:	f7ff fba8 	bl	800392c <LL_ADC_REG_IsConversionOngoing>
 80041dc:	4603      	mov	r3, r0
 80041de:	2b00      	cmp	r3, #0
 80041e0:	f040 83ba 	bne.w	8004958 <HAL_ADC_ConfigChannel+0x7b0>
  {
#if !defined (USE_FULL_ASSERT)
    uint32_t config_rank = pConfig->Rank;
 80041e4:	683b      	ldr	r3, [r7, #0]
 80041e6:	685b      	ldr	r3, [r3, #4]
 80041e8:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (pConfig->Rank <= 5U)
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	685b      	ldr	r3, [r3, #4]
 80041f0:	2b05      	cmp	r3, #5
 80041f2:	d824      	bhi.n	800423e <HAL_ADC_ConfigChannel+0x96>
    {
      switch (pConfig->Rank)
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	685b      	ldr	r3, [r3, #4]
 80041f8:	3b02      	subs	r3, #2
 80041fa:	2b03      	cmp	r3, #3
 80041fc:	d81b      	bhi.n	8004236 <HAL_ADC_ConfigChannel+0x8e>
 80041fe:	a201      	add	r2, pc, #4	@ (adr r2, 8004204 <HAL_ADC_ConfigChannel+0x5c>)
 8004200:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004204:	08004215 	.word	0x08004215
 8004208:	0800421d 	.word	0x0800421d
 800420c:	08004225 	.word	0x08004225
 8004210:	0800422d 	.word	0x0800422d
      {
        case 2U:
          config_rank = ADC_REGULAR_RANK_2;
 8004214:	230c      	movs	r3, #12
 8004216:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800421a:	e010      	b.n	800423e <HAL_ADC_ConfigChannel+0x96>
        case 3U:
          config_rank = ADC_REGULAR_RANK_3;
 800421c:	2312      	movs	r3, #18
 800421e:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8004222:	e00c      	b.n	800423e <HAL_ADC_ConfigChannel+0x96>
        case 4U:
          config_rank = ADC_REGULAR_RANK_4;
 8004224:	2318      	movs	r3, #24
 8004226:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800422a:	e008      	b.n	800423e <HAL_ADC_ConfigChannel+0x96>
        case 5U:
          config_rank = ADC_REGULAR_RANK_5;
 800422c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004230:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 8004234:	e003      	b.n	800423e <HAL_ADC_ConfigChannel+0x96>
        /* case 1U */
        default:
          config_rank = ADC_REGULAR_RANK_1;
 8004236:	2306      	movs	r3, #6
 8004238:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
          break;
 800423c:	bf00      	nop
      }
    }
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, config_rank, pConfig->Channel);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	6818      	ldr	r0, [r3, #0]
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	461a      	mov	r2, r3
 8004248:	f8d7 10d0 	ldr.w	r1, [r7, #208]	@ 0xd0
 800424c:	f7ff fa2f 	bl	80036ae <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	681b      	ldr	r3, [r3, #0]
 8004254:	4618      	mov	r0, r3
 8004256:	f7ff fb69 	bl	800392c <LL_ADC_REG_IsConversionOngoing>
 800425a:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	4618      	mov	r0, r3
 8004264:	f7ff fb75 	bl	8003952 <LL_ADC_INJ_IsConversionOngoing>
 8004268:	f8c7 00c8 	str.w	r0, [r7, #200]	@ 0xc8
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800426c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8004270:	2b00      	cmp	r3, #0
 8004272:	f040 81bf 	bne.w	80045f4 <HAL_ADC_ConfigChannel+0x44c>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004276:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800427a:	2b00      	cmp	r3, #0
 800427c:	f040 81ba 	bne.w	80045f4 <HAL_ADC_ConfigChannel+0x44c>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	689b      	ldr	r3, [r3, #8]
 8004284:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004288:	d10f      	bne.n	80042aa <HAL_ADC_ConfigChannel+0x102>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	6818      	ldr	r0, [r3, #0]
 800428e:	683b      	ldr	r3, [r7, #0]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	2200      	movs	r2, #0
 8004294:	4619      	mov	r1, r3
 8004296:	f7ff fa49 	bl	800372c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 80042a2:	4618      	mov	r0, r3
 80042a4:	f7ff f9dd 	bl	8003662 <LL_ADC_SetSamplingTimeCommonConfig>
 80042a8:	e00e      	b.n	80042c8 <HAL_ADC_ConfigChannel+0x120>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6818      	ldr	r0, [r3, #0]
 80042ae:	683b      	ldr	r3, [r7, #0]
 80042b0:	6819      	ldr	r1, [r3, #0]
 80042b2:	683b      	ldr	r3, [r7, #0]
 80042b4:	689b      	ldr	r3, [r3, #8]
 80042b6:	461a      	mov	r2, r3
 80042b8:	f7ff fa38 	bl	800372c <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	2100      	movs	r1, #0
 80042c2:	4618      	mov	r0, r3
 80042c4:	f7ff f9cd 	bl	8003662 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 80042c8:	683b      	ldr	r3, [r7, #0]
 80042ca:	695a      	ldr	r2, [r3, #20]
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	68db      	ldr	r3, [r3, #12]
 80042d2:	08db      	lsrs	r3, r3, #3
 80042d4:	f003 0303 	and.w	r3, r3, #3
 80042d8:	005b      	lsls	r3, r3, #1
 80042da:	fa02 f303 	lsl.w	r3, r2, r3
 80042de:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	691b      	ldr	r3, [r3, #16]
 80042e6:	2b04      	cmp	r3, #4
 80042e8:	d00a      	beq.n	8004300 <HAL_ADC_ConfigChannel+0x158>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6818      	ldr	r0, [r3, #0]
 80042ee:	683b      	ldr	r3, [r7, #0]
 80042f0:	6919      	ldr	r1, [r3, #16]
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	681a      	ldr	r2, [r3, #0]
 80042f6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80042fa:	f7ff f95d 	bl	80035b8 <LL_ADC_SetOffset>
 80042fe:	e179      	b.n	80045f4 <HAL_ADC_ConfigChannel+0x44c>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	2100      	movs	r1, #0
 8004306:	4618      	mov	r0, r3
 8004308:	f7ff f97a 	bl	8003600 <LL_ADC_GetOffsetChannel>
 800430c:	4603      	mov	r3, r0
 800430e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004312:	2b00      	cmp	r3, #0
 8004314:	d10a      	bne.n	800432c <HAL_ADC_ConfigChannel+0x184>
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	2100      	movs	r1, #0
 800431c:	4618      	mov	r0, r3
 800431e:	f7ff f96f 	bl	8003600 <LL_ADC_GetOffsetChannel>
 8004322:	4603      	mov	r3, r0
 8004324:	0e9b      	lsrs	r3, r3, #26
 8004326:	f003 021f 	and.w	r2, r3, #31
 800432a:	e01e      	b.n	800436a <HAL_ADC_ConfigChannel+0x1c2>
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	2100      	movs	r1, #0
 8004332:	4618      	mov	r0, r3
 8004334:	f7ff f964 	bl	8003600 <LL_ADC_GetOffsetChannel>
 8004338:	4603      	mov	r3, r0
 800433a:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800433e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8004342:	fa93 f3a3 	rbit	r3, r3
 8004346:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800434a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 800434e:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004352:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004356:	2b00      	cmp	r3, #0
 8004358:	d101      	bne.n	800435e <HAL_ADC_ConfigChannel+0x1b6>
  {
    return 32U;
 800435a:	2320      	movs	r3, #32
 800435c:	e004      	b.n	8004368 <HAL_ADC_ConfigChannel+0x1c0>
  }
  return __builtin_clz(value);
 800435e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8004362:	fab3 f383 	clz	r3, r3
 8004366:	b2db      	uxtb	r3, r3
 8004368:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	681b      	ldr	r3, [r3, #0]
 800436e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004372:	2b00      	cmp	r3, #0
 8004374:	d105      	bne.n	8004382 <HAL_ADC_ConfigChannel+0x1da>
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	0e9b      	lsrs	r3, r3, #26
 800437c:	f003 031f 	and.w	r3, r3, #31
 8004380:	e018      	b.n	80043b4 <HAL_ADC_ConfigChannel+0x20c>
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800438a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800438e:	fa93 f3a3 	rbit	r3, r3
 8004392:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  return result;
 8004396:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800439a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
  if (value == 0U)
 800439e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d101      	bne.n	80043aa <HAL_ADC_ConfigChannel+0x202>
    return 32U;
 80043a6:	2320      	movs	r3, #32
 80043a8:	e004      	b.n	80043b4 <HAL_ADC_ConfigChannel+0x20c>
  return __builtin_clz(value);
 80043aa:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 80043ae:	fab3 f383 	clz	r3, r3
 80043b2:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80043b4:	429a      	cmp	r2, r3
 80043b6:	d106      	bne.n	80043c6 <HAL_ADC_ConfigChannel+0x21e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	2200      	movs	r2, #0
 80043be:	2100      	movs	r1, #0
 80043c0:	4618      	mov	r0, r3
 80043c2:	f7ff f933 	bl	800362c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	2101      	movs	r1, #1
 80043cc:	4618      	mov	r0, r3
 80043ce:	f7ff f917 	bl	8003600 <LL_ADC_GetOffsetChannel>
 80043d2:	4603      	mov	r3, r0
 80043d4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043d8:	2b00      	cmp	r3, #0
 80043da:	d10a      	bne.n	80043f2 <HAL_ADC_ConfigChannel+0x24a>
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	2101      	movs	r1, #1
 80043e2:	4618      	mov	r0, r3
 80043e4:	f7ff f90c 	bl	8003600 <LL_ADC_GetOffsetChannel>
 80043e8:	4603      	mov	r3, r0
 80043ea:	0e9b      	lsrs	r3, r3, #26
 80043ec:	f003 021f 	and.w	r2, r3, #31
 80043f0:	e01e      	b.n	8004430 <HAL_ADC_ConfigChannel+0x288>
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	2101      	movs	r1, #1
 80043f8:	4618      	mov	r0, r3
 80043fa:	f7ff f901 	bl	8003600 <LL_ADC_GetOffsetChannel>
 80043fe:	4603      	mov	r3, r0
 8004400:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004404:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8004408:	fa93 f3a3 	rbit	r3, r3
 800440c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  return result;
 8004410:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8004414:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  if (value == 0U)
 8004418:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800441c:	2b00      	cmp	r3, #0
 800441e:	d101      	bne.n	8004424 <HAL_ADC_ConfigChannel+0x27c>
    return 32U;
 8004420:	2320      	movs	r3, #32
 8004422:	e004      	b.n	800442e <HAL_ADC_ConfigChannel+0x286>
  return __builtin_clz(value);
 8004424:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8004428:	fab3 f383 	clz	r3, r3
 800442c:	b2db      	uxtb	r3, r3
 800442e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8004430:	683b      	ldr	r3, [r7, #0]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004438:	2b00      	cmp	r3, #0
 800443a:	d105      	bne.n	8004448 <HAL_ADC_ConfigChannel+0x2a0>
 800443c:	683b      	ldr	r3, [r7, #0]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	0e9b      	lsrs	r3, r3, #26
 8004442:	f003 031f 	and.w	r3, r3, #31
 8004446:	e018      	b.n	800447a <HAL_ADC_ConfigChannel+0x2d2>
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004450:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8004454:	fa93 f3a3 	rbit	r3, r3
 8004458:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  return result;
 800445c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8004460:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  if (value == 0U)
 8004464:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004468:	2b00      	cmp	r3, #0
 800446a:	d101      	bne.n	8004470 <HAL_ADC_ConfigChannel+0x2c8>
    return 32U;
 800446c:	2320      	movs	r3, #32
 800446e:	e004      	b.n	800447a <HAL_ADC_ConfigChannel+0x2d2>
  return __builtin_clz(value);
 8004470:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8004474:	fab3 f383 	clz	r3, r3
 8004478:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800447a:	429a      	cmp	r2, r3
 800447c:	d106      	bne.n	800448c <HAL_ADC_ConfigChannel+0x2e4>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	2200      	movs	r2, #0
 8004484:	2101      	movs	r1, #1
 8004486:	4618      	mov	r0, r3
 8004488:	f7ff f8d0 	bl	800362c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	2102      	movs	r1, #2
 8004492:	4618      	mov	r0, r3
 8004494:	f7ff f8b4 	bl	8003600 <LL_ADC_GetOffsetChannel>
 8004498:	4603      	mov	r3, r0
 800449a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800449e:	2b00      	cmp	r3, #0
 80044a0:	d10a      	bne.n	80044b8 <HAL_ADC_ConfigChannel+0x310>
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	2102      	movs	r1, #2
 80044a8:	4618      	mov	r0, r3
 80044aa:	f7ff f8a9 	bl	8003600 <LL_ADC_GetOffsetChannel>
 80044ae:	4603      	mov	r3, r0
 80044b0:	0e9b      	lsrs	r3, r3, #26
 80044b2:	f003 021f 	and.w	r2, r3, #31
 80044b6:	e01e      	b.n	80044f6 <HAL_ADC_ConfigChannel+0x34e>
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	2102      	movs	r1, #2
 80044be:	4618      	mov	r0, r3
 80044c0:	f7ff f89e 	bl	8003600 <LL_ADC_GetOffsetChannel>
 80044c4:	4603      	mov	r3, r0
 80044c6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044ca:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80044ce:	fa93 f3a3 	rbit	r3, r3
 80044d2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  return result;
 80044d6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80044da:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  if (value == 0U)
 80044de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80044e2:	2b00      	cmp	r3, #0
 80044e4:	d101      	bne.n	80044ea <HAL_ADC_ConfigChannel+0x342>
    return 32U;
 80044e6:	2320      	movs	r3, #32
 80044e8:	e004      	b.n	80044f4 <HAL_ADC_ConfigChannel+0x34c>
  return __builtin_clz(value);
 80044ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80044ee:	fab3 f383 	clz	r3, r3
 80044f2:	b2db      	uxtb	r3, r3
 80044f4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80044f6:	683b      	ldr	r3, [r7, #0]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044fe:	2b00      	cmp	r3, #0
 8004500:	d105      	bne.n	800450e <HAL_ADC_ConfigChannel+0x366>
 8004502:	683b      	ldr	r3, [r7, #0]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	0e9b      	lsrs	r3, r3, #26
 8004508:	f003 031f 	and.w	r3, r3, #31
 800450c:	e014      	b.n	8004538 <HAL_ADC_ConfigChannel+0x390>
 800450e:	683b      	ldr	r3, [r7, #0]
 8004510:	681b      	ldr	r3, [r3, #0]
 8004512:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004514:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8004516:	fa93 f3a3 	rbit	r3, r3
 800451a:	67bb      	str	r3, [r7, #120]	@ 0x78
  return result;
 800451c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800451e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  if (value == 0U)
 8004522:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004526:	2b00      	cmp	r3, #0
 8004528:	d101      	bne.n	800452e <HAL_ADC_ConfigChannel+0x386>
    return 32U;
 800452a:	2320      	movs	r3, #32
 800452c:	e004      	b.n	8004538 <HAL_ADC_ConfigChannel+0x390>
  return __builtin_clz(value);
 800452e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8004532:	fab3 f383 	clz	r3, r3
 8004536:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8004538:	429a      	cmp	r2, r3
 800453a:	d106      	bne.n	800454a <HAL_ADC_ConfigChannel+0x3a2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	2200      	movs	r2, #0
 8004542:	2102      	movs	r1, #2
 8004544:	4618      	mov	r0, r3
 8004546:	f7ff f871 	bl	800362c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	681b      	ldr	r3, [r3, #0]
 800454e:	2103      	movs	r1, #3
 8004550:	4618      	mov	r0, r3
 8004552:	f7ff f855 	bl	8003600 <LL_ADC_GetOffsetChannel>
 8004556:	4603      	mov	r3, r0
 8004558:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800455c:	2b00      	cmp	r3, #0
 800455e:	d10a      	bne.n	8004576 <HAL_ADC_ConfigChannel+0x3ce>
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	2103      	movs	r1, #3
 8004566:	4618      	mov	r0, r3
 8004568:	f7ff f84a 	bl	8003600 <LL_ADC_GetOffsetChannel>
 800456c:	4603      	mov	r3, r0
 800456e:	0e9b      	lsrs	r3, r3, #26
 8004570:	f003 021f 	and.w	r2, r3, #31
 8004574:	e017      	b.n	80045a6 <HAL_ADC_ConfigChannel+0x3fe>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	2103      	movs	r1, #3
 800457c:	4618      	mov	r0, r3
 800457e:	f7ff f83f 	bl	8003600 <LL_ADC_GetOffsetChannel>
 8004582:	4603      	mov	r3, r0
 8004584:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004586:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8004588:	fa93 f3a3 	rbit	r3, r3
 800458c:	66fb      	str	r3, [r7, #108]	@ 0x6c
  return result;
 800458e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8004590:	677b      	str	r3, [r7, #116]	@ 0x74
  if (value == 0U)
 8004592:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8004594:	2b00      	cmp	r3, #0
 8004596:	d101      	bne.n	800459c <HAL_ADC_ConfigChannel+0x3f4>
    return 32U;
 8004598:	2320      	movs	r3, #32
 800459a:	e003      	b.n	80045a4 <HAL_ADC_ConfigChannel+0x3fc>
  return __builtin_clz(value);
 800459c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800459e:	fab3 f383 	clz	r3, r3
 80045a2:	b2db      	uxtb	r3, r3
 80045a4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 80045a6:	683b      	ldr	r3, [r7, #0]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d105      	bne.n	80045be <HAL_ADC_ConfigChannel+0x416>
 80045b2:	683b      	ldr	r3, [r7, #0]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	0e9b      	lsrs	r3, r3, #26
 80045b8:	f003 031f 	and.w	r3, r3, #31
 80045bc:	e011      	b.n	80045e2 <HAL_ADC_ConfigChannel+0x43a>
 80045be:	683b      	ldr	r3, [r7, #0]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80045c6:	fa93 f3a3 	rbit	r3, r3
 80045ca:	663b      	str	r3, [r7, #96]	@ 0x60
  return result;
 80045cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80045ce:	66bb      	str	r3, [r7, #104]	@ 0x68
  if (value == 0U)
 80045d0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80045d2:	2b00      	cmp	r3, #0
 80045d4:	d101      	bne.n	80045da <HAL_ADC_ConfigChannel+0x432>
    return 32U;
 80045d6:	2320      	movs	r3, #32
 80045d8:	e003      	b.n	80045e2 <HAL_ADC_ConfigChannel+0x43a>
  return __builtin_clz(value);
 80045da:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80045dc:	fab3 f383 	clz	r3, r3
 80045e0:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80045e2:	429a      	cmp	r2, r3
 80045e4:	d106      	bne.n	80045f4 <HAL_ADC_ConfigChannel+0x44c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	2200      	movs	r2, #0
 80045ec:	2103      	movs	r1, #3
 80045ee:	4618      	mov	r0, r3
 80045f0:	f7ff f81c 	bl	800362c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	4618      	mov	r0, r3
 80045fa:	f7ff f95d 	bl	80038b8 <LL_ADC_IsEnabled>
 80045fe:	4603      	mov	r3, r0
 8004600:	2b00      	cmp	r3, #0
 8004602:	f040 813f 	bne.w	8004884 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6818      	ldr	r0, [r3, #0]
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	6819      	ldr	r1, [r3, #0]
 800460e:	683b      	ldr	r3, [r7, #0]
 8004610:	68db      	ldr	r3, [r3, #12]
 8004612:	461a      	mov	r2, r3
 8004614:	f7ff f8b6 	bl	8003784 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	68db      	ldr	r3, [r3, #12]
 800461c:	4a8e      	ldr	r2, [pc, #568]	@ (8004858 <HAL_ADC_ConfigChannel+0x6b0>)
 800461e:	4293      	cmp	r3, r2
 8004620:	f040 8130 	bne.w	8004884 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004630:	2b00      	cmp	r3, #0
 8004632:	d10b      	bne.n	800464c <HAL_ADC_ConfigChannel+0x4a4>
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	0e9b      	lsrs	r3, r3, #26
 800463a:	3301      	adds	r3, #1
 800463c:	f003 031f 	and.w	r3, r3, #31
 8004640:	2b09      	cmp	r3, #9
 8004642:	bf94      	ite	ls
 8004644:	2301      	movls	r3, #1
 8004646:	2300      	movhi	r3, #0
 8004648:	b2db      	uxtb	r3, r3
 800464a:	e019      	b.n	8004680 <HAL_ADC_ConfigChannel+0x4d8>
 800464c:	683b      	ldr	r3, [r7, #0]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	65bb      	str	r3, [r7, #88]	@ 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004652:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8004654:	fa93 f3a3 	rbit	r3, r3
 8004658:	657b      	str	r3, [r7, #84]	@ 0x54
  return result;
 800465a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800465c:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (value == 0U)
 800465e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8004660:	2b00      	cmp	r3, #0
 8004662:	d101      	bne.n	8004668 <HAL_ADC_ConfigChannel+0x4c0>
    return 32U;
 8004664:	2320      	movs	r3, #32
 8004666:	e003      	b.n	8004670 <HAL_ADC_ConfigChannel+0x4c8>
  return __builtin_clz(value);
 8004668:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800466a:	fab3 f383 	clz	r3, r3
 800466e:	b2db      	uxtb	r3, r3
 8004670:	3301      	adds	r3, #1
 8004672:	f003 031f 	and.w	r3, r3, #31
 8004676:	2b09      	cmp	r3, #9
 8004678:	bf94      	ite	ls
 800467a:	2301      	movls	r3, #1
 800467c:	2300      	movhi	r3, #0
 800467e:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004680:	2b00      	cmp	r3, #0
 8004682:	d079      	beq.n	8004778 <HAL_ADC_ConfigChannel+0x5d0>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800468c:	2b00      	cmp	r3, #0
 800468e:	d107      	bne.n	80046a0 <HAL_ADC_ConfigChannel+0x4f8>
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	0e9b      	lsrs	r3, r3, #26
 8004696:	3301      	adds	r3, #1
 8004698:	069b      	lsls	r3, r3, #26
 800469a:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 800469e:	e015      	b.n	80046cc <HAL_ADC_ConfigChannel+0x524>
 80046a0:	683b      	ldr	r3, [r7, #0]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80046a8:	fa93 f3a3 	rbit	r3, r3
 80046ac:	64bb      	str	r3, [r7, #72]	@ 0x48
  return result;
 80046ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80046b0:	653b      	str	r3, [r7, #80]	@ 0x50
  if (value == 0U)
 80046b2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80046b4:	2b00      	cmp	r3, #0
 80046b6:	d101      	bne.n	80046bc <HAL_ADC_ConfigChannel+0x514>
    return 32U;
 80046b8:	2320      	movs	r3, #32
 80046ba:	e003      	b.n	80046c4 <HAL_ADC_ConfigChannel+0x51c>
  return __builtin_clz(value);
 80046bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80046be:	fab3 f383 	clz	r3, r3
 80046c2:	b2db      	uxtb	r3, r3
 80046c4:	3301      	adds	r3, #1
 80046c6:	069b      	lsls	r3, r3, #26
 80046c8:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80046cc:	683b      	ldr	r3, [r7, #0]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d109      	bne.n	80046ec <HAL_ADC_ConfigChannel+0x544>
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	0e9b      	lsrs	r3, r3, #26
 80046de:	3301      	adds	r3, #1
 80046e0:	f003 031f 	and.w	r3, r3, #31
 80046e4:	2101      	movs	r1, #1
 80046e6:	fa01 f303 	lsl.w	r3, r1, r3
 80046ea:	e017      	b.n	800471c <HAL_ADC_ConfigChannel+0x574>
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046f2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80046f4:	fa93 f3a3 	rbit	r3, r3
 80046f8:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return result;
 80046fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046fc:	647b      	str	r3, [r7, #68]	@ 0x44
  if (value == 0U)
 80046fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004700:	2b00      	cmp	r3, #0
 8004702:	d101      	bne.n	8004708 <HAL_ADC_ConfigChannel+0x560>
    return 32U;
 8004704:	2320      	movs	r3, #32
 8004706:	e003      	b.n	8004710 <HAL_ADC_ConfigChannel+0x568>
  return __builtin_clz(value);
 8004708:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800470a:	fab3 f383 	clz	r3, r3
 800470e:	b2db      	uxtb	r3, r3
 8004710:	3301      	adds	r3, #1
 8004712:	f003 031f 	and.w	r3, r3, #31
 8004716:	2101      	movs	r1, #1
 8004718:	fa01 f303 	lsl.w	r3, r1, r3
 800471c:	ea42 0103 	orr.w	r1, r2, r3
 8004720:	683b      	ldr	r3, [r7, #0]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004728:	2b00      	cmp	r3, #0
 800472a:	d10a      	bne.n	8004742 <HAL_ADC_ConfigChannel+0x59a>
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	0e9b      	lsrs	r3, r3, #26
 8004732:	3301      	adds	r3, #1
 8004734:	f003 021f 	and.w	r2, r3, #31
 8004738:	4613      	mov	r3, r2
 800473a:	005b      	lsls	r3, r3, #1
 800473c:	4413      	add	r3, r2
 800473e:	051b      	lsls	r3, r3, #20
 8004740:	e018      	b.n	8004774 <HAL_ADC_ConfigChannel+0x5cc>
 8004742:	683b      	ldr	r3, [r7, #0]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004748:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800474a:	fa93 f3a3 	rbit	r3, r3
 800474e:	633b      	str	r3, [r7, #48]	@ 0x30
  return result;
 8004750:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004752:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (value == 0U)
 8004754:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004756:	2b00      	cmp	r3, #0
 8004758:	d101      	bne.n	800475e <HAL_ADC_ConfigChannel+0x5b6>
    return 32U;
 800475a:	2320      	movs	r3, #32
 800475c:	e003      	b.n	8004766 <HAL_ADC_ConfigChannel+0x5be>
  return __builtin_clz(value);
 800475e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004760:	fab3 f383 	clz	r3, r3
 8004764:	b2db      	uxtb	r3, r3
 8004766:	3301      	adds	r3, #1
 8004768:	f003 021f 	and.w	r2, r3, #31
 800476c:	4613      	mov	r3, r2
 800476e:	005b      	lsls	r3, r3, #1
 8004770:	4413      	add	r3, r2
 8004772:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004774:	430b      	orrs	r3, r1
 8004776:	e080      	b.n	800487a <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	681b      	ldr	r3, [r3, #0]
 800477c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004780:	2b00      	cmp	r3, #0
 8004782:	d107      	bne.n	8004794 <HAL_ADC_ConfigChannel+0x5ec>
 8004784:	683b      	ldr	r3, [r7, #0]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	0e9b      	lsrs	r3, r3, #26
 800478a:	3301      	adds	r3, #1
 800478c:	069b      	lsls	r3, r3, #26
 800478e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8004792:	e015      	b.n	80047c0 <HAL_ADC_ConfigChannel+0x618>
 8004794:	683b      	ldr	r3, [r7, #0]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800479a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800479c:	fa93 f3a3 	rbit	r3, r3
 80047a0:	627b      	str	r3, [r7, #36]	@ 0x24
  return result;
 80047a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80047a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (value == 0U)
 80047a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047a8:	2b00      	cmp	r3, #0
 80047aa:	d101      	bne.n	80047b0 <HAL_ADC_ConfigChannel+0x608>
    return 32U;
 80047ac:	2320      	movs	r3, #32
 80047ae:	e003      	b.n	80047b8 <HAL_ADC_ConfigChannel+0x610>
  return __builtin_clz(value);
 80047b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047b2:	fab3 f383 	clz	r3, r3
 80047b6:	b2db      	uxtb	r3, r3
 80047b8:	3301      	adds	r3, #1
 80047ba:	069b      	lsls	r3, r3, #26
 80047bc:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80047c0:	683b      	ldr	r3, [r7, #0]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d109      	bne.n	80047e0 <HAL_ADC_ConfigChannel+0x638>
 80047cc:	683b      	ldr	r3, [r7, #0]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	0e9b      	lsrs	r3, r3, #26
 80047d2:	3301      	adds	r3, #1
 80047d4:	f003 031f 	and.w	r3, r3, #31
 80047d8:	2101      	movs	r1, #1
 80047da:	fa01 f303 	lsl.w	r3, r1, r3
 80047de:	e017      	b.n	8004810 <HAL_ADC_ConfigChannel+0x668>
 80047e0:	683b      	ldr	r3, [r7, #0]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047e6:	69fb      	ldr	r3, [r7, #28]
 80047e8:	fa93 f3a3 	rbit	r3, r3
 80047ec:	61bb      	str	r3, [r7, #24]
  return result;
 80047ee:	69bb      	ldr	r3, [r7, #24]
 80047f0:	623b      	str	r3, [r7, #32]
  if (value == 0U)
 80047f2:	6a3b      	ldr	r3, [r7, #32]
 80047f4:	2b00      	cmp	r3, #0
 80047f6:	d101      	bne.n	80047fc <HAL_ADC_ConfigChannel+0x654>
    return 32U;
 80047f8:	2320      	movs	r3, #32
 80047fa:	e003      	b.n	8004804 <HAL_ADC_ConfigChannel+0x65c>
  return __builtin_clz(value);
 80047fc:	6a3b      	ldr	r3, [r7, #32]
 80047fe:	fab3 f383 	clz	r3, r3
 8004802:	b2db      	uxtb	r3, r3
 8004804:	3301      	adds	r3, #1
 8004806:	f003 031f 	and.w	r3, r3, #31
 800480a:	2101      	movs	r1, #1
 800480c:	fa01 f303 	lsl.w	r3, r1, r3
 8004810:	ea42 0103 	orr.w	r1, r2, r3
 8004814:	683b      	ldr	r3, [r7, #0]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800481c:	2b00      	cmp	r3, #0
 800481e:	d10d      	bne.n	800483c <HAL_ADC_ConfigChannel+0x694>
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	681b      	ldr	r3, [r3, #0]
 8004824:	0e9b      	lsrs	r3, r3, #26
 8004826:	3301      	adds	r3, #1
 8004828:	f003 021f 	and.w	r2, r3, #31
 800482c:	4613      	mov	r3, r2
 800482e:	005b      	lsls	r3, r3, #1
 8004830:	4413      	add	r3, r2
 8004832:	3b1e      	subs	r3, #30
 8004834:	051b      	lsls	r3, r3, #20
 8004836:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800483a:	e01d      	b.n	8004878 <HAL_ADC_ConfigChannel+0x6d0>
 800483c:	683b      	ldr	r3, [r7, #0]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	fa93 f3a3 	rbit	r3, r3
 8004848:	60fb      	str	r3, [r7, #12]
  return result;
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 800484e:	697b      	ldr	r3, [r7, #20]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d103      	bne.n	800485c <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8004854:	2320      	movs	r3, #32
 8004856:	e005      	b.n	8004864 <HAL_ADC_ConfigChannel+0x6bc>
 8004858:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800485c:	697b      	ldr	r3, [r7, #20]
 800485e:	fab3 f383 	clz	r3, r3
 8004862:	b2db      	uxtb	r3, r3
 8004864:	3301      	adds	r3, #1
 8004866:	f003 021f 	and.w	r2, r3, #31
 800486a:	4613      	mov	r3, r2
 800486c:	005b      	lsls	r3, r3, #1
 800486e:	4413      	add	r3, r2
 8004870:	3b1e      	subs	r3, #30
 8004872:	051b      	lsls	r3, r3, #20
 8004874:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004878:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800487a:	683a      	ldr	r2, [r7, #0]
 800487c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800487e:	4619      	mov	r1, r3
 8004880:	f7fe ff54 	bl	800372c <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8004884:	683b      	ldr	r3, [r7, #0]
 8004886:	681a      	ldr	r2, [r3, #0]
 8004888:	4b3d      	ldr	r3, [pc, #244]	@ (8004980 <HAL_ADC_ConfigChannel+0x7d8>)
 800488a:	4013      	ands	r3, r2
 800488c:	2b00      	cmp	r3, #0
 800488e:	d06c      	beq.n	800496a <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004890:	483c      	ldr	r0, [pc, #240]	@ (8004984 <HAL_ADC_ConfigChannel+0x7dc>)
 8004892:	f7fe fe83 	bl	800359c <LL_ADC_GetCommonPathInternalCh>
 8004896:	f8c7 00c0 	str.w	r0, [r7, #192]	@ 0xc0

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800489a:	683b      	ldr	r3, [r7, #0]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	4a3a      	ldr	r2, [pc, #232]	@ (8004988 <HAL_ADC_ConfigChannel+0x7e0>)
 80048a0:	4293      	cmp	r3, r2
 80048a2:	d127      	bne.n	80048f4 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80048a4:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80048a8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d121      	bne.n	80048f4 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4a35      	ldr	r2, [pc, #212]	@ (800498c <HAL_ADC_ConfigChannel+0x7e4>)
 80048b6:	4293      	cmp	r3, r2
 80048b8:	d157      	bne.n	800496a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80048ba:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80048be:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80048c2:	4619      	mov	r1, r3
 80048c4:	482f      	ldr	r0, [pc, #188]	@ (8004984 <HAL_ADC_ConfigChannel+0x7dc>)
 80048c6:	f7fe fe56 	bl	8003576 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80048ca:	4b31      	ldr	r3, [pc, #196]	@ (8004990 <HAL_ADC_ConfigChannel+0x7e8>)
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	099b      	lsrs	r3, r3, #6
 80048d0:	4a30      	ldr	r2, [pc, #192]	@ (8004994 <HAL_ADC_ConfigChannel+0x7ec>)
 80048d2:	fba2 2303 	umull	r2, r3, r2, r3
 80048d6:	099b      	lsrs	r3, r3, #6
 80048d8:	1c5a      	adds	r2, r3, #1
 80048da:	4613      	mov	r3, r2
 80048dc:	005b      	lsls	r3, r3, #1
 80048de:	4413      	add	r3, r2
 80048e0:	009b      	lsls	r3, r3, #2
 80048e2:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80048e4:	e002      	b.n	80048ec <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 80048e6:	68bb      	ldr	r3, [r7, #8]
 80048e8:	3b01      	subs	r3, #1
 80048ea:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80048ec:	68bb      	ldr	r3, [r7, #8]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d1f9      	bne.n	80048e6 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80048f2:	e03a      	b.n	800496a <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	4a27      	ldr	r2, [pc, #156]	@ (8004998 <HAL_ADC_ConfigChannel+0x7f0>)
 80048fa:	4293      	cmp	r3, r2
 80048fc:	d113      	bne.n	8004926 <HAL_ADC_ConfigChannel+0x77e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80048fe:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004902:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004906:	2b00      	cmp	r3, #0
 8004908:	d10d      	bne.n	8004926 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	4a1f      	ldr	r2, [pc, #124]	@ (800498c <HAL_ADC_ConfigChannel+0x7e4>)
 8004910:	4293      	cmp	r3, r2
 8004912:	d12a      	bne.n	800496a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004914:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004918:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800491c:	4619      	mov	r1, r3
 800491e:	4819      	ldr	r0, [pc, #100]	@ (8004984 <HAL_ADC_ConfigChannel+0x7dc>)
 8004920:	f7fe fe29 	bl	8003576 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004924:	e021      	b.n	800496a <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8004926:	683b      	ldr	r3, [r7, #0]
 8004928:	681b      	ldr	r3, [r3, #0]
 800492a:	4a1c      	ldr	r2, [pc, #112]	@ (800499c <HAL_ADC_ConfigChannel+0x7f4>)
 800492c:	4293      	cmp	r3, r2
 800492e:	d11c      	bne.n	800496a <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004930:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8004934:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004938:	2b00      	cmp	r3, #0
 800493a:	d116      	bne.n	800496a <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	4a12      	ldr	r2, [pc, #72]	@ (800498c <HAL_ADC_ConfigChannel+0x7e4>)
 8004942:	4293      	cmp	r3, r2
 8004944:	d111      	bne.n	800496a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004946:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800494a:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800494e:	4619      	mov	r1, r3
 8004950:	480c      	ldr	r0, [pc, #48]	@ (8004984 <HAL_ADC_ConfigChannel+0x7dc>)
 8004952:	f7fe fe10 	bl	8003576 <LL_ADC_SetCommonPathInternalCh>
 8004956:	e008      	b.n	800496a <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800495c:	f043 0220 	orr.w	r2, r3, #32
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8004964:	2301      	movs	r3, #1
 8004966:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	2200      	movs	r2, #0
 800496e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8004972:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 8004976:	4618      	mov	r0, r3
 8004978:	37d8      	adds	r7, #216	@ 0xd8
 800497a:	46bd      	mov	sp, r7
 800497c:	bd80      	pop	{r7, pc}
 800497e:	bf00      	nop
 8004980:	80080000 	.word	0x80080000
 8004984:	50040300 	.word	0x50040300
 8004988:	c7520000 	.word	0xc7520000
 800498c:	50040000 	.word	0x50040000
 8004990:	2004000c 	.word	0x2004000c
 8004994:	053e2d63 	.word	0x053e2d63
 8004998:	cb840000 	.word	0xcb840000
 800499c:	80000001 	.word	0x80000001

080049a0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80049a0:	b580      	push	{r7, lr}
 80049a2:	b084      	sub	sp, #16
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 80049a8:	2300      	movs	r3, #0
 80049aa:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4618      	mov	r0, r3
 80049b2:	f7fe ff81 	bl	80038b8 <LL_ADC_IsEnabled>
 80049b6:	4603      	mov	r3, r0
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d169      	bne.n	8004a90 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	681b      	ldr	r3, [r3, #0]
 80049c0:	689a      	ldr	r2, [r3, #8]
 80049c2:	4b36      	ldr	r3, [pc, #216]	@ (8004a9c <ADC_Enable+0xfc>)
 80049c4:	4013      	ands	r3, r2
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d00d      	beq.n	80049e6 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80049ce:	f043 0210 	orr.w	r2, r3, #16
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80049da:	f043 0201 	orr.w	r2, r3, #1
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 80049e2:	2301      	movs	r3, #1
 80049e4:	e055      	b.n	8004a92 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4618      	mov	r0, r3
 80049ec:	f7fe ff3c 	bl	8003868 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80049f0:	482b      	ldr	r0, [pc, #172]	@ (8004aa0 <ADC_Enable+0x100>)
 80049f2:	f7fe fdd3 	bl	800359c <LL_ADC_GetCommonPathInternalCh>
 80049f6:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 80049f8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 80049fc:	2b00      	cmp	r3, #0
 80049fe:	d013      	beq.n	8004a28 <ADC_Enable+0x88>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004a00:	4b28      	ldr	r3, [pc, #160]	@ (8004aa4 <ADC_Enable+0x104>)
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	099b      	lsrs	r3, r3, #6
 8004a06:	4a28      	ldr	r2, [pc, #160]	@ (8004aa8 <ADC_Enable+0x108>)
 8004a08:	fba2 2303 	umull	r2, r3, r2, r3
 8004a0c:	099b      	lsrs	r3, r3, #6
 8004a0e:	1c5a      	adds	r2, r3, #1
 8004a10:	4613      	mov	r3, r2
 8004a12:	005b      	lsls	r3, r3, #1
 8004a14:	4413      	add	r3, r2
 8004a16:	009b      	lsls	r3, r3, #2
 8004a18:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004a1a:	e002      	b.n	8004a22 <ADC_Enable+0x82>
      {
        wait_loop_index--;
 8004a1c:	68bb      	ldr	r3, [r7, #8]
 8004a1e:	3b01      	subs	r3, #1
 8004a20:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8004a22:	68bb      	ldr	r3, [r7, #8]
 8004a24:	2b00      	cmp	r3, #0
 8004a26:	d1f9      	bne.n	8004a1c <ADC_Enable+0x7c>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004a28:	f7fe fd62 	bl	80034f0 <HAL_GetTick>
 8004a2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004a2e:	e028      	b.n	8004a82 <ADC_Enable+0xe2>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4618      	mov	r0, r3
 8004a36:	f7fe ff3f 	bl	80038b8 <LL_ADC_IsEnabled>
 8004a3a:	4603      	mov	r3, r0
 8004a3c:	2b00      	cmp	r3, #0
 8004a3e:	d104      	bne.n	8004a4a <ADC_Enable+0xaa>
      {
        LL_ADC_Enable(hadc->Instance);
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	4618      	mov	r0, r3
 8004a46:	f7fe ff0f 	bl	8003868 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004a4a:	f7fe fd51 	bl	80034f0 <HAL_GetTick>
 8004a4e:	4602      	mov	r2, r0
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	1ad3      	subs	r3, r2, r3
 8004a54:	2b02      	cmp	r3, #2
 8004a56:	d914      	bls.n	8004a82 <ADC_Enable+0xe2>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	f003 0301 	and.w	r3, r3, #1
 8004a62:	2b01      	cmp	r3, #1
 8004a64:	d00d      	beq.n	8004a82 <ADC_Enable+0xe2>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004a6a:	f043 0210 	orr.w	r2, r3, #16
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004a76:	f043 0201 	orr.w	r2, r3, #1
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004a7e:	2301      	movs	r3, #1
 8004a80:	e007      	b.n	8004a92 <ADC_Enable+0xf2>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f003 0301 	and.w	r3, r3, #1
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d1cf      	bne.n	8004a30 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004a90:	2300      	movs	r3, #0
}
 8004a92:	4618      	mov	r0, r3
 8004a94:	3710      	adds	r7, #16
 8004a96:	46bd      	mov	sp, r7
 8004a98:	bd80      	pop	{r7, pc}
 8004a9a:	bf00      	nop
 8004a9c:	8000003f 	.word	0x8000003f
 8004aa0:	50040300 	.word	0x50040300
 8004aa4:	2004000c 	.word	0x2004000c
 8004aa8:	053e2d63 	.word	0x053e2d63

08004aac <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b084      	sub	sp, #16
 8004ab0:	af00      	add	r7, sp, #0
 8004ab2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4618      	mov	r0, r3
 8004aba:	f7fe ff10 	bl	80038de <LL_ADC_IsDisableOngoing>
 8004abe:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	f7fe fef7 	bl	80038b8 <LL_ADC_IsEnabled>
 8004aca:	4603      	mov	r3, r0
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d047      	beq.n	8004b60 <ADC_Disable+0xb4>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d144      	bne.n	8004b60 <ADC_Disable+0xb4>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	689b      	ldr	r3, [r3, #8]
 8004adc:	f003 030d 	and.w	r3, r3, #13
 8004ae0:	2b01      	cmp	r3, #1
 8004ae2:	d10c      	bne.n	8004afe <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4618      	mov	r0, r3
 8004aea:	f7fe fed1 	bl	8003890 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	2203      	movs	r2, #3
 8004af4:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004af6:	f7fe fcfb 	bl	80034f0 <HAL_GetTick>
 8004afa:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004afc:	e029      	b.n	8004b52 <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b02:	f043 0210 	orr.w	r2, r3, #16
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b0e:	f043 0201 	orr.w	r2, r3, #1
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8004b16:	2301      	movs	r3, #1
 8004b18:	e023      	b.n	8004b62 <ADC_Disable+0xb6>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004b1a:	f7fe fce9 	bl	80034f0 <HAL_GetTick>
 8004b1e:	4602      	mov	r2, r0
 8004b20:	68bb      	ldr	r3, [r7, #8]
 8004b22:	1ad3      	subs	r3, r2, r3
 8004b24:	2b02      	cmp	r3, #2
 8004b26:	d914      	bls.n	8004b52 <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	689b      	ldr	r3, [r3, #8]
 8004b2e:	f003 0301 	and.w	r3, r3, #1
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	d00d      	beq.n	8004b52 <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004b3a:	f043 0210 	orr.w	r2, r3, #16
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004b46:	f043 0201 	orr.w	r2, r3, #1
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8004b4e:	2301      	movs	r3, #1
 8004b50:	e007      	b.n	8004b62 <ADC_Disable+0xb6>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	689b      	ldr	r3, [r3, #8]
 8004b58:	f003 0301 	and.w	r3, r3, #1
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d1dc      	bne.n	8004b1a <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004b60:	2300      	movs	r3, #0
}
 8004b62:	4618      	mov	r0, r3
 8004b64:	3710      	adds	r7, #16
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}

08004b6a <LL_ADC_StartCalibration>:
{
 8004b6a:	b480      	push	{r7}
 8004b6c:	b083      	sub	sp, #12
 8004b6e:	af00      	add	r7, sp, #0
 8004b70:	6078      	str	r0, [r7, #4]
 8004b72:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	689b      	ldr	r3, [r3, #8]
 8004b78:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8004b7c:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8004b80:	683a      	ldr	r2, [r7, #0]
 8004b82:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004b86:	4313      	orrs	r3, r2
 8004b88:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	609a      	str	r2, [r3, #8]
}
 8004b90:	bf00      	nop
 8004b92:	370c      	adds	r7, #12
 8004b94:	46bd      	mov	sp, r7
 8004b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9a:	4770      	bx	lr

08004b9c <LL_ADC_IsCalibrationOnGoing>:
{
 8004b9c:	b480      	push	{r7}
 8004b9e:	b083      	sub	sp, #12
 8004ba0:	af00      	add	r7, sp, #0
 8004ba2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8004bac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004bb0:	d101      	bne.n	8004bb6 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	e000      	b.n	8004bb8 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8004bb6:	2300      	movs	r3, #0
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	370c      	adds	r7, #12
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc2:	4770      	bx	lr

08004bc4 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b084      	sub	sp, #16
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	6078      	str	r0, [r7, #4]
 8004bcc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8004bce:	2300      	movs	r3, #0
 8004bd0:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8004bd8:	2b01      	cmp	r3, #1
 8004bda:	d101      	bne.n	8004be0 <HAL_ADCEx_Calibration_Start+0x1c>
 8004bdc:	2302      	movs	r3, #2
 8004bde:	e04d      	b.n	8004c7c <HAL_ADCEx_Calibration_Start+0xb8>
 8004be0:	687b      	ldr	r3, [r7, #4]
 8004be2:	2201      	movs	r2, #1
 8004be4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f7ff ff5f 	bl	8004aac <ADC_Disable>
 8004bee:	4603      	mov	r3, r0
 8004bf0:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8004bf2:	7bfb      	ldrb	r3, [r7, #15]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d136      	bne.n	8004c66 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004bfc:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004c00:	f023 0302 	bic.w	r3, r3, #2
 8004c04:	f043 0202 	orr.w	r2, r3, #2
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	659a      	str	r2, [r3, #88]	@ 0x58
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	6839      	ldr	r1, [r7, #0]
 8004c12:	4618      	mov	r0, r3
 8004c14:	f7ff ffa9 	bl	8004b6a <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004c18:	e014      	b.n	8004c44 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8004c1a:	68bb      	ldr	r3, [r7, #8]
 8004c1c:	3301      	adds	r3, #1
 8004c1e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	f5b3 2f91 	cmp.w	r3, #296960	@ 0x48800
 8004c26:	d30d      	bcc.n	8004c44 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c2c:	f023 0312 	bic.w	r3, r3, #18
 8004c30:	f043 0210 	orr.w	r2, r3, #16
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	659a      	str	r2, [r3, #88]	@ 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        return HAL_ERROR;
 8004c40:	2301      	movs	r3, #1
 8004c42:	e01b      	b.n	8004c7c <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681b      	ldr	r3, [r3, #0]
 8004c48:	4618      	mov	r0, r3
 8004c4a:	f7ff ffa7 	bl	8004b9c <LL_ADC_IsCalibrationOnGoing>
 8004c4e:	4603      	mov	r3, r0
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	d1e2      	bne.n	8004c1a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c58:	f023 0303 	bic.w	r3, r3, #3
 8004c5c:	f043 0201 	orr.w	r2, r3, #1
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	659a      	str	r2, [r3, #88]	@ 0x58
 8004c64:	e005      	b.n	8004c72 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004c66:	687b      	ldr	r3, [r7, #4]
 8004c68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004c6a:	f043 0210 	orr.w	r2, r3, #16
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	2200      	movs	r2, #0
 8004c76:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Return function status */
  return tmp_hal_status;
 8004c7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c7c:	4618      	mov	r0, r3
 8004c7e:	3710      	adds	r7, #16
 8004c80:	46bd      	mov	sp, r7
 8004c82:	bd80      	pop	{r7, pc}

08004c84 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b083      	sub	sp, #12
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 8004c8c:	bf00      	nop
 8004c8e:	370c      	adds	r7, #12
 8004c90:	46bd      	mov	sp, r7
 8004c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c96:	4770      	bx	lr

08004c98 <HAL_ADCEx_InjectedQueueOverflowCallback>:
            contexts).
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedQueueOverflowCallback(ADC_HandleTypeDef *hadc)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b083      	sub	sp, #12
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedQueueOverflowCallback must be implemented in the user file.
  */
}
 8004ca0:	bf00      	nop
 8004ca2:	370c      	adds	r7, #12
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004caa:	4770      	bx	lr

08004cac <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8004cac:	b480      	push	{r7}
 8004cae:	b083      	sub	sp, #12
 8004cb0:	af00      	add	r7, sp, #0
 8004cb2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8004cb4:	bf00      	nop
 8004cb6:	370c      	adds	r7, #12
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr

08004cc0 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b083      	sub	sp, #12
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8004cc8:	bf00      	nop
 8004cca:	370c      	adds	r7, #12
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd2:	4770      	bx	lr

08004cd4 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8004cd4:	b480      	push	{r7}
 8004cd6:	b083      	sub	sp, #12
 8004cd8:	af00      	add	r7, sp, #0
 8004cda:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8004cdc:	bf00      	nop
 8004cde:	370c      	adds	r7, #12
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce6:	4770      	bx	lr

08004ce8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b085      	sub	sp, #20
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	f003 0307 	and.w	r3, r3, #7
 8004cf6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004cf8:	4b0c      	ldr	r3, [pc, #48]	@ (8004d2c <__NVIC_SetPriorityGrouping+0x44>)
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004cfe:	68ba      	ldr	r2, [r7, #8]
 8004d00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8004d04:	4013      	ands	r3, r2
 8004d06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004d0c:	68bb      	ldr	r3, [r7, #8]
 8004d0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004d10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004d14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004d18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004d1a:	4a04      	ldr	r2, [pc, #16]	@ (8004d2c <__NVIC_SetPriorityGrouping+0x44>)
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	60d3      	str	r3, [r2, #12]
}
 8004d20:	bf00      	nop
 8004d22:	3714      	adds	r7, #20
 8004d24:	46bd      	mov	sp, r7
 8004d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d2a:	4770      	bx	lr
 8004d2c:	e000ed00 	.word	0xe000ed00

08004d30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004d30:	b480      	push	{r7}
 8004d32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004d34:	4b04      	ldr	r3, [pc, #16]	@ (8004d48 <__NVIC_GetPriorityGrouping+0x18>)
 8004d36:	68db      	ldr	r3, [r3, #12]
 8004d38:	0a1b      	lsrs	r3, r3, #8
 8004d3a:	f003 0307 	and.w	r3, r3, #7
}
 8004d3e:	4618      	mov	r0, r3
 8004d40:	46bd      	mov	sp, r7
 8004d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d46:	4770      	bx	lr
 8004d48:	e000ed00 	.word	0xe000ed00

08004d4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b083      	sub	sp, #12
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	4603      	mov	r3, r0
 8004d54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	db0b      	blt.n	8004d76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004d5e:	79fb      	ldrb	r3, [r7, #7]
 8004d60:	f003 021f 	and.w	r2, r3, #31
 8004d64:	4907      	ldr	r1, [pc, #28]	@ (8004d84 <__NVIC_EnableIRQ+0x38>)
 8004d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d6a:	095b      	lsrs	r3, r3, #5
 8004d6c:	2001      	movs	r0, #1
 8004d6e:	fa00 f202 	lsl.w	r2, r0, r2
 8004d72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004d76:	bf00      	nop
 8004d78:	370c      	adds	r7, #12
 8004d7a:	46bd      	mov	sp, r7
 8004d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d80:	4770      	bx	lr
 8004d82:	bf00      	nop
 8004d84:	e000e100 	.word	0xe000e100

08004d88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004d88:	b480      	push	{r7}
 8004d8a:	b083      	sub	sp, #12
 8004d8c:	af00      	add	r7, sp, #0
 8004d8e:	4603      	mov	r3, r0
 8004d90:	6039      	str	r1, [r7, #0]
 8004d92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004d94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	db0a      	blt.n	8004db2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	b2da      	uxtb	r2, r3
 8004da0:	490c      	ldr	r1, [pc, #48]	@ (8004dd4 <__NVIC_SetPriority+0x4c>)
 8004da2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004da6:	0112      	lsls	r2, r2, #4
 8004da8:	b2d2      	uxtb	r2, r2
 8004daa:	440b      	add	r3, r1
 8004dac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004db0:	e00a      	b.n	8004dc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004db2:	683b      	ldr	r3, [r7, #0]
 8004db4:	b2da      	uxtb	r2, r3
 8004db6:	4908      	ldr	r1, [pc, #32]	@ (8004dd8 <__NVIC_SetPriority+0x50>)
 8004db8:	79fb      	ldrb	r3, [r7, #7]
 8004dba:	f003 030f 	and.w	r3, r3, #15
 8004dbe:	3b04      	subs	r3, #4
 8004dc0:	0112      	lsls	r2, r2, #4
 8004dc2:	b2d2      	uxtb	r2, r2
 8004dc4:	440b      	add	r3, r1
 8004dc6:	761a      	strb	r2, [r3, #24]
}
 8004dc8:	bf00      	nop
 8004dca:	370c      	adds	r7, #12
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr
 8004dd4:	e000e100 	.word	0xe000e100
 8004dd8:	e000ed00 	.word	0xe000ed00

08004ddc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b089      	sub	sp, #36	@ 0x24
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	60f8      	str	r0, [r7, #12]
 8004de4:	60b9      	str	r1, [r7, #8]
 8004de6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004de8:	68fb      	ldr	r3, [r7, #12]
 8004dea:	f003 0307 	and.w	r3, r3, #7
 8004dee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004df0:	69fb      	ldr	r3, [r7, #28]
 8004df2:	f1c3 0307 	rsb	r3, r3, #7
 8004df6:	2b04      	cmp	r3, #4
 8004df8:	bf28      	it	cs
 8004dfa:	2304      	movcs	r3, #4
 8004dfc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004dfe:	69fb      	ldr	r3, [r7, #28]
 8004e00:	3304      	adds	r3, #4
 8004e02:	2b06      	cmp	r3, #6
 8004e04:	d902      	bls.n	8004e0c <NVIC_EncodePriority+0x30>
 8004e06:	69fb      	ldr	r3, [r7, #28]
 8004e08:	3b03      	subs	r3, #3
 8004e0a:	e000      	b.n	8004e0e <NVIC_EncodePriority+0x32>
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e10:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004e14:	69bb      	ldr	r3, [r7, #24]
 8004e16:	fa02 f303 	lsl.w	r3, r2, r3
 8004e1a:	43da      	mvns	r2, r3
 8004e1c:	68bb      	ldr	r3, [r7, #8]
 8004e1e:	401a      	ands	r2, r3
 8004e20:	697b      	ldr	r3, [r7, #20]
 8004e22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004e24:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8004e28:	697b      	ldr	r3, [r7, #20]
 8004e2a:	fa01 f303 	lsl.w	r3, r1, r3
 8004e2e:	43d9      	mvns	r1, r3
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004e34:	4313      	orrs	r3, r2
         );
}
 8004e36:	4618      	mov	r0, r3
 8004e38:	3724      	adds	r7, #36	@ 0x24
 8004e3a:	46bd      	mov	sp, r7
 8004e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e40:	4770      	bx	lr
	...

08004e44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004e44:	b580      	push	{r7, lr}
 8004e46:	b082      	sub	sp, #8
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	3b01      	subs	r3, #1
 8004e50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004e54:	d301      	bcc.n	8004e5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004e56:	2301      	movs	r3, #1
 8004e58:	e00f      	b.n	8004e7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004e5a:	4a0a      	ldr	r2, [pc, #40]	@ (8004e84 <SysTick_Config+0x40>)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	3b01      	subs	r3, #1
 8004e60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004e62:	210f      	movs	r1, #15
 8004e64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004e68:	f7ff ff8e 	bl	8004d88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004e6c:	4b05      	ldr	r3, [pc, #20]	@ (8004e84 <SysTick_Config+0x40>)
 8004e6e:	2200      	movs	r2, #0
 8004e70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004e72:	4b04      	ldr	r3, [pc, #16]	@ (8004e84 <SysTick_Config+0x40>)
 8004e74:	2207      	movs	r2, #7
 8004e76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004e78:	2300      	movs	r3, #0
}
 8004e7a:	4618      	mov	r0, r3
 8004e7c:	3708      	adds	r7, #8
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	e000e010 	.word	0xe000e010

08004e88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004e88:	b580      	push	{r7, lr}
 8004e8a:	b082      	sub	sp, #8
 8004e8c:	af00      	add	r7, sp, #0
 8004e8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004e90:	6878      	ldr	r0, [r7, #4]
 8004e92:	f7ff ff29 	bl	8004ce8 <__NVIC_SetPriorityGrouping>
}
 8004e96:	bf00      	nop
 8004e98:	3708      	adds	r7, #8
 8004e9a:	46bd      	mov	sp, r7
 8004e9c:	bd80      	pop	{r7, pc}

08004e9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004e9e:	b580      	push	{r7, lr}
 8004ea0:	b086      	sub	sp, #24
 8004ea2:	af00      	add	r7, sp, #0
 8004ea4:	4603      	mov	r3, r0
 8004ea6:	60b9      	str	r1, [r7, #8]
 8004ea8:	607a      	str	r2, [r7, #4]
 8004eaa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004eac:	2300      	movs	r3, #0
 8004eae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004eb0:	f7ff ff3e 	bl	8004d30 <__NVIC_GetPriorityGrouping>
 8004eb4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004eb6:	687a      	ldr	r2, [r7, #4]
 8004eb8:	68b9      	ldr	r1, [r7, #8]
 8004eba:	6978      	ldr	r0, [r7, #20]
 8004ebc:	f7ff ff8e 	bl	8004ddc <NVIC_EncodePriority>
 8004ec0:	4602      	mov	r2, r0
 8004ec2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004ec6:	4611      	mov	r1, r2
 8004ec8:	4618      	mov	r0, r3
 8004eca:	f7ff ff5d 	bl	8004d88 <__NVIC_SetPriority>
}
 8004ece:	bf00      	nop
 8004ed0:	3718      	adds	r7, #24
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}

08004ed6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004ed6:	b580      	push	{r7, lr}
 8004ed8:	b082      	sub	sp, #8
 8004eda:	af00      	add	r7, sp, #0
 8004edc:	4603      	mov	r3, r0
 8004ede:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004ee0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	f7ff ff31 	bl	8004d4c <__NVIC_EnableIRQ>
}
 8004eea:	bf00      	nop
 8004eec:	3708      	adds	r7, #8
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}

08004ef2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004ef2:	b580      	push	{r7, lr}
 8004ef4:	b082      	sub	sp, #8
 8004ef6:	af00      	add	r7, sp, #0
 8004ef8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004efa:	6878      	ldr	r0, [r7, #4]
 8004efc:	f7ff ffa2 	bl	8004e44 <SysTick_Config>
 8004f00:	4603      	mov	r3, r0
}
 8004f02:	4618      	mov	r0, r3
 8004f04:	3708      	adds	r7, #8
 8004f06:	46bd      	mov	sp, r7
 8004f08:	bd80      	pop	{r7, pc}

08004f0a <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8004f0a:	b580      	push	{r7, lr}
 8004f0c:	b082      	sub	sp, #8
 8004f0e:	af00      	add	r7, sp, #0
 8004f10:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d101      	bne.n	8004f1c <HAL_DAC_Init+0x12>
  {
     return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e014      	b.n	8004f46 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	791b      	ldrb	r3, [r3, #4]
 8004f20:	b2db      	uxtb	r3, r3
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d105      	bne.n	8004f32 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	2200      	movs	r2, #0
 8004f2a:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004f2c:	6878      	ldr	r0, [r7, #4]
 8004f2e:	f7fd fe17 	bl	8002b60 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	2202      	movs	r2, #2
 8004f36:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2200      	movs	r2, #0
 8004f3c:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	2201      	movs	r2, #1
 8004f42:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004f44:	2300      	movs	r3, #0
}
 8004f46:	4618      	mov	r0, r3
 8004f48:	3708      	adds	r7, #8
 8004f4a:	46bd      	mov	sp, r7
 8004f4c:	bd80      	pop	{r7, pc}
	...

08004f50 <HAL_DAC_Start_DMA>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t *pData, uint32_t Length,
                                    uint32_t Alignment)
{
 8004f50:	b580      	push	{r7, lr}
 8004f52:	b086      	sub	sp, #24
 8004f54:	af00      	add	r7, sp, #0
 8004f56:	60f8      	str	r0, [r7, #12]
 8004f58:	60b9      	str	r1, [r7, #8]
 8004f5a:	607a      	str	r2, [r7, #4]
 8004f5c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tmpreg = 0U;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));

  /* Process locked */
  __HAL_LOCK(hdac);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	795b      	ldrb	r3, [r3, #5]
 8004f66:	2b01      	cmp	r3, #1
 8004f68:	d101      	bne.n	8004f6e <HAL_DAC_Start_DMA+0x1e>
 8004f6a:	2302      	movs	r3, #2
 8004f6c:	e0ab      	b.n	80050c6 <HAL_DAC_Start_DMA+0x176>
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	2201      	movs	r2, #1
 8004f72:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	2202      	movs	r2, #2
 8004f78:	711a      	strb	r2, [r3, #4]

  if (Channel == DAC_CHANNEL_1)
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d12f      	bne.n	8004fe0 <HAL_DAC_Start_DMA+0x90>
  {
    /* Set the DMA transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferCpltCallback = DAC_DMAConvCpltCh1;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	4a52      	ldr	r2, [pc, #328]	@ (80050d0 <HAL_DAC_Start_DMA+0x180>)
 8004f86:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel1 */
    hdac->DMA_Handle1->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh1;
 8004f88:	68fb      	ldr	r3, [r7, #12]
 8004f8a:	689b      	ldr	r3, [r3, #8]
 8004f8c:	4a51      	ldr	r2, [pc, #324]	@ (80050d4 <HAL_DAC_Start_DMA+0x184>)
 8004f8e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel1 */
    hdac->DMA_Handle1->XferErrorCallback = DAC_DMAErrorCh1;
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	689b      	ldr	r3, [r3, #8]
 8004f94:	4a50      	ldr	r2, [pc, #320]	@ (80050d8 <HAL_DAC_Start_DMA+0x188>)
 8004f96:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel1 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN1);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004fa6:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 1 */
    switch (Alignment)
 8004fa8:	6a3b      	ldr	r3, [r7, #32]
 8004faa:	2b08      	cmp	r3, #8
 8004fac:	d013      	beq.n	8004fd6 <HAL_DAC_Start_DMA+0x86>
 8004fae:	6a3b      	ldr	r3, [r7, #32]
 8004fb0:	2b08      	cmp	r3, #8
 8004fb2:	d845      	bhi.n	8005040 <HAL_DAC_Start_DMA+0xf0>
 8004fb4:	6a3b      	ldr	r3, [r7, #32]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d003      	beq.n	8004fc2 <HAL_DAC_Start_DMA+0x72>
 8004fba:	6a3b      	ldr	r3, [r7, #32]
 8004fbc:	2b04      	cmp	r3, #4
 8004fbe:	d005      	beq.n	8004fcc <HAL_DAC_Start_DMA+0x7c>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R1 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
        break;
      default:
        break;
 8004fc0:	e03e      	b.n	8005040 <HAL_DAC_Start_DMA+0xf0>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R1;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	3308      	adds	r3, #8
 8004fc8:	613b      	str	r3, [r7, #16]
        break;
 8004fca:	e03c      	b.n	8005046 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L1;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	330c      	adds	r3, #12
 8004fd2:	613b      	str	r3, [r7, #16]
        break;
 8004fd4:	e037      	b.n	8005046 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R1;
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	3310      	adds	r3, #16
 8004fdc:	613b      	str	r3, [r7, #16]
        break;
 8004fde:	e032      	b.n	8005046 <HAL_DAC_Start_DMA+0xf6>
    }
  }
  else
  {
    /* Set the DMA transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferCpltCallback = DAC_DMAConvCpltCh2;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	68db      	ldr	r3, [r3, #12]
 8004fe4:	4a3d      	ldr	r2, [pc, #244]	@ (80050dc <HAL_DAC_Start_DMA+0x18c>)
 8004fe6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the DMA half transfer complete callback for channel2 */
    hdac->DMA_Handle2->XferHalfCpltCallback = DAC_DMAHalfConvCpltCh2;
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	4a3c      	ldr	r2, [pc, #240]	@ (80050e0 <HAL_DAC_Start_DMA+0x190>)
 8004fee:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback for channel2 */
    hdac->DMA_Handle2->XferErrorCallback = DAC_DMAErrorCh2;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	68db      	ldr	r3, [r3, #12]
 8004ff4:	4a3b      	ldr	r2, [pc, #236]	@ (80050e4 <HAL_DAC_Start_DMA+0x194>)
 8004ff6:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Enable the selected DAC channel2 DMA request */
    SET_BIT(hdac->Instance->CR, DAC_CR_DMAEN2);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f042 5280 	orr.w	r2, r2, #268435456	@ 0x10000000
 8005006:	601a      	str	r2, [r3, #0]

    /* Case of use of channel 2 */
    switch (Alignment)
 8005008:	6a3b      	ldr	r3, [r7, #32]
 800500a:	2b08      	cmp	r3, #8
 800500c:	d013      	beq.n	8005036 <HAL_DAC_Start_DMA+0xe6>
 800500e:	6a3b      	ldr	r3, [r7, #32]
 8005010:	2b08      	cmp	r3, #8
 8005012:	d817      	bhi.n	8005044 <HAL_DAC_Start_DMA+0xf4>
 8005014:	6a3b      	ldr	r3, [r7, #32]
 8005016:	2b00      	cmp	r3, #0
 8005018:	d003      	beq.n	8005022 <HAL_DAC_Start_DMA+0xd2>
 800501a:	6a3b      	ldr	r3, [r7, #32]
 800501c:	2b04      	cmp	r3, #4
 800501e:	d005      	beq.n	800502c <HAL_DAC_Start_DMA+0xdc>
      case DAC_ALIGN_8B_R:
        /* Get DHR8R2 address */
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
        break;
      default:
        break;
 8005020:	e010      	b.n	8005044 <HAL_DAC_Start_DMA+0xf4>
        tmpreg = (uint32_t)&hdac->Instance->DHR12R2;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	3314      	adds	r3, #20
 8005028:	613b      	str	r3, [r7, #16]
        break;
 800502a:	e00c      	b.n	8005046 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR12L2;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	3318      	adds	r3, #24
 8005032:	613b      	str	r3, [r7, #16]
        break;
 8005034:	e007      	b.n	8005046 <HAL_DAC_Start_DMA+0xf6>
        tmpreg = (uint32_t)&hdac->Instance->DHR8R2;
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	331c      	adds	r3, #28
 800503c:	613b      	str	r3, [r7, #16]
        break;
 800503e:	e002      	b.n	8005046 <HAL_DAC_Start_DMA+0xf6>
        break;
 8005040:	bf00      	nop
 8005042:	e000      	b.n	8005046 <HAL_DAC_Start_DMA+0xf6>
        break;
 8005044:	bf00      	nop
    }
  }

  /* Enable the DMA channel */
  if (Channel == DAC_CHANNEL_1)
 8005046:	68bb      	ldr	r3, [r7, #8]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d111      	bne.n	8005070 <HAL_DAC_Start_DMA+0x120>
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR1);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	681a      	ldr	r2, [r3, #0]
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800505a:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle1, (uint32_t)pData, tmpreg, Length);
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	6898      	ldr	r0, [r3, #8]
 8005060:	6879      	ldr	r1, [r7, #4]
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	693a      	ldr	r2, [r7, #16]
 8005066:	f000 fb0d 	bl	8005684 <HAL_DMA_Start_IT>
 800506a:	4603      	mov	r3, r0
 800506c:	75fb      	strb	r3, [r7, #23]
 800506e:	e010      	b.n	8005092 <HAL_DAC_Start_DMA+0x142>
  }
  else
  {
    /* Enable the DAC DMA underrun interrupt */
    __HAL_DAC_ENABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	681a      	ldr	r2, [r3, #0]
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	f042 5200 	orr.w	r2, r2, #536870912	@ 0x20000000
 800507e:	601a      	str	r2, [r3, #0]

    /* Enable the DMA channel */
    status = HAL_DMA_Start_IT(hdac->DMA_Handle2, (uint32_t)pData, tmpreg, Length);
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	68d8      	ldr	r0, [r3, #12]
 8005084:	6879      	ldr	r1, [r7, #4]
 8005086:	683b      	ldr	r3, [r7, #0]
 8005088:	693a      	ldr	r2, [r7, #16]
 800508a:	f000 fafb 	bl	8005684 <HAL_DMA_Start_IT>
 800508e:	4603      	mov	r3, r0
 8005090:	75fb      	strb	r3, [r7, #23]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hdac);
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	2200      	movs	r2, #0
 8005096:	715a      	strb	r2, [r3, #5]

  if (status == HAL_OK)
 8005098:	7dfb      	ldrb	r3, [r7, #23]
 800509a:	2b00      	cmp	r3, #0
 800509c:	d10c      	bne.n	80050b8 <HAL_DAC_Start_DMA+0x168>
  {
    /* Enable the Peripheral */
    __HAL_DAC_ENABLE(hdac, Channel);
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	6819      	ldr	r1, [r3, #0]
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	f003 0310 	and.w	r3, r3, #16
 80050aa:	2201      	movs	r2, #1
 80050ac:	409a      	lsls	r2, r3
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	430a      	orrs	r2, r1
 80050b4:	601a      	str	r2, [r3, #0]
 80050b6:	e005      	b.n	80050c4 <HAL_DAC_Start_DMA+0x174>
  }
  else
  {
    hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	691b      	ldr	r3, [r3, #16]
 80050bc:	f043 0204 	orr.w	r2, r3, #4
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	611a      	str	r2, [r3, #16]
  }

  /* Return function status */
  return status;
 80050c4:	7dfb      	ldrb	r3, [r7, #23]
}
 80050c6:	4618      	mov	r0, r3
 80050c8:	3718      	adds	r7, #24
 80050ca:	46bd      	mov	sp, r7
 80050cc:	bd80      	pop	{r7, pc}
 80050ce:	bf00      	nop
 80050d0:	08005421 	.word	0x08005421
 80050d4:	08005443 	.word	0x08005443
 80050d8:	0800545f 	.word	0x0800545f
 80050dc:	080054c9 	.word	0x080054c9
 80050e0:	080054eb 	.word	0x080054eb
 80050e4:	08005507 	.word	0x08005507

080050e8 <HAL_DAC_Stop_DMA>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Stop_DMA(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b082      	sub	sp, #8
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
 80050f0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Disable the selected DAC channel DMA request */
  hdac->Instance->CR &= ~(DAC_CR_DMAEN1 << (Channel & 0x10UL));
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	6819      	ldr	r1, [r3, #0]
 80050f8:	683b      	ldr	r3, [r7, #0]
 80050fa:	f003 0310 	and.w	r3, r3, #16
 80050fe:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005102:	fa02 f303 	lsl.w	r3, r2, r3
 8005106:	43da      	mvns	r2, r3
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	400a      	ands	r2, r1
 800510e:	601a      	str	r2, [r3, #0]

  /* Disable the Peripheral */
  __HAL_DAC_DISABLE(hdac, Channel);
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	6819      	ldr	r1, [r3, #0]
 8005116:	683b      	ldr	r3, [r7, #0]
 8005118:	f003 0310 	and.w	r3, r3, #16
 800511c:	2201      	movs	r2, #1
 800511e:	fa02 f303 	lsl.w	r3, r2, r3
 8005122:	43da      	mvns	r2, r3
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	400a      	ands	r2, r1
 800512a:	601a      	str	r2, [r3, #0]
#if defined (STM32L431xx) || defined (STM32L432xx) || defined (STM32L433xx) || defined (STM32L442xx) || defined (STM32L443xx) || \
    defined (STM32L471xx) || defined (STM32L475xx) || defined (STM32L476xx) || defined (STM32L485xx) || defined (STM32L486xx) || defined (STM32L496xx) || defined (STM32L4A6xx) || \
    defined (STM32L4P5xx) || defined (STM32L4Q5xx) || \
    defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  /* Channel1 is used */
  if (Channel == DAC_CHANNEL_1)
 800512c:	683b      	ldr	r3, [r7, #0]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d10d      	bne.n	800514e <HAL_DAC_Stop_DMA+0x66>
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle1);
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	689b      	ldr	r3, [r3, #8]
 8005136:	4618      	mov	r0, r3
 8005138:	f000 fb1f 	bl	800577a <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	681a      	ldr	r2, [r3, #0]
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800514a:	601a      	str	r2, [r3, #0]
 800514c:	e00c      	b.n	8005168 <HAL_DAC_Stop_DMA+0x80>
  }
  else /* Channel2 is used for */
  {
    /* Disable the DMA channel */
    (void)HAL_DMA_Abort(hdac->DMA_Handle2);
 800514e:	687b      	ldr	r3, [r7, #4]
 8005150:	68db      	ldr	r3, [r3, #12]
 8005152:	4618      	mov	r0, r3
 8005154:	f000 fb11 	bl	800577a <HAL_DMA_Abort>

    /* Disable the DAC DMA underrun interrupt */
    __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR2);
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	681b      	ldr	r3, [r3, #0]
 800515c:	681a      	ldr	r2, [r3, #0]
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f022 5200 	bic.w	r2, r2, #536870912	@ 0x20000000
 8005166:	601a      	str	r2, [r3, #0]
  /* Disable the DAC DMA underrun interrupt */
  __HAL_DAC_DISABLE_IT(hdac, DAC_IT_DMAUDR1);
#endif /* STM32L451xx STM32L452xx STM32L462xx */

  /* Return function status */
  return HAL_OK;
 8005168:	2300      	movs	r3, #0
}
 800516a:	4618      	mov	r0, r3
 800516c:	3708      	adds	r7, #8
 800516e:	46bd      	mov	sp, r7
 8005170:	bd80      	pop	{r7, pc}

08005172 <HAL_DAC_ErrorCallbackCh1>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DAC_ErrorCallbackCh1(DAC_HandleTypeDef *hdac)
{
 8005172:	b480      	push	{r7}
 8005174:	b083      	sub	sp, #12
 8005176:	af00      	add	r7, sp, #0
 8005178:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DAC_ErrorCallbackCh1 could be implemented in the user file
   */
}
 800517a:	bf00      	nop
 800517c:	370c      	adds	r7, #12
 800517e:	46bd      	mov	sp, r7
 8005180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005184:	4770      	bx	lr
	...

08005188 <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected (Whenever present)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005188:	b580      	push	{r7, lr}
 800518a:	b088      	sub	sp, #32
 800518c:	af00      	add	r7, sp, #0
 800518e:	60f8      	str	r0, [r7, #12]
 8005190:	60b9      	str	r1, [r7, #8]
 8005192:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8005194:	2300      	movs	r3, #0
 8005196:	61bb      	str	r3, [r7, #24]
    assert_param(IS_DAC_REFRESHTIME(sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime));
  }
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	795b      	ldrb	r3, [r3, #5]
 800519c:	2b01      	cmp	r3, #1
 800519e:	d101      	bne.n	80051a4 <HAL_DAC_ConfigChannel+0x1c>
 80051a0:	2302      	movs	r3, #2
 80051a2:	e137      	b.n	8005414 <HAL_DAC_ConfigChannel+0x28c>
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	2201      	movs	r2, #1
 80051a8:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	2202      	movs	r2, #2
 80051ae:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 80051b0:	68bb      	ldr	r3, [r7, #8]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	2b04      	cmp	r3, #4
 80051b6:	f040 8081 	bne.w	80052bc <HAL_DAC_ConfigChannel+0x134>
  /* Sample on old configuration */
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 80051ba:	f7fe f999 	bl	80034f0 <HAL_GetTick>
 80051be:	61b8      	str	r0, [r7, #24]

    if (Channel == DAC_CHANNEL_1)
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d140      	bne.n	8005248 <HAL_DAC_ConfigChannel+0xc0>
    {

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80051c6:	e018      	b.n	80051fa <HAL_DAC_ConfigChannel+0x72>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80051c8:	f7fe f992 	bl	80034f0 <HAL_GetTick>
 80051cc:	4602      	mov	r2, r0
 80051ce:	69bb      	ldr	r3, [r7, #24]
 80051d0:	1ad3      	subs	r3, r2, r3
 80051d2:	2b01      	cmp	r3, #1
 80051d4:	d911      	bls.n	80051fa <HAL_DAC_ConfigChannel+0x72>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80051dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d00a      	beq.n	80051fa <HAL_DAC_ConfigChannel+0x72>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	691b      	ldr	r3, [r3, #16]
 80051e8:	f043 0208 	orr.w	r2, r3, #8
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	2203      	movs	r2, #3
 80051f4:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 80051f6:	2303      	movs	r3, #3
 80051f8:	e10c      	b.n	8005414 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005200:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005204:	2b00      	cmp	r3, #0
 8005206:	d1df      	bne.n	80051c8 <HAL_DAC_ConfigChannel+0x40>
          }
        }
      }
      HAL_Delay(1);
 8005208:	2001      	movs	r0, #1
 800520a:	f7fe f97d 	bl	8003508 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	68ba      	ldr	r2, [r7, #8]
 8005214:	69d2      	ldr	r2, [r2, #28]
 8005216:	641a      	str	r2, [r3, #64]	@ 0x40
 8005218:	e023      	b.n	8005262 <HAL_DAC_ConfigChannel+0xda>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 800521a:	f7fe f969 	bl	80034f0 <HAL_GetTick>
 800521e:	4602      	mov	r2, r0
 8005220:	69bb      	ldr	r3, [r7, #24]
 8005222:	1ad3      	subs	r3, r2, r3
 8005224:	2b01      	cmp	r3, #1
 8005226:	d90f      	bls.n	8005248 <HAL_DAC_ConfigChannel+0xc0>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	681b      	ldr	r3, [r3, #0]
 800522c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800522e:	2b00      	cmp	r3, #0
 8005230:	da0a      	bge.n	8005248 <HAL_DAC_ConfigChannel+0xc0>
          {
            /* Update error code */
            SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	691b      	ldr	r3, [r3, #16]
 8005236:	f043 0208 	orr.w	r2, r3, #8
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	611a      	str	r2, [r3, #16]

            /* Change the DMA state */
            hdac->State = HAL_DAC_STATE_TIMEOUT;
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	2203      	movs	r2, #3
 8005242:	711a      	strb	r2, [r3, #4]

            return HAL_TIMEOUT;
 8005244:	2303      	movs	r3, #3
 8005246:	e0e5      	b.n	8005414 <HAL_DAC_ConfigChannel+0x28c>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800524e:	2b00      	cmp	r3, #0
 8005250:	dbe3      	blt.n	800521a <HAL_DAC_ConfigChannel+0x92>
          }
        }
      }
      HAL_Delay(1U);
 8005252:	2001      	movs	r0, #1
 8005254:	f7fe f958 	bl	8003508 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68ba      	ldr	r2, [r7, #8]
 800525e:	69d2      	ldr	r2, [r2, #28]
 8005260:	645a      	str	r2, [r3, #68]	@ 0x44
    }
#endif /* STM32L451xx STM32L452xx STM32L462xx */

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	f003 0310 	and.w	r3, r3, #16
 800526e:	f240 31ff 	movw	r1, #1023	@ 0x3ff
 8005272:	fa01 f303 	lsl.w	r3, r1, r3
 8005276:	43db      	mvns	r3, r3
 8005278:	ea02 0103 	and.w	r1, r2, r3
 800527c:	68bb      	ldr	r3, [r7, #8]
 800527e:	6a1a      	ldr	r2, [r3, #32]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	f003 0310 	and.w	r3, r3, #16
 8005286:	409a      	lsls	r2, r3
 8005288:	68fb      	ldr	r3, [r7, #12]
 800528a:	681b      	ldr	r3, [r3, #0]
 800528c:	430a      	orrs	r2, r1
 800528e:	649a      	str	r2, [r3, #72]	@ 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	f003 0310 	and.w	r3, r3, #16
 800529c:	21ff      	movs	r1, #255	@ 0xff
 800529e:	fa01 f303 	lsl.w	r3, r1, r3
 80052a2:	43db      	mvns	r3, r3
 80052a4:	ea02 0103 	and.w	r1, r2, r3
 80052a8:	68bb      	ldr	r3, [r7, #8]
 80052aa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80052ac:	687b      	ldr	r3, [r7, #4]
 80052ae:	f003 0310 	and.w	r3, r3, #16
 80052b2:	409a      	lsls	r2, r3
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	430a      	orrs	r2, r1
 80052ba:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 80052bc:	68bb      	ldr	r3, [r7, #8]
 80052be:	695b      	ldr	r3, [r3, #20]
 80052c0:	2b01      	cmp	r3, #1
 80052c2:	d11d      	bne.n	8005300 <HAL_DAC_ConfigChannel+0x178>
  /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80052ca:	61fb      	str	r3, [r7, #28]
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	f003 0310 	and.w	r3, r3, #16
 80052d2:	221f      	movs	r2, #31
 80052d4:	fa02 f303 	lsl.w	r3, r2, r3
 80052d8:	43db      	mvns	r3, r3
 80052da:	69fa      	ldr	r2, [r7, #28]
 80052dc:	4013      	ands	r3, r2
 80052de:	61fb      	str	r3, [r7, #28]
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 80052e0:	68bb      	ldr	r3, [r7, #8]
 80052e2:	699b      	ldr	r3, [r3, #24]
 80052e4:	617b      	str	r3, [r7, #20]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f003 0310 	and.w	r3, r3, #16
 80052ec:	697a      	ldr	r2, [r7, #20]
 80052ee:	fa02 f303 	lsl.w	r3, r2, r3
 80052f2:	69fa      	ldr	r2, [r7, #28]
 80052f4:	4313      	orrs	r3, r2
 80052f6:	61fb      	str	r3, [r7, #28]
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	69fa      	ldr	r2, [r7, #28]
 80052fe:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005306:	61fb      	str	r3, [r7, #28]
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	f003 0310 	and.w	r3, r3, #16
 800530e:	2207      	movs	r2, #7
 8005310:	fa02 f303 	lsl.w	r3, r2, r3
 8005314:	43db      	mvns	r3, r3
 8005316:	69fa      	ldr	r2, [r7, #28]
 8005318:	4013      	ands	r3, r2
 800531a:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | sConfig->DAC_ConnectOnChipPeripheral);
 800531c:	68bb      	ldr	r3, [r7, #8]
 800531e:	685a      	ldr	r2, [r3, #4]
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	68db      	ldr	r3, [r3, #12]
 8005324:	431a      	orrs	r2, r3
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	691b      	ldr	r3, [r3, #16]
 800532a:	4313      	orrs	r3, r2
 800532c:	617b      	str	r3, [r7, #20]
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	f003 0310 	and.w	r3, r3, #16
 8005334:	697a      	ldr	r2, [r7, #20]
 8005336:	fa02 f303 	lsl.w	r3, r2, r3
 800533a:	69fa      	ldr	r2, [r7, #28]
 800533c:	4313      	orrs	r3, r2
 800533e:	61fb      	str	r3, [r7, #28]
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	69fa      	ldr	r2, [r7, #28]
 8005346:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	6819      	ldr	r1, [r3, #0]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	f003 0310 	and.w	r3, r3, #16
 8005354:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005358:	fa02 f303 	lsl.w	r3, r2, r3
 800535c:	43da      	mvns	r2, r3
 800535e:	68fb      	ldr	r3, [r7, #12]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	400a      	ands	r2, r1
 8005364:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	61fb      	str	r3, [r7, #28]
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	f003 0310 	and.w	r3, r3, #16
 8005374:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8005378:	fa02 f303 	lsl.w	r3, r2, r3
 800537c:	43db      	mvns	r3, r3
 800537e:	69fa      	ldr	r2, [r7, #28]
 8005380:	4013      	ands	r3, r2
 8005382:	61fb      	str	r3, [r7, #28]
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8005384:	68bb      	ldr	r3, [r7, #8]
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	f003 0310 	and.w	r3, r3, #16
 8005390:	697a      	ldr	r2, [r7, #20]
 8005392:	fa02 f303 	lsl.w	r3, r2, r3
 8005396:	69fa      	ldr	r2, [r7, #28]
 8005398:	4313      	orrs	r3, r2
 800539a:	61fb      	str	r3, [r7, #28]
#if defined (STM32L4P5xx) || defined (STM32L4Q5xx) || defined (STM32L4R5xx) || defined (STM32L4R7xx) || defined (STM32L4R9xx) || defined (STM32L4S5xx) || defined (STM32L4S7xx) || defined(STM32L4S9xx)
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ == sConfig->DAC_HighFrequency)
 800539c:	68bb      	ldr	r3, [r7, #8]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80053a4:	d104      	bne.n	80053b0 <HAL_DAC_ConfigChannel+0x228>
  {
    tmpreg1 |= DAC_CR_HFSEL;
 80053a6:	69fb      	ldr	r3, [r7, #28]
 80053a8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80053ac:	61fb      	str	r3, [r7, #28]
 80053ae:	e018      	b.n	80053e2 <HAL_DAC_ConfigChannel+0x25a>
  }
  else
  {
    if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE == sConfig->DAC_HighFrequency)
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d104      	bne.n	80053c2 <HAL_DAC_ConfigChannel+0x23a>
    {
      tmpreg1 &= ~(DAC_CR_HFSEL);
 80053b8:	69fb      	ldr	r3, [r7, #28]
 80053ba:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80053be:	61fb      	str	r3, [r7, #28]
 80053c0:	e00f      	b.n	80053e2 <HAL_DAC_ConfigChannel+0x25a>
    }
    else /* Automatic selection */
    {
      hclkfreq = HAL_RCC_GetHCLKFreq();
 80053c2:	f001 fc7f 	bl	8006cc4 <HAL_RCC_GetHCLKFreq>
 80053c6:	6138      	str	r0, [r7, #16]
      if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 80053c8:	693b      	ldr	r3, [r7, #16]
 80053ca:	4a14      	ldr	r2, [pc, #80]	@ (800541c <HAL_DAC_ConfigChannel+0x294>)
 80053cc:	4293      	cmp	r3, r2
 80053ce:	d904      	bls.n	80053da <HAL_DAC_ConfigChannel+0x252>
      {
        /* High frequency enable when HCLK frequency higher than 80   */
         tmpreg1 |= DAC_CR_HFSEL;
 80053d0:	69fb      	ldr	r3, [r7, #28]
 80053d2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80053d6:	61fb      	str	r3, [r7, #28]
 80053d8:	e003      	b.n	80053e2 <HAL_DAC_ConfigChannel+0x25a>
      }
      else
      {
        /* High frequency disable when HCLK frequency higher than 80  */
        tmpreg1 &= ~(DAC_CR_HFSEL);
 80053da:	69fb      	ldr	r3, [r7, #28]
 80053dc:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80053e0:	61fb      	str	r3, [r7, #28]
  }

#endif /* STM32L4P5xx STM32L4Q5xx STM32L4R5xx STM32L4R7xx STM32L4R9xx STM32L4S5xx STM32L4S7xx STM32L4S9xx */

  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	69fa      	ldr	r2, [r7, #28]
 80053e8:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	6819      	ldr	r1, [r3, #0]
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	f003 0310 	and.w	r3, r3, #16
 80053f6:	22c0      	movs	r2, #192	@ 0xc0
 80053f8:	fa02 f303 	lsl.w	r3, r2, r3
 80053fc:	43da      	mvns	r2, r3
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	681b      	ldr	r3, [r3, #0]
 8005402:	400a      	ands	r2, r1
 8005404:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	2201      	movs	r2, #1
 800540a:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800540c:	68fb      	ldr	r3, [r7, #12]
 800540e:	2200      	movs	r2, #0
 8005410:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8005412:	2300      	movs	r3, #0
}
 8005414:	4618      	mov	r0, r3
 8005416:	3720      	adds	r7, #32
 8005418:	46bd      	mov	sp, r7
 800541a:	bd80      	pop	{r7, pc}
 800541c:	04c4b400 	.word	0x04c4b400

08005420 <DAC_DMAConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8005420:	b580      	push	{r7, lr}
 8005422:	b084      	sub	sp, #16
 8005424:	af00      	add	r7, sp, #0
 8005426:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800542c:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvCpltCallbackCh1(hdac);
 800542e:	68f8      	ldr	r0, [r7, #12]
 8005430:	f7fd f8ea 	bl	8002608 <HAL_DAC_ConvCpltCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	2201      	movs	r2, #1
 8005438:	711a      	strb	r2, [r3, #4]
}
 800543a:	bf00      	nop
 800543c:	3710      	adds	r7, #16
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}

08005442 <DAC_DMAHalfConvCpltCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh1(DMA_HandleTypeDef *hdma)
{
 8005442:	b580      	push	{r7, lr}
 8005444:	b084      	sub	sp, #16
 8005446:	af00      	add	r7, sp, #0
 8005448:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800544e:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh1(hdac);
#else
  HAL_DAC_ConvHalfCpltCallbackCh1(hdac);
 8005450:	68f8      	ldr	r0, [r7, #12]
 8005452:	f7fd f8b1 	bl	80025b8 <HAL_DAC_ConvHalfCpltCallbackCh1>
#endif  /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 8005456:	bf00      	nop
 8005458:	3710      	adds	r7, #16
 800545a:	46bd      	mov	sp, r7
 800545c:	bd80      	pop	{r7, pc}

0800545e <DAC_DMAErrorCh1>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh1(DMA_HandleTypeDef *hdma)
{
 800545e:	b580      	push	{r7, lr}
 8005460:	b084      	sub	sp, #16
 8005462:	af00      	add	r7, sp, #0
 8005464:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800546a:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	691b      	ldr	r3, [r3, #16]
 8005470:	f043 0204 	orr.w	r2, r3, #4
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh1(hdac);
#else
  HAL_DAC_ErrorCallbackCh1(hdac);
 8005478:	68f8      	ldr	r0, [r7, #12]
 800547a:	f7ff fe7a 	bl	8005172 <HAL_DAC_ErrorCallbackCh1>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	2201      	movs	r2, #1
 8005482:	711a      	strb	r2, [r3, #4]
}
 8005484:	bf00      	nop
 8005486:	3710      	adds	r7, #16
 8005488:	46bd      	mov	sp, r7
 800548a:	bd80      	pop	{r7, pc}

0800548c <HAL_DACEx_ConvCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 800548c:	b480      	push	{r7}
 800548e:	b083      	sub	sp, #12
 8005490:	af00      	add	r7, sp, #0
 8005492:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvCpltCallbackCh2 could be implemented in the user file
   */
}
 8005494:	bf00      	nop
 8005496:	370c      	adds	r7, #12
 8005498:	46bd      	mov	sp, r7
 800549a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549e:	4770      	bx	lr

080054a0 <HAL_DACEx_ConvHalfCpltCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ConvHalfCpltCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80054a0:	b480      	push	{r7}
 80054a2:	b083      	sub	sp, #12
 80054a4:	af00      	add	r7, sp, #0
 80054a6:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ConvHalfCpltCallbackCh2 could be implemented in the user file
   */
}
 80054a8:	bf00      	nop
 80054aa:	370c      	adds	r7, #12
 80054ac:	46bd      	mov	sp, r7
 80054ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b2:	4770      	bx	lr

080054b4 <HAL_DACEx_ErrorCallbackCh2>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval None
  */
__weak void HAL_DACEx_ErrorCallbackCh2(DAC_HandleTypeDef *hdac)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b083      	sub	sp, #12
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  UNUSED(hdac);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_DACEx_ErrorCallbackCh2 could be implemented in the user file
   */
}
 80054bc:	bf00      	nop
 80054be:	370c      	adds	r7, #12
 80054c0:	46bd      	mov	sp, r7
 80054c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c6:	4770      	bx	lr

080054c8 <DAC_DMAConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80054c8:	b580      	push	{r7, lr}
 80054ca:	b084      	sub	sp, #16
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054d4:	60fb      	str	r3, [r7, #12]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvCpltCallbackCh2(hdac);
 80054d6:	68f8      	ldr	r0, [r7, #12]
 80054d8:	f7ff ffd8 	bl	800548c <HAL_DACEx_ConvCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 80054dc:	68fb      	ldr	r3, [r7, #12]
 80054de:	2201      	movs	r2, #1
 80054e0:	711a      	strb	r2, [r3, #4]
}
 80054e2:	bf00      	nop
 80054e4:	3710      	adds	r7, #16
 80054e6:	46bd      	mov	sp, r7
 80054e8:	bd80      	pop	{r7, pc}

080054ea <DAC_DMAHalfConvCpltCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAHalfConvCpltCh2(DMA_HandleTypeDef *hdma)
{
 80054ea:	b580      	push	{r7, lr}
 80054ec:	b084      	sub	sp, #16
 80054ee:	af00      	add	r7, sp, #0
 80054f0:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80054f6:	60fb      	str	r3, [r7, #12]
  /* Conversion complete callback */
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ConvHalfCpltCallbackCh2(hdac);
#else
  HAL_DACEx_ConvHalfCpltCallbackCh2(hdac);
 80054f8:	68f8      	ldr	r0, [r7, #12]
 80054fa:	f7ff ffd1 	bl	80054a0 <HAL_DACEx_ConvHalfCpltCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
}
 80054fe:	bf00      	nop
 8005500:	3710      	adds	r7, #16
 8005502:	46bd      	mov	sp, r7
 8005504:	bd80      	pop	{r7, pc}

08005506 <DAC_DMAErrorCh2>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
void DAC_DMAErrorCh2(DMA_HandleTypeDef *hdma)
{
 8005506:	b580      	push	{r7, lr}
 8005508:	b084      	sub	sp, #16
 800550a:	af00      	add	r7, sp, #0
 800550c:	6078      	str	r0, [r7, #4]
  DAC_HandleTypeDef *hdac = (DAC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005512:	60fb      	str	r3, [r7, #12]

  /* Set DAC error code to DMA error */
  hdac->ErrorCode |= HAL_DAC_ERROR_DMA;
 8005514:	68fb      	ldr	r3, [r7, #12]
 8005516:	691b      	ldr	r3, [r3, #16]
 8005518:	f043 0204 	orr.w	r2, r3, #4
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	611a      	str	r2, [r3, #16]

#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
  hdac->ErrorCallbackCh2(hdac);
#else
  HAL_DACEx_ErrorCallbackCh2(hdac);
 8005520:	68f8      	ldr	r0, [r7, #12]
 8005522:	f7ff ffc7 	bl	80054b4 <HAL_DACEx_ErrorCallbackCh2>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

  hdac->State = HAL_DAC_STATE_READY;
 8005526:	68fb      	ldr	r3, [r7, #12]
 8005528:	2201      	movs	r2, #1
 800552a:	711a      	strb	r2, [r3, #4]
}
 800552c:	bf00      	nop
 800552e:	3710      	adds	r7, #16
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}

08005534 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8005534:	b580      	push	{r7, lr}
 8005536:	b084      	sub	sp, #16
 8005538:	af00      	add	r7, sp, #0
 800553a:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d101      	bne.n	8005546 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8005542:	2301      	movs	r3, #1
 8005544:	e08d      	b.n	8005662 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	461a      	mov	r2, r3
 800554c:	4b47      	ldr	r3, [pc, #284]	@ (800566c <HAL_DMA_Init+0x138>)
 800554e:	429a      	cmp	r2, r3
 8005550:	d80f      	bhi.n	8005572 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	461a      	mov	r2, r3
 8005558:	4b45      	ldr	r3, [pc, #276]	@ (8005670 <HAL_DMA_Init+0x13c>)
 800555a:	4413      	add	r3, r2
 800555c:	4a45      	ldr	r2, [pc, #276]	@ (8005674 <HAL_DMA_Init+0x140>)
 800555e:	fba2 2303 	umull	r2, r3, r2, r3
 8005562:	091b      	lsrs	r3, r3, #4
 8005564:	009a      	lsls	r2, r3, #2
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	4a42      	ldr	r2, [pc, #264]	@ (8005678 <HAL_DMA_Init+0x144>)
 800556e:	641a      	str	r2, [r3, #64]	@ 0x40
 8005570:	e00e      	b.n	8005590 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	461a      	mov	r2, r3
 8005578:	4b40      	ldr	r3, [pc, #256]	@ (800567c <HAL_DMA_Init+0x148>)
 800557a:	4413      	add	r3, r2
 800557c:	4a3d      	ldr	r2, [pc, #244]	@ (8005674 <HAL_DMA_Init+0x140>)
 800557e:	fba2 2303 	umull	r2, r3, r2, r3
 8005582:	091b      	lsrs	r3, r3, #4
 8005584:	009a      	lsls	r2, r3, #2
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	4a3c      	ldr	r2, [pc, #240]	@ (8005680 <HAL_DMA_Init+0x14c>)
 800558e:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2202      	movs	r2, #2
 8005594:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80055a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80055aa:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80055b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	691b      	ldr	r3, [r3, #16]
 80055ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80055c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	699b      	ldr	r3, [r3, #24]
 80055c6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80055cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	6a1b      	ldr	r3, [r3, #32]
 80055d2:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80055d4:	68fa      	ldr	r2, [r7, #12]
 80055d6:	4313      	orrs	r3, r2
 80055d8:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	681b      	ldr	r3, [r3, #0]
 80055de:	68fa      	ldr	r2, [r7, #12]
 80055e0:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f000 fa7e 	bl	8005ae4 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	689b      	ldr	r3, [r3, #8]
 80055ec:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80055f0:	d102      	bne.n	80055f8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	2200      	movs	r2, #0
 80055f6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	685a      	ldr	r2, [r3, #4]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005600:	b2d2      	uxtb	r2, r2
 8005602:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005608:	687a      	ldr	r2, [r7, #4]
 800560a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800560c:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d010      	beq.n	8005638 <HAL_DMA_Init+0x104>
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	685b      	ldr	r3, [r3, #4]
 800561a:	2b04      	cmp	r3, #4
 800561c:	d80c      	bhi.n	8005638 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800561e:	6878      	ldr	r0, [r7, #4]
 8005620:	f000 fa9e 	bl	8005b60 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005628:	2200      	movs	r2, #0
 800562a:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005630:	687a      	ldr	r2, [r7, #4]
 8005632:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005634:	605a      	str	r2, [r3, #4]
 8005636:	e008      	b.n	800564a <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2200      	movs	r2, #0
 800563c:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	2200      	movs	r2, #0
 8005642:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2200      	movs	r2, #0
 8005648:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	2200      	movs	r2, #0
 800564e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2200      	movs	r2, #0
 800565c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8005660:	2300      	movs	r3, #0
}
 8005662:	4618      	mov	r0, r3
 8005664:	3710      	adds	r7, #16
 8005666:	46bd      	mov	sp, r7
 8005668:	bd80      	pop	{r7, pc}
 800566a:	bf00      	nop
 800566c:	40020407 	.word	0x40020407
 8005670:	bffdfff8 	.word	0xbffdfff8
 8005674:	cccccccd 	.word	0xcccccccd
 8005678:	40020000 	.word	0x40020000
 800567c:	bffdfbf8 	.word	0xbffdfbf8
 8005680:	40020400 	.word	0x40020400

08005684 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005684:	b580      	push	{r7, lr}
 8005686:	b086      	sub	sp, #24
 8005688:	af00      	add	r7, sp, #0
 800568a:	60f8      	str	r0, [r7, #12]
 800568c:	60b9      	str	r1, [r7, #8]
 800568e:	607a      	str	r2, [r7, #4]
 8005690:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005692:	2300      	movs	r3, #0
 8005694:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005696:	68fb      	ldr	r3, [r7, #12]
 8005698:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 800569c:	2b01      	cmp	r3, #1
 800569e:	d101      	bne.n	80056a4 <HAL_DMA_Start_IT+0x20>
 80056a0:	2302      	movs	r3, #2
 80056a2:	e066      	b.n	8005772 <HAL_DMA_Start_IT+0xee>
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2201      	movs	r2, #1
 80056a8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80056b2:	b2db      	uxtb	r3, r3
 80056b4:	2b01      	cmp	r3, #1
 80056b6:	d155      	bne.n	8005764 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	2202      	movs	r2, #2
 80056bc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2200      	movs	r2, #0
 80056c4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	681a      	ldr	r2, [r3, #0]
 80056cc:	68fb      	ldr	r3, [r7, #12]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f022 0201 	bic.w	r2, r2, #1
 80056d4:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	687a      	ldr	r2, [r7, #4]
 80056da:	68b9      	ldr	r1, [r7, #8]
 80056dc:	68f8      	ldr	r0, [r7, #12]
 80056de:	f000 f9c2 	bl	8005a66 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d008      	beq.n	80056fc <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80056ea:	68fb      	ldr	r3, [r7, #12]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	681a      	ldr	r2, [r3, #0]
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	f042 020e 	orr.w	r2, r2, #14
 80056f8:	601a      	str	r2, [r3, #0]
 80056fa:	e00f      	b.n	800571c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	681b      	ldr	r3, [r3, #0]
 8005700:	681a      	ldr	r2, [r3, #0]
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f022 0204 	bic.w	r2, r2, #4
 800570a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	681a      	ldr	r2, [r3, #0]
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f042 020a 	orr.w	r2, r2, #10
 800571a:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 800571c:	68fb      	ldr	r3, [r7, #12]
 800571e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005720:	681b      	ldr	r3, [r3, #0]
 8005722:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005726:	2b00      	cmp	r3, #0
 8005728:	d007      	beq.n	800573a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800572e:	681a      	ldr	r2, [r3, #0]
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005734:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005738:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800573e:	2b00      	cmp	r3, #0
 8005740:	d007      	beq.n	8005752 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005742:	68fb      	ldr	r3, [r7, #12]
 8005744:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005746:	681a      	ldr	r2, [r3, #0]
 8005748:	68fb      	ldr	r3, [r7, #12]
 800574a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800574c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005750:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	681a      	ldr	r2, [r3, #0]
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f042 0201 	orr.w	r2, r2, #1
 8005760:	601a      	str	r2, [r3, #0]
 8005762:	e005      	b.n	8005770 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005764:	68fb      	ldr	r3, [r7, #12]
 8005766:	2200      	movs	r2, #0
 8005768:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 800576c:	2302      	movs	r3, #2
 800576e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005770:	7dfb      	ldrb	r3, [r7, #23]
}
 8005772:	4618      	mov	r0, r3
 8005774:	3718      	adds	r7, #24
 8005776:	46bd      	mov	sp, r7
 8005778:	bd80      	pop	{r7, pc}

0800577a <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800577a:	b480      	push	{r7}
 800577c:	b085      	sub	sp, #20
 800577e:	af00      	add	r7, sp, #0
 8005780:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005782:	2300      	movs	r3, #0
 8005784:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 800578c:	b2db      	uxtb	r3, r3
 800578e:	2b02      	cmp	r3, #2
 8005790:	d008      	beq.n	80057a4 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	2204      	movs	r2, #4
 8005796:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2200      	movs	r2, #0
 800579c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80057a0:	2301      	movs	r3, #1
 80057a2:	e040      	b.n	8005826 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	681a      	ldr	r2, [r3, #0]
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f022 020e 	bic.w	r2, r2, #14
 80057b2:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057b8:	681a      	ldr	r2, [r3, #0]
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80057be:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80057c2:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	681a      	ldr	r2, [r3, #0]
 80057ca:	687b      	ldr	r3, [r7, #4]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f022 0201 	bic.w	r2, r2, #1
 80057d2:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057d8:	f003 021c 	and.w	r2, r3, #28
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057e0:	2101      	movs	r1, #1
 80057e2:	fa01 f202 	lsl.w	r2, r1, r2
 80057e6:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057ec:	687a      	ldr	r2, [r7, #4]
 80057ee:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80057f0:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057f6:	2b00      	cmp	r3, #0
 80057f8:	d00c      	beq.n	8005814 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80057fe:	681a      	ldr	r2, [r3, #0]
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005804:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005808:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800580e:	687a      	ldr	r2, [r7, #4]
 8005810:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005812:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	2201      	movs	r2, #1
 8005818:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	2200      	movs	r2, #0
 8005820:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8005824:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8005826:	4618      	mov	r0, r3
 8005828:	3714      	adds	r7, #20
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr

08005832 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005832:	b580      	push	{r7, lr}
 8005834:	b084      	sub	sp, #16
 8005836:	af00      	add	r7, sp, #0
 8005838:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800583a:	2300      	movs	r3, #0
 800583c:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8005844:	b2db      	uxtb	r3, r3
 8005846:	2b02      	cmp	r3, #2
 8005848:	d005      	beq.n	8005856 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	2204      	movs	r2, #4
 800584e:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8005850:	2301      	movs	r3, #1
 8005852:	73fb      	strb	r3, [r7, #15]
 8005854:	e047      	b.n	80058e6 <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	681b      	ldr	r3, [r3, #0]
 800585a:	681a      	ldr	r2, [r3, #0]
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f022 020e 	bic.w	r2, r2, #14
 8005864:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	681b      	ldr	r3, [r3, #0]
 800586a:	681a      	ldr	r2, [r3, #0]
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	681b      	ldr	r3, [r3, #0]
 8005870:	f022 0201 	bic.w	r2, r2, #1
 8005874:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800587a:	681a      	ldr	r2, [r3, #0]
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005880:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8005884:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800588a:	f003 021c 	and.w	r2, r3, #28
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005892:	2101      	movs	r1, #1
 8005894:	fa01 f202 	lsl.w	r2, r1, r2
 8005898:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800589e:	687a      	ldr	r2, [r7, #4]
 80058a0:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80058a2:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058a8:	2b00      	cmp	r3, #0
 80058aa:	d00c      	beq.n	80058c6 <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058b0:	681a      	ldr	r2, [r3, #0]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80058b6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80058ba:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80058c0:	687a      	ldr	r2, [r7, #4]
 80058c2:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80058c4:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	2201      	movs	r2, #1
 80058ca:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2200      	movs	r2, #0
 80058d2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d003      	beq.n	80058e6 <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80058de:	687b      	ldr	r3, [r7, #4]
 80058e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058e2:	6878      	ldr	r0, [r7, #4]
 80058e4:	4798      	blx	r3
    }
  }
  return status;
 80058e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80058e8:	4618      	mov	r0, r3
 80058ea:	3710      	adds	r7, #16
 80058ec:	46bd      	mov	sp, r7
 80058ee:	bd80      	pop	{r7, pc}

080058f0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80058f0:	b580      	push	{r7, lr}
 80058f2:	b084      	sub	sp, #16
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	681b      	ldr	r3, [r3, #0]
 8005906:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800590c:	f003 031c 	and.w	r3, r3, #28
 8005910:	2204      	movs	r2, #4
 8005912:	409a      	lsls	r2, r3
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	4013      	ands	r3, r2
 8005918:	2b00      	cmp	r3, #0
 800591a:	d026      	beq.n	800596a <HAL_DMA_IRQHandler+0x7a>
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	f003 0304 	and.w	r3, r3, #4
 8005922:	2b00      	cmp	r3, #0
 8005924:	d021      	beq.n	800596a <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	f003 0320 	and.w	r3, r3, #32
 8005930:	2b00      	cmp	r3, #0
 8005932:	d107      	bne.n	8005944 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	681a      	ldr	r2, [r3, #0]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f022 0204 	bic.w	r2, r2, #4
 8005942:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005948:	f003 021c 	and.w	r2, r3, #28
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005950:	2104      	movs	r1, #4
 8005952:	fa01 f202 	lsl.w	r2, r1, r2
 8005956:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800595c:	2b00      	cmp	r3, #0
 800595e:	d071      	beq.n	8005a44 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005964:	6878      	ldr	r0, [r7, #4]
 8005966:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8005968:	e06c      	b.n	8005a44 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800596e:	f003 031c 	and.w	r3, r3, #28
 8005972:	2202      	movs	r2, #2
 8005974:	409a      	lsls	r2, r3
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	4013      	ands	r3, r2
 800597a:	2b00      	cmp	r3, #0
 800597c:	d02e      	beq.n	80059dc <HAL_DMA_IRQHandler+0xec>
 800597e:	68bb      	ldr	r3, [r7, #8]
 8005980:	f003 0302 	and.w	r3, r3, #2
 8005984:	2b00      	cmp	r3, #0
 8005986:	d029      	beq.n	80059dc <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f003 0320 	and.w	r3, r3, #32
 8005992:	2b00      	cmp	r3, #0
 8005994:	d10b      	bne.n	80059ae <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681a      	ldr	r2, [r3, #0]
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	f022 020a 	bic.w	r2, r2, #10
 80059a4:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	2201      	movs	r2, #1
 80059aa:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059b2:	f003 021c 	and.w	r2, r3, #28
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059ba:	2102      	movs	r1, #2
 80059bc:	fa01 f202 	lsl.w	r2, r1, r2
 80059c0:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80059c2:	687b      	ldr	r3, [r7, #4]
 80059c4:	2200      	movs	r2, #0
 80059c6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d038      	beq.n	8005a44 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059d6:	6878      	ldr	r0, [r7, #4]
 80059d8:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80059da:	e033      	b.n	8005a44 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059e0:	f003 031c 	and.w	r3, r3, #28
 80059e4:	2208      	movs	r2, #8
 80059e6:	409a      	lsls	r2, r3
 80059e8:	68fb      	ldr	r3, [r7, #12]
 80059ea:	4013      	ands	r3, r2
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d02a      	beq.n	8005a46 <HAL_DMA_IRQHandler+0x156>
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	f003 0308 	and.w	r3, r3, #8
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d025      	beq.n	8005a46 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80059fa:	687b      	ldr	r3, [r7, #4]
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	681a      	ldr	r2, [r3, #0]
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f022 020e 	bic.w	r2, r2, #14
 8005a08:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a0e:	f003 021c 	and.w	r2, r3, #28
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a16:	2101      	movs	r1, #1
 8005a18:	fa01 f202 	lsl.w	r2, r1, r2
 8005a1c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	2201      	movs	r2, #1
 8005a22:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2201      	movs	r2, #1
 8005a28:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d004      	beq.n	8005a46 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005a40:	6878      	ldr	r0, [r7, #4]
 8005a42:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005a44:	bf00      	nop
 8005a46:	bf00      	nop
}
 8005a48:	3710      	adds	r7, #16
 8005a4a:	46bd      	mov	sp, r7
 8005a4c:	bd80      	pop	{r7, pc}

08005a4e <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8005a4e:	b480      	push	{r7}
 8005a50:	b083      	sub	sp, #12
 8005a52:	af00      	add	r7, sp, #0
 8005a54:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	370c      	adds	r7, #12
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a64:	4770      	bx	lr

08005a66 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005a66:	b480      	push	{r7}
 8005a68:	b085      	sub	sp, #20
 8005a6a:	af00      	add	r7, sp, #0
 8005a6c:	60f8      	str	r0, [r7, #12]
 8005a6e:	60b9      	str	r1, [r7, #8]
 8005a70:	607a      	str	r2, [r7, #4]
 8005a72:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005a78:	68fa      	ldr	r2, [r7, #12]
 8005a7a:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005a7c:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d004      	beq.n	8005a90 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a8a:	68fa      	ldr	r2, [r7, #12]
 8005a8c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8005a8e:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005a94:	f003 021c 	and.w	r2, r3, #28
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a9c:	2101      	movs	r1, #1
 8005a9e:	fa01 f202 	lsl.w	r2, r1, r2
 8005aa2:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	683a      	ldr	r2, [r7, #0]
 8005aaa:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	689b      	ldr	r3, [r3, #8]
 8005ab0:	2b10      	cmp	r3, #16
 8005ab2:	d108      	bne.n	8005ac6 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	687a      	ldr	r2, [r7, #4]
 8005aba:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	68ba      	ldr	r2, [r7, #8]
 8005ac2:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005ac4:	e007      	b.n	8005ad6 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	68ba      	ldr	r2, [r7, #8]
 8005acc:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	687a      	ldr	r2, [r7, #4]
 8005ad4:	60da      	str	r2, [r3, #12]
}
 8005ad6:	bf00      	nop
 8005ad8:	3714      	adds	r7, #20
 8005ada:	46bd      	mov	sp, r7
 8005adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae0:	4770      	bx	lr
	...

08005ae4 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005ae4:	b480      	push	{r7}
 8005ae6:	b085      	sub	sp, #20
 8005ae8:	af00      	add	r7, sp, #0
 8005aea:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	461a      	mov	r2, r3
 8005af2:	4b17      	ldr	r3, [pc, #92]	@ (8005b50 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8005af4:	429a      	cmp	r2, r3
 8005af6:	d80a      	bhi.n	8005b0e <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005afc:	089b      	lsrs	r3, r3, #2
 8005afe:	009b      	lsls	r3, r3, #2
 8005b00:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005b04:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8005b08:	687a      	ldr	r2, [r7, #4]
 8005b0a:	6493      	str	r3, [r2, #72]	@ 0x48
 8005b0c:	e007      	b.n	8005b1e <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b12:	089b      	lsrs	r3, r3, #2
 8005b14:	009a      	lsls	r2, r3, #2
 8005b16:	4b0f      	ldr	r3, [pc, #60]	@ (8005b54 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8005b18:	4413      	add	r3, r2
 8005b1a:	687a      	ldr	r2, [r7, #4]
 8005b1c:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	b2db      	uxtb	r3, r3
 8005b24:	3b08      	subs	r3, #8
 8005b26:	4a0c      	ldr	r2, [pc, #48]	@ (8005b58 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8005b28:	fba2 2303 	umull	r2, r3, r2, r3
 8005b2c:	091b      	lsrs	r3, r3, #4
 8005b2e:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	4a0a      	ldr	r2, [pc, #40]	@ (8005b5c <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8005b34:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	f003 031f 	and.w	r3, r3, #31
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	409a      	lsls	r2, r3
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005b44:	bf00      	nop
 8005b46:	3714      	adds	r7, #20
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4e:	4770      	bx	lr
 8005b50:	40020407 	.word	0x40020407
 8005b54:	4002081c 	.word	0x4002081c
 8005b58:	cccccccd 	.word	0xcccccccd
 8005b5c:	40020880 	.word	0x40020880

08005b60 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8005b60:	b480      	push	{r7}
 8005b62:	b085      	sub	sp, #20
 8005b64:	af00      	add	r7, sp, #0
 8005b66:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	685b      	ldr	r3, [r3, #4]
 8005b6c:	b2db      	uxtb	r3, r3
 8005b6e:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005b70:	68fa      	ldr	r2, [r7, #12]
 8005b72:	4b0b      	ldr	r3, [pc, #44]	@ (8005ba0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8005b74:	4413      	add	r3, r2
 8005b76:	009b      	lsls	r3, r3, #2
 8005b78:	461a      	mov	r2, r3
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	4a08      	ldr	r2, [pc, #32]	@ (8005ba4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8005b82:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	3b01      	subs	r3, #1
 8005b88:	f003 0303 	and.w	r3, r3, #3
 8005b8c:	2201      	movs	r2, #1
 8005b8e:	409a      	lsls	r2, r3
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8005b94:	bf00      	nop
 8005b96:	3714      	adds	r7, #20
 8005b98:	46bd      	mov	sp, r7
 8005b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9e:	4770      	bx	lr
 8005ba0:	1000823f 	.word	0x1000823f
 8005ba4:	40020940 	.word	0x40020940

08005ba8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b087      	sub	sp, #28
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
 8005bb0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005bb2:	2300      	movs	r3, #0
 8005bb4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005bb6:	e166      	b.n	8005e86 <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005bb8:	683b      	ldr	r3, [r7, #0]
 8005bba:	681a      	ldr	r2, [r3, #0]
 8005bbc:	2101      	movs	r1, #1
 8005bbe:	697b      	ldr	r3, [r7, #20]
 8005bc0:	fa01 f303 	lsl.w	r3, r1, r3
 8005bc4:	4013      	ands	r3, r2
 8005bc6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	f000 8158 	beq.w	8005e80 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8005bd0:	683b      	ldr	r3, [r7, #0]
 8005bd2:	685b      	ldr	r3, [r3, #4]
 8005bd4:	f003 0303 	and.w	r3, r3, #3
 8005bd8:	2b01      	cmp	r3, #1
 8005bda:	d005      	beq.n	8005be8 <HAL_GPIO_Init+0x40>
 8005bdc:	683b      	ldr	r3, [r7, #0]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	f003 0303 	and.w	r3, r3, #3
 8005be4:	2b02      	cmp	r3, #2
 8005be6:	d130      	bne.n	8005c4a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	689b      	ldr	r3, [r3, #8]
 8005bec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8005bee:	697b      	ldr	r3, [r7, #20]
 8005bf0:	005b      	lsls	r3, r3, #1
 8005bf2:	2203      	movs	r2, #3
 8005bf4:	fa02 f303 	lsl.w	r3, r2, r3
 8005bf8:	43db      	mvns	r3, r3
 8005bfa:	693a      	ldr	r2, [r7, #16]
 8005bfc:	4013      	ands	r3, r2
 8005bfe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	68da      	ldr	r2, [r3, #12]
 8005c04:	697b      	ldr	r3, [r7, #20]
 8005c06:	005b      	lsls	r3, r3, #1
 8005c08:	fa02 f303 	lsl.w	r3, r2, r3
 8005c0c:	693a      	ldr	r2, [r7, #16]
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	693a      	ldr	r2, [r7, #16]
 8005c16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	685b      	ldr	r3, [r3, #4]
 8005c1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8005c1e:	2201      	movs	r2, #1
 8005c20:	697b      	ldr	r3, [r7, #20]
 8005c22:	fa02 f303 	lsl.w	r3, r2, r3
 8005c26:	43db      	mvns	r3, r3
 8005c28:	693a      	ldr	r2, [r7, #16]
 8005c2a:	4013      	ands	r3, r2
 8005c2c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	091b      	lsrs	r3, r3, #4
 8005c34:	f003 0201 	and.w	r2, r3, #1
 8005c38:	697b      	ldr	r3, [r7, #20]
 8005c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c3e:	693a      	ldr	r2, [r7, #16]
 8005c40:	4313      	orrs	r3, r2
 8005c42:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005c44:	687b      	ldr	r3, [r7, #4]
 8005c46:	693a      	ldr	r2, [r7, #16]
 8005c48:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005c4a:	683b      	ldr	r3, [r7, #0]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	f003 0303 	and.w	r3, r3, #3
 8005c52:	2b03      	cmp	r3, #3
 8005c54:	d017      	beq.n	8005c86 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	68db      	ldr	r3, [r3, #12]
 8005c5a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8005c5c:	697b      	ldr	r3, [r7, #20]
 8005c5e:	005b      	lsls	r3, r3, #1
 8005c60:	2203      	movs	r2, #3
 8005c62:	fa02 f303 	lsl.w	r3, r2, r3
 8005c66:	43db      	mvns	r3, r3
 8005c68:	693a      	ldr	r2, [r7, #16]
 8005c6a:	4013      	ands	r3, r2
 8005c6c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	689a      	ldr	r2, [r3, #8]
 8005c72:	697b      	ldr	r3, [r7, #20]
 8005c74:	005b      	lsls	r3, r3, #1
 8005c76:	fa02 f303 	lsl.w	r3, r2, r3
 8005c7a:	693a      	ldr	r2, [r7, #16]
 8005c7c:	4313      	orrs	r3, r2
 8005c7e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	693a      	ldr	r2, [r7, #16]
 8005c84:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	f003 0303 	and.w	r3, r3, #3
 8005c8e:	2b02      	cmp	r3, #2
 8005c90:	d123      	bne.n	8005cda <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005c92:	697b      	ldr	r3, [r7, #20]
 8005c94:	08da      	lsrs	r2, r3, #3
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	3208      	adds	r2, #8
 8005c9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005c9e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005ca0:	697b      	ldr	r3, [r7, #20]
 8005ca2:	f003 0307 	and.w	r3, r3, #7
 8005ca6:	009b      	lsls	r3, r3, #2
 8005ca8:	220f      	movs	r2, #15
 8005caa:	fa02 f303 	lsl.w	r3, r2, r3
 8005cae:	43db      	mvns	r3, r3
 8005cb0:	693a      	ldr	r2, [r7, #16]
 8005cb2:	4013      	ands	r3, r2
 8005cb4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8005cb6:	683b      	ldr	r3, [r7, #0]
 8005cb8:	691a      	ldr	r2, [r3, #16]
 8005cba:	697b      	ldr	r3, [r7, #20]
 8005cbc:	f003 0307 	and.w	r3, r3, #7
 8005cc0:	009b      	lsls	r3, r3, #2
 8005cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8005cc6:	693a      	ldr	r2, [r7, #16]
 8005cc8:	4313      	orrs	r3, r2
 8005cca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005ccc:	697b      	ldr	r3, [r7, #20]
 8005cce:	08da      	lsrs	r2, r3, #3
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	3208      	adds	r2, #8
 8005cd4:	6939      	ldr	r1, [r7, #16]
 8005cd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005ce0:	697b      	ldr	r3, [r7, #20]
 8005ce2:	005b      	lsls	r3, r3, #1
 8005ce4:	2203      	movs	r2, #3
 8005ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8005cea:	43db      	mvns	r3, r3
 8005cec:	693a      	ldr	r2, [r7, #16]
 8005cee:	4013      	ands	r3, r2
 8005cf0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005cf2:	683b      	ldr	r3, [r7, #0]
 8005cf4:	685b      	ldr	r3, [r3, #4]
 8005cf6:	f003 0203 	and.w	r2, r3, #3
 8005cfa:	697b      	ldr	r3, [r7, #20]
 8005cfc:	005b      	lsls	r3, r3, #1
 8005cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8005d02:	693a      	ldr	r2, [r7, #16]
 8005d04:	4313      	orrs	r3, r2
 8005d06:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	693a      	ldr	r2, [r7, #16]
 8005d0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8005d0e:	683b      	ldr	r3, [r7, #0]
 8005d10:	685b      	ldr	r3, [r3, #4]
 8005d12:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	f000 80b2 	beq.w	8005e80 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005d1c:	4b61      	ldr	r3, [pc, #388]	@ (8005ea4 <HAL_GPIO_Init+0x2fc>)
 8005d1e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d20:	4a60      	ldr	r2, [pc, #384]	@ (8005ea4 <HAL_GPIO_Init+0x2fc>)
 8005d22:	f043 0301 	orr.w	r3, r3, #1
 8005d26:	6613      	str	r3, [r2, #96]	@ 0x60
 8005d28:	4b5e      	ldr	r3, [pc, #376]	@ (8005ea4 <HAL_GPIO_Init+0x2fc>)
 8005d2a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005d2c:	f003 0301 	and.w	r3, r3, #1
 8005d30:	60bb      	str	r3, [r7, #8]
 8005d32:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005d34:	4a5c      	ldr	r2, [pc, #368]	@ (8005ea8 <HAL_GPIO_Init+0x300>)
 8005d36:	697b      	ldr	r3, [r7, #20]
 8005d38:	089b      	lsrs	r3, r3, #2
 8005d3a:	3302      	adds	r3, #2
 8005d3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d40:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	f003 0303 	and.w	r3, r3, #3
 8005d48:	009b      	lsls	r3, r3, #2
 8005d4a:	220f      	movs	r2, #15
 8005d4c:	fa02 f303 	lsl.w	r3, r2, r3
 8005d50:	43db      	mvns	r3, r3
 8005d52:	693a      	ldr	r2, [r7, #16]
 8005d54:	4013      	ands	r3, r2
 8005d56:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8005d5e:	d02b      	beq.n	8005db8 <HAL_GPIO_Init+0x210>
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	4a52      	ldr	r2, [pc, #328]	@ (8005eac <HAL_GPIO_Init+0x304>)
 8005d64:	4293      	cmp	r3, r2
 8005d66:	d025      	beq.n	8005db4 <HAL_GPIO_Init+0x20c>
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	4a51      	ldr	r2, [pc, #324]	@ (8005eb0 <HAL_GPIO_Init+0x308>)
 8005d6c:	4293      	cmp	r3, r2
 8005d6e:	d01f      	beq.n	8005db0 <HAL_GPIO_Init+0x208>
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	4a50      	ldr	r2, [pc, #320]	@ (8005eb4 <HAL_GPIO_Init+0x30c>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d019      	beq.n	8005dac <HAL_GPIO_Init+0x204>
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	4a4f      	ldr	r2, [pc, #316]	@ (8005eb8 <HAL_GPIO_Init+0x310>)
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d013      	beq.n	8005da8 <HAL_GPIO_Init+0x200>
 8005d80:	687b      	ldr	r3, [r7, #4]
 8005d82:	4a4e      	ldr	r2, [pc, #312]	@ (8005ebc <HAL_GPIO_Init+0x314>)
 8005d84:	4293      	cmp	r3, r2
 8005d86:	d00d      	beq.n	8005da4 <HAL_GPIO_Init+0x1fc>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	4a4d      	ldr	r2, [pc, #308]	@ (8005ec0 <HAL_GPIO_Init+0x318>)
 8005d8c:	4293      	cmp	r3, r2
 8005d8e:	d007      	beq.n	8005da0 <HAL_GPIO_Init+0x1f8>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	4a4c      	ldr	r2, [pc, #304]	@ (8005ec4 <HAL_GPIO_Init+0x31c>)
 8005d94:	4293      	cmp	r3, r2
 8005d96:	d101      	bne.n	8005d9c <HAL_GPIO_Init+0x1f4>
 8005d98:	2307      	movs	r3, #7
 8005d9a:	e00e      	b.n	8005dba <HAL_GPIO_Init+0x212>
 8005d9c:	2308      	movs	r3, #8
 8005d9e:	e00c      	b.n	8005dba <HAL_GPIO_Init+0x212>
 8005da0:	2306      	movs	r3, #6
 8005da2:	e00a      	b.n	8005dba <HAL_GPIO_Init+0x212>
 8005da4:	2305      	movs	r3, #5
 8005da6:	e008      	b.n	8005dba <HAL_GPIO_Init+0x212>
 8005da8:	2304      	movs	r3, #4
 8005daa:	e006      	b.n	8005dba <HAL_GPIO_Init+0x212>
 8005dac:	2303      	movs	r3, #3
 8005dae:	e004      	b.n	8005dba <HAL_GPIO_Init+0x212>
 8005db0:	2302      	movs	r3, #2
 8005db2:	e002      	b.n	8005dba <HAL_GPIO_Init+0x212>
 8005db4:	2301      	movs	r3, #1
 8005db6:	e000      	b.n	8005dba <HAL_GPIO_Init+0x212>
 8005db8:	2300      	movs	r3, #0
 8005dba:	697a      	ldr	r2, [r7, #20]
 8005dbc:	f002 0203 	and.w	r2, r2, #3
 8005dc0:	0092      	lsls	r2, r2, #2
 8005dc2:	4093      	lsls	r3, r2
 8005dc4:	693a      	ldr	r2, [r7, #16]
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8005dca:	4937      	ldr	r1, [pc, #220]	@ (8005ea8 <HAL_GPIO_Init+0x300>)
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	089b      	lsrs	r3, r3, #2
 8005dd0:	3302      	adds	r3, #2
 8005dd2:	693a      	ldr	r2, [r7, #16]
 8005dd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005dd8:	4b3b      	ldr	r3, [pc, #236]	@ (8005ec8 <HAL_GPIO_Init+0x320>)
 8005dda:	689b      	ldr	r3, [r3, #8]
 8005ddc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	43db      	mvns	r3, r3
 8005de2:	693a      	ldr	r2, [r7, #16]
 8005de4:	4013      	ands	r3, r2
 8005de6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	685b      	ldr	r3, [r3, #4]
 8005dec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005df0:	2b00      	cmp	r3, #0
 8005df2:	d003      	beq.n	8005dfc <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8005df4:	693a      	ldr	r2, [r7, #16]
 8005df6:	68fb      	ldr	r3, [r7, #12]
 8005df8:	4313      	orrs	r3, r2
 8005dfa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005dfc:	4a32      	ldr	r2, [pc, #200]	@ (8005ec8 <HAL_GPIO_Init+0x320>)
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8005e02:	4b31      	ldr	r3, [pc, #196]	@ (8005ec8 <HAL_GPIO_Init+0x320>)
 8005e04:	68db      	ldr	r3, [r3, #12]
 8005e06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e08:	68fb      	ldr	r3, [r7, #12]
 8005e0a:	43db      	mvns	r3, r3
 8005e0c:	693a      	ldr	r2, [r7, #16]
 8005e0e:	4013      	ands	r3, r2
 8005e10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	685b      	ldr	r3, [r3, #4]
 8005e16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d003      	beq.n	8005e26 <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8005e1e:	693a      	ldr	r2, [r7, #16]
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	4313      	orrs	r3, r2
 8005e24:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8005e26:	4a28      	ldr	r2, [pc, #160]	@ (8005ec8 <HAL_GPIO_Init+0x320>)
 8005e28:	693b      	ldr	r3, [r7, #16]
 8005e2a:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8005e2c:	4b26      	ldr	r3, [pc, #152]	@ (8005ec8 <HAL_GPIO_Init+0x320>)
 8005e2e:	685b      	ldr	r3, [r3, #4]
 8005e30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	43db      	mvns	r3, r3
 8005e36:	693a      	ldr	r2, [r7, #16]
 8005e38:	4013      	ands	r3, r2
 8005e3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8005e3c:	683b      	ldr	r3, [r7, #0]
 8005e3e:	685b      	ldr	r3, [r3, #4]
 8005e40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d003      	beq.n	8005e50 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8005e48:	693a      	ldr	r2, [r7, #16]
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	4313      	orrs	r3, r2
 8005e4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8005e50:	4a1d      	ldr	r2, [pc, #116]	@ (8005ec8 <HAL_GPIO_Init+0x320>)
 8005e52:	693b      	ldr	r3, [r7, #16]
 8005e54:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 8005e56:	4b1c      	ldr	r3, [pc, #112]	@ (8005ec8 <HAL_GPIO_Init+0x320>)
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	43db      	mvns	r3, r3
 8005e60:	693a      	ldr	r2, [r7, #16]
 8005e62:	4013      	ands	r3, r2
 8005e64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	685b      	ldr	r3, [r3, #4]
 8005e6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d003      	beq.n	8005e7a <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8005e72:	693a      	ldr	r2, [r7, #16]
 8005e74:	68fb      	ldr	r3, [r7, #12]
 8005e76:	4313      	orrs	r3, r2
 8005e78:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005e7a:	4a13      	ldr	r2, [pc, #76]	@ (8005ec8 <HAL_GPIO_Init+0x320>)
 8005e7c:	693b      	ldr	r3, [r7, #16]
 8005e7e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8005e80:	697b      	ldr	r3, [r7, #20]
 8005e82:	3301      	adds	r3, #1
 8005e84:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8005e86:	683b      	ldr	r3, [r7, #0]
 8005e88:	681a      	ldr	r2, [r3, #0]
 8005e8a:	697b      	ldr	r3, [r7, #20]
 8005e8c:	fa22 f303 	lsr.w	r3, r2, r3
 8005e90:	2b00      	cmp	r3, #0
 8005e92:	f47f ae91 	bne.w	8005bb8 <HAL_GPIO_Init+0x10>
  }
}
 8005e96:	bf00      	nop
 8005e98:	bf00      	nop
 8005e9a:	371c      	adds	r7, #28
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea2:	4770      	bx	lr
 8005ea4:	40021000 	.word	0x40021000
 8005ea8:	40010000 	.word	0x40010000
 8005eac:	48000400 	.word	0x48000400
 8005eb0:	48000800 	.word	0x48000800
 8005eb4:	48000c00 	.word	0x48000c00
 8005eb8:	48001000 	.word	0x48001000
 8005ebc:	48001400 	.word	0x48001400
 8005ec0:	48001800 	.word	0x48001800
 8005ec4:	48001c00 	.word	0x48001c00
 8005ec8:	40010400 	.word	0x40010400

08005ecc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005ecc:	b480      	push	{r7}
 8005ece:	b085      	sub	sp, #20
 8005ed0:	af00      	add	r7, sp, #0
 8005ed2:	6078      	str	r0, [r7, #4]
 8005ed4:	460b      	mov	r3, r1
 8005ed6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	691a      	ldr	r2, [r3, #16]
 8005edc:	887b      	ldrh	r3, [r7, #2]
 8005ede:	4013      	ands	r3, r2
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d002      	beq.n	8005eea <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005ee4:	2301      	movs	r3, #1
 8005ee6:	73fb      	strb	r3, [r7, #15]
 8005ee8:	e001      	b.n	8005eee <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005eea:	2300      	movs	r3, #0
 8005eec:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005eee:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ef0:	4618      	mov	r0, r3
 8005ef2:	3714      	adds	r7, #20
 8005ef4:	46bd      	mov	sp, r7
 8005ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005efa:	4770      	bx	lr

08005efc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005efc:	b480      	push	{r7}
 8005efe:	b083      	sub	sp, #12
 8005f00:	af00      	add	r7, sp, #0
 8005f02:	6078      	str	r0, [r7, #4]
 8005f04:	460b      	mov	r3, r1
 8005f06:	807b      	strh	r3, [r7, #2]
 8005f08:	4613      	mov	r3, r2
 8005f0a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005f0c:	787b      	ldrb	r3, [r7, #1]
 8005f0e:	2b00      	cmp	r3, #0
 8005f10:	d003      	beq.n	8005f1a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005f12:	887a      	ldrh	r2, [r7, #2]
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005f18:	e002      	b.n	8005f20 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005f1a:	887a      	ldrh	r2, [r7, #2]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8005f20:	bf00      	nop
 8005f22:	370c      	adds	r7, #12
 8005f24:	46bd      	mov	sp, r7
 8005f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f2a:	4770      	bx	lr

08005f2c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b082      	sub	sp, #8
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	4603      	mov	r3, r0
 8005f34:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8005f36:	4b08      	ldr	r3, [pc, #32]	@ (8005f58 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005f38:	695a      	ldr	r2, [r3, #20]
 8005f3a:	88fb      	ldrh	r3, [r7, #6]
 8005f3c:	4013      	ands	r3, r2
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d006      	beq.n	8005f50 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8005f42:	4a05      	ldr	r2, [pc, #20]	@ (8005f58 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005f44:	88fb      	ldrh	r3, [r7, #6]
 8005f46:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005f48:	88fb      	ldrh	r3, [r7, #6]
 8005f4a:	4618      	mov	r0, r3
 8005f4c:	f7fc f9b0 	bl	80022b0 <HAL_GPIO_EXTI_Callback>
  }
}
 8005f50:	bf00      	nop
 8005f52:	3708      	adds	r7, #8
 8005f54:	46bd      	mov	sp, r7
 8005f56:	bd80      	pop	{r7, pc}
 8005f58:	40010400 	.word	0x40010400

08005f5c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005f60:	4b0d      	ldr	r3, [pc, #52]	@ (8005f98 <HAL_PWREx_GetVoltageRange+0x3c>)
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005f68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f6c:	d102      	bne.n	8005f74 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8005f6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005f72:	e00b      	b.n	8005f8c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8005f74:	4b08      	ldr	r3, [pc, #32]	@ (8005f98 <HAL_PWREx_GetVoltageRange+0x3c>)
 8005f76:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005f7a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f7e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f82:	d102      	bne.n	8005f8a <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8005f84:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8005f88:	e000      	b.n	8005f8c <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8005f8a:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	46bd      	mov	sp, r7
 8005f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f94:	4770      	bx	lr
 8005f96:	bf00      	nop
 8005f98:	40007000 	.word	0x40007000

08005f9c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005f9c:	b480      	push	{r7}
 8005f9e:	b085      	sub	sp, #20
 8005fa0:	af00      	add	r7, sp, #0
 8005fa2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d141      	bne.n	800602e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005faa:	4b4b      	ldr	r3, [pc, #300]	@ (80060d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005fb2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fb6:	d131      	bne.n	800601c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005fb8:	4b47      	ldr	r3, [pc, #284]	@ (80060d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005fba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005fbe:	4a46      	ldr	r2, [pc, #280]	@ (80060d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005fc0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005fc4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005fc8:	4b43      	ldr	r3, [pc, #268]	@ (80060d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005fd0:	4a41      	ldr	r2, [pc, #260]	@ (80060d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005fd2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005fd6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8005fd8:	4b40      	ldr	r3, [pc, #256]	@ (80060dc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	2232      	movs	r2, #50	@ 0x32
 8005fde:	fb02 f303 	mul.w	r3, r2, r3
 8005fe2:	4a3f      	ldr	r2, [pc, #252]	@ (80060e0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8005fe8:	0c9b      	lsrs	r3, r3, #18
 8005fea:	3301      	adds	r3, #1
 8005fec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005fee:	e002      	b.n	8005ff6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005ff0:	68fb      	ldr	r3, [r7, #12]
 8005ff2:	3b01      	subs	r3, #1
 8005ff4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005ff6:	4b38      	ldr	r3, [pc, #224]	@ (80060d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005ff8:	695b      	ldr	r3, [r3, #20]
 8005ffa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005ffe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006002:	d102      	bne.n	800600a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8006004:	68fb      	ldr	r3, [r7, #12]
 8006006:	2b00      	cmp	r3, #0
 8006008:	d1f2      	bne.n	8005ff0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800600a:	4b33      	ldr	r3, [pc, #204]	@ (80060d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800600c:	695b      	ldr	r3, [r3, #20]
 800600e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006012:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006016:	d158      	bne.n	80060ca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8006018:	2303      	movs	r3, #3
 800601a:	e057      	b.n	80060cc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800601c:	4b2e      	ldr	r3, [pc, #184]	@ (80060d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800601e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006022:	4a2d      	ldr	r2, [pc, #180]	@ (80060d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006024:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006028:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800602c:	e04d      	b.n	80060ca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006034:	d141      	bne.n	80060ba <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8006036:	4b28      	ldr	r3, [pc, #160]	@ (80060d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006038:	681b      	ldr	r3, [r3, #0]
 800603a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800603e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006042:	d131      	bne.n	80060a8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8006044:	4b24      	ldr	r3, [pc, #144]	@ (80060d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006046:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800604a:	4a23      	ldr	r2, [pc, #140]	@ (80060d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800604c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006050:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006054:	4b20      	ldr	r3, [pc, #128]	@ (80060d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800605c:	4a1e      	ldr	r2, [pc, #120]	@ (80060d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800605e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006062:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8006064:	4b1d      	ldr	r3, [pc, #116]	@ (80060dc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8006066:	681b      	ldr	r3, [r3, #0]
 8006068:	2232      	movs	r2, #50	@ 0x32
 800606a:	fb02 f303 	mul.w	r3, r2, r3
 800606e:	4a1c      	ldr	r2, [pc, #112]	@ (80060e0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8006070:	fba2 2303 	umull	r2, r3, r2, r3
 8006074:	0c9b      	lsrs	r3, r3, #18
 8006076:	3301      	adds	r3, #1
 8006078:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800607a:	e002      	b.n	8006082 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	3b01      	subs	r3, #1
 8006080:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006082:	4b15      	ldr	r3, [pc, #84]	@ (80060d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006084:	695b      	ldr	r3, [r3, #20]
 8006086:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800608a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800608e:	d102      	bne.n	8006096 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	2b00      	cmp	r3, #0
 8006094:	d1f2      	bne.n	800607c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006096:	4b10      	ldr	r3, [pc, #64]	@ (80060d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8006098:	695b      	ldr	r3, [r3, #20]
 800609a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800609e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80060a2:	d112      	bne.n	80060ca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80060a4:	2303      	movs	r3, #3
 80060a6:	e011      	b.n	80060cc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80060a8:	4b0b      	ldr	r3, [pc, #44]	@ (80060d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80060aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80060ae:	4a0a      	ldr	r2, [pc, #40]	@ (80060d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80060b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80060b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80060b8:	e007      	b.n	80060ca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80060ba:	4b07      	ldr	r3, [pc, #28]	@ (80060d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80060c2:	4a05      	ldr	r2, [pc, #20]	@ (80060d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80060c4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80060c8:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80060ca:	2300      	movs	r3, #0
}
 80060cc:	4618      	mov	r0, r3
 80060ce:	3714      	adds	r7, #20
 80060d0:	46bd      	mov	sp, r7
 80060d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d6:	4770      	bx	lr
 80060d8:	40007000 	.word	0x40007000
 80060dc:	2004000c 	.word	0x2004000c
 80060e0:	431bde83 	.word	0x431bde83

080060e4 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 80060e4:	b480      	push	{r7}
 80060e6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 80060e8:	4b05      	ldr	r3, [pc, #20]	@ (8006100 <HAL_PWREx_EnableVddIO2+0x1c>)
 80060ea:	685b      	ldr	r3, [r3, #4]
 80060ec:	4a04      	ldr	r2, [pc, #16]	@ (8006100 <HAL_PWREx_EnableVddIO2+0x1c>)
 80060ee:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80060f2:	6053      	str	r3, [r2, #4]
}
 80060f4:	bf00      	nop
 80060f6:	46bd      	mov	sp, r7
 80060f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fc:	4770      	bx	lr
 80060fe:	bf00      	nop
 8006100:	40007000 	.word	0x40007000

08006104 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b088      	sub	sp, #32
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d102      	bne.n	8006118 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006112:	2301      	movs	r3, #1
 8006114:	f000 bc08 	b.w	8006928 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006118:	4b96      	ldr	r3, [pc, #600]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 800611a:	689b      	ldr	r3, [r3, #8]
 800611c:	f003 030c 	and.w	r3, r3, #12
 8006120:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006122:	4b94      	ldr	r3, [pc, #592]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 8006124:	68db      	ldr	r3, [r3, #12]
 8006126:	f003 0303 	and.w	r3, r3, #3
 800612a:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f003 0310 	and.w	r3, r3, #16
 8006134:	2b00      	cmp	r3, #0
 8006136:	f000 80e4 	beq.w	8006302 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800613a:	69bb      	ldr	r3, [r7, #24]
 800613c:	2b00      	cmp	r3, #0
 800613e:	d007      	beq.n	8006150 <HAL_RCC_OscConfig+0x4c>
 8006140:	69bb      	ldr	r3, [r7, #24]
 8006142:	2b0c      	cmp	r3, #12
 8006144:	f040 808b 	bne.w	800625e <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006148:	697b      	ldr	r3, [r7, #20]
 800614a:	2b01      	cmp	r3, #1
 800614c:	f040 8087 	bne.w	800625e <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006150:	4b88      	ldr	r3, [pc, #544]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f003 0302 	and.w	r3, r3, #2
 8006158:	2b00      	cmp	r3, #0
 800615a:	d005      	beq.n	8006168 <HAL_RCC_OscConfig+0x64>
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	699b      	ldr	r3, [r3, #24]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d101      	bne.n	8006168 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8006164:	2301      	movs	r3, #1
 8006166:	e3df      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	6a1a      	ldr	r2, [r3, #32]
 800616c:	4b81      	ldr	r3, [pc, #516]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	f003 0308 	and.w	r3, r3, #8
 8006174:	2b00      	cmp	r3, #0
 8006176:	d004      	beq.n	8006182 <HAL_RCC_OscConfig+0x7e>
 8006178:	4b7e      	ldr	r3, [pc, #504]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006180:	e005      	b.n	800618e <HAL_RCC_OscConfig+0x8a>
 8006182:	4b7c      	ldr	r3, [pc, #496]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 8006184:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006188:	091b      	lsrs	r3, r3, #4
 800618a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800618e:	4293      	cmp	r3, r2
 8006190:	d223      	bcs.n	80061da <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	6a1b      	ldr	r3, [r3, #32]
 8006196:	4618      	mov	r0, r3
 8006198:	f000 fdcc 	bl	8006d34 <RCC_SetFlashLatencyFromMSIRange>
 800619c:	4603      	mov	r3, r0
 800619e:	2b00      	cmp	r3, #0
 80061a0:	d001      	beq.n	80061a6 <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 80061a2:	2301      	movs	r3, #1
 80061a4:	e3c0      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80061a6:	4b73      	ldr	r3, [pc, #460]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 80061a8:	681b      	ldr	r3, [r3, #0]
 80061aa:	4a72      	ldr	r2, [pc, #456]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 80061ac:	f043 0308 	orr.w	r3, r3, #8
 80061b0:	6013      	str	r3, [r2, #0]
 80061b2:	4b70      	ldr	r3, [pc, #448]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	6a1b      	ldr	r3, [r3, #32]
 80061be:	496d      	ldr	r1, [pc, #436]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 80061c0:	4313      	orrs	r3, r2
 80061c2:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80061c4:	4b6b      	ldr	r3, [pc, #428]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 80061c6:	685b      	ldr	r3, [r3, #4]
 80061c8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	69db      	ldr	r3, [r3, #28]
 80061d0:	021b      	lsls	r3, r3, #8
 80061d2:	4968      	ldr	r1, [pc, #416]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 80061d4:	4313      	orrs	r3, r2
 80061d6:	604b      	str	r3, [r1, #4]
 80061d8:	e025      	b.n	8006226 <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80061da:	4b66      	ldr	r3, [pc, #408]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	4a65      	ldr	r2, [pc, #404]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 80061e0:	f043 0308 	orr.w	r3, r3, #8
 80061e4:	6013      	str	r3, [r2, #0]
 80061e6:	4b63      	ldr	r3, [pc, #396]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6a1b      	ldr	r3, [r3, #32]
 80061f2:	4960      	ldr	r1, [pc, #384]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 80061f4:	4313      	orrs	r3, r2
 80061f6:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80061f8:	4b5e      	ldr	r3, [pc, #376]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 80061fa:	685b      	ldr	r3, [r3, #4]
 80061fc:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	69db      	ldr	r3, [r3, #28]
 8006204:	021b      	lsls	r3, r3, #8
 8006206:	495b      	ldr	r1, [pc, #364]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 8006208:	4313      	orrs	r3, r2
 800620a:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800620c:	69bb      	ldr	r3, [r7, #24]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d109      	bne.n	8006226 <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	6a1b      	ldr	r3, [r3, #32]
 8006216:	4618      	mov	r0, r3
 8006218:	f000 fd8c 	bl	8006d34 <RCC_SetFlashLatencyFromMSIRange>
 800621c:	4603      	mov	r3, r0
 800621e:	2b00      	cmp	r3, #0
 8006220:	d001      	beq.n	8006226 <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8006222:	2301      	movs	r3, #1
 8006224:	e380      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006226:	f000 fcc1 	bl	8006bac <HAL_RCC_GetSysClockFreq>
 800622a:	4602      	mov	r2, r0
 800622c:	4b51      	ldr	r3, [pc, #324]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 800622e:	689b      	ldr	r3, [r3, #8]
 8006230:	091b      	lsrs	r3, r3, #4
 8006232:	f003 030f 	and.w	r3, r3, #15
 8006236:	4950      	ldr	r1, [pc, #320]	@ (8006378 <HAL_RCC_OscConfig+0x274>)
 8006238:	5ccb      	ldrb	r3, [r1, r3]
 800623a:	f003 031f 	and.w	r3, r3, #31
 800623e:	fa22 f303 	lsr.w	r3, r2, r3
 8006242:	4a4e      	ldr	r2, [pc, #312]	@ (800637c <HAL_RCC_OscConfig+0x278>)
 8006244:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006246:	4b4e      	ldr	r3, [pc, #312]	@ (8006380 <HAL_RCC_OscConfig+0x27c>)
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	4618      	mov	r0, r3
 800624c:	f7fd f900 	bl	8003450 <HAL_InitTick>
 8006250:	4603      	mov	r3, r0
 8006252:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8006254:	7bfb      	ldrb	r3, [r7, #15]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d052      	beq.n	8006300 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 800625a:	7bfb      	ldrb	r3, [r7, #15]
 800625c:	e364      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	699b      	ldr	r3, [r3, #24]
 8006262:	2b00      	cmp	r3, #0
 8006264:	d032      	beq.n	80062cc <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006266:	4b43      	ldr	r3, [pc, #268]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 8006268:	681b      	ldr	r3, [r3, #0]
 800626a:	4a42      	ldr	r2, [pc, #264]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 800626c:	f043 0301 	orr.w	r3, r3, #1
 8006270:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006272:	f7fd f93d 	bl	80034f0 <HAL_GetTick>
 8006276:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006278:	e008      	b.n	800628c <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800627a:	f7fd f939 	bl	80034f0 <HAL_GetTick>
 800627e:	4602      	mov	r2, r0
 8006280:	693b      	ldr	r3, [r7, #16]
 8006282:	1ad3      	subs	r3, r2, r3
 8006284:	2b02      	cmp	r3, #2
 8006286:	d901      	bls.n	800628c <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8006288:	2303      	movs	r3, #3
 800628a:	e34d      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800628c:	4b39      	ldr	r3, [pc, #228]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f003 0302 	and.w	r3, r3, #2
 8006294:	2b00      	cmp	r3, #0
 8006296:	d0f0      	beq.n	800627a <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006298:	4b36      	ldr	r3, [pc, #216]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	4a35      	ldr	r2, [pc, #212]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 800629e:	f043 0308 	orr.w	r3, r3, #8
 80062a2:	6013      	str	r3, [r2, #0]
 80062a4:	4b33      	ldr	r3, [pc, #204]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6a1b      	ldr	r3, [r3, #32]
 80062b0:	4930      	ldr	r1, [pc, #192]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 80062b2:	4313      	orrs	r3, r2
 80062b4:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80062b6:	4b2f      	ldr	r3, [pc, #188]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 80062b8:	685b      	ldr	r3, [r3, #4]
 80062ba:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	69db      	ldr	r3, [r3, #28]
 80062c2:	021b      	lsls	r3, r3, #8
 80062c4:	492b      	ldr	r1, [pc, #172]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 80062c6:	4313      	orrs	r3, r2
 80062c8:	604b      	str	r3, [r1, #4]
 80062ca:	e01a      	b.n	8006302 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80062cc:	4b29      	ldr	r3, [pc, #164]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	4a28      	ldr	r2, [pc, #160]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 80062d2:	f023 0301 	bic.w	r3, r3, #1
 80062d6:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80062d8:	f7fd f90a 	bl	80034f0 <HAL_GetTick>
 80062dc:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80062de:	e008      	b.n	80062f2 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80062e0:	f7fd f906 	bl	80034f0 <HAL_GetTick>
 80062e4:	4602      	mov	r2, r0
 80062e6:	693b      	ldr	r3, [r7, #16]
 80062e8:	1ad3      	subs	r3, r2, r3
 80062ea:	2b02      	cmp	r3, #2
 80062ec:	d901      	bls.n	80062f2 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80062ee:	2303      	movs	r3, #3
 80062f0:	e31a      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80062f2:	4b20      	ldr	r3, [pc, #128]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	f003 0302 	and.w	r3, r3, #2
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d1f0      	bne.n	80062e0 <HAL_RCC_OscConfig+0x1dc>
 80062fe:	e000      	b.n	8006302 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006300:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	f003 0301 	and.w	r3, r3, #1
 800630a:	2b00      	cmp	r3, #0
 800630c:	d073      	beq.n	80063f6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 800630e:	69bb      	ldr	r3, [r7, #24]
 8006310:	2b08      	cmp	r3, #8
 8006312:	d005      	beq.n	8006320 <HAL_RCC_OscConfig+0x21c>
 8006314:	69bb      	ldr	r3, [r7, #24]
 8006316:	2b0c      	cmp	r3, #12
 8006318:	d10e      	bne.n	8006338 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800631a:	697b      	ldr	r3, [r7, #20]
 800631c:	2b03      	cmp	r3, #3
 800631e:	d10b      	bne.n	8006338 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006320:	4b14      	ldr	r3, [pc, #80]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006328:	2b00      	cmp	r3, #0
 800632a:	d063      	beq.n	80063f4 <HAL_RCC_OscConfig+0x2f0>
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	685b      	ldr	r3, [r3, #4]
 8006330:	2b00      	cmp	r3, #0
 8006332:	d15f      	bne.n	80063f4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8006334:	2301      	movs	r3, #1
 8006336:	e2f7      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	685b      	ldr	r3, [r3, #4]
 800633c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006340:	d106      	bne.n	8006350 <HAL_RCC_OscConfig+0x24c>
 8006342:	4b0c      	ldr	r3, [pc, #48]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	4a0b      	ldr	r2, [pc, #44]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 8006348:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800634c:	6013      	str	r3, [r2, #0]
 800634e:	e025      	b.n	800639c <HAL_RCC_OscConfig+0x298>
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	685b      	ldr	r3, [r3, #4]
 8006354:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006358:	d114      	bne.n	8006384 <HAL_RCC_OscConfig+0x280>
 800635a:	4b06      	ldr	r3, [pc, #24]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	4a05      	ldr	r2, [pc, #20]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 8006360:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8006364:	6013      	str	r3, [r2, #0]
 8006366:	4b03      	ldr	r3, [pc, #12]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	4a02      	ldr	r2, [pc, #8]	@ (8006374 <HAL_RCC_OscConfig+0x270>)
 800636c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006370:	6013      	str	r3, [r2, #0]
 8006372:	e013      	b.n	800639c <HAL_RCC_OscConfig+0x298>
 8006374:	40021000 	.word	0x40021000
 8006378:	0800e728 	.word	0x0800e728
 800637c:	2004000c 	.word	0x2004000c
 8006380:	20040014 	.word	0x20040014
 8006384:	4ba0      	ldr	r3, [pc, #640]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	4a9f      	ldr	r2, [pc, #636]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 800638a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800638e:	6013      	str	r3, [r2, #0]
 8006390:	4b9d      	ldr	r3, [pc, #628]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	4a9c      	ldr	r2, [pc, #624]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 8006396:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800639a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	685b      	ldr	r3, [r3, #4]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d013      	beq.n	80063cc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063a4:	f7fd f8a4 	bl	80034f0 <HAL_GetTick>
 80063a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80063aa:	e008      	b.n	80063be <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063ac:	f7fd f8a0 	bl	80034f0 <HAL_GetTick>
 80063b0:	4602      	mov	r2, r0
 80063b2:	693b      	ldr	r3, [r7, #16]
 80063b4:	1ad3      	subs	r3, r2, r3
 80063b6:	2b64      	cmp	r3, #100	@ 0x64
 80063b8:	d901      	bls.n	80063be <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80063ba:	2303      	movs	r3, #3
 80063bc:	e2b4      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80063be:	4b92      	ldr	r3, [pc, #584]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d0f0      	beq.n	80063ac <HAL_RCC_OscConfig+0x2a8>
 80063ca:	e014      	b.n	80063f6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063cc:	f7fd f890 	bl	80034f0 <HAL_GetTick>
 80063d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80063d2:	e008      	b.n	80063e6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80063d4:	f7fd f88c 	bl	80034f0 <HAL_GetTick>
 80063d8:	4602      	mov	r2, r0
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	1ad3      	subs	r3, r2, r3
 80063de:	2b64      	cmp	r3, #100	@ 0x64
 80063e0:	d901      	bls.n	80063e6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80063e2:	2303      	movs	r3, #3
 80063e4:	e2a0      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80063e6:	4b88      	ldr	r3, [pc, #544]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 80063e8:	681b      	ldr	r3, [r3, #0]
 80063ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d1f0      	bne.n	80063d4 <HAL_RCC_OscConfig+0x2d0>
 80063f2:	e000      	b.n	80063f6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80063f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	f003 0302 	and.w	r3, r3, #2
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d060      	beq.n	80064c4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8006402:	69bb      	ldr	r3, [r7, #24]
 8006404:	2b04      	cmp	r3, #4
 8006406:	d005      	beq.n	8006414 <HAL_RCC_OscConfig+0x310>
 8006408:	69bb      	ldr	r3, [r7, #24]
 800640a:	2b0c      	cmp	r3, #12
 800640c:	d119      	bne.n	8006442 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 800640e:	697b      	ldr	r3, [r7, #20]
 8006410:	2b02      	cmp	r3, #2
 8006412:	d116      	bne.n	8006442 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006414:	4b7c      	ldr	r3, [pc, #496]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800641c:	2b00      	cmp	r3, #0
 800641e:	d005      	beq.n	800642c <HAL_RCC_OscConfig+0x328>
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	68db      	ldr	r3, [r3, #12]
 8006424:	2b00      	cmp	r3, #0
 8006426:	d101      	bne.n	800642c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8006428:	2301      	movs	r3, #1
 800642a:	e27d      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800642c:	4b76      	ldr	r3, [pc, #472]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 800642e:	685b      	ldr	r3, [r3, #4]
 8006430:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006434:	687b      	ldr	r3, [r7, #4]
 8006436:	691b      	ldr	r3, [r3, #16]
 8006438:	061b      	lsls	r3, r3, #24
 800643a:	4973      	ldr	r1, [pc, #460]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 800643c:	4313      	orrs	r3, r2
 800643e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8006440:	e040      	b.n	80064c4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	68db      	ldr	r3, [r3, #12]
 8006446:	2b00      	cmp	r3, #0
 8006448:	d023      	beq.n	8006492 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800644a:	4b6f      	ldr	r3, [pc, #444]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a6e      	ldr	r2, [pc, #440]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 8006450:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006454:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006456:	f7fd f84b 	bl	80034f0 <HAL_GetTick>
 800645a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800645c:	e008      	b.n	8006470 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800645e:	f7fd f847 	bl	80034f0 <HAL_GetTick>
 8006462:	4602      	mov	r2, r0
 8006464:	693b      	ldr	r3, [r7, #16]
 8006466:	1ad3      	subs	r3, r2, r3
 8006468:	2b02      	cmp	r3, #2
 800646a:	d901      	bls.n	8006470 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 800646c:	2303      	movs	r3, #3
 800646e:	e25b      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006470:	4b65      	ldr	r3, [pc, #404]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006478:	2b00      	cmp	r3, #0
 800647a:	d0f0      	beq.n	800645e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800647c:	4b62      	ldr	r3, [pc, #392]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 800647e:	685b      	ldr	r3, [r3, #4]
 8006480:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	691b      	ldr	r3, [r3, #16]
 8006488:	061b      	lsls	r3, r3, #24
 800648a:	495f      	ldr	r1, [pc, #380]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 800648c:	4313      	orrs	r3, r2
 800648e:	604b      	str	r3, [r1, #4]
 8006490:	e018      	b.n	80064c4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006492:	4b5d      	ldr	r3, [pc, #372]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	4a5c      	ldr	r2, [pc, #368]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 8006498:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800649c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800649e:	f7fd f827 	bl	80034f0 <HAL_GetTick>
 80064a2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80064a4:	e008      	b.n	80064b8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80064a6:	f7fd f823 	bl	80034f0 <HAL_GetTick>
 80064aa:	4602      	mov	r2, r0
 80064ac:	693b      	ldr	r3, [r7, #16]
 80064ae:	1ad3      	subs	r3, r2, r3
 80064b0:	2b02      	cmp	r3, #2
 80064b2:	d901      	bls.n	80064b8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 80064b4:	2303      	movs	r3, #3
 80064b6:	e237      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80064b8:	4b53      	ldr	r3, [pc, #332]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d1f0      	bne.n	80064a6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f003 0308 	and.w	r3, r3, #8
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d03c      	beq.n	800654a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	695b      	ldr	r3, [r3, #20]
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d01c      	beq.n	8006512 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80064d8:	4b4b      	ldr	r3, [pc, #300]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 80064da:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80064de:	4a4a      	ldr	r2, [pc, #296]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 80064e0:	f043 0301 	orr.w	r3, r3, #1
 80064e4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064e8:	f7fd f802 	bl	80034f0 <HAL_GetTick>
 80064ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80064ee:	e008      	b.n	8006502 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80064f0:	f7fc fffe 	bl	80034f0 <HAL_GetTick>
 80064f4:	4602      	mov	r2, r0
 80064f6:	693b      	ldr	r3, [r7, #16]
 80064f8:	1ad3      	subs	r3, r2, r3
 80064fa:	2b02      	cmp	r3, #2
 80064fc:	d901      	bls.n	8006502 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80064fe:	2303      	movs	r3, #3
 8006500:	e212      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006502:	4b41      	ldr	r3, [pc, #260]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 8006504:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006508:	f003 0302 	and.w	r3, r3, #2
 800650c:	2b00      	cmp	r3, #0
 800650e:	d0ef      	beq.n	80064f0 <HAL_RCC_OscConfig+0x3ec>
 8006510:	e01b      	b.n	800654a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006512:	4b3d      	ldr	r3, [pc, #244]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 8006514:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006518:	4a3b      	ldr	r2, [pc, #236]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 800651a:	f023 0301 	bic.w	r3, r3, #1
 800651e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006522:	f7fc ffe5 	bl	80034f0 <HAL_GetTick>
 8006526:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006528:	e008      	b.n	800653c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800652a:	f7fc ffe1 	bl	80034f0 <HAL_GetTick>
 800652e:	4602      	mov	r2, r0
 8006530:	693b      	ldr	r3, [r7, #16]
 8006532:	1ad3      	subs	r3, r2, r3
 8006534:	2b02      	cmp	r3, #2
 8006536:	d901      	bls.n	800653c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8006538:	2303      	movs	r3, #3
 800653a:	e1f5      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800653c:	4b32      	ldr	r3, [pc, #200]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 800653e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006542:	f003 0302 	and.w	r3, r3, #2
 8006546:	2b00      	cmp	r3, #0
 8006548:	d1ef      	bne.n	800652a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	f003 0304 	and.w	r3, r3, #4
 8006552:	2b00      	cmp	r3, #0
 8006554:	f000 80a6 	beq.w	80066a4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006558:	2300      	movs	r3, #0
 800655a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 800655c:	4b2a      	ldr	r3, [pc, #168]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 800655e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006560:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006564:	2b00      	cmp	r3, #0
 8006566:	d10d      	bne.n	8006584 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006568:	4b27      	ldr	r3, [pc, #156]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 800656a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800656c:	4a26      	ldr	r2, [pc, #152]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 800656e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006572:	6593      	str	r3, [r2, #88]	@ 0x58
 8006574:	4b24      	ldr	r3, [pc, #144]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 8006576:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006578:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800657c:	60bb      	str	r3, [r7, #8]
 800657e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006580:	2301      	movs	r3, #1
 8006582:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006584:	4b21      	ldr	r3, [pc, #132]	@ (800660c <HAL_RCC_OscConfig+0x508>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800658c:	2b00      	cmp	r3, #0
 800658e:	d118      	bne.n	80065c2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006590:	4b1e      	ldr	r3, [pc, #120]	@ (800660c <HAL_RCC_OscConfig+0x508>)
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4a1d      	ldr	r2, [pc, #116]	@ (800660c <HAL_RCC_OscConfig+0x508>)
 8006596:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800659a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800659c:	f7fc ffa8 	bl	80034f0 <HAL_GetTick>
 80065a0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80065a2:	e008      	b.n	80065b6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80065a4:	f7fc ffa4 	bl	80034f0 <HAL_GetTick>
 80065a8:	4602      	mov	r2, r0
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	1ad3      	subs	r3, r2, r3
 80065ae:	2b02      	cmp	r3, #2
 80065b0:	d901      	bls.n	80065b6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80065b2:	2303      	movs	r3, #3
 80065b4:	e1b8      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80065b6:	4b15      	ldr	r3, [pc, #84]	@ (800660c <HAL_RCC_OscConfig+0x508>)
 80065b8:	681b      	ldr	r3, [r3, #0]
 80065ba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d0f0      	beq.n	80065a4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	689b      	ldr	r3, [r3, #8]
 80065c6:	2b01      	cmp	r3, #1
 80065c8:	d108      	bne.n	80065dc <HAL_RCC_OscConfig+0x4d8>
 80065ca:	4b0f      	ldr	r3, [pc, #60]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 80065cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065d0:	4a0d      	ldr	r2, [pc, #52]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 80065d2:	f043 0301 	orr.w	r3, r3, #1
 80065d6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80065da:	e029      	b.n	8006630 <HAL_RCC_OscConfig+0x52c>
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	689b      	ldr	r3, [r3, #8]
 80065e0:	2b05      	cmp	r3, #5
 80065e2:	d115      	bne.n	8006610 <HAL_RCC_OscConfig+0x50c>
 80065e4:	4b08      	ldr	r3, [pc, #32]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 80065e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065ea:	4a07      	ldr	r2, [pc, #28]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 80065ec:	f043 0304 	orr.w	r3, r3, #4
 80065f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80065f4:	4b04      	ldr	r3, [pc, #16]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 80065f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065fa:	4a03      	ldr	r2, [pc, #12]	@ (8006608 <HAL_RCC_OscConfig+0x504>)
 80065fc:	f043 0301 	orr.w	r3, r3, #1
 8006600:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006604:	e014      	b.n	8006630 <HAL_RCC_OscConfig+0x52c>
 8006606:	bf00      	nop
 8006608:	40021000 	.word	0x40021000
 800660c:	40007000 	.word	0x40007000
 8006610:	4b9d      	ldr	r3, [pc, #628]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 8006612:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006616:	4a9c      	ldr	r2, [pc, #624]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 8006618:	f023 0301 	bic.w	r3, r3, #1
 800661c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8006620:	4b99      	ldr	r3, [pc, #612]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 8006622:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006626:	4a98      	ldr	r2, [pc, #608]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 8006628:	f023 0304 	bic.w	r3, r3, #4
 800662c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	689b      	ldr	r3, [r3, #8]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d016      	beq.n	8006666 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006638:	f7fc ff5a 	bl	80034f0 <HAL_GetTick>
 800663c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800663e:	e00a      	b.n	8006656 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006640:	f7fc ff56 	bl	80034f0 <HAL_GetTick>
 8006644:	4602      	mov	r2, r0
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	1ad3      	subs	r3, r2, r3
 800664a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800664e:	4293      	cmp	r3, r2
 8006650:	d901      	bls.n	8006656 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8006652:	2303      	movs	r3, #3
 8006654:	e168      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006656:	4b8c      	ldr	r3, [pc, #560]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 8006658:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800665c:	f003 0302 	and.w	r3, r3, #2
 8006660:	2b00      	cmp	r3, #0
 8006662:	d0ed      	beq.n	8006640 <HAL_RCC_OscConfig+0x53c>
 8006664:	e015      	b.n	8006692 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006666:	f7fc ff43 	bl	80034f0 <HAL_GetTick>
 800666a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800666c:	e00a      	b.n	8006684 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800666e:	f7fc ff3f 	bl	80034f0 <HAL_GetTick>
 8006672:	4602      	mov	r2, r0
 8006674:	693b      	ldr	r3, [r7, #16]
 8006676:	1ad3      	subs	r3, r2, r3
 8006678:	f241 3288 	movw	r2, #5000	@ 0x1388
 800667c:	4293      	cmp	r3, r2
 800667e:	d901      	bls.n	8006684 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8006680:	2303      	movs	r3, #3
 8006682:	e151      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8006684:	4b80      	ldr	r3, [pc, #512]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 8006686:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800668a:	f003 0302 	and.w	r3, r3, #2
 800668e:	2b00      	cmp	r3, #0
 8006690:	d1ed      	bne.n	800666e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006692:	7ffb      	ldrb	r3, [r7, #31]
 8006694:	2b01      	cmp	r3, #1
 8006696:	d105      	bne.n	80066a4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006698:	4b7b      	ldr	r3, [pc, #492]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 800669a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800669c:	4a7a      	ldr	r2, [pc, #488]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 800669e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80066a2:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f003 0320 	and.w	r3, r3, #32
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d03c      	beq.n	800672a <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066b4:	2b00      	cmp	r3, #0
 80066b6:	d01c      	beq.n	80066f2 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80066b8:	4b73      	ldr	r3, [pc, #460]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 80066ba:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80066be:	4a72      	ldr	r2, [pc, #456]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 80066c0:	f043 0301 	orr.w	r3, r3, #1
 80066c4:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066c8:	f7fc ff12 	bl	80034f0 <HAL_GetTick>
 80066cc:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80066ce:	e008      	b.n	80066e2 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80066d0:	f7fc ff0e 	bl	80034f0 <HAL_GetTick>
 80066d4:	4602      	mov	r2, r0
 80066d6:	693b      	ldr	r3, [r7, #16]
 80066d8:	1ad3      	subs	r3, r2, r3
 80066da:	2b02      	cmp	r3, #2
 80066dc:	d901      	bls.n	80066e2 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 80066de:	2303      	movs	r3, #3
 80066e0:	e122      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80066e2:	4b69      	ldr	r3, [pc, #420]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 80066e4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80066e8:	f003 0302 	and.w	r3, r3, #2
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d0ef      	beq.n	80066d0 <HAL_RCC_OscConfig+0x5cc>
 80066f0:	e01b      	b.n	800672a <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80066f2:	4b65      	ldr	r3, [pc, #404]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 80066f4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80066f8:	4a63      	ldr	r2, [pc, #396]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 80066fa:	f023 0301 	bic.w	r3, r3, #1
 80066fe:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006702:	f7fc fef5 	bl	80034f0 <HAL_GetTick>
 8006706:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006708:	e008      	b.n	800671c <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800670a:	f7fc fef1 	bl	80034f0 <HAL_GetTick>
 800670e:	4602      	mov	r2, r0
 8006710:	693b      	ldr	r3, [r7, #16]
 8006712:	1ad3      	subs	r3, r2, r3
 8006714:	2b02      	cmp	r3, #2
 8006716:	d901      	bls.n	800671c <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8006718:	2303      	movs	r3, #3
 800671a:	e105      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800671c:	4b5a      	ldr	r3, [pc, #360]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 800671e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006722:	f003 0302 	and.w	r3, r3, #2
 8006726:	2b00      	cmp	r3, #0
 8006728:	d1ef      	bne.n	800670a <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800672e:	2b00      	cmp	r3, #0
 8006730:	f000 80f9 	beq.w	8006926 <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006738:	2b02      	cmp	r3, #2
 800673a:	f040 80cf 	bne.w	80068dc <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 800673e:	4b52      	ldr	r3, [pc, #328]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 8006740:	68db      	ldr	r3, [r3, #12]
 8006742:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006744:	697b      	ldr	r3, [r7, #20]
 8006746:	f003 0203 	and.w	r2, r3, #3
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800674e:	429a      	cmp	r2, r3
 8006750:	d12c      	bne.n	80067ac <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006752:	697b      	ldr	r3, [r7, #20]
 8006754:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800675c:	3b01      	subs	r3, #1
 800675e:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006760:	429a      	cmp	r2, r3
 8006762:	d123      	bne.n	80067ac <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006764:	697b      	ldr	r3, [r7, #20]
 8006766:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800676e:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006770:	429a      	cmp	r2, r3
 8006772:	d11b      	bne.n	80067ac <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006774:	697b      	ldr	r3, [r7, #20]
 8006776:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800677e:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006780:	429a      	cmp	r2, r3
 8006782:	d113      	bne.n	80067ac <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006784:	697b      	ldr	r3, [r7, #20]
 8006786:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800678e:	085b      	lsrs	r3, r3, #1
 8006790:	3b01      	subs	r3, #1
 8006792:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006794:	429a      	cmp	r2, r3
 8006796:	d109      	bne.n	80067ac <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006798:	697b      	ldr	r3, [r7, #20]
 800679a:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80067a2:	085b      	lsrs	r3, r3, #1
 80067a4:	3b01      	subs	r3, #1
 80067a6:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80067a8:	429a      	cmp	r2, r3
 80067aa:	d071      	beq.n	8006890 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80067ac:	69bb      	ldr	r3, [r7, #24]
 80067ae:	2b0c      	cmp	r3, #12
 80067b0:	d068      	beq.n	8006884 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80067b2:	4b35      	ldr	r3, [pc, #212]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80067ba:	2b00      	cmp	r3, #0
 80067bc:	d105      	bne.n	80067ca <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80067be:	4b32      	ldr	r3, [pc, #200]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d001      	beq.n	80067ce <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80067ca:	2301      	movs	r3, #1
 80067cc:	e0ac      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80067ce:	4b2e      	ldr	r3, [pc, #184]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	4a2d      	ldr	r2, [pc, #180]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 80067d4:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80067d8:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80067da:	f7fc fe89 	bl	80034f0 <HAL_GetTick>
 80067de:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80067e0:	e008      	b.n	80067f4 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067e2:	f7fc fe85 	bl	80034f0 <HAL_GetTick>
 80067e6:	4602      	mov	r2, r0
 80067e8:	693b      	ldr	r3, [r7, #16]
 80067ea:	1ad3      	subs	r3, r2, r3
 80067ec:	2b02      	cmp	r3, #2
 80067ee:	d901      	bls.n	80067f4 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80067f0:	2303      	movs	r3, #3
 80067f2:	e099      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80067f4:	4b24      	ldr	r3, [pc, #144]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d1f0      	bne.n	80067e2 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006800:	4b21      	ldr	r3, [pc, #132]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 8006802:	68da      	ldr	r2, [r3, #12]
 8006804:	4b21      	ldr	r3, [pc, #132]	@ (800688c <HAL_RCC_OscConfig+0x788>)
 8006806:	4013      	ands	r3, r2
 8006808:	687a      	ldr	r2, [r7, #4]
 800680a:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 800680c:	687a      	ldr	r2, [r7, #4]
 800680e:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8006810:	3a01      	subs	r2, #1
 8006812:	0112      	lsls	r2, r2, #4
 8006814:	4311      	orrs	r1, r2
 8006816:	687a      	ldr	r2, [r7, #4]
 8006818:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800681a:	0212      	lsls	r2, r2, #8
 800681c:	4311      	orrs	r1, r2
 800681e:	687a      	ldr	r2, [r7, #4]
 8006820:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8006822:	0852      	lsrs	r2, r2, #1
 8006824:	3a01      	subs	r2, #1
 8006826:	0552      	lsls	r2, r2, #21
 8006828:	4311      	orrs	r1, r2
 800682a:	687a      	ldr	r2, [r7, #4]
 800682c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800682e:	0852      	lsrs	r2, r2, #1
 8006830:	3a01      	subs	r2, #1
 8006832:	0652      	lsls	r2, r2, #25
 8006834:	4311      	orrs	r1, r2
 8006836:	687a      	ldr	r2, [r7, #4]
 8006838:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800683a:	06d2      	lsls	r2, r2, #27
 800683c:	430a      	orrs	r2, r1
 800683e:	4912      	ldr	r1, [pc, #72]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 8006840:	4313      	orrs	r3, r2
 8006842:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8006844:	4b10      	ldr	r3, [pc, #64]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a0f      	ldr	r2, [pc, #60]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 800684a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800684e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006850:	4b0d      	ldr	r3, [pc, #52]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 8006852:	68db      	ldr	r3, [r3, #12]
 8006854:	4a0c      	ldr	r2, [pc, #48]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 8006856:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800685a:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800685c:	f7fc fe48 	bl	80034f0 <HAL_GetTick>
 8006860:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006862:	e008      	b.n	8006876 <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006864:	f7fc fe44 	bl	80034f0 <HAL_GetTick>
 8006868:	4602      	mov	r2, r0
 800686a:	693b      	ldr	r3, [r7, #16]
 800686c:	1ad3      	subs	r3, r2, r3
 800686e:	2b02      	cmp	r3, #2
 8006870:	d901      	bls.n	8006876 <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8006872:	2303      	movs	r3, #3
 8006874:	e058      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006876:	4b04      	ldr	r3, [pc, #16]	@ (8006888 <HAL_RCC_OscConfig+0x784>)
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800687e:	2b00      	cmp	r3, #0
 8006880:	d0f0      	beq.n	8006864 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006882:	e050      	b.n	8006926 <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006884:	2301      	movs	r3, #1
 8006886:	e04f      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
 8006888:	40021000 	.word	0x40021000
 800688c:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006890:	4b27      	ldr	r3, [pc, #156]	@ (8006930 <HAL_RCC_OscConfig+0x82c>)
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006898:	2b00      	cmp	r3, #0
 800689a:	d144      	bne.n	8006926 <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800689c:	4b24      	ldr	r3, [pc, #144]	@ (8006930 <HAL_RCC_OscConfig+0x82c>)
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	4a23      	ldr	r2, [pc, #140]	@ (8006930 <HAL_RCC_OscConfig+0x82c>)
 80068a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80068a6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80068a8:	4b21      	ldr	r3, [pc, #132]	@ (8006930 <HAL_RCC_OscConfig+0x82c>)
 80068aa:	68db      	ldr	r3, [r3, #12]
 80068ac:	4a20      	ldr	r2, [pc, #128]	@ (8006930 <HAL_RCC_OscConfig+0x82c>)
 80068ae:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80068b2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80068b4:	f7fc fe1c 	bl	80034f0 <HAL_GetTick>
 80068b8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80068ba:	e008      	b.n	80068ce <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068bc:	f7fc fe18 	bl	80034f0 <HAL_GetTick>
 80068c0:	4602      	mov	r2, r0
 80068c2:	693b      	ldr	r3, [r7, #16]
 80068c4:	1ad3      	subs	r3, r2, r3
 80068c6:	2b02      	cmp	r3, #2
 80068c8:	d901      	bls.n	80068ce <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80068ca:	2303      	movs	r3, #3
 80068cc:	e02c      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80068ce:	4b18      	ldr	r3, [pc, #96]	@ (8006930 <HAL_RCC_OscConfig+0x82c>)
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80068d6:	2b00      	cmp	r3, #0
 80068d8:	d0f0      	beq.n	80068bc <HAL_RCC_OscConfig+0x7b8>
 80068da:	e024      	b.n	8006926 <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80068dc:	69bb      	ldr	r3, [r7, #24]
 80068de:	2b0c      	cmp	r3, #12
 80068e0:	d01f      	beq.n	8006922 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068e2:	4b13      	ldr	r3, [pc, #76]	@ (8006930 <HAL_RCC_OscConfig+0x82c>)
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	4a12      	ldr	r2, [pc, #72]	@ (8006930 <HAL_RCC_OscConfig+0x82c>)
 80068e8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80068ec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068ee:	f7fc fdff 	bl	80034f0 <HAL_GetTick>
 80068f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80068f4:	e008      	b.n	8006908 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068f6:	f7fc fdfb 	bl	80034f0 <HAL_GetTick>
 80068fa:	4602      	mov	r2, r0
 80068fc:	693b      	ldr	r3, [r7, #16]
 80068fe:	1ad3      	subs	r3, r2, r3
 8006900:	2b02      	cmp	r3, #2
 8006902:	d901      	bls.n	8006908 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8006904:	2303      	movs	r3, #3
 8006906:	e00f      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006908:	4b09      	ldr	r3, [pc, #36]	@ (8006930 <HAL_RCC_OscConfig+0x82c>)
 800690a:	681b      	ldr	r3, [r3, #0]
 800690c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006910:	2b00      	cmp	r3, #0
 8006912:	d1f0      	bne.n	80068f6 <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8006914:	4b06      	ldr	r3, [pc, #24]	@ (8006930 <HAL_RCC_OscConfig+0x82c>)
 8006916:	68da      	ldr	r2, [r3, #12]
 8006918:	4905      	ldr	r1, [pc, #20]	@ (8006930 <HAL_RCC_OscConfig+0x82c>)
 800691a:	4b06      	ldr	r3, [pc, #24]	@ (8006934 <HAL_RCC_OscConfig+0x830>)
 800691c:	4013      	ands	r3, r2
 800691e:	60cb      	str	r3, [r1, #12]
 8006920:	e001      	b.n	8006926 <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8006922:	2301      	movs	r3, #1
 8006924:	e000      	b.n	8006928 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 8006926:	2300      	movs	r3, #0
}
 8006928:	4618      	mov	r0, r3
 800692a:	3720      	adds	r7, #32
 800692c:	46bd      	mov	sp, r7
 800692e:	bd80      	pop	{r7, pc}
 8006930:	40021000 	.word	0x40021000
 8006934:	feeefffc 	.word	0xfeeefffc

08006938 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006938:	b580      	push	{r7, lr}
 800693a:	b086      	sub	sp, #24
 800693c:	af00      	add	r7, sp, #0
 800693e:	6078      	str	r0, [r7, #4]
 8006940:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8006942:	2300      	movs	r3, #0
 8006944:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2b00      	cmp	r3, #0
 800694a:	d101      	bne.n	8006950 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 800694c:	2301      	movs	r3, #1
 800694e:	e11d      	b.n	8006b8c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006950:	4b90      	ldr	r3, [pc, #576]	@ (8006b94 <HAL_RCC_ClockConfig+0x25c>)
 8006952:	681b      	ldr	r3, [r3, #0]
 8006954:	f003 030f 	and.w	r3, r3, #15
 8006958:	683a      	ldr	r2, [r7, #0]
 800695a:	429a      	cmp	r2, r3
 800695c:	d910      	bls.n	8006980 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800695e:	4b8d      	ldr	r3, [pc, #564]	@ (8006b94 <HAL_RCC_ClockConfig+0x25c>)
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f023 020f 	bic.w	r2, r3, #15
 8006966:	498b      	ldr	r1, [pc, #556]	@ (8006b94 <HAL_RCC_ClockConfig+0x25c>)
 8006968:	683b      	ldr	r3, [r7, #0]
 800696a:	4313      	orrs	r3, r2
 800696c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800696e:	4b89      	ldr	r3, [pc, #548]	@ (8006b94 <HAL_RCC_ClockConfig+0x25c>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f003 030f 	and.w	r3, r3, #15
 8006976:	683a      	ldr	r2, [r7, #0]
 8006978:	429a      	cmp	r2, r3
 800697a:	d001      	beq.n	8006980 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800697c:	2301      	movs	r3, #1
 800697e:	e105      	b.n	8006b8c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	681b      	ldr	r3, [r3, #0]
 8006984:	f003 0302 	and.w	r3, r3, #2
 8006988:	2b00      	cmp	r3, #0
 800698a:	d010      	beq.n	80069ae <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	689a      	ldr	r2, [r3, #8]
 8006990:	4b81      	ldr	r3, [pc, #516]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 8006992:	689b      	ldr	r3, [r3, #8]
 8006994:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006998:	429a      	cmp	r2, r3
 800699a:	d908      	bls.n	80069ae <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800699c:	4b7e      	ldr	r3, [pc, #504]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 800699e:	689b      	ldr	r3, [r3, #8]
 80069a0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	689b      	ldr	r3, [r3, #8]
 80069a8:	497b      	ldr	r1, [pc, #492]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 80069aa:	4313      	orrs	r3, r2
 80069ac:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	f003 0301 	and.w	r3, r3, #1
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d079      	beq.n	8006aae <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	685b      	ldr	r3, [r3, #4]
 80069be:	2b03      	cmp	r3, #3
 80069c0:	d11e      	bne.n	8006a00 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80069c2:	4b75      	ldr	r3, [pc, #468]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80069ca:	2b00      	cmp	r3, #0
 80069cc:	d101      	bne.n	80069d2 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80069ce:	2301      	movs	r3, #1
 80069d0:	e0dc      	b.n	8006b8c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80069d2:	f000 fa09 	bl	8006de8 <RCC_GetSysClockFreqFromPLLSource>
 80069d6:	4603      	mov	r3, r0
 80069d8:	4a70      	ldr	r2, [pc, #448]	@ (8006b9c <HAL_RCC_ClockConfig+0x264>)
 80069da:	4293      	cmp	r3, r2
 80069dc:	d946      	bls.n	8006a6c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80069de:	4b6e      	ldr	r3, [pc, #440]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 80069e0:	689b      	ldr	r3, [r3, #8]
 80069e2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80069e6:	2b00      	cmp	r3, #0
 80069e8:	d140      	bne.n	8006a6c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80069ea:	4b6b      	ldr	r3, [pc, #428]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 80069ec:	689b      	ldr	r3, [r3, #8]
 80069ee:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80069f2:	4a69      	ldr	r2, [pc, #420]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 80069f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069f8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80069fa:	2380      	movs	r3, #128	@ 0x80
 80069fc:	617b      	str	r3, [r7, #20]
 80069fe:	e035      	b.n	8006a6c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	685b      	ldr	r3, [r3, #4]
 8006a04:	2b02      	cmp	r3, #2
 8006a06:	d107      	bne.n	8006a18 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006a08:	4b63      	ldr	r3, [pc, #396]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 8006a0a:	681b      	ldr	r3, [r3, #0]
 8006a0c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d115      	bne.n	8006a40 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006a14:	2301      	movs	r3, #1
 8006a16:	e0b9      	b.n	8006b8c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	685b      	ldr	r3, [r3, #4]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d107      	bne.n	8006a30 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006a20:	4b5d      	ldr	r3, [pc, #372]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 8006a22:	681b      	ldr	r3, [r3, #0]
 8006a24:	f003 0302 	and.w	r3, r3, #2
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d109      	bne.n	8006a40 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006a2c:	2301      	movs	r3, #1
 8006a2e:	e0ad      	b.n	8006b8c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006a30:	4b59      	ldr	r3, [pc, #356]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d101      	bne.n	8006a40 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8006a3c:	2301      	movs	r3, #1
 8006a3e:	e0a5      	b.n	8006b8c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8006a40:	f000 f8b4 	bl	8006bac <HAL_RCC_GetSysClockFreq>
 8006a44:	4603      	mov	r3, r0
 8006a46:	4a55      	ldr	r2, [pc, #340]	@ (8006b9c <HAL_RCC_ClockConfig+0x264>)
 8006a48:	4293      	cmp	r3, r2
 8006a4a:	d90f      	bls.n	8006a6c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8006a4c:	4b52      	ldr	r3, [pc, #328]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 8006a4e:	689b      	ldr	r3, [r3, #8]
 8006a50:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d109      	bne.n	8006a6c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006a58:	4b4f      	ldr	r3, [pc, #316]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 8006a5a:	689b      	ldr	r3, [r3, #8]
 8006a5c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006a60:	4a4d      	ldr	r2, [pc, #308]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 8006a62:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a66:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8006a68:	2380      	movs	r3, #128	@ 0x80
 8006a6a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006a6c:	4b4a      	ldr	r3, [pc, #296]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 8006a6e:	689b      	ldr	r3, [r3, #8]
 8006a70:	f023 0203 	bic.w	r2, r3, #3
 8006a74:	687b      	ldr	r3, [r7, #4]
 8006a76:	685b      	ldr	r3, [r3, #4]
 8006a78:	4947      	ldr	r1, [pc, #284]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 8006a7a:	4313      	orrs	r3, r2
 8006a7c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006a7e:	f7fc fd37 	bl	80034f0 <HAL_GetTick>
 8006a82:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a84:	e00a      	b.n	8006a9c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006a86:	f7fc fd33 	bl	80034f0 <HAL_GetTick>
 8006a8a:	4602      	mov	r2, r0
 8006a8c:	693b      	ldr	r3, [r7, #16]
 8006a8e:	1ad3      	subs	r3, r2, r3
 8006a90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006a94:	4293      	cmp	r3, r2
 8006a96:	d901      	bls.n	8006a9c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8006a98:	2303      	movs	r3, #3
 8006a9a:	e077      	b.n	8006b8c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006a9c:	4b3e      	ldr	r3, [pc, #248]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 8006a9e:	689b      	ldr	r3, [r3, #8]
 8006aa0:	f003 020c 	and.w	r2, r3, #12
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	685b      	ldr	r3, [r3, #4]
 8006aa8:	009b      	lsls	r3, r3, #2
 8006aaa:	429a      	cmp	r2, r3
 8006aac:	d1eb      	bne.n	8006a86 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8006aae:	697b      	ldr	r3, [r7, #20]
 8006ab0:	2b80      	cmp	r3, #128	@ 0x80
 8006ab2:	d105      	bne.n	8006ac0 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006ab4:	4b38      	ldr	r3, [pc, #224]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 8006ab6:	689b      	ldr	r3, [r3, #8]
 8006ab8:	4a37      	ldr	r2, [pc, #220]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 8006aba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006abe:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	681b      	ldr	r3, [r3, #0]
 8006ac4:	f003 0302 	and.w	r3, r3, #2
 8006ac8:	2b00      	cmp	r3, #0
 8006aca:	d010      	beq.n	8006aee <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	689a      	ldr	r2, [r3, #8]
 8006ad0:	4b31      	ldr	r3, [pc, #196]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 8006ad2:	689b      	ldr	r3, [r3, #8]
 8006ad4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006ad8:	429a      	cmp	r2, r3
 8006ada:	d208      	bcs.n	8006aee <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006adc:	4b2e      	ldr	r3, [pc, #184]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 8006ade:	689b      	ldr	r3, [r3, #8]
 8006ae0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	492b      	ldr	r1, [pc, #172]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 8006aea:	4313      	orrs	r3, r2
 8006aec:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006aee:	4b29      	ldr	r3, [pc, #164]	@ (8006b94 <HAL_RCC_ClockConfig+0x25c>)
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f003 030f 	and.w	r3, r3, #15
 8006af6:	683a      	ldr	r2, [r7, #0]
 8006af8:	429a      	cmp	r2, r3
 8006afa:	d210      	bcs.n	8006b1e <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006afc:	4b25      	ldr	r3, [pc, #148]	@ (8006b94 <HAL_RCC_ClockConfig+0x25c>)
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	f023 020f 	bic.w	r2, r3, #15
 8006b04:	4923      	ldr	r1, [pc, #140]	@ (8006b94 <HAL_RCC_ClockConfig+0x25c>)
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	4313      	orrs	r3, r2
 8006b0a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006b0c:	4b21      	ldr	r3, [pc, #132]	@ (8006b94 <HAL_RCC_ClockConfig+0x25c>)
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	f003 030f 	and.w	r3, r3, #15
 8006b14:	683a      	ldr	r2, [r7, #0]
 8006b16:	429a      	cmp	r2, r3
 8006b18:	d001      	beq.n	8006b1e <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8006b1a:	2301      	movs	r3, #1
 8006b1c:	e036      	b.n	8006b8c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b1e:	687b      	ldr	r3, [r7, #4]
 8006b20:	681b      	ldr	r3, [r3, #0]
 8006b22:	f003 0304 	and.w	r3, r3, #4
 8006b26:	2b00      	cmp	r3, #0
 8006b28:	d008      	beq.n	8006b3c <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006b2a:	4b1b      	ldr	r3, [pc, #108]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 8006b2c:	689b      	ldr	r3, [r3, #8]
 8006b2e:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	68db      	ldr	r3, [r3, #12]
 8006b36:	4918      	ldr	r1, [pc, #96]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 8006b38:	4313      	orrs	r3, r2
 8006b3a:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	f003 0308 	and.w	r3, r3, #8
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d009      	beq.n	8006b5c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006b48:	4b13      	ldr	r3, [pc, #76]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 8006b4a:	689b      	ldr	r3, [r3, #8]
 8006b4c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006b50:	687b      	ldr	r3, [r7, #4]
 8006b52:	691b      	ldr	r3, [r3, #16]
 8006b54:	00db      	lsls	r3, r3, #3
 8006b56:	4910      	ldr	r1, [pc, #64]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 8006b58:	4313      	orrs	r3, r2
 8006b5a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006b5c:	f000 f826 	bl	8006bac <HAL_RCC_GetSysClockFreq>
 8006b60:	4602      	mov	r2, r0
 8006b62:	4b0d      	ldr	r3, [pc, #52]	@ (8006b98 <HAL_RCC_ClockConfig+0x260>)
 8006b64:	689b      	ldr	r3, [r3, #8]
 8006b66:	091b      	lsrs	r3, r3, #4
 8006b68:	f003 030f 	and.w	r3, r3, #15
 8006b6c:	490c      	ldr	r1, [pc, #48]	@ (8006ba0 <HAL_RCC_ClockConfig+0x268>)
 8006b6e:	5ccb      	ldrb	r3, [r1, r3]
 8006b70:	f003 031f 	and.w	r3, r3, #31
 8006b74:	fa22 f303 	lsr.w	r3, r2, r3
 8006b78:	4a0a      	ldr	r2, [pc, #40]	@ (8006ba4 <HAL_RCC_ClockConfig+0x26c>)
 8006b7a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006b7c:	4b0a      	ldr	r3, [pc, #40]	@ (8006ba8 <HAL_RCC_ClockConfig+0x270>)
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	4618      	mov	r0, r3
 8006b82:	f7fc fc65 	bl	8003450 <HAL_InitTick>
 8006b86:	4603      	mov	r3, r0
 8006b88:	73fb      	strb	r3, [r7, #15]

  return status;
 8006b8a:	7bfb      	ldrb	r3, [r7, #15]
}
 8006b8c:	4618      	mov	r0, r3
 8006b8e:	3718      	adds	r7, #24
 8006b90:	46bd      	mov	sp, r7
 8006b92:	bd80      	pop	{r7, pc}
 8006b94:	40022000 	.word	0x40022000
 8006b98:	40021000 	.word	0x40021000
 8006b9c:	04c4b400 	.word	0x04c4b400
 8006ba0:	0800e728 	.word	0x0800e728
 8006ba4:	2004000c 	.word	0x2004000c
 8006ba8:	20040014 	.word	0x20040014

08006bac <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006bac:	b480      	push	{r7}
 8006bae:	b089      	sub	sp, #36	@ 0x24
 8006bb0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006bb2:	2300      	movs	r3, #0
 8006bb4:	61fb      	str	r3, [r7, #28]
 8006bb6:	2300      	movs	r3, #0
 8006bb8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006bba:	4b3e      	ldr	r3, [pc, #248]	@ (8006cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006bbc:	689b      	ldr	r3, [r3, #8]
 8006bbe:	f003 030c 	and.w	r3, r3, #12
 8006bc2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006bc4:	4b3b      	ldr	r3, [pc, #236]	@ (8006cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006bc6:	68db      	ldr	r3, [r3, #12]
 8006bc8:	f003 0303 	and.w	r3, r3, #3
 8006bcc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006bce:	693b      	ldr	r3, [r7, #16]
 8006bd0:	2b00      	cmp	r3, #0
 8006bd2:	d005      	beq.n	8006be0 <HAL_RCC_GetSysClockFreq+0x34>
 8006bd4:	693b      	ldr	r3, [r7, #16]
 8006bd6:	2b0c      	cmp	r3, #12
 8006bd8:	d121      	bne.n	8006c1e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006bda:	68fb      	ldr	r3, [r7, #12]
 8006bdc:	2b01      	cmp	r3, #1
 8006bde:	d11e      	bne.n	8006c1e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006be0:	4b34      	ldr	r3, [pc, #208]	@ (8006cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006be2:	681b      	ldr	r3, [r3, #0]
 8006be4:	f003 0308 	and.w	r3, r3, #8
 8006be8:	2b00      	cmp	r3, #0
 8006bea:	d107      	bne.n	8006bfc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006bec:	4b31      	ldr	r3, [pc, #196]	@ (8006cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006bee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006bf2:	0a1b      	lsrs	r3, r3, #8
 8006bf4:	f003 030f 	and.w	r3, r3, #15
 8006bf8:	61fb      	str	r3, [r7, #28]
 8006bfa:	e005      	b.n	8006c08 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006bfc:	4b2d      	ldr	r3, [pc, #180]	@ (8006cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	091b      	lsrs	r3, r3, #4
 8006c02:	f003 030f 	and.w	r3, r3, #15
 8006c06:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006c08:	4a2b      	ldr	r2, [pc, #172]	@ (8006cb8 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006c0a:	69fb      	ldr	r3, [r7, #28]
 8006c0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006c10:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006c12:	693b      	ldr	r3, [r7, #16]
 8006c14:	2b00      	cmp	r3, #0
 8006c16:	d10d      	bne.n	8006c34 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006c18:	69fb      	ldr	r3, [r7, #28]
 8006c1a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006c1c:	e00a      	b.n	8006c34 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006c1e:	693b      	ldr	r3, [r7, #16]
 8006c20:	2b04      	cmp	r3, #4
 8006c22:	d102      	bne.n	8006c2a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006c24:	4b25      	ldr	r3, [pc, #148]	@ (8006cbc <HAL_RCC_GetSysClockFreq+0x110>)
 8006c26:	61bb      	str	r3, [r7, #24]
 8006c28:	e004      	b.n	8006c34 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006c2a:	693b      	ldr	r3, [r7, #16]
 8006c2c:	2b08      	cmp	r3, #8
 8006c2e:	d101      	bne.n	8006c34 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006c30:	4b23      	ldr	r3, [pc, #140]	@ (8006cc0 <HAL_RCC_GetSysClockFreq+0x114>)
 8006c32:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006c34:	693b      	ldr	r3, [r7, #16]
 8006c36:	2b0c      	cmp	r3, #12
 8006c38:	d134      	bne.n	8006ca4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006c3a:	4b1e      	ldr	r3, [pc, #120]	@ (8006cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006c3c:	68db      	ldr	r3, [r3, #12]
 8006c3e:	f003 0303 	and.w	r3, r3, #3
 8006c42:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	2b02      	cmp	r3, #2
 8006c48:	d003      	beq.n	8006c52 <HAL_RCC_GetSysClockFreq+0xa6>
 8006c4a:	68bb      	ldr	r3, [r7, #8]
 8006c4c:	2b03      	cmp	r3, #3
 8006c4e:	d003      	beq.n	8006c58 <HAL_RCC_GetSysClockFreq+0xac>
 8006c50:	e005      	b.n	8006c5e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006c52:	4b1a      	ldr	r3, [pc, #104]	@ (8006cbc <HAL_RCC_GetSysClockFreq+0x110>)
 8006c54:	617b      	str	r3, [r7, #20]
      break;
 8006c56:	e005      	b.n	8006c64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006c58:	4b19      	ldr	r3, [pc, #100]	@ (8006cc0 <HAL_RCC_GetSysClockFreq+0x114>)
 8006c5a:	617b      	str	r3, [r7, #20]
      break;
 8006c5c:	e002      	b.n	8006c64 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006c5e:	69fb      	ldr	r3, [r7, #28]
 8006c60:	617b      	str	r3, [r7, #20]
      break;
 8006c62:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006c64:	4b13      	ldr	r3, [pc, #76]	@ (8006cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006c66:	68db      	ldr	r3, [r3, #12]
 8006c68:	091b      	lsrs	r3, r3, #4
 8006c6a:	f003 030f 	and.w	r3, r3, #15
 8006c6e:	3301      	adds	r3, #1
 8006c70:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006c72:	4b10      	ldr	r3, [pc, #64]	@ (8006cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006c74:	68db      	ldr	r3, [r3, #12]
 8006c76:	0a1b      	lsrs	r3, r3, #8
 8006c78:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006c7c:	697a      	ldr	r2, [r7, #20]
 8006c7e:	fb03 f202 	mul.w	r2, r3, r2
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c88:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006c8a:	4b0a      	ldr	r3, [pc, #40]	@ (8006cb4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006c8c:	68db      	ldr	r3, [r3, #12]
 8006c8e:	0e5b      	lsrs	r3, r3, #25
 8006c90:	f003 0303 	and.w	r3, r3, #3
 8006c94:	3301      	adds	r3, #1
 8006c96:	005b      	lsls	r3, r3, #1
 8006c98:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006c9a:	697a      	ldr	r2, [r7, #20]
 8006c9c:	683b      	ldr	r3, [r7, #0]
 8006c9e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ca2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006ca4:	69bb      	ldr	r3, [r7, #24]
}
 8006ca6:	4618      	mov	r0, r3
 8006ca8:	3724      	adds	r7, #36	@ 0x24
 8006caa:	46bd      	mov	sp, r7
 8006cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cb0:	4770      	bx	lr
 8006cb2:	bf00      	nop
 8006cb4:	40021000 	.word	0x40021000
 8006cb8:	0800e740 	.word	0x0800e740
 8006cbc:	00f42400 	.word	0x00f42400
 8006cc0:	007a1200 	.word	0x007a1200

08006cc4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006cc8:	4b03      	ldr	r3, [pc, #12]	@ (8006cd8 <HAL_RCC_GetHCLKFreq+0x14>)
 8006cca:	681b      	ldr	r3, [r3, #0]
}
 8006ccc:	4618      	mov	r0, r3
 8006cce:	46bd      	mov	sp, r7
 8006cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd4:	4770      	bx	lr
 8006cd6:	bf00      	nop
 8006cd8:	2004000c 	.word	0x2004000c

08006cdc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006cdc:	b580      	push	{r7, lr}
 8006cde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006ce0:	f7ff fff0 	bl	8006cc4 <HAL_RCC_GetHCLKFreq>
 8006ce4:	4602      	mov	r2, r0
 8006ce6:	4b06      	ldr	r3, [pc, #24]	@ (8006d00 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006ce8:	689b      	ldr	r3, [r3, #8]
 8006cea:	0a1b      	lsrs	r3, r3, #8
 8006cec:	f003 0307 	and.w	r3, r3, #7
 8006cf0:	4904      	ldr	r1, [pc, #16]	@ (8006d04 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006cf2:	5ccb      	ldrb	r3, [r1, r3]
 8006cf4:	f003 031f 	and.w	r3, r3, #31
 8006cf8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006cfc:	4618      	mov	r0, r3
 8006cfe:	bd80      	pop	{r7, pc}
 8006d00:	40021000 	.word	0x40021000
 8006d04:	0800e738 	.word	0x0800e738

08006d08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006d08:	b580      	push	{r7, lr}
 8006d0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006d0c:	f7ff ffda 	bl	8006cc4 <HAL_RCC_GetHCLKFreq>
 8006d10:	4602      	mov	r2, r0
 8006d12:	4b06      	ldr	r3, [pc, #24]	@ (8006d2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006d14:	689b      	ldr	r3, [r3, #8]
 8006d16:	0adb      	lsrs	r3, r3, #11
 8006d18:	f003 0307 	and.w	r3, r3, #7
 8006d1c:	4904      	ldr	r1, [pc, #16]	@ (8006d30 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006d1e:	5ccb      	ldrb	r3, [r1, r3]
 8006d20:	f003 031f 	and.w	r3, r3, #31
 8006d24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006d28:	4618      	mov	r0, r3
 8006d2a:	bd80      	pop	{r7, pc}
 8006d2c:	40021000 	.word	0x40021000
 8006d30:	0800e738 	.word	0x0800e738

08006d34 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006d34:	b580      	push	{r7, lr}
 8006d36:	b086      	sub	sp, #24
 8006d38:	af00      	add	r7, sp, #0
 8006d3a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006d40:	4b27      	ldr	r3, [pc, #156]	@ (8006de0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006d42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d48:	2b00      	cmp	r3, #0
 8006d4a:	d003      	beq.n	8006d54 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006d4c:	f7ff f906 	bl	8005f5c <HAL_PWREx_GetVoltageRange>
 8006d50:	6178      	str	r0, [r7, #20]
 8006d52:	e014      	b.n	8006d7e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006d54:	4b22      	ldr	r3, [pc, #136]	@ (8006de0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006d56:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d58:	4a21      	ldr	r2, [pc, #132]	@ (8006de0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006d5a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d5e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006d60:	4b1f      	ldr	r3, [pc, #124]	@ (8006de0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006d62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d64:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006d68:	60fb      	str	r3, [r7, #12]
 8006d6a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006d6c:	f7ff f8f6 	bl	8005f5c <HAL_PWREx_GetVoltageRange>
 8006d70:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006d72:	4b1b      	ldr	r3, [pc, #108]	@ (8006de0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006d74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d76:	4a1a      	ldr	r2, [pc, #104]	@ (8006de0 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006d78:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d7c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006d7e:	697b      	ldr	r3, [r7, #20]
 8006d80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d84:	d10b      	bne.n	8006d9e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	2b80      	cmp	r3, #128	@ 0x80
 8006d8a:	d913      	bls.n	8006db4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2ba0      	cmp	r3, #160	@ 0xa0
 8006d90:	d902      	bls.n	8006d98 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006d92:	2302      	movs	r3, #2
 8006d94:	613b      	str	r3, [r7, #16]
 8006d96:	e00d      	b.n	8006db4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006d98:	2301      	movs	r3, #1
 8006d9a:	613b      	str	r3, [r7, #16]
 8006d9c:	e00a      	b.n	8006db4 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8006d9e:	687b      	ldr	r3, [r7, #4]
 8006da0:	2b7f      	cmp	r3, #127	@ 0x7f
 8006da2:	d902      	bls.n	8006daa <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8006da4:	2302      	movs	r3, #2
 8006da6:	613b      	str	r3, [r7, #16]
 8006da8:	e004      	b.n	8006db4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2b70      	cmp	r3, #112	@ 0x70
 8006dae:	d101      	bne.n	8006db4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006db0:	2301      	movs	r3, #1
 8006db2:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006db4:	4b0b      	ldr	r3, [pc, #44]	@ (8006de4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f023 020f 	bic.w	r2, r3, #15
 8006dbc:	4909      	ldr	r1, [pc, #36]	@ (8006de4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006dbe:	693b      	ldr	r3, [r7, #16]
 8006dc0:	4313      	orrs	r3, r2
 8006dc2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006dc4:	4b07      	ldr	r3, [pc, #28]	@ (8006de4 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f003 030f 	and.w	r3, r3, #15
 8006dcc:	693a      	ldr	r2, [r7, #16]
 8006dce:	429a      	cmp	r2, r3
 8006dd0:	d001      	beq.n	8006dd6 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	e000      	b.n	8006dd8 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8006dd6:	2300      	movs	r3, #0
}
 8006dd8:	4618      	mov	r0, r3
 8006dda:	3718      	adds	r7, #24
 8006ddc:	46bd      	mov	sp, r7
 8006dde:	bd80      	pop	{r7, pc}
 8006de0:	40021000 	.word	0x40021000
 8006de4:	40022000 	.word	0x40022000

08006de8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006de8:	b480      	push	{r7}
 8006dea:	b087      	sub	sp, #28
 8006dec:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006dee:	4b2d      	ldr	r3, [pc, #180]	@ (8006ea4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006df0:	68db      	ldr	r3, [r3, #12]
 8006df2:	f003 0303 	and.w	r3, r3, #3
 8006df6:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8006df8:	68fb      	ldr	r3, [r7, #12]
 8006dfa:	2b03      	cmp	r3, #3
 8006dfc:	d00b      	beq.n	8006e16 <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	2b03      	cmp	r3, #3
 8006e02:	d825      	bhi.n	8006e50 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	2b01      	cmp	r3, #1
 8006e08:	d008      	beq.n	8006e1c <RCC_GetSysClockFreqFromPLLSource+0x34>
 8006e0a:	68fb      	ldr	r3, [r7, #12]
 8006e0c:	2b02      	cmp	r3, #2
 8006e0e:	d11f      	bne.n	8006e50 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8006e10:	4b25      	ldr	r3, [pc, #148]	@ (8006ea8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006e12:	613b      	str	r3, [r7, #16]
    break;
 8006e14:	e01f      	b.n	8006e56 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8006e16:	4b25      	ldr	r3, [pc, #148]	@ (8006eac <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8006e18:	613b      	str	r3, [r7, #16]
    break;
 8006e1a:	e01c      	b.n	8006e56 <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006e1c:	4b21      	ldr	r3, [pc, #132]	@ (8006ea4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f003 0308 	and.w	r3, r3, #8
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d107      	bne.n	8006e38 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006e28:	4b1e      	ldr	r3, [pc, #120]	@ (8006ea4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006e2a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006e2e:	0a1b      	lsrs	r3, r3, #8
 8006e30:	f003 030f 	and.w	r3, r3, #15
 8006e34:	617b      	str	r3, [r7, #20]
 8006e36:	e005      	b.n	8006e44 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006e38:	4b1a      	ldr	r3, [pc, #104]	@ (8006ea4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
 8006e3c:	091b      	lsrs	r3, r3, #4
 8006e3e:	f003 030f 	and.w	r3, r3, #15
 8006e42:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8006e44:	4a1a      	ldr	r2, [pc, #104]	@ (8006eb0 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8006e46:	697b      	ldr	r3, [r7, #20]
 8006e48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006e4c:	613b      	str	r3, [r7, #16]
    break;
 8006e4e:	e002      	b.n	8006e56 <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8006e50:	2300      	movs	r3, #0
 8006e52:	613b      	str	r3, [r7, #16]
    break;
 8006e54:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006e56:	4b13      	ldr	r3, [pc, #76]	@ (8006ea4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006e58:	68db      	ldr	r3, [r3, #12]
 8006e5a:	091b      	lsrs	r3, r3, #4
 8006e5c:	f003 030f 	and.w	r3, r3, #15
 8006e60:	3301      	adds	r3, #1
 8006e62:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006e64:	4b0f      	ldr	r3, [pc, #60]	@ (8006ea4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006e66:	68db      	ldr	r3, [r3, #12]
 8006e68:	0a1b      	lsrs	r3, r3, #8
 8006e6a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8006e6e:	693a      	ldr	r2, [r7, #16]
 8006e70:	fb03 f202 	mul.w	r2, r3, r2
 8006e74:	68bb      	ldr	r3, [r7, #8]
 8006e76:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e7a:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006e7c:	4b09      	ldr	r3, [pc, #36]	@ (8006ea4 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8006e7e:	68db      	ldr	r3, [r3, #12]
 8006e80:	0e5b      	lsrs	r3, r3, #25
 8006e82:	f003 0303 	and.w	r3, r3, #3
 8006e86:	3301      	adds	r3, #1
 8006e88:	005b      	lsls	r3, r3, #1
 8006e8a:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8006e8c:	693a      	ldr	r2, [r7, #16]
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e94:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8006e96:	683b      	ldr	r3, [r7, #0]
}
 8006e98:	4618      	mov	r0, r3
 8006e9a:	371c      	adds	r7, #28
 8006e9c:	46bd      	mov	sp, r7
 8006e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ea2:	4770      	bx	lr
 8006ea4:	40021000 	.word	0x40021000
 8006ea8:	00f42400 	.word	0x00f42400
 8006eac:	007a1200 	.word	0x007a1200
 8006eb0:	0800e740 	.word	0x0800e740

08006eb4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006eb4:	b580      	push	{r7, lr}
 8006eb6:	b086      	sub	sp, #24
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006ec0:	2300      	movs	r3, #0
 8006ec2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ecc:	2b00      	cmp	r3, #0
 8006ece:	d040      	beq.n	8006f52 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006ed4:	2b80      	cmp	r3, #128	@ 0x80
 8006ed6:	d02a      	beq.n	8006f2e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006ed8:	2b80      	cmp	r3, #128	@ 0x80
 8006eda:	d825      	bhi.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006edc:	2b60      	cmp	r3, #96	@ 0x60
 8006ede:	d026      	beq.n	8006f2e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006ee0:	2b60      	cmp	r3, #96	@ 0x60
 8006ee2:	d821      	bhi.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006ee4:	2b40      	cmp	r3, #64	@ 0x40
 8006ee6:	d006      	beq.n	8006ef6 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8006ee8:	2b40      	cmp	r3, #64	@ 0x40
 8006eea:	d81d      	bhi.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d009      	beq.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8006ef0:	2b20      	cmp	r3, #32
 8006ef2:	d010      	beq.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8006ef4:	e018      	b.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006ef6:	4b89      	ldr	r3, [pc, #548]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006ef8:	68db      	ldr	r3, [r3, #12]
 8006efa:	4a88      	ldr	r2, [pc, #544]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006efc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f00:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006f02:	e015      	b.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	3304      	adds	r3, #4
 8006f08:	2100      	movs	r1, #0
 8006f0a:	4618      	mov	r0, r3
 8006f0c:	f000 fb02 	bl	8007514 <RCCEx_PLLSAI1_Config>
 8006f10:	4603      	mov	r3, r0
 8006f12:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006f14:	e00c      	b.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	3320      	adds	r3, #32
 8006f1a:	2100      	movs	r1, #0
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	f000 fbed 	bl	80076fc <RCCEx_PLLSAI2_Config>
 8006f22:	4603      	mov	r3, r0
 8006f24:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006f26:	e003      	b.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006f28:	2301      	movs	r3, #1
 8006f2a:	74fb      	strb	r3, [r7, #19]
      break;
 8006f2c:	e000      	b.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8006f2e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006f30:	7cfb      	ldrb	r3, [r7, #19]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d10b      	bne.n	8006f4e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006f36:	4b79      	ldr	r3, [pc, #484]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006f38:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006f3c:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006f44:	4975      	ldr	r1, [pc, #468]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006f46:	4313      	orrs	r3, r2
 8006f48:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006f4c:	e001      	b.n	8006f52 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f4e:	7cfb      	ldrb	r3, [r7, #19]
 8006f50:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006f5a:	2b00      	cmp	r3, #0
 8006f5c:	d047      	beq.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006f5e:	687b      	ldr	r3, [r7, #4]
 8006f60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006f62:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f66:	d030      	beq.n	8006fca <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006f68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006f6c:	d82a      	bhi.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006f6e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f72:	d02a      	beq.n	8006fca <HAL_RCCEx_PeriphCLKConfig+0x116>
 8006f74:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f78:	d824      	bhi.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006f7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f7e:	d008      	beq.n	8006f92 <HAL_RCCEx_PeriphCLKConfig+0xde>
 8006f80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006f84:	d81e      	bhi.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x110>
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d00a      	beq.n	8006fa0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8006f8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f8e:	d010      	beq.n	8006fb2 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8006f90:	e018      	b.n	8006fc4 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006f92:	4b62      	ldr	r3, [pc, #392]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006f94:	68db      	ldr	r3, [r3, #12]
 8006f96:	4a61      	ldr	r2, [pc, #388]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006f98:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006f9c:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006f9e:	e015      	b.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	3304      	adds	r3, #4
 8006fa4:	2100      	movs	r1, #0
 8006fa6:	4618      	mov	r0, r3
 8006fa8:	f000 fab4 	bl	8007514 <RCCEx_PLLSAI1_Config>
 8006fac:	4603      	mov	r3, r0
 8006fae:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006fb0:	e00c      	b.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	3320      	adds	r3, #32
 8006fb6:	2100      	movs	r1, #0
 8006fb8:	4618      	mov	r0, r3
 8006fba:	f000 fb9f 	bl	80076fc <RCCEx_PLLSAI2_Config>
 8006fbe:	4603      	mov	r3, r0
 8006fc0:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006fc2:	e003      	b.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006fc4:	2301      	movs	r3, #1
 8006fc6:	74fb      	strb	r3, [r7, #19]
      break;
 8006fc8:	e000      	b.n	8006fcc <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8006fca:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006fcc:	7cfb      	ldrb	r3, [r7, #19]
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d10b      	bne.n	8006fea <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006fd2:	4b52      	ldr	r3, [pc, #328]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006fd4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006fd8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006fe0:	494e      	ldr	r1, [pc, #312]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8006fe2:	4313      	orrs	r3, r2
 8006fe4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8006fe8:	e001      	b.n	8006fee <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fea:	7cfb      	ldrb	r3, [r7, #19]
 8006fec:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	f000 809f 	beq.w	800713a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006ffc:	2300      	movs	r3, #0
 8006ffe:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8007000:	4b46      	ldr	r3, [pc, #280]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007002:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007004:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007008:	2b00      	cmp	r3, #0
 800700a:	d101      	bne.n	8007010 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800700c:	2301      	movs	r3, #1
 800700e:	e000      	b.n	8007012 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8007010:	2300      	movs	r3, #0
 8007012:	2b00      	cmp	r3, #0
 8007014:	d00d      	beq.n	8007032 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007016:	4b41      	ldr	r3, [pc, #260]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007018:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800701a:	4a40      	ldr	r2, [pc, #256]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800701c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007020:	6593      	str	r3, [r2, #88]	@ 0x58
 8007022:	4b3e      	ldr	r3, [pc, #248]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007024:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007026:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800702a:	60bb      	str	r3, [r7, #8]
 800702c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800702e:	2301      	movs	r3, #1
 8007030:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007032:	4b3b      	ldr	r3, [pc, #236]	@ (8007120 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	4a3a      	ldr	r2, [pc, #232]	@ (8007120 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8007038:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800703c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800703e:	f7fc fa57 	bl	80034f0 <HAL_GetTick>
 8007042:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8007044:	e009      	b.n	800705a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007046:	f7fc fa53 	bl	80034f0 <HAL_GetTick>
 800704a:	4602      	mov	r2, r0
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	1ad3      	subs	r3, r2, r3
 8007050:	2b02      	cmp	r3, #2
 8007052:	d902      	bls.n	800705a <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8007054:	2303      	movs	r3, #3
 8007056:	74fb      	strb	r3, [r7, #19]
        break;
 8007058:	e005      	b.n	8007066 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800705a:	4b31      	ldr	r3, [pc, #196]	@ (8007120 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007062:	2b00      	cmp	r3, #0
 8007064:	d0ef      	beq.n	8007046 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8007066:	7cfb      	ldrb	r3, [r7, #19]
 8007068:	2b00      	cmp	r3, #0
 800706a:	d15b      	bne.n	8007124 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800706c:	4b2b      	ldr	r3, [pc, #172]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800706e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007072:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007076:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007078:	697b      	ldr	r3, [r7, #20]
 800707a:	2b00      	cmp	r3, #0
 800707c:	d01f      	beq.n	80070be <HAL_RCCEx_PeriphCLKConfig+0x20a>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007084:	697a      	ldr	r2, [r7, #20]
 8007086:	429a      	cmp	r2, r3
 8007088:	d019      	beq.n	80070be <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800708a:	4b24      	ldr	r3, [pc, #144]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800708c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007090:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007094:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8007096:	4b21      	ldr	r3, [pc, #132]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8007098:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800709c:	4a1f      	ldr	r2, [pc, #124]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800709e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80070a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80070a6:	4b1d      	ldr	r3, [pc, #116]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80070a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070ac:	4a1b      	ldr	r2, [pc, #108]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80070ae:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80070b2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80070b6:	4a19      	ldr	r2, [pc, #100]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80070b8:	697b      	ldr	r3, [r7, #20]
 80070ba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80070be:	697b      	ldr	r3, [r7, #20]
 80070c0:	f003 0301 	and.w	r3, r3, #1
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d016      	beq.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80070c8:	f7fc fa12 	bl	80034f0 <HAL_GetTick>
 80070cc:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80070ce:	e00b      	b.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80070d0:	f7fc fa0e 	bl	80034f0 <HAL_GetTick>
 80070d4:	4602      	mov	r2, r0
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	1ad3      	subs	r3, r2, r3
 80070da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80070de:	4293      	cmp	r3, r2
 80070e0:	d902      	bls.n	80070e8 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 80070e2:	2303      	movs	r3, #3
 80070e4:	74fb      	strb	r3, [r7, #19]
            break;
 80070e6:	e006      	b.n	80070f6 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80070e8:	4b0c      	ldr	r3, [pc, #48]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80070ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80070ee:	f003 0302 	and.w	r3, r3, #2
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d0ec      	beq.n	80070d0 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 80070f6:	7cfb      	ldrb	r3, [r7, #19]
 80070f8:	2b00      	cmp	r3, #0
 80070fa:	d10c      	bne.n	8007116 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80070fc:	4b07      	ldr	r3, [pc, #28]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80070fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007102:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800710c:	4903      	ldr	r1, [pc, #12]	@ (800711c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800710e:	4313      	orrs	r3, r2
 8007110:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8007114:	e008      	b.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007116:	7cfb      	ldrb	r3, [r7, #19]
 8007118:	74bb      	strb	r3, [r7, #18]
 800711a:	e005      	b.n	8007128 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800711c:	40021000 	.word	0x40021000
 8007120:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007124:	7cfb      	ldrb	r3, [r7, #19]
 8007126:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007128:	7c7b      	ldrb	r3, [r7, #17]
 800712a:	2b01      	cmp	r3, #1
 800712c:	d105      	bne.n	800713a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800712e:	4ba0      	ldr	r3, [pc, #640]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007130:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007132:	4a9f      	ldr	r2, [pc, #636]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007134:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007138:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	681b      	ldr	r3, [r3, #0]
 800713e:	f003 0301 	and.w	r3, r3, #1
 8007142:	2b00      	cmp	r3, #0
 8007144:	d00a      	beq.n	800715c <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007146:	4b9a      	ldr	r3, [pc, #616]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007148:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800714c:	f023 0203 	bic.w	r2, r3, #3
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007154:	4996      	ldr	r1, [pc, #600]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007156:	4313      	orrs	r3, r2
 8007158:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	681b      	ldr	r3, [r3, #0]
 8007160:	f003 0302 	and.w	r3, r3, #2
 8007164:	2b00      	cmp	r3, #0
 8007166:	d00a      	beq.n	800717e <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007168:	4b91      	ldr	r3, [pc, #580]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800716a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800716e:	f023 020c 	bic.w	r2, r3, #12
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007176:	498e      	ldr	r1, [pc, #568]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007178:	4313      	orrs	r3, r2
 800717a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f003 0304 	and.w	r3, r3, #4
 8007186:	2b00      	cmp	r3, #0
 8007188:	d00a      	beq.n	80071a0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800718a:	4b89      	ldr	r3, [pc, #548]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800718c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007190:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007198:	4985      	ldr	r1, [pc, #532]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800719a:	4313      	orrs	r3, r2
 800719c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	681b      	ldr	r3, [r3, #0]
 80071a4:	f003 0308 	and.w	r3, r3, #8
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d00a      	beq.n	80071c2 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80071ac:	4b80      	ldr	r3, [pc, #512]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80071ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071b2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80071ba:	497d      	ldr	r1, [pc, #500]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80071bc:	4313      	orrs	r3, r2
 80071be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	681b      	ldr	r3, [r3, #0]
 80071c6:	f003 0310 	and.w	r3, r3, #16
 80071ca:	2b00      	cmp	r3, #0
 80071cc:	d00a      	beq.n	80071e4 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80071ce:	4b78      	ldr	r3, [pc, #480]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80071d0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071d4:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80071dc:	4974      	ldr	r1, [pc, #464]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80071de:	4313      	orrs	r3, r2
 80071e0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	f003 0320 	and.w	r3, r3, #32
 80071ec:	2b00      	cmp	r3, #0
 80071ee:	d00a      	beq.n	8007206 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80071f0:	4b6f      	ldr	r3, [pc, #444]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80071f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80071f6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071fe:	496c      	ldr	r1, [pc, #432]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007200:	4313      	orrs	r3, r2
 8007202:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800720e:	2b00      	cmp	r3, #0
 8007210:	d00a      	beq.n	8007228 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007212:	4b67      	ldr	r3, [pc, #412]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007214:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007218:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007220:	4963      	ldr	r1, [pc, #396]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007222:	4313      	orrs	r3, r2
 8007224:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8007228:	687b      	ldr	r3, [r7, #4]
 800722a:	681b      	ldr	r3, [r3, #0]
 800722c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007230:	2b00      	cmp	r3, #0
 8007232:	d00a      	beq.n	800724a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007234:	4b5e      	ldr	r3, [pc, #376]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007236:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800723a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007242:	495b      	ldr	r1, [pc, #364]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007244:	4313      	orrs	r3, r2
 8007246:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	681b      	ldr	r3, [r3, #0]
 800724e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007252:	2b00      	cmp	r3, #0
 8007254:	d00a      	beq.n	800726c <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007256:	4b56      	ldr	r3, [pc, #344]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007258:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800725c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007264:	4952      	ldr	r1, [pc, #328]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007266:	4313      	orrs	r3, r2
 8007268:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	681b      	ldr	r3, [r3, #0]
 8007270:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007274:	2b00      	cmp	r3, #0
 8007276:	d00a      	beq.n	800728e <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007278:	4b4d      	ldr	r3, [pc, #308]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800727a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800727e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007286:	494a      	ldr	r1, [pc, #296]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007288:	4313      	orrs	r3, r2
 800728a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	681b      	ldr	r3, [r3, #0]
 8007292:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007296:	2b00      	cmp	r3, #0
 8007298:	d00a      	beq.n	80072b0 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800729a:	4b45      	ldr	r3, [pc, #276]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800729c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072a0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80072a8:	4941      	ldr	r1, [pc, #260]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80072aa:	4313      	orrs	r3, r2
 80072ac:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	d00a      	beq.n	80072d2 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 80072bc:	4b3c      	ldr	r3, [pc, #240]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80072be:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80072c2:	f023 0203 	bic.w	r2, r3, #3
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072ca:	4939      	ldr	r1, [pc, #228]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80072cc:	4313      	orrs	r3, r2
 80072ce:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80072da:	2b00      	cmp	r3, #0
 80072dc:	d028      	beq.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80072de:	4b34      	ldr	r3, [pc, #208]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80072e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80072e4:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072ec:	4930      	ldr	r1, [pc, #192]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80072ee:	4313      	orrs	r3, r2
 80072f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80072f8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80072fc:	d106      	bne.n	800730c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80072fe:	4b2c      	ldr	r3, [pc, #176]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007300:	68db      	ldr	r3, [r3, #12]
 8007302:	4a2b      	ldr	r2, [pc, #172]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007304:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007308:	60d3      	str	r3, [r2, #12]
 800730a:	e011      	b.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007310:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8007314:	d10c      	bne.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007316:	687b      	ldr	r3, [r7, #4]
 8007318:	3304      	adds	r3, #4
 800731a:	2101      	movs	r1, #1
 800731c:	4618      	mov	r0, r3
 800731e:	f000 f8f9 	bl	8007514 <RCCEx_PLLSAI1_Config>
 8007322:	4603      	mov	r3, r0
 8007324:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8007326:	7cfb      	ldrb	r3, [r7, #19]
 8007328:	2b00      	cmp	r3, #0
 800732a:	d001      	beq.n	8007330 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 800732c:	7cfb      	ldrb	r3, [r7, #19]
 800732e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8007338:	2b00      	cmp	r3, #0
 800733a:	d04d      	beq.n	80073d8 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007340:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007344:	d108      	bne.n	8007358 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8007346:	4b1a      	ldr	r3, [pc, #104]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007348:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800734c:	4a18      	ldr	r2, [pc, #96]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800734e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007352:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8007356:	e012      	b.n	800737e <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8007358:	4b15      	ldr	r3, [pc, #84]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800735a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800735e:	4a14      	ldr	r2, [pc, #80]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007360:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007364:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8007368:	4b11      	ldr	r3, [pc, #68]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800736a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800736e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007376:	490e      	ldr	r1, [pc, #56]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8007378:	4313      	orrs	r3, r2
 800737a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8007382:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007386:	d106      	bne.n	8007396 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007388:	4b09      	ldr	r3, [pc, #36]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800738a:	68db      	ldr	r3, [r3, #12]
 800738c:	4a08      	ldr	r2, [pc, #32]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800738e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007392:	60d3      	str	r3, [r2, #12]
 8007394:	e020      	b.n	80073d8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800739a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800739e:	d109      	bne.n	80073b4 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80073a0:	4b03      	ldr	r3, [pc, #12]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80073a2:	68db      	ldr	r3, [r3, #12]
 80073a4:	4a02      	ldr	r2, [pc, #8]	@ (80073b0 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80073a6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80073aa:	60d3      	str	r3, [r2, #12]
 80073ac:	e014      	b.n	80073d8 <HAL_RCCEx_PeriphCLKConfig+0x524>
 80073ae:	bf00      	nop
 80073b0:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80073b8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80073bc:	d10c      	bne.n	80073d8 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	3304      	adds	r3, #4
 80073c2:	2101      	movs	r1, #1
 80073c4:	4618      	mov	r0, r3
 80073c6:	f000 f8a5 	bl	8007514 <RCCEx_PLLSAI1_Config>
 80073ca:	4603      	mov	r3, r0
 80073cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80073ce:	7cfb      	ldrb	r3, [r7, #19]
 80073d0:	2b00      	cmp	r3, #0
 80073d2:	d001      	beq.n	80073d8 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 80073d4:	7cfb      	ldrb	r3, [r7, #19]
 80073d6:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80073e0:	2b00      	cmp	r3, #0
 80073e2:	d028      	beq.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80073e4:	4b4a      	ldr	r3, [pc, #296]	@ (8007510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80073e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80073ea:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073f2:	4947      	ldr	r1, [pc, #284]	@ (8007510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80073f4:	4313      	orrs	r3, r2
 80073f6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80073fe:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8007402:	d106      	bne.n	8007412 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007404:	4b42      	ldr	r3, [pc, #264]	@ (8007510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007406:	68db      	ldr	r3, [r3, #12]
 8007408:	4a41      	ldr	r2, [pc, #260]	@ (8007510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800740a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800740e:	60d3      	str	r3, [r2, #12]
 8007410:	e011      	b.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007416:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800741a:	d10c      	bne.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	3304      	adds	r3, #4
 8007420:	2101      	movs	r1, #1
 8007422:	4618      	mov	r0, r3
 8007424:	f000 f876 	bl	8007514 <RCCEx_PLLSAI1_Config>
 8007428:	4603      	mov	r3, r0
 800742a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800742c:	7cfb      	ldrb	r3, [r7, #19]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d001      	beq.n	8007436 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8007432:	7cfb      	ldrb	r3, [r7, #19]
 8007434:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8007436:	687b      	ldr	r3, [r7, #4]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800743e:	2b00      	cmp	r3, #0
 8007440:	d01e      	beq.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8007442:	4b33      	ldr	r3, [pc, #204]	@ (8007510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007444:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007448:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007452:	492f      	ldr	r1, [pc, #188]	@ (8007510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8007454:	4313      	orrs	r3, r2
 8007456:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007460:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007464:	d10c      	bne.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	3304      	adds	r3, #4
 800746a:	2102      	movs	r1, #2
 800746c:	4618      	mov	r0, r3
 800746e:	f000 f851 	bl	8007514 <RCCEx_PLLSAI1_Config>
 8007472:	4603      	mov	r3, r0
 8007474:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007476:	7cfb      	ldrb	r3, [r7, #19]
 8007478:	2b00      	cmp	r3, #0
 800747a:	d001      	beq.n	8007480 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 800747c:	7cfb      	ldrb	r3, [r7, #19]
 800747e:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007488:	2b00      	cmp	r3, #0
 800748a:	d00b      	beq.n	80074a4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800748c:	4b20      	ldr	r3, [pc, #128]	@ (8007510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800748e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007492:	f023 0204 	bic.w	r2, r3, #4
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800749c:	491c      	ldr	r1, [pc, #112]	@ (8007510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800749e:	4313      	orrs	r3, r2
 80074a0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	681b      	ldr	r3, [r3, #0]
 80074a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d00b      	beq.n	80074c8 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 80074b0:	4b17      	ldr	r3, [pc, #92]	@ (8007510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80074b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80074b6:	f023 0218 	bic.w	r2, r3, #24
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80074c0:	4913      	ldr	r1, [pc, #76]	@ (8007510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80074c2:	4313      	orrs	r3, r2
 80074c4:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80074d0:	2b00      	cmp	r3, #0
 80074d2:	d017      	beq.n	8007504 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 80074d4:	4b0e      	ldr	r3, [pc, #56]	@ (8007510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80074d6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80074da:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80074e4:	490a      	ldr	r1, [pc, #40]	@ (8007510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80074e6:	4313      	orrs	r3, r2
 80074e8:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80074f2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80074f6:	d105      	bne.n	8007504 <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80074f8:	4b05      	ldr	r3, [pc, #20]	@ (8007510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80074fa:	68db      	ldr	r3, [r3, #12]
 80074fc:	4a04      	ldr	r2, [pc, #16]	@ (8007510 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80074fe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007502:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007504:	7cbb      	ldrb	r3, [r7, #18]
}
 8007506:	4618      	mov	r0, r3
 8007508:	3718      	adds	r7, #24
 800750a:	46bd      	mov	sp, r7
 800750c:	bd80      	pop	{r7, pc}
 800750e:	bf00      	nop
 8007510:	40021000 	.word	0x40021000

08007514 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007514:	b580      	push	{r7, lr}
 8007516:	b084      	sub	sp, #16
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
 800751c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800751e:	2300      	movs	r3, #0
 8007520:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8007522:	4b72      	ldr	r3, [pc, #456]	@ (80076ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8007524:	68db      	ldr	r3, [r3, #12]
 8007526:	f003 0303 	and.w	r3, r3, #3
 800752a:	2b00      	cmp	r3, #0
 800752c:	d00e      	beq.n	800754c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800752e:	4b6f      	ldr	r3, [pc, #444]	@ (80076ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8007530:	68db      	ldr	r3, [r3, #12]
 8007532:	f003 0203 	and.w	r2, r3, #3
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	429a      	cmp	r2, r3
 800753c:	d103      	bne.n	8007546 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800753e:	687b      	ldr	r3, [r7, #4]
 8007540:	681b      	ldr	r3, [r3, #0]
       ||
 8007542:	2b00      	cmp	r3, #0
 8007544:	d142      	bne.n	80075cc <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8007546:	2301      	movs	r3, #1
 8007548:	73fb      	strb	r3, [r7, #15]
 800754a:	e03f      	b.n	80075cc <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	2b03      	cmp	r3, #3
 8007552:	d018      	beq.n	8007586 <RCCEx_PLLSAI1_Config+0x72>
 8007554:	2b03      	cmp	r3, #3
 8007556:	d825      	bhi.n	80075a4 <RCCEx_PLLSAI1_Config+0x90>
 8007558:	2b01      	cmp	r3, #1
 800755a:	d002      	beq.n	8007562 <RCCEx_PLLSAI1_Config+0x4e>
 800755c:	2b02      	cmp	r3, #2
 800755e:	d009      	beq.n	8007574 <RCCEx_PLLSAI1_Config+0x60>
 8007560:	e020      	b.n	80075a4 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8007562:	4b62      	ldr	r3, [pc, #392]	@ (80076ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	f003 0302 	and.w	r3, r3, #2
 800756a:	2b00      	cmp	r3, #0
 800756c:	d11d      	bne.n	80075aa <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 800756e:	2301      	movs	r3, #1
 8007570:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007572:	e01a      	b.n	80075aa <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8007574:	4b5d      	ldr	r3, [pc, #372]	@ (80076ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800757c:	2b00      	cmp	r3, #0
 800757e:	d116      	bne.n	80075ae <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8007580:	2301      	movs	r3, #1
 8007582:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8007584:	e013      	b.n	80075ae <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007586:	4b59      	ldr	r3, [pc, #356]	@ (80076ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8007588:	681b      	ldr	r3, [r3, #0]
 800758a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800758e:	2b00      	cmp	r3, #0
 8007590:	d10f      	bne.n	80075b2 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007592:	4b56      	ldr	r3, [pc, #344]	@ (80076ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800759a:	2b00      	cmp	r3, #0
 800759c:	d109      	bne.n	80075b2 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 800759e:	2301      	movs	r3, #1
 80075a0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80075a2:	e006      	b.n	80075b2 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80075a4:	2301      	movs	r3, #1
 80075a6:	73fb      	strb	r3, [r7, #15]
      break;
 80075a8:	e004      	b.n	80075b4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80075aa:	bf00      	nop
 80075ac:	e002      	b.n	80075b4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80075ae:	bf00      	nop
 80075b0:	e000      	b.n	80075b4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 80075b2:	bf00      	nop
    }

    if(status == HAL_OK)
 80075b4:	7bfb      	ldrb	r3, [r7, #15]
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d108      	bne.n	80075cc <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80075ba:	4b4c      	ldr	r3, [pc, #304]	@ (80076ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80075bc:	68db      	ldr	r3, [r3, #12]
 80075be:	f023 0203 	bic.w	r2, r3, #3
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	4949      	ldr	r1, [pc, #292]	@ (80076ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80075c8:	4313      	orrs	r3, r2
 80075ca:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80075cc:	7bfb      	ldrb	r3, [r7, #15]
 80075ce:	2b00      	cmp	r3, #0
 80075d0:	f040 8086 	bne.w	80076e0 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80075d4:	4b45      	ldr	r3, [pc, #276]	@ (80076ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	4a44      	ldr	r2, [pc, #272]	@ (80076ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80075da:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80075de:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80075e0:	f7fb ff86 	bl	80034f0 <HAL_GetTick>
 80075e4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80075e6:	e009      	b.n	80075fc <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80075e8:	f7fb ff82 	bl	80034f0 <HAL_GetTick>
 80075ec:	4602      	mov	r2, r0
 80075ee:	68bb      	ldr	r3, [r7, #8]
 80075f0:	1ad3      	subs	r3, r2, r3
 80075f2:	2b02      	cmp	r3, #2
 80075f4:	d902      	bls.n	80075fc <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80075f6:	2303      	movs	r3, #3
 80075f8:	73fb      	strb	r3, [r7, #15]
        break;
 80075fa:	e005      	b.n	8007608 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80075fc:	4b3b      	ldr	r3, [pc, #236]	@ (80076ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007604:	2b00      	cmp	r3, #0
 8007606:	d1ef      	bne.n	80075e8 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8007608:	7bfb      	ldrb	r3, [r7, #15]
 800760a:	2b00      	cmp	r3, #0
 800760c:	d168      	bne.n	80076e0 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800760e:	683b      	ldr	r3, [r7, #0]
 8007610:	2b00      	cmp	r3, #0
 8007612:	d113      	bne.n	800763c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007614:	4b35      	ldr	r3, [pc, #212]	@ (80076ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8007616:	691a      	ldr	r2, [r3, #16]
 8007618:	4b35      	ldr	r3, [pc, #212]	@ (80076f0 <RCCEx_PLLSAI1_Config+0x1dc>)
 800761a:	4013      	ands	r3, r2
 800761c:	687a      	ldr	r2, [r7, #4]
 800761e:	6892      	ldr	r2, [r2, #8]
 8007620:	0211      	lsls	r1, r2, #8
 8007622:	687a      	ldr	r2, [r7, #4]
 8007624:	68d2      	ldr	r2, [r2, #12]
 8007626:	06d2      	lsls	r2, r2, #27
 8007628:	4311      	orrs	r1, r2
 800762a:	687a      	ldr	r2, [r7, #4]
 800762c:	6852      	ldr	r2, [r2, #4]
 800762e:	3a01      	subs	r2, #1
 8007630:	0112      	lsls	r2, r2, #4
 8007632:	430a      	orrs	r2, r1
 8007634:	492d      	ldr	r1, [pc, #180]	@ (80076ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8007636:	4313      	orrs	r3, r2
 8007638:	610b      	str	r3, [r1, #16]
 800763a:	e02d      	b.n	8007698 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	2b01      	cmp	r3, #1
 8007640:	d115      	bne.n	800766e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007642:	4b2a      	ldr	r3, [pc, #168]	@ (80076ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8007644:	691a      	ldr	r2, [r3, #16]
 8007646:	4b2b      	ldr	r3, [pc, #172]	@ (80076f4 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007648:	4013      	ands	r3, r2
 800764a:	687a      	ldr	r2, [r7, #4]
 800764c:	6892      	ldr	r2, [r2, #8]
 800764e:	0211      	lsls	r1, r2, #8
 8007650:	687a      	ldr	r2, [r7, #4]
 8007652:	6912      	ldr	r2, [r2, #16]
 8007654:	0852      	lsrs	r2, r2, #1
 8007656:	3a01      	subs	r2, #1
 8007658:	0552      	lsls	r2, r2, #21
 800765a:	4311      	orrs	r1, r2
 800765c:	687a      	ldr	r2, [r7, #4]
 800765e:	6852      	ldr	r2, [r2, #4]
 8007660:	3a01      	subs	r2, #1
 8007662:	0112      	lsls	r2, r2, #4
 8007664:	430a      	orrs	r2, r1
 8007666:	4921      	ldr	r1, [pc, #132]	@ (80076ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8007668:	4313      	orrs	r3, r2
 800766a:	610b      	str	r3, [r1, #16]
 800766c:	e014      	b.n	8007698 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800766e:	4b1f      	ldr	r3, [pc, #124]	@ (80076ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8007670:	691a      	ldr	r2, [r3, #16]
 8007672:	4b21      	ldr	r3, [pc, #132]	@ (80076f8 <RCCEx_PLLSAI1_Config+0x1e4>)
 8007674:	4013      	ands	r3, r2
 8007676:	687a      	ldr	r2, [r7, #4]
 8007678:	6892      	ldr	r2, [r2, #8]
 800767a:	0211      	lsls	r1, r2, #8
 800767c:	687a      	ldr	r2, [r7, #4]
 800767e:	6952      	ldr	r2, [r2, #20]
 8007680:	0852      	lsrs	r2, r2, #1
 8007682:	3a01      	subs	r2, #1
 8007684:	0652      	lsls	r2, r2, #25
 8007686:	4311      	orrs	r1, r2
 8007688:	687a      	ldr	r2, [r7, #4]
 800768a:	6852      	ldr	r2, [r2, #4]
 800768c:	3a01      	subs	r2, #1
 800768e:	0112      	lsls	r2, r2, #4
 8007690:	430a      	orrs	r2, r1
 8007692:	4916      	ldr	r1, [pc, #88]	@ (80076ec <RCCEx_PLLSAI1_Config+0x1d8>)
 8007694:	4313      	orrs	r3, r2
 8007696:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007698:	4b14      	ldr	r3, [pc, #80]	@ (80076ec <RCCEx_PLLSAI1_Config+0x1d8>)
 800769a:	681b      	ldr	r3, [r3, #0]
 800769c:	4a13      	ldr	r2, [pc, #76]	@ (80076ec <RCCEx_PLLSAI1_Config+0x1d8>)
 800769e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80076a2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80076a4:	f7fb ff24 	bl	80034f0 <HAL_GetTick>
 80076a8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80076aa:	e009      	b.n	80076c0 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80076ac:	f7fb ff20 	bl	80034f0 <HAL_GetTick>
 80076b0:	4602      	mov	r2, r0
 80076b2:	68bb      	ldr	r3, [r7, #8]
 80076b4:	1ad3      	subs	r3, r2, r3
 80076b6:	2b02      	cmp	r3, #2
 80076b8:	d902      	bls.n	80076c0 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80076ba:	2303      	movs	r3, #3
 80076bc:	73fb      	strb	r3, [r7, #15]
          break;
 80076be:	e005      	b.n	80076cc <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80076c0:	4b0a      	ldr	r3, [pc, #40]	@ (80076ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80076c8:	2b00      	cmp	r3, #0
 80076ca:	d0ef      	beq.n	80076ac <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80076cc:	7bfb      	ldrb	r3, [r7, #15]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d106      	bne.n	80076e0 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80076d2:	4b06      	ldr	r3, [pc, #24]	@ (80076ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80076d4:	691a      	ldr	r2, [r3, #16]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	699b      	ldr	r3, [r3, #24]
 80076da:	4904      	ldr	r1, [pc, #16]	@ (80076ec <RCCEx_PLLSAI1_Config+0x1d8>)
 80076dc:	4313      	orrs	r3, r2
 80076de:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80076e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80076e2:	4618      	mov	r0, r3
 80076e4:	3710      	adds	r7, #16
 80076e6:	46bd      	mov	sp, r7
 80076e8:	bd80      	pop	{r7, pc}
 80076ea:	bf00      	nop
 80076ec:	40021000 	.word	0x40021000
 80076f0:	07ff800f 	.word	0x07ff800f
 80076f4:	ff9f800f 	.word	0xff9f800f
 80076f8:	f9ff800f 	.word	0xf9ff800f

080076fc <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b084      	sub	sp, #16
 8007700:	af00      	add	r7, sp, #0
 8007702:	6078      	str	r0, [r7, #4]
 8007704:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007706:	2300      	movs	r3, #0
 8007708:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800770a:	4b72      	ldr	r3, [pc, #456]	@ (80078d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800770c:	68db      	ldr	r3, [r3, #12]
 800770e:	f003 0303 	and.w	r3, r3, #3
 8007712:	2b00      	cmp	r3, #0
 8007714:	d00e      	beq.n	8007734 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8007716:	4b6f      	ldr	r3, [pc, #444]	@ (80078d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007718:	68db      	ldr	r3, [r3, #12]
 800771a:	f003 0203 	and.w	r2, r3, #3
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	681b      	ldr	r3, [r3, #0]
 8007722:	429a      	cmp	r2, r3
 8007724:	d103      	bne.n	800772e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	681b      	ldr	r3, [r3, #0]
       ||
 800772a:	2b00      	cmp	r3, #0
 800772c:	d142      	bne.n	80077b4 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800772e:	2301      	movs	r3, #1
 8007730:	73fb      	strb	r3, [r7, #15]
 8007732:	e03f      	b.n	80077b4 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	2b03      	cmp	r3, #3
 800773a:	d018      	beq.n	800776e <RCCEx_PLLSAI2_Config+0x72>
 800773c:	2b03      	cmp	r3, #3
 800773e:	d825      	bhi.n	800778c <RCCEx_PLLSAI2_Config+0x90>
 8007740:	2b01      	cmp	r3, #1
 8007742:	d002      	beq.n	800774a <RCCEx_PLLSAI2_Config+0x4e>
 8007744:	2b02      	cmp	r3, #2
 8007746:	d009      	beq.n	800775c <RCCEx_PLLSAI2_Config+0x60>
 8007748:	e020      	b.n	800778c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800774a:	4b62      	ldr	r3, [pc, #392]	@ (80078d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	f003 0302 	and.w	r3, r3, #2
 8007752:	2b00      	cmp	r3, #0
 8007754:	d11d      	bne.n	8007792 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8007756:	2301      	movs	r3, #1
 8007758:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800775a:	e01a      	b.n	8007792 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800775c:	4b5d      	ldr	r3, [pc, #372]	@ (80078d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007764:	2b00      	cmp	r3, #0
 8007766:	d116      	bne.n	8007796 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8007768:	2301      	movs	r3, #1
 800776a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800776c:	e013      	b.n	8007796 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800776e:	4b59      	ldr	r3, [pc, #356]	@ (80078d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007776:	2b00      	cmp	r3, #0
 8007778:	d10f      	bne.n	800779a <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800777a:	4b56      	ldr	r3, [pc, #344]	@ (80078d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8007782:	2b00      	cmp	r3, #0
 8007784:	d109      	bne.n	800779a <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8007786:	2301      	movs	r3, #1
 8007788:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800778a:	e006      	b.n	800779a <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 800778c:	2301      	movs	r3, #1
 800778e:	73fb      	strb	r3, [r7, #15]
      break;
 8007790:	e004      	b.n	800779c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007792:	bf00      	nop
 8007794:	e002      	b.n	800779c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8007796:	bf00      	nop
 8007798:	e000      	b.n	800779c <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800779a:	bf00      	nop
    }

    if(status == HAL_OK)
 800779c:	7bfb      	ldrb	r3, [r7, #15]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d108      	bne.n	80077b4 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80077a2:	4b4c      	ldr	r3, [pc, #304]	@ (80078d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80077a4:	68db      	ldr	r3, [r3, #12]
 80077a6:	f023 0203 	bic.w	r2, r3, #3
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	4949      	ldr	r1, [pc, #292]	@ (80078d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80077b0:	4313      	orrs	r3, r2
 80077b2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80077b4:	7bfb      	ldrb	r3, [r7, #15]
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	f040 8086 	bne.w	80078c8 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80077bc:	4b45      	ldr	r3, [pc, #276]	@ (80078d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	4a44      	ldr	r2, [pc, #272]	@ (80078d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80077c2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80077c6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80077c8:	f7fb fe92 	bl	80034f0 <HAL_GetTick>
 80077cc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80077ce:	e009      	b.n	80077e4 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80077d0:	f7fb fe8e 	bl	80034f0 <HAL_GetTick>
 80077d4:	4602      	mov	r2, r0
 80077d6:	68bb      	ldr	r3, [r7, #8]
 80077d8:	1ad3      	subs	r3, r2, r3
 80077da:	2b02      	cmp	r3, #2
 80077dc:	d902      	bls.n	80077e4 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80077de:	2303      	movs	r3, #3
 80077e0:	73fb      	strb	r3, [r7, #15]
        break;
 80077e2:	e005      	b.n	80077f0 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80077e4:	4b3b      	ldr	r3, [pc, #236]	@ (80078d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80077e6:	681b      	ldr	r3, [r3, #0]
 80077e8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d1ef      	bne.n	80077d0 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80077f0:	7bfb      	ldrb	r3, [r7, #15]
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d168      	bne.n	80078c8 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80077f6:	683b      	ldr	r3, [r7, #0]
 80077f8:	2b00      	cmp	r3, #0
 80077fa:	d113      	bne.n	8007824 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80077fc:	4b35      	ldr	r3, [pc, #212]	@ (80078d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80077fe:	695a      	ldr	r2, [r3, #20]
 8007800:	4b35      	ldr	r3, [pc, #212]	@ (80078d8 <RCCEx_PLLSAI2_Config+0x1dc>)
 8007802:	4013      	ands	r3, r2
 8007804:	687a      	ldr	r2, [r7, #4]
 8007806:	6892      	ldr	r2, [r2, #8]
 8007808:	0211      	lsls	r1, r2, #8
 800780a:	687a      	ldr	r2, [r7, #4]
 800780c:	68d2      	ldr	r2, [r2, #12]
 800780e:	06d2      	lsls	r2, r2, #27
 8007810:	4311      	orrs	r1, r2
 8007812:	687a      	ldr	r2, [r7, #4]
 8007814:	6852      	ldr	r2, [r2, #4]
 8007816:	3a01      	subs	r2, #1
 8007818:	0112      	lsls	r2, r2, #4
 800781a:	430a      	orrs	r2, r1
 800781c:	492d      	ldr	r1, [pc, #180]	@ (80078d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800781e:	4313      	orrs	r3, r2
 8007820:	614b      	str	r3, [r1, #20]
 8007822:	e02d      	b.n	8007880 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8007824:	683b      	ldr	r3, [r7, #0]
 8007826:	2b01      	cmp	r3, #1
 8007828:	d115      	bne.n	8007856 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800782a:	4b2a      	ldr	r3, [pc, #168]	@ (80078d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800782c:	695a      	ldr	r2, [r3, #20]
 800782e:	4b2b      	ldr	r3, [pc, #172]	@ (80078dc <RCCEx_PLLSAI2_Config+0x1e0>)
 8007830:	4013      	ands	r3, r2
 8007832:	687a      	ldr	r2, [r7, #4]
 8007834:	6892      	ldr	r2, [r2, #8]
 8007836:	0211      	lsls	r1, r2, #8
 8007838:	687a      	ldr	r2, [r7, #4]
 800783a:	6912      	ldr	r2, [r2, #16]
 800783c:	0852      	lsrs	r2, r2, #1
 800783e:	3a01      	subs	r2, #1
 8007840:	0552      	lsls	r2, r2, #21
 8007842:	4311      	orrs	r1, r2
 8007844:	687a      	ldr	r2, [r7, #4]
 8007846:	6852      	ldr	r2, [r2, #4]
 8007848:	3a01      	subs	r2, #1
 800784a:	0112      	lsls	r2, r2, #4
 800784c:	430a      	orrs	r2, r1
 800784e:	4921      	ldr	r1, [pc, #132]	@ (80078d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007850:	4313      	orrs	r3, r2
 8007852:	614b      	str	r3, [r1, #20]
 8007854:	e014      	b.n	8007880 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007856:	4b1f      	ldr	r3, [pc, #124]	@ (80078d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007858:	695a      	ldr	r2, [r3, #20]
 800785a:	4b21      	ldr	r3, [pc, #132]	@ (80078e0 <RCCEx_PLLSAI2_Config+0x1e4>)
 800785c:	4013      	ands	r3, r2
 800785e:	687a      	ldr	r2, [r7, #4]
 8007860:	6892      	ldr	r2, [r2, #8]
 8007862:	0211      	lsls	r1, r2, #8
 8007864:	687a      	ldr	r2, [r7, #4]
 8007866:	6952      	ldr	r2, [r2, #20]
 8007868:	0852      	lsrs	r2, r2, #1
 800786a:	3a01      	subs	r2, #1
 800786c:	0652      	lsls	r2, r2, #25
 800786e:	4311      	orrs	r1, r2
 8007870:	687a      	ldr	r2, [r7, #4]
 8007872:	6852      	ldr	r2, [r2, #4]
 8007874:	3a01      	subs	r2, #1
 8007876:	0112      	lsls	r2, r2, #4
 8007878:	430a      	orrs	r2, r1
 800787a:	4916      	ldr	r1, [pc, #88]	@ (80078d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800787c:	4313      	orrs	r3, r2
 800787e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8007880:	4b14      	ldr	r3, [pc, #80]	@ (80078d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	4a13      	ldr	r2, [pc, #76]	@ (80078d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8007886:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800788a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800788c:	f7fb fe30 	bl	80034f0 <HAL_GetTick>
 8007890:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8007892:	e009      	b.n	80078a8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8007894:	f7fb fe2c 	bl	80034f0 <HAL_GetTick>
 8007898:	4602      	mov	r2, r0
 800789a:	68bb      	ldr	r3, [r7, #8]
 800789c:	1ad3      	subs	r3, r2, r3
 800789e:	2b02      	cmp	r3, #2
 80078a0:	d902      	bls.n	80078a8 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80078a2:	2303      	movs	r3, #3
 80078a4:	73fb      	strb	r3, [r7, #15]
          break;
 80078a6:	e005      	b.n	80078b4 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80078a8:	4b0a      	ldr	r3, [pc, #40]	@ (80078d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d0ef      	beq.n	8007894 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80078b4:	7bfb      	ldrb	r3, [r7, #15]
 80078b6:	2b00      	cmp	r3, #0
 80078b8:	d106      	bne.n	80078c8 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80078ba:	4b06      	ldr	r3, [pc, #24]	@ (80078d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80078bc:	695a      	ldr	r2, [r3, #20]
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	699b      	ldr	r3, [r3, #24]
 80078c2:	4904      	ldr	r1, [pc, #16]	@ (80078d4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80078c4:	4313      	orrs	r3, r2
 80078c6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80078c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80078ca:	4618      	mov	r0, r3
 80078cc:	3710      	adds	r7, #16
 80078ce:	46bd      	mov	sp, r7
 80078d0:	bd80      	pop	{r7, pc}
 80078d2:	bf00      	nop
 80078d4:	40021000 	.word	0x40021000
 80078d8:	07ff800f 	.word	0x07ff800f
 80078dc:	ff9f800f 	.word	0xff9f800f
 80078e0:	f9ff800f 	.word	0xf9ff800f

080078e4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b084      	sub	sp, #16
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d101      	bne.n	80078f6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80078f2:	2301      	movs	r3, #1
 80078f4:	e095      	b.n	8007a22 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d108      	bne.n	8007910 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	685b      	ldr	r3, [r3, #4]
 8007902:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007906:	d009      	beq.n	800791c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2200      	movs	r2, #0
 800790c:	61da      	str	r2, [r3, #28]
 800790e:	e005      	b.n	800791c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	2200      	movs	r2, #0
 8007914:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	2200      	movs	r2, #0
 800791a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800791c:	687b      	ldr	r3, [r7, #4]
 800791e:	2200      	movs	r2, #0
 8007920:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007928:	b2db      	uxtb	r3, r3
 800792a:	2b00      	cmp	r3, #0
 800792c:	d106      	bne.n	800793c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	2200      	movs	r2, #0
 8007932:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8007936:	6878      	ldr	r0, [r7, #4]
 8007938:	f7fb fa16 	bl	8002d68 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	2202      	movs	r2, #2
 8007940:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8007944:	687b      	ldr	r3, [r7, #4]
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	681a      	ldr	r2, [r3, #0]
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007952:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	68db      	ldr	r3, [r3, #12]
 8007958:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800795c:	d902      	bls.n	8007964 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800795e:	2300      	movs	r3, #0
 8007960:	60fb      	str	r3, [r7, #12]
 8007962:	e002      	b.n	800796a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8007964:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007968:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	68db      	ldr	r3, [r3, #12]
 800796e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8007972:	d007      	beq.n	8007984 <HAL_SPI_Init+0xa0>
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	68db      	ldr	r3, [r3, #12]
 8007978:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800797c:	d002      	beq.n	8007984 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	2200      	movs	r2, #0
 8007982:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	685b      	ldr	r3, [r3, #4]
 8007988:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	689b      	ldr	r3, [r3, #8]
 8007990:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8007994:	431a      	orrs	r2, r3
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	691b      	ldr	r3, [r3, #16]
 800799a:	f003 0302 	and.w	r3, r3, #2
 800799e:	431a      	orrs	r2, r3
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	695b      	ldr	r3, [r3, #20]
 80079a4:	f003 0301 	and.w	r3, r3, #1
 80079a8:	431a      	orrs	r2, r3
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	699b      	ldr	r3, [r3, #24]
 80079ae:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80079b2:	431a      	orrs	r2, r3
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	69db      	ldr	r3, [r3, #28]
 80079b8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80079bc:	431a      	orrs	r2, r3
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6a1b      	ldr	r3, [r3, #32]
 80079c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80079c6:	ea42 0103 	orr.w	r1, r2, r3
 80079ca:	687b      	ldr	r3, [r7, #4]
 80079cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079ce:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	430a      	orrs	r2, r1
 80079d8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	699b      	ldr	r3, [r3, #24]
 80079de:	0c1b      	lsrs	r3, r3, #16
 80079e0:	f003 0204 	and.w	r2, r3, #4
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80079e8:	f003 0310 	and.w	r3, r3, #16
 80079ec:	431a      	orrs	r2, r3
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079f2:	f003 0308 	and.w	r3, r3, #8
 80079f6:	431a      	orrs	r2, r3
 80079f8:	687b      	ldr	r3, [r7, #4]
 80079fa:	68db      	ldr	r3, [r3, #12]
 80079fc:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8007a00:	ea42 0103 	orr.w	r1, r2, r3
 8007a04:	68fb      	ldr	r3, [r7, #12]
 8007a06:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	430a      	orrs	r2, r1
 8007a10:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	2200      	movs	r2, #0
 8007a16:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	2201      	movs	r2, #1
 8007a1c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8007a20:	2300      	movs	r3, #0
}
 8007a22:	4618      	mov	r0, r3
 8007a24:	3710      	adds	r7, #16
 8007a26:	46bd      	mov	sp, r7
 8007a28:	bd80      	pop	{r7, pc}

08007a2a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a2a:	b580      	push	{r7, lr}
 8007a2c:	b088      	sub	sp, #32
 8007a2e:	af00      	add	r7, sp, #0
 8007a30:	60f8      	str	r0, [r7, #12]
 8007a32:	60b9      	str	r1, [r7, #8]
 8007a34:	603b      	str	r3, [r7, #0]
 8007a36:	4613      	mov	r3, r2
 8007a38:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007a3a:	f7fb fd59 	bl	80034f0 <HAL_GetTick>
 8007a3e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8007a40:	88fb      	ldrh	r3, [r7, #6]
 8007a42:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007a4a:	b2db      	uxtb	r3, r3
 8007a4c:	2b01      	cmp	r3, #1
 8007a4e:	d001      	beq.n	8007a54 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8007a50:	2302      	movs	r3, #2
 8007a52:	e15c      	b.n	8007d0e <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	2b00      	cmp	r3, #0
 8007a58:	d002      	beq.n	8007a60 <HAL_SPI_Transmit+0x36>
 8007a5a:	88fb      	ldrh	r3, [r7, #6]
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d101      	bne.n	8007a64 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8007a60:	2301      	movs	r3, #1
 8007a62:	e154      	b.n	8007d0e <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007a6a:	2b01      	cmp	r3, #1
 8007a6c:	d101      	bne.n	8007a72 <HAL_SPI_Transmit+0x48>
 8007a6e:	2302      	movs	r3, #2
 8007a70:	e14d      	b.n	8007d0e <HAL_SPI_Transmit+0x2e4>
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	2201      	movs	r2, #1
 8007a76:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	2203      	movs	r2, #3
 8007a7e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007a82:	68fb      	ldr	r3, [r7, #12]
 8007a84:	2200      	movs	r2, #0
 8007a86:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8007a88:	68fb      	ldr	r3, [r7, #12]
 8007a8a:	68ba      	ldr	r2, [r7, #8]
 8007a8c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8007a8e:	68fb      	ldr	r3, [r7, #12]
 8007a90:	88fa      	ldrh	r2, [r7, #6]
 8007a92:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8007a94:	68fb      	ldr	r3, [r7, #12]
 8007a96:	88fa      	ldrh	r2, [r7, #6]
 8007a98:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8007a9a:	68fb      	ldr	r3, [r7, #12]
 8007a9c:	2200      	movs	r2, #0
 8007a9e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	2200      	movs	r2, #0
 8007aa4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 8007aa8:	68fb      	ldr	r3, [r7, #12]
 8007aaa:	2200      	movs	r2, #0
 8007aac:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8007ab0:	68fb      	ldr	r3, [r7, #12]
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 8007ab6:	68fb      	ldr	r3, [r7, #12]
 8007ab8:	2200      	movs	r2, #0
 8007aba:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	689b      	ldr	r3, [r3, #8]
 8007ac0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007ac4:	d10f      	bne.n	8007ae6 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007ac6:	68fb      	ldr	r3, [r7, #12]
 8007ac8:	681b      	ldr	r3, [r3, #0]
 8007aca:	681a      	ldr	r2, [r3, #0]
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	681b      	ldr	r3, [r3, #0]
 8007ad0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007ad4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	681b      	ldr	r3, [r3, #0]
 8007ada:	681a      	ldr	r2, [r3, #0]
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007ae4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	681b      	ldr	r3, [r3, #0]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007af0:	2b40      	cmp	r3, #64	@ 0x40
 8007af2:	d007      	beq.n	8007b04 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007af4:	68fb      	ldr	r3, [r7, #12]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	681a      	ldr	r2, [r3, #0]
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007b02:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	68db      	ldr	r3, [r3, #12]
 8007b08:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007b0c:	d952      	bls.n	8007bb4 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	685b      	ldr	r3, [r3, #4]
 8007b12:	2b00      	cmp	r3, #0
 8007b14:	d002      	beq.n	8007b1c <HAL_SPI_Transmit+0xf2>
 8007b16:	8b7b      	ldrh	r3, [r7, #26]
 8007b18:	2b01      	cmp	r3, #1
 8007b1a:	d145      	bne.n	8007ba8 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b20:	881a      	ldrh	r2, [r3, #0]
 8007b22:	68fb      	ldr	r3, [r7, #12]
 8007b24:	681b      	ldr	r3, [r3, #0]
 8007b26:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b2c:	1c9a      	adds	r2, r3, #2
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007b32:	68fb      	ldr	r3, [r7, #12]
 8007b34:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007b36:	b29b      	uxth	r3, r3
 8007b38:	3b01      	subs	r3, #1
 8007b3a:	b29a      	uxth	r2, r3
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8007b40:	e032      	b.n	8007ba8 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	681b      	ldr	r3, [r3, #0]
 8007b46:	689b      	ldr	r3, [r3, #8]
 8007b48:	f003 0302 	and.w	r3, r3, #2
 8007b4c:	2b02      	cmp	r3, #2
 8007b4e:	d112      	bne.n	8007b76 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b54:	881a      	ldrh	r2, [r3, #0]
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007b60:	1c9a      	adds	r2, r3, #2
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007b6a:	b29b      	uxth	r3, r3
 8007b6c:	3b01      	subs	r3, #1
 8007b6e:	b29a      	uxth	r2, r3
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007b74:	e018      	b.n	8007ba8 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007b76:	f7fb fcbb 	bl	80034f0 <HAL_GetTick>
 8007b7a:	4602      	mov	r2, r0
 8007b7c:	69fb      	ldr	r3, [r7, #28]
 8007b7e:	1ad3      	subs	r3, r2, r3
 8007b80:	683a      	ldr	r2, [r7, #0]
 8007b82:	429a      	cmp	r2, r3
 8007b84:	d803      	bhi.n	8007b8e <HAL_SPI_Transmit+0x164>
 8007b86:	683b      	ldr	r3, [r7, #0]
 8007b88:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007b8c:	d102      	bne.n	8007b94 <HAL_SPI_Transmit+0x16a>
 8007b8e:	683b      	ldr	r3, [r7, #0]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d109      	bne.n	8007ba8 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	2201      	movs	r2, #1
 8007b98:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007b9c:	68fb      	ldr	r3, [r7, #12]
 8007b9e:	2200      	movs	r2, #0
 8007ba0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007ba4:	2303      	movs	r3, #3
 8007ba6:	e0b2      	b.n	8007d0e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8007ba8:	68fb      	ldr	r3, [r7, #12]
 8007baa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007bac:	b29b      	uxth	r3, r3
 8007bae:	2b00      	cmp	r3, #0
 8007bb0:	d1c7      	bne.n	8007b42 <HAL_SPI_Transmit+0x118>
 8007bb2:	e083      	b.n	8007cbc <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007bb4:	68fb      	ldr	r3, [r7, #12]
 8007bb6:	685b      	ldr	r3, [r3, #4]
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d002      	beq.n	8007bc2 <HAL_SPI_Transmit+0x198>
 8007bbc:	8b7b      	ldrh	r3, [r7, #26]
 8007bbe:	2b01      	cmp	r3, #1
 8007bc0:	d177      	bne.n	8007cb2 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007bc6:	b29b      	uxth	r3, r3
 8007bc8:	2b01      	cmp	r3, #1
 8007bca:	d912      	bls.n	8007bf2 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bd0:	881a      	ldrh	r2, [r3, #0]
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bdc:	1c9a      	adds	r2, r3, #2
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007be6:	b29b      	uxth	r3, r3
 8007be8:	3b02      	subs	r3, #2
 8007bea:	b29a      	uxth	r2, r3
 8007bec:	68fb      	ldr	r3, [r7, #12]
 8007bee:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007bf0:	e05f      	b.n	8007cb2 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007bf2:	68fb      	ldr	r3, [r7, #12]
 8007bf4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	330c      	adds	r3, #12
 8007bfc:	7812      	ldrb	r2, [r2, #0]
 8007bfe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8007c00:	68fb      	ldr	r3, [r7, #12]
 8007c02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c04:	1c5a      	adds	r2, r3, #1
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c0e:	b29b      	uxth	r3, r3
 8007c10:	3b01      	subs	r3, #1
 8007c12:	b29a      	uxth	r2, r3
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8007c18:	e04b      	b.n	8007cb2 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	681b      	ldr	r3, [r3, #0]
 8007c1e:	689b      	ldr	r3, [r3, #8]
 8007c20:	f003 0302 	and.w	r3, r3, #2
 8007c24:	2b02      	cmp	r3, #2
 8007c26:	d12b      	bne.n	8007c80 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 8007c28:	68fb      	ldr	r3, [r7, #12]
 8007c2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c2c:	b29b      	uxth	r3, r3
 8007c2e:	2b01      	cmp	r3, #1
 8007c30:	d912      	bls.n	8007c58 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c36:	881a      	ldrh	r2, [r3, #0]
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c42:	1c9a      	adds	r2, r3, #2
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007c48:	68fb      	ldr	r3, [r7, #12]
 8007c4a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c4c:	b29b      	uxth	r3, r3
 8007c4e:	3b02      	subs	r3, #2
 8007c50:	b29a      	uxth	r2, r3
 8007c52:	68fb      	ldr	r3, [r7, #12]
 8007c54:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007c56:	e02c      	b.n	8007cb2 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007c5c:	68fb      	ldr	r3, [r7, #12]
 8007c5e:	681b      	ldr	r3, [r3, #0]
 8007c60:	330c      	adds	r3, #12
 8007c62:	7812      	ldrb	r2, [r2, #0]
 8007c64:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c6a:	1c5a      	adds	r2, r3, #1
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007c74:	b29b      	uxth	r3, r3
 8007c76:	3b01      	subs	r3, #1
 8007c78:	b29a      	uxth	r2, r3
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007c7e:	e018      	b.n	8007cb2 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8007c80:	f7fb fc36 	bl	80034f0 <HAL_GetTick>
 8007c84:	4602      	mov	r2, r0
 8007c86:	69fb      	ldr	r3, [r7, #28]
 8007c88:	1ad3      	subs	r3, r2, r3
 8007c8a:	683a      	ldr	r2, [r7, #0]
 8007c8c:	429a      	cmp	r2, r3
 8007c8e:	d803      	bhi.n	8007c98 <HAL_SPI_Transmit+0x26e>
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007c96:	d102      	bne.n	8007c9e <HAL_SPI_Transmit+0x274>
 8007c98:	683b      	ldr	r3, [r7, #0]
 8007c9a:	2b00      	cmp	r3, #0
 8007c9c:	d109      	bne.n	8007cb2 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	2201      	movs	r2, #1
 8007ca2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	2200      	movs	r2, #0
 8007caa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8007cae:	2303      	movs	r3, #3
 8007cb0:	e02d      	b.n	8007d0e <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007cb6:	b29b      	uxth	r3, r3
 8007cb8:	2b00      	cmp	r3, #0
 8007cba:	d1ae      	bne.n	8007c1a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007cbc:	69fa      	ldr	r2, [r7, #28]
 8007cbe:	6839      	ldr	r1, [r7, #0]
 8007cc0:	68f8      	ldr	r0, [r7, #12]
 8007cc2:	f000 fb65 	bl	8008390 <SPI_EndRxTxTransaction>
 8007cc6:	4603      	mov	r3, r0
 8007cc8:	2b00      	cmp	r3, #0
 8007cca:	d002      	beq.n	8007cd2 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	2220      	movs	r2, #32
 8007cd0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	689b      	ldr	r3, [r3, #8]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d10a      	bne.n	8007cf0 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007cda:	2300      	movs	r3, #0
 8007cdc:	617b      	str	r3, [r7, #20]
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	68db      	ldr	r3, [r3, #12]
 8007ce4:	617b      	str	r3, [r7, #20]
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	689b      	ldr	r3, [r3, #8]
 8007cec:	617b      	str	r3, [r7, #20]
 8007cee:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8007cf0:	68fb      	ldr	r3, [r7, #12]
 8007cf2:	2201      	movs	r2, #1
 8007cf4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	2200      	movs	r2, #0
 8007cfc:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	d001      	beq.n	8007d0c <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 8007d08:	2301      	movs	r3, #1
 8007d0a:	e000      	b.n	8007d0e <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 8007d0c:	2300      	movs	r3, #0
  }
}
 8007d0e:	4618      	mov	r0, r3
 8007d10:	3720      	adds	r7, #32
 8007d12:	46bd      	mov	sp, r7
 8007d14:	bd80      	pop	{r7, pc}

08007d16 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8007d16:	b580      	push	{r7, lr}
 8007d18:	b08a      	sub	sp, #40	@ 0x28
 8007d1a:	af00      	add	r7, sp, #0
 8007d1c:	60f8      	str	r0, [r7, #12]
 8007d1e:	60b9      	str	r1, [r7, #8]
 8007d20:	607a      	str	r2, [r7, #4]
 8007d22:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007d24:	2301      	movs	r3, #1
 8007d26:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007d28:	f7fb fbe2 	bl	80034f0 <HAL_GetTick>
 8007d2c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8007d2e:	68fb      	ldr	r3, [r7, #12]
 8007d30:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007d34:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	685b      	ldr	r3, [r3, #4]
 8007d3a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8007d3c:	887b      	ldrh	r3, [r7, #2]
 8007d3e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8007d40:	887b      	ldrh	r3, [r7, #2]
 8007d42:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8007d44:	7ffb      	ldrb	r3, [r7, #31]
 8007d46:	2b01      	cmp	r3, #1
 8007d48:	d00c      	beq.n	8007d64 <HAL_SPI_TransmitReceive+0x4e>
 8007d4a:	69bb      	ldr	r3, [r7, #24]
 8007d4c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007d50:	d106      	bne.n	8007d60 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8007d52:	68fb      	ldr	r3, [r7, #12]
 8007d54:	689b      	ldr	r3, [r3, #8]
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	d102      	bne.n	8007d60 <HAL_SPI_TransmitReceive+0x4a>
 8007d5a:	7ffb      	ldrb	r3, [r7, #31]
 8007d5c:	2b04      	cmp	r3, #4
 8007d5e:	d001      	beq.n	8007d64 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8007d60:	2302      	movs	r3, #2
 8007d62:	e1f3      	b.n	800814c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d005      	beq.n	8007d76 <HAL_SPI_TransmitReceive+0x60>
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d002      	beq.n	8007d76 <HAL_SPI_TransmitReceive+0x60>
 8007d70:	887b      	ldrh	r3, [r7, #2]
 8007d72:	2b00      	cmp	r3, #0
 8007d74:	d101      	bne.n	8007d7a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8007d76:	2301      	movs	r3, #1
 8007d78:	e1e8      	b.n	800814c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8007d80:	2b01      	cmp	r3, #1
 8007d82:	d101      	bne.n	8007d88 <HAL_SPI_TransmitReceive+0x72>
 8007d84:	2302      	movs	r3, #2
 8007d86:	e1e1      	b.n	800814c <HAL_SPI_TransmitReceive+0x436>
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	2201      	movs	r2, #1
 8007d8c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8007d90:	68fb      	ldr	r3, [r7, #12]
 8007d92:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007d96:	b2db      	uxtb	r3, r3
 8007d98:	2b04      	cmp	r3, #4
 8007d9a:	d003      	beq.n	8007da4 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8007d9c:	68fb      	ldr	r3, [r7, #12]
 8007d9e:	2205      	movs	r2, #5
 8007da0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	2200      	movs	r2, #0
 8007da8:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007daa:	68fb      	ldr	r3, [r7, #12]
 8007dac:	687a      	ldr	r2, [r7, #4]
 8007dae:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	887a      	ldrh	r2, [r7, #2]
 8007db4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	887a      	ldrh	r2, [r7, #2]
 8007dbc:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	68ba      	ldr	r2, [r7, #8]
 8007dc4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	887a      	ldrh	r2, [r7, #2]
 8007dca:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	887a      	ldrh	r2, [r7, #2]
 8007dd0:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2200      	movs	r2, #0
 8007dd6:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	68db      	ldr	r3, [r3, #12]
 8007de2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007de6:	d802      	bhi.n	8007dee <HAL_SPI_TransmitReceive+0xd8>
 8007de8:	8abb      	ldrh	r3, [r7, #20]
 8007dea:	2b01      	cmp	r3, #1
 8007dec:	d908      	bls.n	8007e00 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	685a      	ldr	r2, [r3, #4]
 8007df4:	68fb      	ldr	r3, [r7, #12]
 8007df6:	681b      	ldr	r3, [r3, #0]
 8007df8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007dfc:	605a      	str	r2, [r3, #4]
 8007dfe:	e007      	b.n	8007e10 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	685a      	ldr	r2, [r3, #4]
 8007e06:	68fb      	ldr	r3, [r7, #12]
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007e0e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007e10:	68fb      	ldr	r3, [r7, #12]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e1a:	2b40      	cmp	r3, #64	@ 0x40
 8007e1c:	d007      	beq.n	8007e2e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007e1e:	68fb      	ldr	r3, [r7, #12]
 8007e20:	681b      	ldr	r3, [r3, #0]
 8007e22:	681a      	ldr	r2, [r3, #0]
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007e2c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8007e2e:	68fb      	ldr	r3, [r7, #12]
 8007e30:	68db      	ldr	r3, [r3, #12]
 8007e32:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8007e36:	f240 8083 	bls.w	8007f40 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	685b      	ldr	r3, [r3, #4]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d002      	beq.n	8007e48 <HAL_SPI_TransmitReceive+0x132>
 8007e42:	8afb      	ldrh	r3, [r7, #22]
 8007e44:	2b01      	cmp	r3, #1
 8007e46:	d16f      	bne.n	8007f28 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007e48:	68fb      	ldr	r3, [r7, #12]
 8007e4a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e4c:	881a      	ldrh	r2, [r3, #0]
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e58:	1c9a      	adds	r2, r3, #2
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8007e5e:	68fb      	ldr	r3, [r7, #12]
 8007e60:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e62:	b29b      	uxth	r3, r3
 8007e64:	3b01      	subs	r3, #1
 8007e66:	b29a      	uxth	r2, r3
 8007e68:	68fb      	ldr	r3, [r7, #12]
 8007e6a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007e6c:	e05c      	b.n	8007f28 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	689b      	ldr	r3, [r3, #8]
 8007e74:	f003 0302 	and.w	r3, r3, #2
 8007e78:	2b02      	cmp	r3, #2
 8007e7a:	d11b      	bne.n	8007eb4 <HAL_SPI_TransmitReceive+0x19e>
 8007e7c:	68fb      	ldr	r3, [r7, #12]
 8007e7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007e80:	b29b      	uxth	r3, r3
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d016      	beq.n	8007eb4 <HAL_SPI_TransmitReceive+0x19e>
 8007e86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e88:	2b01      	cmp	r3, #1
 8007e8a:	d113      	bne.n	8007eb4 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e90:	881a      	ldrh	r2, [r3, #0]
 8007e92:	68fb      	ldr	r3, [r7, #12]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007e98:	68fb      	ldr	r3, [r7, #12]
 8007e9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007e9c:	1c9a      	adds	r2, r3, #2
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007ea6:	b29b      	uxth	r3, r3
 8007ea8:	3b01      	subs	r3, #1
 8007eaa:	b29a      	uxth	r2, r3
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007eb0:	2300      	movs	r3, #0
 8007eb2:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681b      	ldr	r3, [r3, #0]
 8007eb8:	689b      	ldr	r3, [r3, #8]
 8007eba:	f003 0301 	and.w	r3, r3, #1
 8007ebe:	2b01      	cmp	r3, #1
 8007ec0:	d11c      	bne.n	8007efc <HAL_SPI_TransmitReceive+0x1e6>
 8007ec2:	68fb      	ldr	r3, [r7, #12]
 8007ec4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007ec8:	b29b      	uxth	r3, r3
 8007eca:	2b00      	cmp	r3, #0
 8007ecc:	d016      	beq.n	8007efc <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	68da      	ldr	r2, [r3, #12]
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ed8:	b292      	uxth	r2, r2
 8007eda:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ee0:	1c9a      	adds	r2, r3, #2
 8007ee2:	68fb      	ldr	r3, [r7, #12]
 8007ee4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007eec:	b29b      	uxth	r3, r3
 8007eee:	3b01      	subs	r3, #1
 8007ef0:	b29a      	uxth	r2, r3
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007ef8:	2301      	movs	r3, #1
 8007efa:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007efc:	f7fb faf8 	bl	80034f0 <HAL_GetTick>
 8007f00:	4602      	mov	r2, r0
 8007f02:	6a3b      	ldr	r3, [r7, #32]
 8007f04:	1ad3      	subs	r3, r2, r3
 8007f06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f08:	429a      	cmp	r2, r3
 8007f0a:	d80d      	bhi.n	8007f28 <HAL_SPI_TransmitReceive+0x212>
 8007f0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007f0e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007f12:	d009      	beq.n	8007f28 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	2201      	movs	r2, #1
 8007f18:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	2200      	movs	r2, #0
 8007f20:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8007f24:	2303      	movs	r3, #3
 8007f26:	e111      	b.n	800814c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f2c:	b29b      	uxth	r3, r3
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d19d      	bne.n	8007e6e <HAL_SPI_TransmitReceive+0x158>
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007f38:	b29b      	uxth	r3, r3
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d197      	bne.n	8007e6e <HAL_SPI_TransmitReceive+0x158>
 8007f3e:	e0e5      	b.n	800810c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	685b      	ldr	r3, [r3, #4]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d003      	beq.n	8007f50 <HAL_SPI_TransmitReceive+0x23a>
 8007f48:	8afb      	ldrh	r3, [r7, #22]
 8007f4a:	2b01      	cmp	r3, #1
 8007f4c:	f040 80d1 	bne.w	80080f2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8007f50:	68fb      	ldr	r3, [r7, #12]
 8007f52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f54:	b29b      	uxth	r3, r3
 8007f56:	2b01      	cmp	r3, #1
 8007f58:	d912      	bls.n	8007f80 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f5e:	881a      	ldrh	r2, [r3, #0]
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	681b      	ldr	r3, [r3, #0]
 8007f64:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f6a:	1c9a      	adds	r2, r3, #2
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f74:	b29b      	uxth	r3, r3
 8007f76:	3b02      	subs	r3, #2
 8007f78:	b29a      	uxth	r2, r3
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007f7e:	e0b8      	b.n	80080f2 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	681b      	ldr	r3, [r3, #0]
 8007f88:	330c      	adds	r3, #12
 8007f8a:	7812      	ldrb	r2, [r2, #0]
 8007f8c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007f92:	1c5a      	adds	r2, r3, #1
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007f9c:	b29b      	uxth	r3, r3
 8007f9e:	3b01      	subs	r3, #1
 8007fa0:	b29a      	uxth	r2, r3
 8007fa2:	68fb      	ldr	r3, [r7, #12]
 8007fa4:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007fa6:	e0a4      	b.n	80080f2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007fa8:	68fb      	ldr	r3, [r7, #12]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	689b      	ldr	r3, [r3, #8]
 8007fae:	f003 0302 	and.w	r3, r3, #2
 8007fb2:	2b02      	cmp	r3, #2
 8007fb4:	d134      	bne.n	8008020 <HAL_SPI_TransmitReceive+0x30a>
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fba:	b29b      	uxth	r3, r3
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d02f      	beq.n	8008020 <HAL_SPI_TransmitReceive+0x30a>
 8007fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007fc2:	2b01      	cmp	r3, #1
 8007fc4:	d12c      	bne.n	8008020 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fca:	b29b      	uxth	r3, r3
 8007fcc:	2b01      	cmp	r3, #1
 8007fce:	d912      	bls.n	8007ff6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fd4:	881a      	ldrh	r2, [r3, #0]
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007fe0:	1c9a      	adds	r2, r3, #2
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007fea:	b29b      	uxth	r3, r3
 8007fec:	3b02      	subs	r3, #2
 8007fee:	b29a      	uxth	r2, r3
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8007ff4:	e012      	b.n	800801c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	681b      	ldr	r3, [r3, #0]
 8007ffe:	330c      	adds	r3, #12
 8008000:	7812      	ldrb	r2, [r2, #0]
 8008002:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8008004:	68fb      	ldr	r3, [r7, #12]
 8008006:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008008:	1c5a      	adds	r2, r3, #1
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008012:	b29b      	uxth	r3, r3
 8008014:	3b01      	subs	r3, #1
 8008016:	b29a      	uxth	r2, r3
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800801c:	2300      	movs	r3, #0
 800801e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	689b      	ldr	r3, [r3, #8]
 8008026:	f003 0301 	and.w	r3, r3, #1
 800802a:	2b01      	cmp	r3, #1
 800802c:	d148      	bne.n	80080c0 <HAL_SPI_TransmitReceive+0x3aa>
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008034:	b29b      	uxth	r3, r3
 8008036:	2b00      	cmp	r3, #0
 8008038:	d042      	beq.n	80080c0 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800803a:	68fb      	ldr	r3, [r7, #12]
 800803c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008040:	b29b      	uxth	r3, r3
 8008042:	2b01      	cmp	r3, #1
 8008044:	d923      	bls.n	800808e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008046:	68fb      	ldr	r3, [r7, #12]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	68da      	ldr	r2, [r3, #12]
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008050:	b292      	uxth	r2, r2
 8008052:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8008054:	68fb      	ldr	r3, [r7, #12]
 8008056:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008058:	1c9a      	adds	r2, r3, #2
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008064:	b29b      	uxth	r3, r3
 8008066:	3b02      	subs	r3, #2
 8008068:	b29a      	uxth	r2, r3
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008076:	b29b      	uxth	r3, r3
 8008078:	2b01      	cmp	r3, #1
 800807a:	d81f      	bhi.n	80080bc <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800807c:	68fb      	ldr	r3, [r7, #12]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	685a      	ldr	r2, [r3, #4]
 8008082:	68fb      	ldr	r3, [r7, #12]
 8008084:	681b      	ldr	r3, [r3, #0]
 8008086:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800808a:	605a      	str	r2, [r3, #4]
 800808c:	e016      	b.n	80080bc <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800808e:	68fb      	ldr	r3, [r7, #12]
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	f103 020c 	add.w	r2, r3, #12
 8008096:	68fb      	ldr	r3, [r7, #12]
 8008098:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800809a:	7812      	ldrb	r2, [r2, #0]
 800809c:	b2d2      	uxtb	r2, r2
 800809e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80080a0:	68fb      	ldr	r3, [r7, #12]
 80080a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080a4:	1c5a      	adds	r2, r3, #1
 80080a6:	68fb      	ldr	r3, [r7, #12]
 80080a8:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80080b0:	b29b      	uxth	r3, r3
 80080b2:	3b01      	subs	r3, #1
 80080b4:	b29a      	uxth	r2, r3
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80080bc:	2301      	movs	r3, #1
 80080be:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80080c0:	f7fb fa16 	bl	80034f0 <HAL_GetTick>
 80080c4:	4602      	mov	r2, r0
 80080c6:	6a3b      	ldr	r3, [r7, #32]
 80080c8:	1ad3      	subs	r3, r2, r3
 80080ca:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080cc:	429a      	cmp	r2, r3
 80080ce:	d803      	bhi.n	80080d8 <HAL_SPI_TransmitReceive+0x3c2>
 80080d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080d2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80080d6:	d102      	bne.n	80080de <HAL_SPI_TransmitReceive+0x3c8>
 80080d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d109      	bne.n	80080f2 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80080de:	68fb      	ldr	r3, [r7, #12]
 80080e0:	2201      	movs	r2, #1
 80080e2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	2200      	movs	r2, #0
 80080ea:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80080ee:	2303      	movs	r3, #3
 80080f0:	e02c      	b.n	800814c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80080f2:	68fb      	ldr	r3, [r7, #12]
 80080f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80080f6:	b29b      	uxth	r3, r3
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	f47f af55 	bne.w	8007fa8 <HAL_SPI_TransmitReceive+0x292>
 80080fe:	68fb      	ldr	r3, [r7, #12]
 8008100:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8008104:	b29b      	uxth	r3, r3
 8008106:	2b00      	cmp	r3, #0
 8008108:	f47f af4e 	bne.w	8007fa8 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800810c:	6a3a      	ldr	r2, [r7, #32]
 800810e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008110:	68f8      	ldr	r0, [r7, #12]
 8008112:	f000 f93d 	bl	8008390 <SPI_EndRxTxTransaction>
 8008116:	4603      	mov	r3, r0
 8008118:	2b00      	cmp	r3, #0
 800811a:	d008      	beq.n	800812e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800811c:	68fb      	ldr	r3, [r7, #12]
 800811e:	2220      	movs	r2, #32
 8008120:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	2200      	movs	r2, #0
 8008126:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800812a:	2301      	movs	r3, #1
 800812c:	e00e      	b.n	800814c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	2201      	movs	r2, #1
 8008132:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	2200      	movs	r2, #0
 800813a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008142:	2b00      	cmp	r3, #0
 8008144:	d001      	beq.n	800814a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8008146:	2301      	movs	r3, #1
 8008148:	e000      	b.n	800814c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800814a:	2300      	movs	r3, #0
  }
}
 800814c:	4618      	mov	r0, r3
 800814e:	3728      	adds	r7, #40	@ 0x28
 8008150:	46bd      	mov	sp, r7
 8008152:	bd80      	pop	{r7, pc}

08008154 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008154:	b580      	push	{r7, lr}
 8008156:	b088      	sub	sp, #32
 8008158:	af00      	add	r7, sp, #0
 800815a:	60f8      	str	r0, [r7, #12]
 800815c:	60b9      	str	r1, [r7, #8]
 800815e:	603b      	str	r3, [r7, #0]
 8008160:	4613      	mov	r3, r2
 8008162:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008164:	f7fb f9c4 	bl	80034f0 <HAL_GetTick>
 8008168:	4602      	mov	r2, r0
 800816a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800816c:	1a9b      	subs	r3, r3, r2
 800816e:	683a      	ldr	r2, [r7, #0]
 8008170:	4413      	add	r3, r2
 8008172:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008174:	f7fb f9bc 	bl	80034f0 <HAL_GetTick>
 8008178:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800817a:	4b39      	ldr	r3, [pc, #228]	@ (8008260 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800817c:	681b      	ldr	r3, [r3, #0]
 800817e:	015b      	lsls	r3, r3, #5
 8008180:	0d1b      	lsrs	r3, r3, #20
 8008182:	69fa      	ldr	r2, [r7, #28]
 8008184:	fb02 f303 	mul.w	r3, r2, r3
 8008188:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800818a:	e054      	b.n	8008236 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800818c:	683b      	ldr	r3, [r7, #0]
 800818e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008192:	d050      	beq.n	8008236 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008194:	f7fb f9ac 	bl	80034f0 <HAL_GetTick>
 8008198:	4602      	mov	r2, r0
 800819a:	69bb      	ldr	r3, [r7, #24]
 800819c:	1ad3      	subs	r3, r2, r3
 800819e:	69fa      	ldr	r2, [r7, #28]
 80081a0:	429a      	cmp	r2, r3
 80081a2:	d902      	bls.n	80081aa <SPI_WaitFlagStateUntilTimeout+0x56>
 80081a4:	69fb      	ldr	r3, [r7, #28]
 80081a6:	2b00      	cmp	r3, #0
 80081a8:	d13d      	bne.n	8008226 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80081aa:	68fb      	ldr	r3, [r7, #12]
 80081ac:	681b      	ldr	r3, [r3, #0]
 80081ae:	685a      	ldr	r2, [r3, #4]
 80081b0:	68fb      	ldr	r3, [r7, #12]
 80081b2:	681b      	ldr	r3, [r3, #0]
 80081b4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80081b8:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	685b      	ldr	r3, [r3, #4]
 80081be:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80081c2:	d111      	bne.n	80081e8 <SPI_WaitFlagStateUntilTimeout+0x94>
 80081c4:	68fb      	ldr	r3, [r7, #12]
 80081c6:	689b      	ldr	r3, [r3, #8]
 80081c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80081cc:	d004      	beq.n	80081d8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80081ce:	68fb      	ldr	r3, [r7, #12]
 80081d0:	689b      	ldr	r3, [r3, #8]
 80081d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80081d6:	d107      	bne.n	80081e8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	681a      	ldr	r2, [r3, #0]
 80081de:	68fb      	ldr	r3, [r7, #12]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80081e6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80081e8:	68fb      	ldr	r3, [r7, #12]
 80081ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80081ec:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80081f0:	d10f      	bne.n	8008212 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80081f2:	68fb      	ldr	r3, [r7, #12]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	681a      	ldr	r2, [r3, #0]
 80081f8:	68fb      	ldr	r3, [r7, #12]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008200:	601a      	str	r2, [r3, #0]
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	681a      	ldr	r2, [r3, #0]
 8008208:	68fb      	ldr	r3, [r7, #12]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008210:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008212:	68fb      	ldr	r3, [r7, #12]
 8008214:	2201      	movs	r2, #1
 8008216:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	2200      	movs	r2, #0
 800821e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8008222:	2303      	movs	r3, #3
 8008224:	e017      	b.n	8008256 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008226:	697b      	ldr	r3, [r7, #20]
 8008228:	2b00      	cmp	r3, #0
 800822a:	d101      	bne.n	8008230 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800822c:	2300      	movs	r3, #0
 800822e:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8008230:	697b      	ldr	r3, [r7, #20]
 8008232:	3b01      	subs	r3, #1
 8008234:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008236:	68fb      	ldr	r3, [r7, #12]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	689a      	ldr	r2, [r3, #8]
 800823c:	68bb      	ldr	r3, [r7, #8]
 800823e:	4013      	ands	r3, r2
 8008240:	68ba      	ldr	r2, [r7, #8]
 8008242:	429a      	cmp	r2, r3
 8008244:	bf0c      	ite	eq
 8008246:	2301      	moveq	r3, #1
 8008248:	2300      	movne	r3, #0
 800824a:	b2db      	uxtb	r3, r3
 800824c:	461a      	mov	r2, r3
 800824e:	79fb      	ldrb	r3, [r7, #7]
 8008250:	429a      	cmp	r2, r3
 8008252:	d19b      	bne.n	800818c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8008254:	2300      	movs	r3, #0
}
 8008256:	4618      	mov	r0, r3
 8008258:	3720      	adds	r7, #32
 800825a:	46bd      	mov	sp, r7
 800825c:	bd80      	pop	{r7, pc}
 800825e:	bf00      	nop
 8008260:	2004000c 	.word	0x2004000c

08008264 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008264:	b580      	push	{r7, lr}
 8008266:	b08a      	sub	sp, #40	@ 0x28
 8008268:	af00      	add	r7, sp, #0
 800826a:	60f8      	str	r0, [r7, #12]
 800826c:	60b9      	str	r1, [r7, #8]
 800826e:	607a      	str	r2, [r7, #4]
 8008270:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8008272:	2300      	movs	r3, #0
 8008274:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8008276:	f7fb f93b 	bl	80034f0 <HAL_GetTick>
 800827a:	4602      	mov	r2, r0
 800827c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800827e:	1a9b      	subs	r3, r3, r2
 8008280:	683a      	ldr	r2, [r7, #0]
 8008282:	4413      	add	r3, r2
 8008284:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8008286:	f7fb f933 	bl	80034f0 <HAL_GetTick>
 800828a:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800828c:	68fb      	ldr	r3, [r7, #12]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	330c      	adds	r3, #12
 8008292:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8008294:	4b3d      	ldr	r3, [pc, #244]	@ (800838c <SPI_WaitFifoStateUntilTimeout+0x128>)
 8008296:	681a      	ldr	r2, [r3, #0]
 8008298:	4613      	mov	r3, r2
 800829a:	009b      	lsls	r3, r3, #2
 800829c:	4413      	add	r3, r2
 800829e:	00da      	lsls	r2, r3, #3
 80082a0:	1ad3      	subs	r3, r2, r3
 80082a2:	0d1b      	lsrs	r3, r3, #20
 80082a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082a6:	fb02 f303 	mul.w	r3, r2, r3
 80082aa:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80082ac:	e060      	b.n	8008370 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80082ae:	68bb      	ldr	r3, [r7, #8]
 80082b0:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80082b4:	d107      	bne.n	80082c6 <SPI_WaitFifoStateUntilTimeout+0x62>
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d104      	bne.n	80082c6 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80082bc:	69fb      	ldr	r3, [r7, #28]
 80082be:	781b      	ldrb	r3, [r3, #0]
 80082c0:	b2db      	uxtb	r3, r3
 80082c2:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80082c4:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80082c6:	683b      	ldr	r3, [r7, #0]
 80082c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80082cc:	d050      	beq.n	8008370 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80082ce:	f7fb f90f 	bl	80034f0 <HAL_GetTick>
 80082d2:	4602      	mov	r2, r0
 80082d4:	6a3b      	ldr	r3, [r7, #32]
 80082d6:	1ad3      	subs	r3, r2, r3
 80082d8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80082da:	429a      	cmp	r2, r3
 80082dc:	d902      	bls.n	80082e4 <SPI_WaitFifoStateUntilTimeout+0x80>
 80082de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80082e0:	2b00      	cmp	r3, #0
 80082e2:	d13d      	bne.n	8008360 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80082e4:	68fb      	ldr	r3, [r7, #12]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	685a      	ldr	r2, [r3, #4]
 80082ea:	68fb      	ldr	r3, [r7, #12]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80082f2:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80082f4:	68fb      	ldr	r3, [r7, #12]
 80082f6:	685b      	ldr	r3, [r3, #4]
 80082f8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80082fc:	d111      	bne.n	8008322 <SPI_WaitFifoStateUntilTimeout+0xbe>
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	689b      	ldr	r3, [r3, #8]
 8008302:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008306:	d004      	beq.n	8008312 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008308:	68fb      	ldr	r3, [r7, #12]
 800830a:	689b      	ldr	r3, [r3, #8]
 800830c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008310:	d107      	bne.n	8008322 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	681a      	ldr	r2, [r3, #0]
 8008318:	68fb      	ldr	r3, [r7, #12]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008320:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008326:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800832a:	d10f      	bne.n	800834c <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	681a      	ldr	r2, [r3, #0]
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800833a:	601a      	str	r2, [r3, #0]
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	681a      	ldr	r2, [r3, #0]
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800834a:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	2201      	movs	r2, #1
 8008350:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	2200      	movs	r2, #0
 8008358:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800835c:	2303      	movs	r3, #3
 800835e:	e010      	b.n	8008382 <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008360:	69bb      	ldr	r3, [r7, #24]
 8008362:	2b00      	cmp	r3, #0
 8008364:	d101      	bne.n	800836a <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8008366:	2300      	movs	r3, #0
 8008368:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 800836a:	69bb      	ldr	r3, [r7, #24]
 800836c:	3b01      	subs	r3, #1
 800836e:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8008370:	68fb      	ldr	r3, [r7, #12]
 8008372:	681b      	ldr	r3, [r3, #0]
 8008374:	689a      	ldr	r2, [r3, #8]
 8008376:	68bb      	ldr	r3, [r7, #8]
 8008378:	4013      	ands	r3, r2
 800837a:	687a      	ldr	r2, [r7, #4]
 800837c:	429a      	cmp	r2, r3
 800837e:	d196      	bne.n	80082ae <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 8008380:	2300      	movs	r3, #0
}
 8008382:	4618      	mov	r0, r3
 8008384:	3728      	adds	r7, #40	@ 0x28
 8008386:	46bd      	mov	sp, r7
 8008388:	bd80      	pop	{r7, pc}
 800838a:	bf00      	nop
 800838c:	2004000c 	.word	0x2004000c

08008390 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8008390:	b580      	push	{r7, lr}
 8008392:	b086      	sub	sp, #24
 8008394:	af02      	add	r7, sp, #8
 8008396:	60f8      	str	r0, [r7, #12]
 8008398:	60b9      	str	r1, [r7, #8]
 800839a:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	9300      	str	r3, [sp, #0]
 80083a0:	68bb      	ldr	r3, [r7, #8]
 80083a2:	2200      	movs	r2, #0
 80083a4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80083a8:	68f8      	ldr	r0, [r7, #12]
 80083aa:	f7ff ff5b 	bl	8008264 <SPI_WaitFifoStateUntilTimeout>
 80083ae:	4603      	mov	r3, r0
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d007      	beq.n	80083c4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80083b4:	68fb      	ldr	r3, [r7, #12]
 80083b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083b8:	f043 0220 	orr.w	r2, r3, #32
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80083c0:	2303      	movs	r3, #3
 80083c2:	e027      	b.n	8008414 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	9300      	str	r3, [sp, #0]
 80083c8:	68bb      	ldr	r3, [r7, #8]
 80083ca:	2200      	movs	r2, #0
 80083cc:	2180      	movs	r1, #128	@ 0x80
 80083ce:	68f8      	ldr	r0, [r7, #12]
 80083d0:	f7ff fec0 	bl	8008154 <SPI_WaitFlagStateUntilTimeout>
 80083d4:	4603      	mov	r3, r0
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d007      	beq.n	80083ea <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80083de:	f043 0220 	orr.w	r2, r3, #32
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80083e6:	2303      	movs	r3, #3
 80083e8:	e014      	b.n	8008414 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80083ea:	687b      	ldr	r3, [r7, #4]
 80083ec:	9300      	str	r3, [sp, #0]
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	2200      	movs	r2, #0
 80083f2:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 80083f6:	68f8      	ldr	r0, [r7, #12]
 80083f8:	f7ff ff34 	bl	8008264 <SPI_WaitFifoStateUntilTimeout>
 80083fc:	4603      	mov	r3, r0
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d007      	beq.n	8008412 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8008406:	f043 0220 	orr.w	r2, r3, #32
 800840a:	68fb      	ldr	r3, [r7, #12]
 800840c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800840e:	2303      	movs	r3, #3
 8008410:	e000      	b.n	8008414 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8008412:	2300      	movs	r3, #0
}
 8008414:	4618      	mov	r0, r3
 8008416:	3710      	adds	r7, #16
 8008418:	46bd      	mov	sp, r7
 800841a:	bd80      	pop	{r7, pc}

0800841c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800841c:	b580      	push	{r7, lr}
 800841e:	b082      	sub	sp, #8
 8008420:	af00      	add	r7, sp, #0
 8008422:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d101      	bne.n	800842e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800842a:	2301      	movs	r3, #1
 800842c:	e049      	b.n	80084c2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8008434:	b2db      	uxtb	r3, r3
 8008436:	2b00      	cmp	r3, #0
 8008438:	d106      	bne.n	8008448 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	2200      	movs	r2, #0
 800843e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8008442:	6878      	ldr	r0, [r7, #4]
 8008444:	f7fa fd50 	bl	8002ee8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	2202      	movs	r2, #2
 800844c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681a      	ldr	r2, [r3, #0]
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	3304      	adds	r3, #4
 8008458:	4619      	mov	r1, r3
 800845a:	4610      	mov	r0, r2
 800845c:	f000 f968 	bl	8008730 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	2201      	movs	r2, #1
 8008464:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	2201      	movs	r2, #1
 800846c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	2201      	movs	r2, #1
 8008474:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2201      	movs	r2, #1
 800847c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	2201      	movs	r2, #1
 8008484:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	2201      	movs	r2, #1
 800848c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	2201      	movs	r2, #1
 8008494:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	2201      	movs	r2, #1
 800849c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2201      	movs	r2, #1
 80084a4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2201      	movs	r2, #1
 80084ac:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80084b0:	687b      	ldr	r3, [r7, #4]
 80084b2:	2201      	movs	r2, #1
 80084b4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	2201      	movs	r2, #1
 80084bc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80084c0:	2300      	movs	r3, #0
}
 80084c2:	4618      	mov	r0, r3
 80084c4:	3708      	adds	r7, #8
 80084c6:	46bd      	mov	sp, r7
 80084c8:	bd80      	pop	{r7, pc}
	...

080084cc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80084cc:	b480      	push	{r7}
 80084ce:	b085      	sub	sp, #20
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80084da:	b2db      	uxtb	r3, r3
 80084dc:	2b01      	cmp	r3, #1
 80084de:	d001      	beq.n	80084e4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80084e0:	2301      	movs	r3, #1
 80084e2:	e047      	b.n	8008574 <HAL_TIM_Base_Start+0xa8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	2202      	movs	r2, #2
 80084e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	4a23      	ldr	r2, [pc, #140]	@ (8008580 <HAL_TIM_Base_Start+0xb4>)
 80084f2:	4293      	cmp	r3, r2
 80084f4:	d01d      	beq.n	8008532 <HAL_TIM_Base_Start+0x66>
 80084f6:	687b      	ldr	r3, [r7, #4]
 80084f8:	681b      	ldr	r3, [r3, #0]
 80084fa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80084fe:	d018      	beq.n	8008532 <HAL_TIM_Base_Start+0x66>
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	4a1f      	ldr	r2, [pc, #124]	@ (8008584 <HAL_TIM_Base_Start+0xb8>)
 8008506:	4293      	cmp	r3, r2
 8008508:	d013      	beq.n	8008532 <HAL_TIM_Base_Start+0x66>
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	4a1e      	ldr	r2, [pc, #120]	@ (8008588 <HAL_TIM_Base_Start+0xbc>)
 8008510:	4293      	cmp	r3, r2
 8008512:	d00e      	beq.n	8008532 <HAL_TIM_Base_Start+0x66>
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	4a1c      	ldr	r2, [pc, #112]	@ (800858c <HAL_TIM_Base_Start+0xc0>)
 800851a:	4293      	cmp	r3, r2
 800851c:	d009      	beq.n	8008532 <HAL_TIM_Base_Start+0x66>
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	681b      	ldr	r3, [r3, #0]
 8008522:	4a1b      	ldr	r2, [pc, #108]	@ (8008590 <HAL_TIM_Base_Start+0xc4>)
 8008524:	4293      	cmp	r3, r2
 8008526:	d004      	beq.n	8008532 <HAL_TIM_Base_Start+0x66>
 8008528:	687b      	ldr	r3, [r7, #4]
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	4a19      	ldr	r2, [pc, #100]	@ (8008594 <HAL_TIM_Base_Start+0xc8>)
 800852e:	4293      	cmp	r3, r2
 8008530:	d115      	bne.n	800855e <HAL_TIM_Base_Start+0x92>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8008532:	687b      	ldr	r3, [r7, #4]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	689a      	ldr	r2, [r3, #8]
 8008538:	4b17      	ldr	r3, [pc, #92]	@ (8008598 <HAL_TIM_Base_Start+0xcc>)
 800853a:	4013      	ands	r3, r2
 800853c:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800853e:	68fb      	ldr	r3, [r7, #12]
 8008540:	2b06      	cmp	r3, #6
 8008542:	d015      	beq.n	8008570 <HAL_TIM_Base_Start+0xa4>
 8008544:	68fb      	ldr	r3, [r7, #12]
 8008546:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800854a:	d011      	beq.n	8008570 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 800854c:	687b      	ldr	r3, [r7, #4]
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	681a      	ldr	r2, [r3, #0]
 8008552:	687b      	ldr	r3, [r7, #4]
 8008554:	681b      	ldr	r3, [r3, #0]
 8008556:	f042 0201 	orr.w	r2, r2, #1
 800855a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800855c:	e008      	b.n	8008570 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	681a      	ldr	r2, [r3, #0]
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	f042 0201 	orr.w	r2, r2, #1
 800856c:	601a      	str	r2, [r3, #0]
 800856e:	e000      	b.n	8008572 <HAL_TIM_Base_Start+0xa6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008570:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8008572:	2300      	movs	r3, #0
}
 8008574:	4618      	mov	r0, r3
 8008576:	3714      	adds	r7, #20
 8008578:	46bd      	mov	sp, r7
 800857a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800857e:	4770      	bx	lr
 8008580:	40012c00 	.word	0x40012c00
 8008584:	40000400 	.word	0x40000400
 8008588:	40000800 	.word	0x40000800
 800858c:	40000c00 	.word	0x40000c00
 8008590:	40013400 	.word	0x40013400
 8008594:	40014000 	.word	0x40014000
 8008598:	00010007 	.word	0x00010007

0800859c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800859c:	b580      	push	{r7, lr}
 800859e:	b084      	sub	sp, #16
 80085a0:	af00      	add	r7, sp, #0
 80085a2:	6078      	str	r0, [r7, #4]
 80085a4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80085a6:	2300      	movs	r3, #0
 80085a8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80085b0:	2b01      	cmp	r3, #1
 80085b2:	d101      	bne.n	80085b8 <HAL_TIM_ConfigClockSource+0x1c>
 80085b4:	2302      	movs	r3, #2
 80085b6:	e0b6      	b.n	8008726 <HAL_TIM_ConfigClockSource+0x18a>
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2201      	movs	r2, #1
 80085bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2202      	movs	r2, #2
 80085c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	689b      	ldr	r3, [r3, #8]
 80085ce:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80085d0:	68bb      	ldr	r3, [r7, #8]
 80085d2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80085d6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80085da:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80085e2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	68ba      	ldr	r2, [r7, #8]
 80085ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80085ec:	683b      	ldr	r3, [r7, #0]
 80085ee:	681b      	ldr	r3, [r3, #0]
 80085f0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085f4:	d03e      	beq.n	8008674 <HAL_TIM_ConfigClockSource+0xd8>
 80085f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80085fa:	f200 8087 	bhi.w	800870c <HAL_TIM_ConfigClockSource+0x170>
 80085fe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008602:	f000 8086 	beq.w	8008712 <HAL_TIM_ConfigClockSource+0x176>
 8008606:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800860a:	d87f      	bhi.n	800870c <HAL_TIM_ConfigClockSource+0x170>
 800860c:	2b70      	cmp	r3, #112	@ 0x70
 800860e:	d01a      	beq.n	8008646 <HAL_TIM_ConfigClockSource+0xaa>
 8008610:	2b70      	cmp	r3, #112	@ 0x70
 8008612:	d87b      	bhi.n	800870c <HAL_TIM_ConfigClockSource+0x170>
 8008614:	2b60      	cmp	r3, #96	@ 0x60
 8008616:	d050      	beq.n	80086ba <HAL_TIM_ConfigClockSource+0x11e>
 8008618:	2b60      	cmp	r3, #96	@ 0x60
 800861a:	d877      	bhi.n	800870c <HAL_TIM_ConfigClockSource+0x170>
 800861c:	2b50      	cmp	r3, #80	@ 0x50
 800861e:	d03c      	beq.n	800869a <HAL_TIM_ConfigClockSource+0xfe>
 8008620:	2b50      	cmp	r3, #80	@ 0x50
 8008622:	d873      	bhi.n	800870c <HAL_TIM_ConfigClockSource+0x170>
 8008624:	2b40      	cmp	r3, #64	@ 0x40
 8008626:	d058      	beq.n	80086da <HAL_TIM_ConfigClockSource+0x13e>
 8008628:	2b40      	cmp	r3, #64	@ 0x40
 800862a:	d86f      	bhi.n	800870c <HAL_TIM_ConfigClockSource+0x170>
 800862c:	2b30      	cmp	r3, #48	@ 0x30
 800862e:	d064      	beq.n	80086fa <HAL_TIM_ConfigClockSource+0x15e>
 8008630:	2b30      	cmp	r3, #48	@ 0x30
 8008632:	d86b      	bhi.n	800870c <HAL_TIM_ConfigClockSource+0x170>
 8008634:	2b20      	cmp	r3, #32
 8008636:	d060      	beq.n	80086fa <HAL_TIM_ConfigClockSource+0x15e>
 8008638:	2b20      	cmp	r3, #32
 800863a:	d867      	bhi.n	800870c <HAL_TIM_ConfigClockSource+0x170>
 800863c:	2b00      	cmp	r3, #0
 800863e:	d05c      	beq.n	80086fa <HAL_TIM_ConfigClockSource+0x15e>
 8008640:	2b10      	cmp	r3, #16
 8008642:	d05a      	beq.n	80086fa <HAL_TIM_ConfigClockSource+0x15e>
 8008644:	e062      	b.n	800870c <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800864a:	683b      	ldr	r3, [r7, #0]
 800864c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800864e:	683b      	ldr	r3, [r7, #0]
 8008650:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008656:	f000 f98b 	bl	8008970 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	689b      	ldr	r3, [r3, #8]
 8008660:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8008662:	68bb      	ldr	r3, [r7, #8]
 8008664:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8008668:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	68ba      	ldr	r2, [r7, #8]
 8008670:	609a      	str	r2, [r3, #8]
      break;
 8008672:	e04f      	b.n	8008714 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8008678:	683b      	ldr	r3, [r7, #0]
 800867a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800867c:	683b      	ldr	r3, [r7, #0]
 800867e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8008680:	683b      	ldr	r3, [r7, #0]
 8008682:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8008684:	f000 f974 	bl	8008970 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	689a      	ldr	r2, [r3, #8]
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008696:	609a      	str	r2, [r3, #8]
      break;
 8008698:	e03c      	b.n	8008714 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800869e:	683b      	ldr	r3, [r7, #0]
 80086a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80086a6:	461a      	mov	r2, r3
 80086a8:	f000 f8e8 	bl	800887c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	2150      	movs	r1, #80	@ 0x50
 80086b2:	4618      	mov	r0, r3
 80086b4:	f000 f941 	bl	800893a <TIM_ITRx_SetConfig>
      break;
 80086b8:	e02c      	b.n	8008714 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80086be:	683b      	ldr	r3, [r7, #0]
 80086c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80086c2:	683b      	ldr	r3, [r7, #0]
 80086c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80086c6:	461a      	mov	r2, r3
 80086c8:	f000 f907 	bl	80088da <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	2160      	movs	r1, #96	@ 0x60
 80086d2:	4618      	mov	r0, r3
 80086d4:	f000 f931 	bl	800893a <TIM_ITRx_SetConfig>
      break;
 80086d8:	e01c      	b.n	8008714 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80086de:	683b      	ldr	r3, [r7, #0]
 80086e0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80086e2:	683b      	ldr	r3, [r7, #0]
 80086e4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80086e6:	461a      	mov	r2, r3
 80086e8:	f000 f8c8 	bl	800887c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	2140      	movs	r1, #64	@ 0x40
 80086f2:	4618      	mov	r0, r3
 80086f4:	f000 f921 	bl	800893a <TIM_ITRx_SetConfig>
      break;
 80086f8:	e00c      	b.n	8008714 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681a      	ldr	r2, [r3, #0]
 80086fe:	683b      	ldr	r3, [r7, #0]
 8008700:	681b      	ldr	r3, [r3, #0]
 8008702:	4619      	mov	r1, r3
 8008704:	4610      	mov	r0, r2
 8008706:	f000 f918 	bl	800893a <TIM_ITRx_SetConfig>
      break;
 800870a:	e003      	b.n	8008714 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800870c:	2301      	movs	r3, #1
 800870e:	73fb      	strb	r3, [r7, #15]
      break;
 8008710:	e000      	b.n	8008714 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8008712:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8008714:	687b      	ldr	r3, [r7, #4]
 8008716:	2201      	movs	r2, #1
 8008718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	2200      	movs	r2, #0
 8008720:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8008724:	7bfb      	ldrb	r3, [r7, #15]
}
 8008726:	4618      	mov	r0, r3
 8008728:	3710      	adds	r7, #16
 800872a:	46bd      	mov	sp, r7
 800872c:	bd80      	pop	{r7, pc}
	...

08008730 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8008730:	b480      	push	{r7}
 8008732:	b085      	sub	sp, #20
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]
 8008738:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681b      	ldr	r3, [r3, #0]
 800873e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	4a46      	ldr	r2, [pc, #280]	@ (800885c <TIM_Base_SetConfig+0x12c>)
 8008744:	4293      	cmp	r3, r2
 8008746:	d013      	beq.n	8008770 <TIM_Base_SetConfig+0x40>
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800874e:	d00f      	beq.n	8008770 <TIM_Base_SetConfig+0x40>
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	4a43      	ldr	r2, [pc, #268]	@ (8008860 <TIM_Base_SetConfig+0x130>)
 8008754:	4293      	cmp	r3, r2
 8008756:	d00b      	beq.n	8008770 <TIM_Base_SetConfig+0x40>
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	4a42      	ldr	r2, [pc, #264]	@ (8008864 <TIM_Base_SetConfig+0x134>)
 800875c:	4293      	cmp	r3, r2
 800875e:	d007      	beq.n	8008770 <TIM_Base_SetConfig+0x40>
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	4a41      	ldr	r2, [pc, #260]	@ (8008868 <TIM_Base_SetConfig+0x138>)
 8008764:	4293      	cmp	r3, r2
 8008766:	d003      	beq.n	8008770 <TIM_Base_SetConfig+0x40>
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	4a40      	ldr	r2, [pc, #256]	@ (800886c <TIM_Base_SetConfig+0x13c>)
 800876c:	4293      	cmp	r3, r2
 800876e:	d108      	bne.n	8008782 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008776:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8008778:	683b      	ldr	r3, [r7, #0]
 800877a:	685b      	ldr	r3, [r3, #4]
 800877c:	68fa      	ldr	r2, [r7, #12]
 800877e:	4313      	orrs	r3, r2
 8008780:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008782:	687b      	ldr	r3, [r7, #4]
 8008784:	4a35      	ldr	r2, [pc, #212]	@ (800885c <TIM_Base_SetConfig+0x12c>)
 8008786:	4293      	cmp	r3, r2
 8008788:	d01f      	beq.n	80087ca <TIM_Base_SetConfig+0x9a>
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008790:	d01b      	beq.n	80087ca <TIM_Base_SetConfig+0x9a>
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	4a32      	ldr	r2, [pc, #200]	@ (8008860 <TIM_Base_SetConfig+0x130>)
 8008796:	4293      	cmp	r3, r2
 8008798:	d017      	beq.n	80087ca <TIM_Base_SetConfig+0x9a>
 800879a:	687b      	ldr	r3, [r7, #4]
 800879c:	4a31      	ldr	r2, [pc, #196]	@ (8008864 <TIM_Base_SetConfig+0x134>)
 800879e:	4293      	cmp	r3, r2
 80087a0:	d013      	beq.n	80087ca <TIM_Base_SetConfig+0x9a>
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	4a30      	ldr	r2, [pc, #192]	@ (8008868 <TIM_Base_SetConfig+0x138>)
 80087a6:	4293      	cmp	r3, r2
 80087a8:	d00f      	beq.n	80087ca <TIM_Base_SetConfig+0x9a>
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	4a2f      	ldr	r2, [pc, #188]	@ (800886c <TIM_Base_SetConfig+0x13c>)
 80087ae:	4293      	cmp	r3, r2
 80087b0:	d00b      	beq.n	80087ca <TIM_Base_SetConfig+0x9a>
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	4a2e      	ldr	r2, [pc, #184]	@ (8008870 <TIM_Base_SetConfig+0x140>)
 80087b6:	4293      	cmp	r3, r2
 80087b8:	d007      	beq.n	80087ca <TIM_Base_SetConfig+0x9a>
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	4a2d      	ldr	r2, [pc, #180]	@ (8008874 <TIM_Base_SetConfig+0x144>)
 80087be:	4293      	cmp	r3, r2
 80087c0:	d003      	beq.n	80087ca <TIM_Base_SetConfig+0x9a>
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	4a2c      	ldr	r2, [pc, #176]	@ (8008878 <TIM_Base_SetConfig+0x148>)
 80087c6:	4293      	cmp	r3, r2
 80087c8:	d108      	bne.n	80087dc <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80087ca:	68fb      	ldr	r3, [r7, #12]
 80087cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80087d0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	68db      	ldr	r3, [r3, #12]
 80087d6:	68fa      	ldr	r2, [r7, #12]
 80087d8:	4313      	orrs	r3, r2
 80087da:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80087dc:	68fb      	ldr	r3, [r7, #12]
 80087de:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80087e2:	683b      	ldr	r3, [r7, #0]
 80087e4:	695b      	ldr	r3, [r3, #20]
 80087e6:	4313      	orrs	r3, r2
 80087e8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	68fa      	ldr	r2, [r7, #12]
 80087ee:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	689a      	ldr	r2, [r3, #8]
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80087f8:	683b      	ldr	r3, [r7, #0]
 80087fa:	681a      	ldr	r2, [r3, #0]
 80087fc:	687b      	ldr	r3, [r7, #4]
 80087fe:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	4a16      	ldr	r2, [pc, #88]	@ (800885c <TIM_Base_SetConfig+0x12c>)
 8008804:	4293      	cmp	r3, r2
 8008806:	d00f      	beq.n	8008828 <TIM_Base_SetConfig+0xf8>
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	4a18      	ldr	r2, [pc, #96]	@ (800886c <TIM_Base_SetConfig+0x13c>)
 800880c:	4293      	cmp	r3, r2
 800880e:	d00b      	beq.n	8008828 <TIM_Base_SetConfig+0xf8>
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	4a17      	ldr	r2, [pc, #92]	@ (8008870 <TIM_Base_SetConfig+0x140>)
 8008814:	4293      	cmp	r3, r2
 8008816:	d007      	beq.n	8008828 <TIM_Base_SetConfig+0xf8>
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	4a16      	ldr	r2, [pc, #88]	@ (8008874 <TIM_Base_SetConfig+0x144>)
 800881c:	4293      	cmp	r3, r2
 800881e:	d003      	beq.n	8008828 <TIM_Base_SetConfig+0xf8>
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	4a15      	ldr	r2, [pc, #84]	@ (8008878 <TIM_Base_SetConfig+0x148>)
 8008824:	4293      	cmp	r3, r2
 8008826:	d103      	bne.n	8008830 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	691a      	ldr	r2, [r3, #16]
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	2201      	movs	r2, #1
 8008834:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	691b      	ldr	r3, [r3, #16]
 800883a:	f003 0301 	and.w	r3, r3, #1
 800883e:	2b01      	cmp	r3, #1
 8008840:	d105      	bne.n	800884e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	691b      	ldr	r3, [r3, #16]
 8008846:	f023 0201 	bic.w	r2, r3, #1
 800884a:	687b      	ldr	r3, [r7, #4]
 800884c:	611a      	str	r2, [r3, #16]
  }
}
 800884e:	bf00      	nop
 8008850:	3714      	adds	r7, #20
 8008852:	46bd      	mov	sp, r7
 8008854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008858:	4770      	bx	lr
 800885a:	bf00      	nop
 800885c:	40012c00 	.word	0x40012c00
 8008860:	40000400 	.word	0x40000400
 8008864:	40000800 	.word	0x40000800
 8008868:	40000c00 	.word	0x40000c00
 800886c:	40013400 	.word	0x40013400
 8008870:	40014000 	.word	0x40014000
 8008874:	40014400 	.word	0x40014400
 8008878:	40014800 	.word	0x40014800

0800887c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800887c:	b480      	push	{r7}
 800887e:	b087      	sub	sp, #28
 8008880:	af00      	add	r7, sp, #0
 8008882:	60f8      	str	r0, [r7, #12]
 8008884:	60b9      	str	r1, [r7, #8]
 8008886:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	6a1b      	ldr	r3, [r3, #32]
 800888c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	6a1b      	ldr	r3, [r3, #32]
 8008892:	f023 0201 	bic.w	r2, r3, #1
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	699b      	ldr	r3, [r3, #24]
 800889e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80088a0:	693b      	ldr	r3, [r7, #16]
 80088a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80088a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80088a8:	687b      	ldr	r3, [r7, #4]
 80088aa:	011b      	lsls	r3, r3, #4
 80088ac:	693a      	ldr	r2, [r7, #16]
 80088ae:	4313      	orrs	r3, r2
 80088b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80088b2:	697b      	ldr	r3, [r7, #20]
 80088b4:	f023 030a 	bic.w	r3, r3, #10
 80088b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80088ba:	697a      	ldr	r2, [r7, #20]
 80088bc:	68bb      	ldr	r3, [r7, #8]
 80088be:	4313      	orrs	r3, r2
 80088c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80088c2:	68fb      	ldr	r3, [r7, #12]
 80088c4:	693a      	ldr	r2, [r7, #16]
 80088c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	697a      	ldr	r2, [r7, #20]
 80088cc:	621a      	str	r2, [r3, #32]
}
 80088ce:	bf00      	nop
 80088d0:	371c      	adds	r7, #28
 80088d2:	46bd      	mov	sp, r7
 80088d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088d8:	4770      	bx	lr

080088da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80088da:	b480      	push	{r7}
 80088dc:	b087      	sub	sp, #28
 80088de:	af00      	add	r7, sp, #0
 80088e0:	60f8      	str	r0, [r7, #12]
 80088e2:	60b9      	str	r1, [r7, #8]
 80088e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	6a1b      	ldr	r3, [r3, #32]
 80088ea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80088ec:	68fb      	ldr	r3, [r7, #12]
 80088ee:	6a1b      	ldr	r3, [r3, #32]
 80088f0:	f023 0210 	bic.w	r2, r3, #16
 80088f4:	68fb      	ldr	r3, [r7, #12]
 80088f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	699b      	ldr	r3, [r3, #24]
 80088fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80088fe:	693b      	ldr	r3, [r7, #16]
 8008900:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8008904:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	031b      	lsls	r3, r3, #12
 800890a:	693a      	ldr	r2, [r7, #16]
 800890c:	4313      	orrs	r3, r2
 800890e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8008910:	697b      	ldr	r3, [r7, #20]
 8008912:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8008916:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8008918:	68bb      	ldr	r3, [r7, #8]
 800891a:	011b      	lsls	r3, r3, #4
 800891c:	697a      	ldr	r2, [r7, #20]
 800891e:	4313      	orrs	r3, r2
 8008920:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8008922:	68fb      	ldr	r3, [r7, #12]
 8008924:	693a      	ldr	r2, [r7, #16]
 8008926:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	697a      	ldr	r2, [r7, #20]
 800892c:	621a      	str	r2, [r3, #32]
}
 800892e:	bf00      	nop
 8008930:	371c      	adds	r7, #28
 8008932:	46bd      	mov	sp, r7
 8008934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008938:	4770      	bx	lr

0800893a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800893a:	b480      	push	{r7}
 800893c:	b085      	sub	sp, #20
 800893e:	af00      	add	r7, sp, #0
 8008940:	6078      	str	r0, [r7, #4]
 8008942:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	689b      	ldr	r3, [r3, #8]
 8008948:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008950:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8008952:	683a      	ldr	r2, [r7, #0]
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	4313      	orrs	r3, r2
 8008958:	f043 0307 	orr.w	r3, r3, #7
 800895c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	68fa      	ldr	r2, [r7, #12]
 8008962:	609a      	str	r2, [r3, #8]
}
 8008964:	bf00      	nop
 8008966:	3714      	adds	r7, #20
 8008968:	46bd      	mov	sp, r7
 800896a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800896e:	4770      	bx	lr

08008970 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008970:	b480      	push	{r7}
 8008972:	b087      	sub	sp, #28
 8008974:	af00      	add	r7, sp, #0
 8008976:	60f8      	str	r0, [r7, #12]
 8008978:	60b9      	str	r1, [r7, #8]
 800897a:	607a      	str	r2, [r7, #4]
 800897c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800897e:	68fb      	ldr	r3, [r7, #12]
 8008980:	689b      	ldr	r3, [r3, #8]
 8008982:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008984:	697b      	ldr	r3, [r7, #20]
 8008986:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800898a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800898c:	683b      	ldr	r3, [r7, #0]
 800898e:	021a      	lsls	r2, r3, #8
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	431a      	orrs	r2, r3
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	4313      	orrs	r3, r2
 8008998:	697a      	ldr	r2, [r7, #20]
 800899a:	4313      	orrs	r3, r2
 800899c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800899e:	68fb      	ldr	r3, [r7, #12]
 80089a0:	697a      	ldr	r2, [r7, #20]
 80089a2:	609a      	str	r2, [r3, #8]
}
 80089a4:	bf00      	nop
 80089a6:	371c      	adds	r7, #28
 80089a8:	46bd      	mov	sp, r7
 80089aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ae:	4770      	bx	lr

080089b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80089b0:	b480      	push	{r7}
 80089b2:	b085      	sub	sp, #20
 80089b4:	af00      	add	r7, sp, #0
 80089b6:	6078      	str	r0, [r7, #4]
 80089b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80089c0:	2b01      	cmp	r3, #1
 80089c2:	d101      	bne.n	80089c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80089c4:	2302      	movs	r3, #2
 80089c6:	e068      	b.n	8008a9a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	2201      	movs	r2, #1
 80089cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80089d0:	687b      	ldr	r3, [r7, #4]
 80089d2:	2202      	movs	r2, #2
 80089d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80089d8:	687b      	ldr	r3, [r7, #4]
 80089da:	681b      	ldr	r3, [r3, #0]
 80089dc:	685b      	ldr	r3, [r3, #4]
 80089de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	681b      	ldr	r3, [r3, #0]
 80089e4:	689b      	ldr	r3, [r3, #8]
 80089e6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80089e8:	687b      	ldr	r3, [r7, #4]
 80089ea:	681b      	ldr	r3, [r3, #0]
 80089ec:	4a2e      	ldr	r2, [pc, #184]	@ (8008aa8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80089ee:	4293      	cmp	r3, r2
 80089f0:	d004      	beq.n	80089fc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	4a2d      	ldr	r2, [pc, #180]	@ (8008aac <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 80089f8:	4293      	cmp	r3, r2
 80089fa:	d108      	bne.n	8008a0e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8008a02:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008a04:	683b      	ldr	r3, [r7, #0]
 8008a06:	685b      	ldr	r3, [r3, #4]
 8008a08:	68fa      	ldr	r2, [r7, #12]
 8008a0a:	4313      	orrs	r3, r2
 8008a0c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a14:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008a16:	683b      	ldr	r3, [r7, #0]
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	68fa      	ldr	r2, [r7, #12]
 8008a1c:	4313      	orrs	r3, r2
 8008a1e:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	68fa      	ldr	r2, [r7, #12]
 8008a26:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	4a1e      	ldr	r2, [pc, #120]	@ (8008aa8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8008a2e:	4293      	cmp	r3, r2
 8008a30:	d01d      	beq.n	8008a6e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008a3a:	d018      	beq.n	8008a6e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	4a1b      	ldr	r2, [pc, #108]	@ (8008ab0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8008a42:	4293      	cmp	r3, r2
 8008a44:	d013      	beq.n	8008a6e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	681b      	ldr	r3, [r3, #0]
 8008a4a:	4a1a      	ldr	r2, [pc, #104]	@ (8008ab4 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8008a4c:	4293      	cmp	r3, r2
 8008a4e:	d00e      	beq.n	8008a6e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008a50:	687b      	ldr	r3, [r7, #4]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	4a18      	ldr	r2, [pc, #96]	@ (8008ab8 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8008a56:	4293      	cmp	r3, r2
 8008a58:	d009      	beq.n	8008a6e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008a5a:	687b      	ldr	r3, [r7, #4]
 8008a5c:	681b      	ldr	r3, [r3, #0]
 8008a5e:	4a13      	ldr	r2, [pc, #76]	@ (8008aac <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008a60:	4293      	cmp	r3, r2
 8008a62:	d004      	beq.n	8008a6e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008a64:	687b      	ldr	r3, [r7, #4]
 8008a66:	681b      	ldr	r3, [r3, #0]
 8008a68:	4a14      	ldr	r2, [pc, #80]	@ (8008abc <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8008a6a:	4293      	cmp	r3, r2
 8008a6c:	d10c      	bne.n	8008a88 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8008a6e:	68bb      	ldr	r3, [r7, #8]
 8008a70:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008a74:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008a76:	683b      	ldr	r3, [r7, #0]
 8008a78:	689b      	ldr	r3, [r3, #8]
 8008a7a:	68ba      	ldr	r2, [r7, #8]
 8008a7c:	4313      	orrs	r3, r2
 8008a7e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008a80:	687b      	ldr	r3, [r7, #4]
 8008a82:	681b      	ldr	r3, [r3, #0]
 8008a84:	68ba      	ldr	r2, [r7, #8]
 8008a86:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	2201      	movs	r2, #1
 8008a8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	2200      	movs	r2, #0
 8008a94:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8008a98:	2300      	movs	r3, #0
}
 8008a9a:	4618      	mov	r0, r3
 8008a9c:	3714      	adds	r7, #20
 8008a9e:	46bd      	mov	sp, r7
 8008aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aa4:	4770      	bx	lr
 8008aa6:	bf00      	nop
 8008aa8:	40012c00 	.word	0x40012c00
 8008aac:	40013400 	.word	0x40013400
 8008ab0:	40000400 	.word	0x40000400
 8008ab4:	40000800 	.word	0x40000800
 8008ab8:	40000c00 	.word	0x40000c00
 8008abc:	40014000 	.word	0x40014000

08008ac0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008ac0:	b580      	push	{r7, lr}
 8008ac2:	b082      	sub	sp, #8
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8008ac8:	687b      	ldr	r3, [r7, #4]
 8008aca:	2b00      	cmp	r3, #0
 8008acc:	d101      	bne.n	8008ad2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008ace:	2301      	movs	r3, #1
 8008ad0:	e042      	b.n	8008b58 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008ad2:	687b      	ldr	r3, [r7, #4]
 8008ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ad8:	2b00      	cmp	r3, #0
 8008ada:	d106      	bne.n	8008aea <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	2200      	movs	r2, #0
 8008ae0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008ae4:	6878      	ldr	r0, [r7, #4]
 8008ae6:	f7fa f8a9 	bl	8002c3c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008aea:	687b      	ldr	r3, [r7, #4]
 8008aec:	2224      	movs	r2, #36	@ 0x24
 8008aee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	681b      	ldr	r3, [r3, #0]
 8008af6:	681a      	ldr	r2, [r3, #0]
 8008af8:	687b      	ldr	r3, [r7, #4]
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f022 0201 	bic.w	r2, r2, #1
 8008b00:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d002      	beq.n	8008b10 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8008b0a:	6878      	ldr	r0, [r7, #4]
 8008b0c:	f001 f818 	bl	8009b40 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008b10:	6878      	ldr	r0, [r7, #4]
 8008b12:	f000 fd19 	bl	8009548 <UART_SetConfig>
 8008b16:	4603      	mov	r3, r0
 8008b18:	2b01      	cmp	r3, #1
 8008b1a:	d101      	bne.n	8008b20 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8008b1c:	2301      	movs	r3, #1
 8008b1e:	e01b      	b.n	8008b58 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	681b      	ldr	r3, [r3, #0]
 8008b24:	685a      	ldr	r2, [r3, #4]
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	681b      	ldr	r3, [r3, #0]
 8008b2a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8008b2e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008b30:	687b      	ldr	r3, [r7, #4]
 8008b32:	681b      	ldr	r3, [r3, #0]
 8008b34:	689a      	ldr	r2, [r3, #8]
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8008b3e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008b40:	687b      	ldr	r3, [r7, #4]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	681a      	ldr	r2, [r3, #0]
 8008b46:	687b      	ldr	r3, [r7, #4]
 8008b48:	681b      	ldr	r3, [r3, #0]
 8008b4a:	f042 0201 	orr.w	r2, r2, #1
 8008b4e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008b50:	6878      	ldr	r0, [r7, #4]
 8008b52:	f001 f897 	bl	8009c84 <UART_CheckIdleState>
 8008b56:	4603      	mov	r3, r0
}
 8008b58:	4618      	mov	r0, r3
 8008b5a:	3708      	adds	r7, #8
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	bd80      	pop	{r7, pc}

08008b60 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008b60:	b580      	push	{r7, lr}
 8008b62:	b08a      	sub	sp, #40	@ 0x28
 8008b64:	af02      	add	r7, sp, #8
 8008b66:	60f8      	str	r0, [r7, #12]
 8008b68:	60b9      	str	r1, [r7, #8]
 8008b6a:	603b      	str	r3, [r7, #0]
 8008b6c:	4613      	mov	r3, r2
 8008b6e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008b70:	68fb      	ldr	r3, [r7, #12]
 8008b72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008b76:	2b20      	cmp	r3, #32
 8008b78:	d17b      	bne.n	8008c72 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8008b7a:	68bb      	ldr	r3, [r7, #8]
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	d002      	beq.n	8008b86 <HAL_UART_Transmit+0x26>
 8008b80:	88fb      	ldrh	r3, [r7, #6]
 8008b82:	2b00      	cmp	r3, #0
 8008b84:	d101      	bne.n	8008b8a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8008b86:	2301      	movs	r3, #1
 8008b88:	e074      	b.n	8008c74 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	2200      	movs	r2, #0
 8008b8e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	2221      	movs	r2, #33	@ 0x21
 8008b96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8008b9a:	f7fa fca9 	bl	80034f0 <HAL_GetTick>
 8008b9e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8008ba0:	68fb      	ldr	r3, [r7, #12]
 8008ba2:	88fa      	ldrh	r2, [r7, #6]
 8008ba4:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8008ba8:	68fb      	ldr	r3, [r7, #12]
 8008baa:	88fa      	ldrh	r2, [r7, #6]
 8008bac:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	689b      	ldr	r3, [r3, #8]
 8008bb4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008bb8:	d108      	bne.n	8008bcc <HAL_UART_Transmit+0x6c>
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	691b      	ldr	r3, [r3, #16]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d104      	bne.n	8008bcc <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8008bc2:	2300      	movs	r3, #0
 8008bc4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8008bc6:	68bb      	ldr	r3, [r7, #8]
 8008bc8:	61bb      	str	r3, [r7, #24]
 8008bca:	e003      	b.n	8008bd4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8008bcc:	68bb      	ldr	r3, [r7, #8]
 8008bce:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8008bd0:	2300      	movs	r3, #0
 8008bd2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8008bd4:	e030      	b.n	8008c38 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008bd6:	683b      	ldr	r3, [r7, #0]
 8008bd8:	9300      	str	r3, [sp, #0]
 8008bda:	697b      	ldr	r3, [r7, #20]
 8008bdc:	2200      	movs	r2, #0
 8008bde:	2180      	movs	r1, #128	@ 0x80
 8008be0:	68f8      	ldr	r0, [r7, #12]
 8008be2:	f001 f8f9 	bl	8009dd8 <UART_WaitOnFlagUntilTimeout>
 8008be6:	4603      	mov	r3, r0
 8008be8:	2b00      	cmp	r3, #0
 8008bea:	d005      	beq.n	8008bf8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	2220      	movs	r2, #32
 8008bf0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8008bf4:	2303      	movs	r3, #3
 8008bf6:	e03d      	b.n	8008c74 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8008bf8:	69fb      	ldr	r3, [r7, #28]
 8008bfa:	2b00      	cmp	r3, #0
 8008bfc:	d10b      	bne.n	8008c16 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008bfe:	69bb      	ldr	r3, [r7, #24]
 8008c00:	881a      	ldrh	r2, [r3, #0]
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	681b      	ldr	r3, [r3, #0]
 8008c06:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008c0a:	b292      	uxth	r2, r2
 8008c0c:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8008c0e:	69bb      	ldr	r3, [r7, #24]
 8008c10:	3302      	adds	r3, #2
 8008c12:	61bb      	str	r3, [r7, #24]
 8008c14:	e007      	b.n	8008c26 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8008c16:	69fb      	ldr	r3, [r7, #28]
 8008c18:	781a      	ldrb	r2, [r3, #0]
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8008c20:	69fb      	ldr	r3, [r7, #28]
 8008c22:	3301      	adds	r3, #1
 8008c24:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008c26:	68fb      	ldr	r3, [r7, #12]
 8008c28:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008c2c:	b29b      	uxth	r3, r3
 8008c2e:	3b01      	subs	r3, #1
 8008c30:	b29a      	uxth	r2, r3
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8008c3e:	b29b      	uxth	r3, r3
 8008c40:	2b00      	cmp	r3, #0
 8008c42:	d1c8      	bne.n	8008bd6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8008c44:	683b      	ldr	r3, [r7, #0]
 8008c46:	9300      	str	r3, [sp, #0]
 8008c48:	697b      	ldr	r3, [r7, #20]
 8008c4a:	2200      	movs	r2, #0
 8008c4c:	2140      	movs	r1, #64	@ 0x40
 8008c4e:	68f8      	ldr	r0, [r7, #12]
 8008c50:	f001 f8c2 	bl	8009dd8 <UART_WaitOnFlagUntilTimeout>
 8008c54:	4603      	mov	r3, r0
 8008c56:	2b00      	cmp	r3, #0
 8008c58:	d005      	beq.n	8008c66 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	2220      	movs	r2, #32
 8008c5e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8008c62:	2303      	movs	r3, #3
 8008c64:	e006      	b.n	8008c74 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008c66:	68fb      	ldr	r3, [r7, #12]
 8008c68:	2220      	movs	r2, #32
 8008c6a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8008c6e:	2300      	movs	r3, #0
 8008c70:	e000      	b.n	8008c74 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8008c72:	2302      	movs	r3, #2
  }
}
 8008c74:	4618      	mov	r0, r3
 8008c76:	3720      	adds	r7, #32
 8008c78:	46bd      	mov	sp, r7
 8008c7a:	bd80      	pop	{r7, pc}

08008c7c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	b08a      	sub	sp, #40	@ 0x28
 8008c80:	af00      	add	r7, sp, #0
 8008c82:	60f8      	str	r0, [r7, #12]
 8008c84:	60b9      	str	r1, [r7, #8]
 8008c86:	4613      	mov	r3, r2
 8008c88:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008c90:	2b20      	cmp	r3, #32
 8008c92:	d137      	bne.n	8008d04 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8008c94:	68bb      	ldr	r3, [r7, #8]
 8008c96:	2b00      	cmp	r3, #0
 8008c98:	d002      	beq.n	8008ca0 <HAL_UART_Receive_DMA+0x24>
 8008c9a:	88fb      	ldrh	r3, [r7, #6]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d101      	bne.n	8008ca4 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8008ca0:	2301      	movs	r3, #1
 8008ca2:	e030      	b.n	8008d06 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	4a18      	ldr	r2, [pc, #96]	@ (8008d10 <HAL_UART_Receive_DMA+0x94>)
 8008cb0:	4293      	cmp	r3, r2
 8008cb2:	d01f      	beq.n	8008cf4 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	685b      	ldr	r3, [r3, #4]
 8008cba:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8008cbe:	2b00      	cmp	r3, #0
 8008cc0:	d018      	beq.n	8008cf4 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8008cc2:	68fb      	ldr	r3, [r7, #12]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cc8:	697b      	ldr	r3, [r7, #20]
 8008cca:	e853 3f00 	ldrex	r3, [r3]
 8008cce:	613b      	str	r3, [r7, #16]
   return(result);
 8008cd0:	693b      	ldr	r3, [r7, #16]
 8008cd2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8008cd6:	627b      	str	r3, [r7, #36]	@ 0x24
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	461a      	mov	r2, r3
 8008cde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ce0:	623b      	str	r3, [r7, #32]
 8008ce2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ce4:	69f9      	ldr	r1, [r7, #28]
 8008ce6:	6a3a      	ldr	r2, [r7, #32]
 8008ce8:	e841 2300 	strex	r3, r2, [r1]
 8008cec:	61bb      	str	r3, [r7, #24]
   return(result);
 8008cee:	69bb      	ldr	r3, [r7, #24]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	d1e6      	bne.n	8008cc2 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8008cf4:	88fb      	ldrh	r3, [r7, #6]
 8008cf6:	461a      	mov	r2, r3
 8008cf8:	68b9      	ldr	r1, [r7, #8]
 8008cfa:	68f8      	ldr	r0, [r7, #12]
 8008cfc:	f001 f8da 	bl	8009eb4 <UART_Start_Receive_DMA>
 8008d00:	4603      	mov	r3, r0
 8008d02:	e000      	b.n	8008d06 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8008d04:	2302      	movs	r3, #2
  }
}
 8008d06:	4618      	mov	r0, r3
 8008d08:	3728      	adds	r7, #40	@ 0x28
 8008d0a:	46bd      	mov	sp, r7
 8008d0c:	bd80      	pop	{r7, pc}
 8008d0e:	bf00      	nop
 8008d10:	40008000 	.word	0x40008000

08008d14 <HAL_UART_AbortReceive>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_AbortReceive(UART_HandleTypeDef *huart)
{
 8008d14:	b580      	push	{r7, lr}
 8008d16:	b09a      	sub	sp, #104	@ 0x68
 8008d18:	af00      	add	r7, sp, #0
 8008d1a:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable PEIE, EIE, RXNEIE and RXFTIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE));
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d24:	e853 3f00 	ldrex	r3, [r3]
 8008d28:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8008d2a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008d2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008d30:	667b      	str	r3, [r7, #100]	@ 0x64
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	461a      	mov	r2, r3
 8008d38:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008d3a:	657b      	str	r3, [r7, #84]	@ 0x54
 8008d3c:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d3e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8008d40:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8008d42:	e841 2300 	strex	r3, r2, [r1]
 8008d46:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8008d48:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d1e6      	bne.n	8008d1c <HAL_UART_AbortReceive+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE);
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	3308      	adds	r3, #8
 8008d54:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d58:	e853 3f00 	ldrex	r3, [r3]
 8008d5c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8008d5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d60:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008d64:	f023 0301 	bic.w	r3, r3, #1
 8008d68:	663b      	str	r3, [r7, #96]	@ 0x60
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	3308      	adds	r3, #8
 8008d70:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8008d72:	643a      	str	r2, [r7, #64]	@ 0x40
 8008d74:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d76:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008d78:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008d7a:	e841 2300 	strex	r3, r2, [r1]
 8008d7e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008d80:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	d1e3      	bne.n	8008d4e <HAL_UART_AbortReceive+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008d86:	687b      	ldr	r3, [r7, #4]
 8008d88:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008d8a:	2b01      	cmp	r3, #1
 8008d8c:	d118      	bne.n	8008dc0 <HAL_UART_AbortReceive+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681b      	ldr	r3, [r3, #0]
 8008d92:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d94:	6a3b      	ldr	r3, [r7, #32]
 8008d96:	e853 3f00 	ldrex	r3, [r3]
 8008d9a:	61fb      	str	r3, [r7, #28]
   return(result);
 8008d9c:	69fb      	ldr	r3, [r7, #28]
 8008d9e:	f023 0310 	bic.w	r3, r3, #16
 8008da2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	681b      	ldr	r3, [r3, #0]
 8008da8:	461a      	mov	r2, r3
 8008daa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008dac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008dae:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008db0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008db2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008db4:	e841 2300 	strex	r3, r2, [r1]
 8008db8:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dbc:	2b00      	cmp	r3, #0
 8008dbe:	d1e6      	bne.n	8008d8e <HAL_UART_AbortReceive+0x7a>
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	689b      	ldr	r3, [r3, #8]
 8008dc6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008dca:	2b40      	cmp	r3, #64	@ 0x40
 8008dcc:	d13b      	bne.n	8008e46 <HAL_UART_AbortReceive+0x132>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	681b      	ldr	r3, [r3, #0]
 8008dd2:	3308      	adds	r3, #8
 8008dd4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	e853 3f00 	ldrex	r3, [r3]
 8008ddc:	60bb      	str	r3, [r7, #8]
   return(result);
 8008dde:	68bb      	ldr	r3, [r7, #8]
 8008de0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008de4:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	681b      	ldr	r3, [r3, #0]
 8008dea:	3308      	adds	r3, #8
 8008dec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008dee:	61ba      	str	r2, [r7, #24]
 8008df0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008df2:	6979      	ldr	r1, [r7, #20]
 8008df4:	69ba      	ldr	r2, [r7, #24]
 8008df6:	e841 2300 	strex	r3, r2, [r1]
 8008dfa:	613b      	str	r3, [r7, #16]
   return(result);
 8008dfc:	693b      	ldr	r3, [r7, #16]
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d1e5      	bne.n	8008dce <HAL_UART_AbortReceive+0xba>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d01c      	beq.n	8008e46 <HAL_UART_AbortReceive+0x132>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e12:	2200      	movs	r2, #0
 8008e14:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e1c:	4618      	mov	r0, r3
 8008e1e:	f7fc fcac 	bl	800577a <HAL_DMA_Abort>
 8008e22:	4603      	mov	r3, r0
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d00e      	beq.n	8008e46 <HAL_UART_AbortReceive+0x132>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008e2e:	4618      	mov	r0, r3
 8008e30:	f7fc fe0d 	bl	8005a4e <HAL_DMA_GetError>
 8008e34:	4603      	mov	r3, r0
 8008e36:	2b20      	cmp	r3, #32
 8008e38:	d105      	bne.n	8008e46 <HAL_UART_AbortReceive+0x132>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	2210      	movs	r2, #16
 8008e3e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8008e42:	2303      	movs	r3, #3
 8008e44:	e019      	b.n	8008e7a <HAL_UART_AbortReceive+0x166>
      }
    }
  }

  /* Reset Rx transfer counter */
  huart->RxXferCount = 0U;
 8008e46:	687b      	ldr	r3, [r7, #4]
 8008e48:	2200      	movs	r2, #0
 8008e4a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	681b      	ldr	r3, [r3, #0]
 8008e52:	220f      	movs	r2, #15
 8008e54:	621a      	str	r2, [r3, #32]

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008e56:	687b      	ldr	r3, [r7, #4]
 8008e58:	681b      	ldr	r3, [r3, #0]
 8008e5a:	8b1b      	ldrh	r3, [r3, #24]
 8008e5c:	b29a      	uxth	r2, r3
 8008e5e:	687b      	ldr	r3, [r7, #4]
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	f042 0208 	orr.w	r2, r2, #8
 8008e66:	b292      	uxth	r2, r2
 8008e68:	831a      	strh	r2, [r3, #24]

  /* Restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	2220      	movs	r2, #32
 8008e6e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	2200      	movs	r2, #0
 8008e76:	66da      	str	r2, [r3, #108]	@ 0x6c

  return HAL_OK;
 8008e78:	2300      	movs	r3, #0
}
 8008e7a:	4618      	mov	r0, r3
 8008e7c:	3768      	adds	r7, #104	@ 0x68
 8008e7e:	46bd      	mov	sp, r7
 8008e80:	bd80      	pop	{r7, pc}
	...

08008e84 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008e84:	b580      	push	{r7, lr}
 8008e86:	b0ba      	sub	sp, #232	@ 0xe8
 8008e88:	af00      	add	r7, sp, #0
 8008e8a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008e8c:	687b      	ldr	r3, [r7, #4]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	69db      	ldr	r3, [r3, #28]
 8008e92:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	681b      	ldr	r3, [r3, #0]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	689b      	ldr	r3, [r3, #8]
 8008ea6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008eaa:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8008eae:	f640 030f 	movw	r3, #2063	@ 0x80f
 8008eb2:	4013      	ands	r3, r2
 8008eb4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8008eb8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d11b      	bne.n	8008ef8 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008ec0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008ec4:	f003 0320 	and.w	r3, r3, #32
 8008ec8:	2b00      	cmp	r3, #0
 8008eca:	d015      	beq.n	8008ef8 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008ecc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ed0:	f003 0320 	and.w	r3, r3, #32
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d105      	bne.n	8008ee4 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008ed8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008edc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d009      	beq.n	8008ef8 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	f000 8300 	beq.w	80094ee <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008ef2:	6878      	ldr	r0, [r7, #4]
 8008ef4:	4798      	blx	r3
      }
      return;
 8008ef6:	e2fa      	b.n	80094ee <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8008ef8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008efc:	2b00      	cmp	r3, #0
 8008efe:	f000 8123 	beq.w	8009148 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008f02:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008f06:	4b8d      	ldr	r3, [pc, #564]	@ (800913c <HAL_UART_IRQHandler+0x2b8>)
 8008f08:	4013      	ands	r3, r2
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d106      	bne.n	8008f1c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008f0e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8008f12:	4b8b      	ldr	r3, [pc, #556]	@ (8009140 <HAL_UART_IRQHandler+0x2bc>)
 8008f14:	4013      	ands	r3, r2
 8008f16:	2b00      	cmp	r3, #0
 8008f18:	f000 8116 	beq.w	8009148 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008f1c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f20:	f003 0301 	and.w	r3, r3, #1
 8008f24:	2b00      	cmp	r3, #0
 8008f26:	d011      	beq.n	8008f4c <HAL_UART_IRQHandler+0xc8>
 8008f28:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008f2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008f30:	2b00      	cmp	r3, #0
 8008f32:	d00b      	beq.n	8008f4c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008f34:	687b      	ldr	r3, [r7, #4]
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	2201      	movs	r2, #1
 8008f3a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f42:	f043 0201 	orr.w	r2, r3, #1
 8008f46:	687b      	ldr	r3, [r7, #4]
 8008f48:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008f4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f50:	f003 0302 	and.w	r3, r3, #2
 8008f54:	2b00      	cmp	r3, #0
 8008f56:	d011      	beq.n	8008f7c <HAL_UART_IRQHandler+0xf8>
 8008f58:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008f5c:	f003 0301 	and.w	r3, r3, #1
 8008f60:	2b00      	cmp	r3, #0
 8008f62:	d00b      	beq.n	8008f7c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	681b      	ldr	r3, [r3, #0]
 8008f68:	2202      	movs	r2, #2
 8008f6a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008f72:	f043 0204 	orr.w	r2, r3, #4
 8008f76:	687b      	ldr	r3, [r7, #4]
 8008f78:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008f7c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008f80:	f003 0304 	and.w	r3, r3, #4
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d011      	beq.n	8008fac <HAL_UART_IRQHandler+0x128>
 8008f88:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008f8c:	f003 0301 	and.w	r3, r3, #1
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d00b      	beq.n	8008fac <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008f94:	687b      	ldr	r3, [r7, #4]
 8008f96:	681b      	ldr	r3, [r3, #0]
 8008f98:	2204      	movs	r2, #4
 8008f9a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008f9c:	687b      	ldr	r3, [r7, #4]
 8008f9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008fa2:	f043 0202 	orr.w	r2, r3, #2
 8008fa6:	687b      	ldr	r3, [r7, #4]
 8008fa8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008fac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008fb0:	f003 0308 	and.w	r3, r3, #8
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d017      	beq.n	8008fe8 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008fb8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008fbc:	f003 0320 	and.w	r3, r3, #32
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d105      	bne.n	8008fd0 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008fc4:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008fc8:	4b5c      	ldr	r3, [pc, #368]	@ (800913c <HAL_UART_IRQHandler+0x2b8>)
 8008fca:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d00b      	beq.n	8008fe8 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008fd0:	687b      	ldr	r3, [r7, #4]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	2208      	movs	r2, #8
 8008fd6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008fd8:	687b      	ldr	r3, [r7, #4]
 8008fda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008fde:	f043 0208 	orr.w	r2, r3, #8
 8008fe2:	687b      	ldr	r3, [r7, #4]
 8008fe4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008fe8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008fec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d012      	beq.n	800901a <HAL_UART_IRQHandler+0x196>
 8008ff4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008ff8:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008ffc:	2b00      	cmp	r3, #0
 8008ffe:	d00c      	beq.n	800901a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009000:	687b      	ldr	r3, [r7, #4]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009008:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800900a:	687b      	ldr	r3, [r7, #4]
 800900c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009010:	f043 0220 	orr.w	r2, r3, #32
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800901a:	687b      	ldr	r3, [r7, #4]
 800901c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009020:	2b00      	cmp	r3, #0
 8009022:	f000 8266 	beq.w	80094f2 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8009026:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800902a:	f003 0320 	and.w	r3, r3, #32
 800902e:	2b00      	cmp	r3, #0
 8009030:	d013      	beq.n	800905a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8009032:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009036:	f003 0320 	and.w	r3, r3, #32
 800903a:	2b00      	cmp	r3, #0
 800903c:	d105      	bne.n	800904a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800903e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009042:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8009046:	2b00      	cmp	r3, #0
 8009048:	d007      	beq.n	800905a <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800904e:	2b00      	cmp	r3, #0
 8009050:	d003      	beq.n	800905a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8009056:	6878      	ldr	r0, [r7, #4]
 8009058:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800905a:	687b      	ldr	r3, [r7, #4]
 800905c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009060:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	689b      	ldr	r3, [r3, #8]
 800906a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800906e:	2b40      	cmp	r3, #64	@ 0x40
 8009070:	d005      	beq.n	800907e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8009072:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009076:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800907a:	2b00      	cmp	r3, #0
 800907c:	d054      	beq.n	8009128 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800907e:	6878      	ldr	r0, [r7, #4]
 8009080:	f000 ffff 	bl	800a082 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009084:	687b      	ldr	r3, [r7, #4]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	689b      	ldr	r3, [r3, #8]
 800908a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800908e:	2b40      	cmp	r3, #64	@ 0x40
 8009090:	d146      	bne.n	8009120 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	681b      	ldr	r3, [r3, #0]
 8009096:	3308      	adds	r3, #8
 8009098:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800909c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80090a0:	e853 3f00 	ldrex	r3, [r3]
 80090a4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80090a8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80090ac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80090b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	3308      	adds	r3, #8
 80090ba:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80090be:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80090c2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80090c6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80090ca:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80090ce:	e841 2300 	strex	r3, r2, [r1]
 80090d2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80090d6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d1d9      	bne.n	8009092 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d017      	beq.n	8009118 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80090e8:	687b      	ldr	r3, [r7, #4]
 80090ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80090ee:	4a15      	ldr	r2, [pc, #84]	@ (8009144 <HAL_UART_IRQHandler+0x2c0>)
 80090f0:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80090f8:	4618      	mov	r0, r3
 80090fa:	f7fc fb9a 	bl	8005832 <HAL_DMA_Abort_IT>
 80090fe:	4603      	mov	r3, r0
 8009100:	2b00      	cmp	r3, #0
 8009102:	d019      	beq.n	8009138 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009104:	687b      	ldr	r3, [r7, #4]
 8009106:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800910a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800910c:	687a      	ldr	r2, [r7, #4]
 800910e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8009112:	4610      	mov	r0, r2
 8009114:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009116:	e00f      	b.n	8009138 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009118:	6878      	ldr	r0, [r7, #4]
 800911a:	f7f9 faa5 	bl	8002668 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800911e:	e00b      	b.n	8009138 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009120:	6878      	ldr	r0, [r7, #4]
 8009122:	f7f9 faa1 	bl	8002668 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009126:	e007      	b.n	8009138 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009128:	6878      	ldr	r0, [r7, #4]
 800912a:	f7f9 fa9d 	bl	8002668 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800912e:	687b      	ldr	r3, [r7, #4]
 8009130:	2200      	movs	r2, #0
 8009132:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8009136:	e1dc      	b.n	80094f2 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009138:	bf00      	nop
    return;
 800913a:	e1da      	b.n	80094f2 <HAL_UART_IRQHandler+0x66e>
 800913c:	10000001 	.word	0x10000001
 8009140:	04000120 	.word	0x04000120
 8009144:	0800a339 	.word	0x0800a339

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800914c:	2b01      	cmp	r3, #1
 800914e:	f040 8170 	bne.w	8009432 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8009152:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009156:	f003 0310 	and.w	r3, r3, #16
 800915a:	2b00      	cmp	r3, #0
 800915c:	f000 8169 	beq.w	8009432 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8009160:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009164:	f003 0310 	and.w	r3, r3, #16
 8009168:	2b00      	cmp	r3, #0
 800916a:	f000 8162 	beq.w	8009432 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	2210      	movs	r2, #16
 8009174:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009176:	687b      	ldr	r3, [r7, #4]
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	689b      	ldr	r3, [r3, #8]
 800917c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009180:	2b40      	cmp	r3, #64	@ 0x40
 8009182:	f040 80d8 	bne.w	8009336 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009186:	687b      	ldr	r3, [r7, #4]
 8009188:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800918c:	681b      	ldr	r3, [r3, #0]
 800918e:	685b      	ldr	r3, [r3, #4]
 8009190:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009194:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009198:	2b00      	cmp	r3, #0
 800919a:	f000 80af 	beq.w	80092fc <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80091a4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80091a8:	429a      	cmp	r2, r3
 80091aa:	f080 80a7 	bcs.w	80092fc <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80091b4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80091be:	681b      	ldr	r3, [r3, #0]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	f003 0320 	and.w	r3, r3, #32
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	f040 8087 	bne.w	80092da <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091d4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80091d8:	e853 3f00 	ldrex	r3, [r3]
 80091dc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80091e0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80091e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80091e8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	461a      	mov	r2, r3
 80091f2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80091f6:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80091fa:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80091fe:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009202:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009206:	e841 2300 	strex	r3, r2, [r1]
 800920a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800920e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009212:	2b00      	cmp	r3, #0
 8009214:	d1da      	bne.n	80091cc <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	3308      	adds	r3, #8
 800921c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800921e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009220:	e853 3f00 	ldrex	r3, [r3]
 8009224:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009226:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009228:	f023 0301 	bic.w	r3, r3, #1
 800922c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009230:	687b      	ldr	r3, [r7, #4]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	3308      	adds	r3, #8
 8009236:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800923a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800923e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009240:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009242:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009246:	e841 2300 	strex	r3, r2, [r1]
 800924a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800924c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800924e:	2b00      	cmp	r3, #0
 8009250:	d1e1      	bne.n	8009216 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	3308      	adds	r3, #8
 8009258:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800925a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800925c:	e853 3f00 	ldrex	r3, [r3]
 8009260:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009262:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009264:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009268:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	3308      	adds	r3, #8
 8009272:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009276:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009278:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800927a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800927c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800927e:	e841 2300 	strex	r3, r2, [r1]
 8009282:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009284:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009286:	2b00      	cmp	r3, #0
 8009288:	d1e3      	bne.n	8009252 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	2220      	movs	r2, #32
 800928e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2200      	movs	r2, #0
 8009296:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	681b      	ldr	r3, [r3, #0]
 800929c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800929e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80092a0:	e853 3f00 	ldrex	r3, [r3]
 80092a4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80092a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80092a8:	f023 0310 	bic.w	r3, r3, #16
 80092ac:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	461a      	mov	r2, r3
 80092b6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80092ba:	65bb      	str	r3, [r7, #88]	@ 0x58
 80092bc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80092be:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80092c0:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80092c2:	e841 2300 	strex	r3, r2, [r1]
 80092c6:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80092c8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d1e4      	bne.n	8009298 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80092d4:	4618      	mov	r0, r3
 80092d6:	f7fc fa50 	bl	800577a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80092da:	687b      	ldr	r3, [r7, #4]
 80092dc:	2202      	movs	r2, #2
 80092de:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80092ec:	b29b      	uxth	r3, r3
 80092ee:	1ad3      	subs	r3, r2, r3
 80092f0:	b29b      	uxth	r3, r3
 80092f2:	4619      	mov	r1, r3
 80092f4:	6878      	ldr	r0, [r7, #4]
 80092f6:	f000 f91b 	bl	8009530 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 80092fa:	e0fc      	b.n	80094f6 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8009302:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009306:	429a      	cmp	r2, r3
 8009308:	f040 80f5 	bne.w	80094f6 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800930c:	687b      	ldr	r3, [r7, #4]
 800930e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	f003 0320 	and.w	r3, r3, #32
 800931a:	2b20      	cmp	r3, #32
 800931c:	f040 80eb 	bne.w	80094f6 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	2202      	movs	r2, #2
 8009324:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800932c:	4619      	mov	r1, r3
 800932e:	6878      	ldr	r0, [r7, #4]
 8009330:	f000 f8fe 	bl	8009530 <HAL_UARTEx_RxEventCallback>
      return;
 8009334:	e0df      	b.n	80094f6 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009342:	b29b      	uxth	r3, r3
 8009344:	1ad3      	subs	r3, r2, r3
 8009346:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8009350:	b29b      	uxth	r3, r3
 8009352:	2b00      	cmp	r3, #0
 8009354:	f000 80d1 	beq.w	80094fa <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8009358:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800935c:	2b00      	cmp	r3, #0
 800935e:	f000 80cc 	beq.w	80094fa <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009368:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800936a:	e853 3f00 	ldrex	r3, [r3]
 800936e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009370:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009372:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009376:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	681b      	ldr	r3, [r3, #0]
 800937e:	461a      	mov	r2, r3
 8009380:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8009384:	647b      	str	r3, [r7, #68]	@ 0x44
 8009386:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009388:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800938a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800938c:	e841 2300 	strex	r3, r2, [r1]
 8009390:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009392:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009394:	2b00      	cmp	r3, #0
 8009396:	d1e4      	bne.n	8009362 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	3308      	adds	r3, #8
 800939e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093a2:	e853 3f00 	ldrex	r3, [r3]
 80093a6:	623b      	str	r3, [r7, #32]
   return(result);
 80093a8:	6a3b      	ldr	r3, [r7, #32]
 80093aa:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80093ae:	f023 0301 	bic.w	r3, r3, #1
 80093b2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	681b      	ldr	r3, [r3, #0]
 80093ba:	3308      	adds	r3, #8
 80093bc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 80093c0:	633a      	str	r2, [r7, #48]	@ 0x30
 80093c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093c4:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80093c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80093c8:	e841 2300 	strex	r3, r2, [r1]
 80093cc:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80093ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093d0:	2b00      	cmp	r3, #0
 80093d2:	d1e1      	bne.n	8009398 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80093d4:	687b      	ldr	r3, [r7, #4]
 80093d6:	2220      	movs	r2, #32
 80093d8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	2200      	movs	r2, #0
 80093e0:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	2200      	movs	r2, #0
 80093e6:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	681b      	ldr	r3, [r3, #0]
 80093ec:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093ee:	693b      	ldr	r3, [r7, #16]
 80093f0:	e853 3f00 	ldrex	r3, [r3]
 80093f4:	60fb      	str	r3, [r7, #12]
   return(result);
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	f023 0310 	bic.w	r3, r3, #16
 80093fc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	681b      	ldr	r3, [r3, #0]
 8009404:	461a      	mov	r2, r3
 8009406:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800940a:	61fb      	str	r3, [r7, #28]
 800940c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800940e:	69b9      	ldr	r1, [r7, #24]
 8009410:	69fa      	ldr	r2, [r7, #28]
 8009412:	e841 2300 	strex	r3, r2, [r1]
 8009416:	617b      	str	r3, [r7, #20]
   return(result);
 8009418:	697b      	ldr	r3, [r7, #20]
 800941a:	2b00      	cmp	r3, #0
 800941c:	d1e4      	bne.n	80093e8 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	2202      	movs	r2, #2
 8009422:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009424:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009428:	4619      	mov	r1, r3
 800942a:	6878      	ldr	r0, [r7, #4]
 800942c:	f000 f880 	bl	8009530 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8009430:	e063      	b.n	80094fa <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8009432:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009436:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800943a:	2b00      	cmp	r3, #0
 800943c:	d00e      	beq.n	800945c <HAL_UART_IRQHandler+0x5d8>
 800943e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009442:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8009446:	2b00      	cmp	r3, #0
 8009448:	d008      	beq.n	800945c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	681b      	ldr	r3, [r3, #0]
 800944e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8009452:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8009454:	6878      	ldr	r0, [r7, #4]
 8009456:	f000 ffb0 	bl	800a3ba <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800945a:	e051      	b.n	8009500 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800945c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009460:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009464:	2b00      	cmp	r3, #0
 8009466:	d014      	beq.n	8009492 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8009468:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800946c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009470:	2b00      	cmp	r3, #0
 8009472:	d105      	bne.n	8009480 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8009474:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009478:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800947c:	2b00      	cmp	r3, #0
 800947e:	d008      	beq.n	8009492 <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8009484:	2b00      	cmp	r3, #0
 8009486:	d03a      	beq.n	80094fe <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800948c:	6878      	ldr	r0, [r7, #4]
 800948e:	4798      	blx	r3
    }
    return;
 8009490:	e035      	b.n	80094fe <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8009492:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009496:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800949a:	2b00      	cmp	r3, #0
 800949c:	d009      	beq.n	80094b2 <HAL_UART_IRQHandler+0x62e>
 800949e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	d003      	beq.n	80094b2 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	f000 ff5a 	bl	800a364 <UART_EndTransmit_IT>
    return;
 80094b0:	e026      	b.n	8009500 <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 80094b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094b6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80094ba:	2b00      	cmp	r3, #0
 80094bc:	d009      	beq.n	80094d2 <HAL_UART_IRQHandler+0x64e>
 80094be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094c2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d003      	beq.n	80094d2 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 80094ca:	6878      	ldr	r0, [r7, #4]
 80094cc:	f000 ff89 	bl	800a3e2 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80094d0:	e016      	b.n	8009500 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 80094d2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80094d6:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d010      	beq.n	8009500 <HAL_UART_IRQHandler+0x67c>
 80094de:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80094e2:	2b00      	cmp	r3, #0
 80094e4:	da0c      	bge.n	8009500 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 80094e6:	6878      	ldr	r0, [r7, #4]
 80094e8:	f000 ff71 	bl	800a3ce <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80094ec:	e008      	b.n	8009500 <HAL_UART_IRQHandler+0x67c>
      return;
 80094ee:	bf00      	nop
 80094f0:	e006      	b.n	8009500 <HAL_UART_IRQHandler+0x67c>
    return;
 80094f2:	bf00      	nop
 80094f4:	e004      	b.n	8009500 <HAL_UART_IRQHandler+0x67c>
      return;
 80094f6:	bf00      	nop
 80094f8:	e002      	b.n	8009500 <HAL_UART_IRQHandler+0x67c>
      return;
 80094fa:	bf00      	nop
 80094fc:	e000      	b.n	8009500 <HAL_UART_IRQHandler+0x67c>
    return;
 80094fe:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 8009500:	37e8      	adds	r7, #232	@ 0xe8
 8009502:	46bd      	mov	sp, r7
 8009504:	bd80      	pop	{r7, pc}
 8009506:	bf00      	nop

08009508 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8009508:	b480      	push	{r7}
 800950a:	b083      	sub	sp, #12
 800950c:	af00      	add	r7, sp, #0
 800950e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8009510:	bf00      	nop
 8009512:	370c      	adds	r7, #12
 8009514:	46bd      	mov	sp, r7
 8009516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800951a:	4770      	bx	lr

0800951c <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800951c:	b480      	push	{r7}
 800951e:	b083      	sub	sp, #12
 8009520:	af00      	add	r7, sp, #0
 8009522:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8009524:	bf00      	nop
 8009526:	370c      	adds	r7, #12
 8009528:	46bd      	mov	sp, r7
 800952a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800952e:	4770      	bx	lr

08009530 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8009530:	b480      	push	{r7}
 8009532:	b083      	sub	sp, #12
 8009534:	af00      	add	r7, sp, #0
 8009536:	6078      	str	r0, [r7, #4]
 8009538:	460b      	mov	r3, r1
 800953a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800953c:	bf00      	nop
 800953e:	370c      	adds	r7, #12
 8009540:	46bd      	mov	sp, r7
 8009542:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009546:	4770      	bx	lr

08009548 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8009548:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800954c:	b08c      	sub	sp, #48	@ 0x30
 800954e:	af00      	add	r7, sp, #0
 8009550:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8009552:	2300      	movs	r3, #0
 8009554:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8009558:	697b      	ldr	r3, [r7, #20]
 800955a:	689a      	ldr	r2, [r3, #8]
 800955c:	697b      	ldr	r3, [r7, #20]
 800955e:	691b      	ldr	r3, [r3, #16]
 8009560:	431a      	orrs	r2, r3
 8009562:	697b      	ldr	r3, [r7, #20]
 8009564:	695b      	ldr	r3, [r3, #20]
 8009566:	431a      	orrs	r2, r3
 8009568:	697b      	ldr	r3, [r7, #20]
 800956a:	69db      	ldr	r3, [r3, #28]
 800956c:	4313      	orrs	r3, r2
 800956e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8009570:	697b      	ldr	r3, [r7, #20]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	681a      	ldr	r2, [r3, #0]
 8009576:	4baa      	ldr	r3, [pc, #680]	@ (8009820 <UART_SetConfig+0x2d8>)
 8009578:	4013      	ands	r3, r2
 800957a:	697a      	ldr	r2, [r7, #20]
 800957c:	6812      	ldr	r2, [r2, #0]
 800957e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009580:	430b      	orrs	r3, r1
 8009582:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8009584:	697b      	ldr	r3, [r7, #20]
 8009586:	681b      	ldr	r3, [r3, #0]
 8009588:	685b      	ldr	r3, [r3, #4]
 800958a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800958e:	697b      	ldr	r3, [r7, #20]
 8009590:	68da      	ldr	r2, [r3, #12]
 8009592:	697b      	ldr	r3, [r7, #20]
 8009594:	681b      	ldr	r3, [r3, #0]
 8009596:	430a      	orrs	r2, r1
 8009598:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800959a:	697b      	ldr	r3, [r7, #20]
 800959c:	699b      	ldr	r3, [r3, #24]
 800959e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80095a0:	697b      	ldr	r3, [r7, #20]
 80095a2:	681b      	ldr	r3, [r3, #0]
 80095a4:	4a9f      	ldr	r2, [pc, #636]	@ (8009824 <UART_SetConfig+0x2dc>)
 80095a6:	4293      	cmp	r3, r2
 80095a8:	d004      	beq.n	80095b4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80095aa:	697b      	ldr	r3, [r7, #20]
 80095ac:	6a1b      	ldr	r3, [r3, #32]
 80095ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80095b0:	4313      	orrs	r3, r2
 80095b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80095b4:	697b      	ldr	r3, [r7, #20]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	689b      	ldr	r3, [r3, #8]
 80095ba:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80095be:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80095c2:	697a      	ldr	r2, [r7, #20]
 80095c4:	6812      	ldr	r2, [r2, #0]
 80095c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80095c8:	430b      	orrs	r3, r1
 80095ca:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80095cc:	697b      	ldr	r3, [r7, #20]
 80095ce:	681b      	ldr	r3, [r3, #0]
 80095d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095d2:	f023 010f 	bic.w	r1, r3, #15
 80095d6:	697b      	ldr	r3, [r7, #20]
 80095d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80095da:	697b      	ldr	r3, [r7, #20]
 80095dc:	681b      	ldr	r3, [r3, #0]
 80095de:	430a      	orrs	r2, r1
 80095e0:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80095e2:	697b      	ldr	r3, [r7, #20]
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	4a90      	ldr	r2, [pc, #576]	@ (8009828 <UART_SetConfig+0x2e0>)
 80095e8:	4293      	cmp	r3, r2
 80095ea:	d125      	bne.n	8009638 <UART_SetConfig+0xf0>
 80095ec:	4b8f      	ldr	r3, [pc, #572]	@ (800982c <UART_SetConfig+0x2e4>)
 80095ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80095f2:	f003 0303 	and.w	r3, r3, #3
 80095f6:	2b03      	cmp	r3, #3
 80095f8:	d81a      	bhi.n	8009630 <UART_SetConfig+0xe8>
 80095fa:	a201      	add	r2, pc, #4	@ (adr r2, 8009600 <UART_SetConfig+0xb8>)
 80095fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009600:	08009611 	.word	0x08009611
 8009604:	08009621 	.word	0x08009621
 8009608:	08009619 	.word	0x08009619
 800960c:	08009629 	.word	0x08009629
 8009610:	2301      	movs	r3, #1
 8009612:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009616:	e116      	b.n	8009846 <UART_SetConfig+0x2fe>
 8009618:	2302      	movs	r3, #2
 800961a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800961e:	e112      	b.n	8009846 <UART_SetConfig+0x2fe>
 8009620:	2304      	movs	r3, #4
 8009622:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009626:	e10e      	b.n	8009846 <UART_SetConfig+0x2fe>
 8009628:	2308      	movs	r3, #8
 800962a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800962e:	e10a      	b.n	8009846 <UART_SetConfig+0x2fe>
 8009630:	2310      	movs	r3, #16
 8009632:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009636:	e106      	b.n	8009846 <UART_SetConfig+0x2fe>
 8009638:	697b      	ldr	r3, [r7, #20]
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	4a7c      	ldr	r2, [pc, #496]	@ (8009830 <UART_SetConfig+0x2e8>)
 800963e:	4293      	cmp	r3, r2
 8009640:	d138      	bne.n	80096b4 <UART_SetConfig+0x16c>
 8009642:	4b7a      	ldr	r3, [pc, #488]	@ (800982c <UART_SetConfig+0x2e4>)
 8009644:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009648:	f003 030c 	and.w	r3, r3, #12
 800964c:	2b0c      	cmp	r3, #12
 800964e:	d82d      	bhi.n	80096ac <UART_SetConfig+0x164>
 8009650:	a201      	add	r2, pc, #4	@ (adr r2, 8009658 <UART_SetConfig+0x110>)
 8009652:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009656:	bf00      	nop
 8009658:	0800968d 	.word	0x0800968d
 800965c:	080096ad 	.word	0x080096ad
 8009660:	080096ad 	.word	0x080096ad
 8009664:	080096ad 	.word	0x080096ad
 8009668:	0800969d 	.word	0x0800969d
 800966c:	080096ad 	.word	0x080096ad
 8009670:	080096ad 	.word	0x080096ad
 8009674:	080096ad 	.word	0x080096ad
 8009678:	08009695 	.word	0x08009695
 800967c:	080096ad 	.word	0x080096ad
 8009680:	080096ad 	.word	0x080096ad
 8009684:	080096ad 	.word	0x080096ad
 8009688:	080096a5 	.word	0x080096a5
 800968c:	2300      	movs	r3, #0
 800968e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009692:	e0d8      	b.n	8009846 <UART_SetConfig+0x2fe>
 8009694:	2302      	movs	r3, #2
 8009696:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800969a:	e0d4      	b.n	8009846 <UART_SetConfig+0x2fe>
 800969c:	2304      	movs	r3, #4
 800969e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096a2:	e0d0      	b.n	8009846 <UART_SetConfig+0x2fe>
 80096a4:	2308      	movs	r3, #8
 80096a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096aa:	e0cc      	b.n	8009846 <UART_SetConfig+0x2fe>
 80096ac:	2310      	movs	r3, #16
 80096ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096b2:	e0c8      	b.n	8009846 <UART_SetConfig+0x2fe>
 80096b4:	697b      	ldr	r3, [r7, #20]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	4a5e      	ldr	r2, [pc, #376]	@ (8009834 <UART_SetConfig+0x2ec>)
 80096ba:	4293      	cmp	r3, r2
 80096bc:	d125      	bne.n	800970a <UART_SetConfig+0x1c2>
 80096be:	4b5b      	ldr	r3, [pc, #364]	@ (800982c <UART_SetConfig+0x2e4>)
 80096c0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80096c4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80096c8:	2b30      	cmp	r3, #48	@ 0x30
 80096ca:	d016      	beq.n	80096fa <UART_SetConfig+0x1b2>
 80096cc:	2b30      	cmp	r3, #48	@ 0x30
 80096ce:	d818      	bhi.n	8009702 <UART_SetConfig+0x1ba>
 80096d0:	2b20      	cmp	r3, #32
 80096d2:	d00a      	beq.n	80096ea <UART_SetConfig+0x1a2>
 80096d4:	2b20      	cmp	r3, #32
 80096d6:	d814      	bhi.n	8009702 <UART_SetConfig+0x1ba>
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d002      	beq.n	80096e2 <UART_SetConfig+0x19a>
 80096dc:	2b10      	cmp	r3, #16
 80096de:	d008      	beq.n	80096f2 <UART_SetConfig+0x1aa>
 80096e0:	e00f      	b.n	8009702 <UART_SetConfig+0x1ba>
 80096e2:	2300      	movs	r3, #0
 80096e4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096e8:	e0ad      	b.n	8009846 <UART_SetConfig+0x2fe>
 80096ea:	2302      	movs	r3, #2
 80096ec:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096f0:	e0a9      	b.n	8009846 <UART_SetConfig+0x2fe>
 80096f2:	2304      	movs	r3, #4
 80096f4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80096f8:	e0a5      	b.n	8009846 <UART_SetConfig+0x2fe>
 80096fa:	2308      	movs	r3, #8
 80096fc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009700:	e0a1      	b.n	8009846 <UART_SetConfig+0x2fe>
 8009702:	2310      	movs	r3, #16
 8009704:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009708:	e09d      	b.n	8009846 <UART_SetConfig+0x2fe>
 800970a:	697b      	ldr	r3, [r7, #20]
 800970c:	681b      	ldr	r3, [r3, #0]
 800970e:	4a4a      	ldr	r2, [pc, #296]	@ (8009838 <UART_SetConfig+0x2f0>)
 8009710:	4293      	cmp	r3, r2
 8009712:	d125      	bne.n	8009760 <UART_SetConfig+0x218>
 8009714:	4b45      	ldr	r3, [pc, #276]	@ (800982c <UART_SetConfig+0x2e4>)
 8009716:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800971a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800971e:	2bc0      	cmp	r3, #192	@ 0xc0
 8009720:	d016      	beq.n	8009750 <UART_SetConfig+0x208>
 8009722:	2bc0      	cmp	r3, #192	@ 0xc0
 8009724:	d818      	bhi.n	8009758 <UART_SetConfig+0x210>
 8009726:	2b80      	cmp	r3, #128	@ 0x80
 8009728:	d00a      	beq.n	8009740 <UART_SetConfig+0x1f8>
 800972a:	2b80      	cmp	r3, #128	@ 0x80
 800972c:	d814      	bhi.n	8009758 <UART_SetConfig+0x210>
 800972e:	2b00      	cmp	r3, #0
 8009730:	d002      	beq.n	8009738 <UART_SetConfig+0x1f0>
 8009732:	2b40      	cmp	r3, #64	@ 0x40
 8009734:	d008      	beq.n	8009748 <UART_SetConfig+0x200>
 8009736:	e00f      	b.n	8009758 <UART_SetConfig+0x210>
 8009738:	2300      	movs	r3, #0
 800973a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800973e:	e082      	b.n	8009846 <UART_SetConfig+0x2fe>
 8009740:	2302      	movs	r3, #2
 8009742:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009746:	e07e      	b.n	8009846 <UART_SetConfig+0x2fe>
 8009748:	2304      	movs	r3, #4
 800974a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800974e:	e07a      	b.n	8009846 <UART_SetConfig+0x2fe>
 8009750:	2308      	movs	r3, #8
 8009752:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009756:	e076      	b.n	8009846 <UART_SetConfig+0x2fe>
 8009758:	2310      	movs	r3, #16
 800975a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800975e:	e072      	b.n	8009846 <UART_SetConfig+0x2fe>
 8009760:	697b      	ldr	r3, [r7, #20]
 8009762:	681b      	ldr	r3, [r3, #0]
 8009764:	4a35      	ldr	r2, [pc, #212]	@ (800983c <UART_SetConfig+0x2f4>)
 8009766:	4293      	cmp	r3, r2
 8009768:	d12a      	bne.n	80097c0 <UART_SetConfig+0x278>
 800976a:	4b30      	ldr	r3, [pc, #192]	@ (800982c <UART_SetConfig+0x2e4>)
 800976c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009770:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009774:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009778:	d01a      	beq.n	80097b0 <UART_SetConfig+0x268>
 800977a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800977e:	d81b      	bhi.n	80097b8 <UART_SetConfig+0x270>
 8009780:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009784:	d00c      	beq.n	80097a0 <UART_SetConfig+0x258>
 8009786:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800978a:	d815      	bhi.n	80097b8 <UART_SetConfig+0x270>
 800978c:	2b00      	cmp	r3, #0
 800978e:	d003      	beq.n	8009798 <UART_SetConfig+0x250>
 8009790:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009794:	d008      	beq.n	80097a8 <UART_SetConfig+0x260>
 8009796:	e00f      	b.n	80097b8 <UART_SetConfig+0x270>
 8009798:	2300      	movs	r3, #0
 800979a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800979e:	e052      	b.n	8009846 <UART_SetConfig+0x2fe>
 80097a0:	2302      	movs	r3, #2
 80097a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097a6:	e04e      	b.n	8009846 <UART_SetConfig+0x2fe>
 80097a8:	2304      	movs	r3, #4
 80097aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097ae:	e04a      	b.n	8009846 <UART_SetConfig+0x2fe>
 80097b0:	2308      	movs	r3, #8
 80097b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097b6:	e046      	b.n	8009846 <UART_SetConfig+0x2fe>
 80097b8:	2310      	movs	r3, #16
 80097ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097be:	e042      	b.n	8009846 <UART_SetConfig+0x2fe>
 80097c0:	697b      	ldr	r3, [r7, #20]
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	4a17      	ldr	r2, [pc, #92]	@ (8009824 <UART_SetConfig+0x2dc>)
 80097c6:	4293      	cmp	r3, r2
 80097c8:	d13a      	bne.n	8009840 <UART_SetConfig+0x2f8>
 80097ca:	4b18      	ldr	r3, [pc, #96]	@ (800982c <UART_SetConfig+0x2e4>)
 80097cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80097d0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80097d4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80097d8:	d01a      	beq.n	8009810 <UART_SetConfig+0x2c8>
 80097da:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80097de:	d81b      	bhi.n	8009818 <UART_SetConfig+0x2d0>
 80097e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80097e4:	d00c      	beq.n	8009800 <UART_SetConfig+0x2b8>
 80097e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80097ea:	d815      	bhi.n	8009818 <UART_SetConfig+0x2d0>
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d003      	beq.n	80097f8 <UART_SetConfig+0x2b0>
 80097f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80097f4:	d008      	beq.n	8009808 <UART_SetConfig+0x2c0>
 80097f6:	e00f      	b.n	8009818 <UART_SetConfig+0x2d0>
 80097f8:	2300      	movs	r3, #0
 80097fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80097fe:	e022      	b.n	8009846 <UART_SetConfig+0x2fe>
 8009800:	2302      	movs	r3, #2
 8009802:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009806:	e01e      	b.n	8009846 <UART_SetConfig+0x2fe>
 8009808:	2304      	movs	r3, #4
 800980a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800980e:	e01a      	b.n	8009846 <UART_SetConfig+0x2fe>
 8009810:	2308      	movs	r3, #8
 8009812:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8009816:	e016      	b.n	8009846 <UART_SetConfig+0x2fe>
 8009818:	2310      	movs	r3, #16
 800981a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800981e:	e012      	b.n	8009846 <UART_SetConfig+0x2fe>
 8009820:	cfff69f3 	.word	0xcfff69f3
 8009824:	40008000 	.word	0x40008000
 8009828:	40013800 	.word	0x40013800
 800982c:	40021000 	.word	0x40021000
 8009830:	40004400 	.word	0x40004400
 8009834:	40004800 	.word	0x40004800
 8009838:	40004c00 	.word	0x40004c00
 800983c:	40005000 	.word	0x40005000
 8009840:	2310      	movs	r3, #16
 8009842:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8009846:	697b      	ldr	r3, [r7, #20]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	4aae      	ldr	r2, [pc, #696]	@ (8009b04 <UART_SetConfig+0x5bc>)
 800984c:	4293      	cmp	r3, r2
 800984e:	f040 8097 	bne.w	8009980 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8009852:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009856:	2b08      	cmp	r3, #8
 8009858:	d823      	bhi.n	80098a2 <UART_SetConfig+0x35a>
 800985a:	a201      	add	r2, pc, #4	@ (adr r2, 8009860 <UART_SetConfig+0x318>)
 800985c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009860:	08009885 	.word	0x08009885
 8009864:	080098a3 	.word	0x080098a3
 8009868:	0800988d 	.word	0x0800988d
 800986c:	080098a3 	.word	0x080098a3
 8009870:	08009893 	.word	0x08009893
 8009874:	080098a3 	.word	0x080098a3
 8009878:	080098a3 	.word	0x080098a3
 800987c:	080098a3 	.word	0x080098a3
 8009880:	0800989b 	.word	0x0800989b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009884:	f7fd fa2a 	bl	8006cdc <HAL_RCC_GetPCLK1Freq>
 8009888:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800988a:	e010      	b.n	80098ae <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800988c:	4b9e      	ldr	r3, [pc, #632]	@ (8009b08 <UART_SetConfig+0x5c0>)
 800988e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009890:	e00d      	b.n	80098ae <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009892:	f7fd f98b 	bl	8006bac <HAL_RCC_GetSysClockFreq>
 8009896:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009898:	e009      	b.n	80098ae <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800989a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800989e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80098a0:	e005      	b.n	80098ae <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 80098a2:	2300      	movs	r3, #0
 80098a4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80098a6:	2301      	movs	r3, #1
 80098a8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80098ac:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80098ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	f000 8130 	beq.w	8009b16 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80098b6:	697b      	ldr	r3, [r7, #20]
 80098b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098ba:	4a94      	ldr	r2, [pc, #592]	@ (8009b0c <UART_SetConfig+0x5c4>)
 80098bc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80098c0:	461a      	mov	r2, r3
 80098c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098c4:	fbb3 f3f2 	udiv	r3, r3, r2
 80098c8:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80098ca:	697b      	ldr	r3, [r7, #20]
 80098cc:	685a      	ldr	r2, [r3, #4]
 80098ce:	4613      	mov	r3, r2
 80098d0:	005b      	lsls	r3, r3, #1
 80098d2:	4413      	add	r3, r2
 80098d4:	69ba      	ldr	r2, [r7, #24]
 80098d6:	429a      	cmp	r2, r3
 80098d8:	d305      	bcc.n	80098e6 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80098da:	697b      	ldr	r3, [r7, #20]
 80098dc:	685b      	ldr	r3, [r3, #4]
 80098de:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80098e0:	69ba      	ldr	r2, [r7, #24]
 80098e2:	429a      	cmp	r2, r3
 80098e4:	d903      	bls.n	80098ee <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 80098e6:	2301      	movs	r3, #1
 80098e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80098ec:	e113      	b.n	8009b16 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80098ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098f0:	2200      	movs	r2, #0
 80098f2:	60bb      	str	r3, [r7, #8]
 80098f4:	60fa      	str	r2, [r7, #12]
 80098f6:	697b      	ldr	r3, [r7, #20]
 80098f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80098fa:	4a84      	ldr	r2, [pc, #528]	@ (8009b0c <UART_SetConfig+0x5c4>)
 80098fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009900:	b29b      	uxth	r3, r3
 8009902:	2200      	movs	r2, #0
 8009904:	603b      	str	r3, [r7, #0]
 8009906:	607a      	str	r2, [r7, #4]
 8009908:	e9d7 2300 	ldrd	r2, r3, [r7]
 800990c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8009910:	f7f7 f892 	bl	8000a38 <__aeabi_uldivmod>
 8009914:	4602      	mov	r2, r0
 8009916:	460b      	mov	r3, r1
 8009918:	4610      	mov	r0, r2
 800991a:	4619      	mov	r1, r3
 800991c:	f04f 0200 	mov.w	r2, #0
 8009920:	f04f 0300 	mov.w	r3, #0
 8009924:	020b      	lsls	r3, r1, #8
 8009926:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800992a:	0202      	lsls	r2, r0, #8
 800992c:	6979      	ldr	r1, [r7, #20]
 800992e:	6849      	ldr	r1, [r1, #4]
 8009930:	0849      	lsrs	r1, r1, #1
 8009932:	2000      	movs	r0, #0
 8009934:	460c      	mov	r4, r1
 8009936:	4605      	mov	r5, r0
 8009938:	eb12 0804 	adds.w	r8, r2, r4
 800993c:	eb43 0905 	adc.w	r9, r3, r5
 8009940:	697b      	ldr	r3, [r7, #20]
 8009942:	685b      	ldr	r3, [r3, #4]
 8009944:	2200      	movs	r2, #0
 8009946:	469a      	mov	sl, r3
 8009948:	4693      	mov	fp, r2
 800994a:	4652      	mov	r2, sl
 800994c:	465b      	mov	r3, fp
 800994e:	4640      	mov	r0, r8
 8009950:	4649      	mov	r1, r9
 8009952:	f7f7 f871 	bl	8000a38 <__aeabi_uldivmod>
 8009956:	4602      	mov	r2, r0
 8009958:	460b      	mov	r3, r1
 800995a:	4613      	mov	r3, r2
 800995c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800995e:	6a3b      	ldr	r3, [r7, #32]
 8009960:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8009964:	d308      	bcc.n	8009978 <UART_SetConfig+0x430>
 8009966:	6a3b      	ldr	r3, [r7, #32]
 8009968:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800996c:	d204      	bcs.n	8009978 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800996e:	697b      	ldr	r3, [r7, #20]
 8009970:	681b      	ldr	r3, [r3, #0]
 8009972:	6a3a      	ldr	r2, [r7, #32]
 8009974:	60da      	str	r2, [r3, #12]
 8009976:	e0ce      	b.n	8009b16 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8009978:	2301      	movs	r3, #1
 800997a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800997e:	e0ca      	b.n	8009b16 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009980:	697b      	ldr	r3, [r7, #20]
 8009982:	69db      	ldr	r3, [r3, #28]
 8009984:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009988:	d166      	bne.n	8009a58 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800998a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800998e:	2b08      	cmp	r3, #8
 8009990:	d827      	bhi.n	80099e2 <UART_SetConfig+0x49a>
 8009992:	a201      	add	r2, pc, #4	@ (adr r2, 8009998 <UART_SetConfig+0x450>)
 8009994:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009998:	080099bd 	.word	0x080099bd
 800999c:	080099c5 	.word	0x080099c5
 80099a0:	080099cd 	.word	0x080099cd
 80099a4:	080099e3 	.word	0x080099e3
 80099a8:	080099d3 	.word	0x080099d3
 80099ac:	080099e3 	.word	0x080099e3
 80099b0:	080099e3 	.word	0x080099e3
 80099b4:	080099e3 	.word	0x080099e3
 80099b8:	080099db 	.word	0x080099db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80099bc:	f7fd f98e 	bl	8006cdc <HAL_RCC_GetPCLK1Freq>
 80099c0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80099c2:	e014      	b.n	80099ee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80099c4:	f7fd f9a0 	bl	8006d08 <HAL_RCC_GetPCLK2Freq>
 80099c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80099ca:	e010      	b.n	80099ee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80099cc:	4b4e      	ldr	r3, [pc, #312]	@ (8009b08 <UART_SetConfig+0x5c0>)
 80099ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80099d0:	e00d      	b.n	80099ee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80099d2:	f7fd f8eb 	bl	8006bac <HAL_RCC_GetSysClockFreq>
 80099d6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80099d8:	e009      	b.n	80099ee <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80099da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80099de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80099e0:	e005      	b.n	80099ee <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 80099e2:	2300      	movs	r3, #0
 80099e4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80099e6:	2301      	movs	r3, #1
 80099e8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80099ec:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80099ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099f0:	2b00      	cmp	r3, #0
 80099f2:	f000 8090 	beq.w	8009b16 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80099f6:	697b      	ldr	r3, [r7, #20]
 80099f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80099fa:	4a44      	ldr	r2, [pc, #272]	@ (8009b0c <UART_SetConfig+0x5c4>)
 80099fc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009a00:	461a      	mov	r2, r3
 8009a02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a04:	fbb3 f3f2 	udiv	r3, r3, r2
 8009a08:	005a      	lsls	r2, r3, #1
 8009a0a:	697b      	ldr	r3, [r7, #20]
 8009a0c:	685b      	ldr	r3, [r3, #4]
 8009a0e:	085b      	lsrs	r3, r3, #1
 8009a10:	441a      	add	r2, r3
 8009a12:	697b      	ldr	r3, [r7, #20]
 8009a14:	685b      	ldr	r3, [r3, #4]
 8009a16:	fbb2 f3f3 	udiv	r3, r2, r3
 8009a1a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009a1c:	6a3b      	ldr	r3, [r7, #32]
 8009a1e:	2b0f      	cmp	r3, #15
 8009a20:	d916      	bls.n	8009a50 <UART_SetConfig+0x508>
 8009a22:	6a3b      	ldr	r3, [r7, #32]
 8009a24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009a28:	d212      	bcs.n	8009a50 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8009a2a:	6a3b      	ldr	r3, [r7, #32]
 8009a2c:	b29b      	uxth	r3, r3
 8009a2e:	f023 030f 	bic.w	r3, r3, #15
 8009a32:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8009a34:	6a3b      	ldr	r3, [r7, #32]
 8009a36:	085b      	lsrs	r3, r3, #1
 8009a38:	b29b      	uxth	r3, r3
 8009a3a:	f003 0307 	and.w	r3, r3, #7
 8009a3e:	b29a      	uxth	r2, r3
 8009a40:	8bfb      	ldrh	r3, [r7, #30]
 8009a42:	4313      	orrs	r3, r2
 8009a44:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8009a46:	697b      	ldr	r3, [r7, #20]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	8bfa      	ldrh	r2, [r7, #30]
 8009a4c:	60da      	str	r2, [r3, #12]
 8009a4e:	e062      	b.n	8009b16 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8009a50:	2301      	movs	r3, #1
 8009a52:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8009a56:	e05e      	b.n	8009b16 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8009a58:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8009a5c:	2b08      	cmp	r3, #8
 8009a5e:	d828      	bhi.n	8009ab2 <UART_SetConfig+0x56a>
 8009a60:	a201      	add	r2, pc, #4	@ (adr r2, 8009a68 <UART_SetConfig+0x520>)
 8009a62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a66:	bf00      	nop
 8009a68:	08009a8d 	.word	0x08009a8d
 8009a6c:	08009a95 	.word	0x08009a95
 8009a70:	08009a9d 	.word	0x08009a9d
 8009a74:	08009ab3 	.word	0x08009ab3
 8009a78:	08009aa3 	.word	0x08009aa3
 8009a7c:	08009ab3 	.word	0x08009ab3
 8009a80:	08009ab3 	.word	0x08009ab3
 8009a84:	08009ab3 	.word	0x08009ab3
 8009a88:	08009aab 	.word	0x08009aab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8009a8c:	f7fd f926 	bl	8006cdc <HAL_RCC_GetPCLK1Freq>
 8009a90:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009a92:	e014      	b.n	8009abe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8009a94:	f7fd f938 	bl	8006d08 <HAL_RCC_GetPCLK2Freq>
 8009a98:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009a9a:	e010      	b.n	8009abe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8009a9c:	4b1a      	ldr	r3, [pc, #104]	@ (8009b08 <UART_SetConfig+0x5c0>)
 8009a9e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009aa0:	e00d      	b.n	8009abe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8009aa2:	f7fd f883 	bl	8006bac <HAL_RCC_GetSysClockFreq>
 8009aa6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8009aa8:	e009      	b.n	8009abe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8009aaa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8009aae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8009ab0:	e005      	b.n	8009abe <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8009ab6:	2301      	movs	r3, #1
 8009ab8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8009abc:	bf00      	nop
    }

    if (pclk != 0U)
 8009abe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ac0:	2b00      	cmp	r3, #0
 8009ac2:	d028      	beq.n	8009b16 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009ac4:	697b      	ldr	r3, [r7, #20]
 8009ac6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009ac8:	4a10      	ldr	r2, [pc, #64]	@ (8009b0c <UART_SetConfig+0x5c4>)
 8009aca:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8009ace:	461a      	mov	r2, r3
 8009ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009ad2:	fbb3 f2f2 	udiv	r2, r3, r2
 8009ad6:	697b      	ldr	r3, [r7, #20]
 8009ad8:	685b      	ldr	r3, [r3, #4]
 8009ada:	085b      	lsrs	r3, r3, #1
 8009adc:	441a      	add	r2, r3
 8009ade:	697b      	ldr	r3, [r7, #20]
 8009ae0:	685b      	ldr	r3, [r3, #4]
 8009ae2:	fbb2 f3f3 	udiv	r3, r2, r3
 8009ae6:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009ae8:	6a3b      	ldr	r3, [r7, #32]
 8009aea:	2b0f      	cmp	r3, #15
 8009aec:	d910      	bls.n	8009b10 <UART_SetConfig+0x5c8>
 8009aee:	6a3b      	ldr	r3, [r7, #32]
 8009af0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009af4:	d20c      	bcs.n	8009b10 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009af6:	6a3b      	ldr	r3, [r7, #32]
 8009af8:	b29a      	uxth	r2, r3
 8009afa:	697b      	ldr	r3, [r7, #20]
 8009afc:	681b      	ldr	r3, [r3, #0]
 8009afe:	60da      	str	r2, [r3, #12]
 8009b00:	e009      	b.n	8009b16 <UART_SetConfig+0x5ce>
 8009b02:	bf00      	nop
 8009b04:	40008000 	.word	0x40008000
 8009b08:	00f42400 	.word	0x00f42400
 8009b0c:	0800e770 	.word	0x0800e770
      }
      else
      {
        ret = HAL_ERROR;
 8009b10:	2301      	movs	r3, #1
 8009b12:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009b16:	697b      	ldr	r3, [r7, #20]
 8009b18:	2201      	movs	r2, #1
 8009b1a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009b1e:	697b      	ldr	r3, [r7, #20]
 8009b20:	2201      	movs	r2, #1
 8009b22:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009b26:	697b      	ldr	r3, [r7, #20]
 8009b28:	2200      	movs	r2, #0
 8009b2a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8009b2c:	697b      	ldr	r3, [r7, #20]
 8009b2e:	2200      	movs	r2, #0
 8009b30:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009b32:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8009b36:	4618      	mov	r0, r3
 8009b38:	3730      	adds	r7, #48	@ 0x30
 8009b3a:	46bd      	mov	sp, r7
 8009b3c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08009b40 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8009b40:	b480      	push	{r7}
 8009b42:	b083      	sub	sp, #12
 8009b44:	af00      	add	r7, sp, #0
 8009b46:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b4c:	f003 0308 	and.w	r3, r3, #8
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d00a      	beq.n	8009b6a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009b54:	687b      	ldr	r3, [r7, #4]
 8009b56:	681b      	ldr	r3, [r3, #0]
 8009b58:	685b      	ldr	r3, [r3, #4]
 8009b5a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8009b5e:	687b      	ldr	r3, [r7, #4]
 8009b60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009b62:	687b      	ldr	r3, [r7, #4]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	430a      	orrs	r2, r1
 8009b68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b6e:	f003 0301 	and.w	r3, r3, #1
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d00a      	beq.n	8009b8c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8009b76:	687b      	ldr	r3, [r7, #4]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	685b      	ldr	r3, [r3, #4]
 8009b7c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b84:	687b      	ldr	r3, [r7, #4]
 8009b86:	681b      	ldr	r3, [r3, #0]
 8009b88:	430a      	orrs	r2, r1
 8009b8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009b90:	f003 0302 	and.w	r3, r3, #2
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d00a      	beq.n	8009bae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8009b98:	687b      	ldr	r3, [r7, #4]
 8009b9a:	681b      	ldr	r3, [r3, #0]
 8009b9c:	685b      	ldr	r3, [r3, #4]
 8009b9e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	430a      	orrs	r2, r1
 8009bac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bb2:	f003 0304 	and.w	r3, r3, #4
 8009bb6:	2b00      	cmp	r3, #0
 8009bb8:	d00a      	beq.n	8009bd0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	681b      	ldr	r3, [r3, #0]
 8009bbe:	685b      	ldr	r3, [r3, #4]
 8009bc0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009bc8:	687b      	ldr	r3, [r7, #4]
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	430a      	orrs	r2, r1
 8009bce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bd4:	f003 0310 	and.w	r3, r3, #16
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d00a      	beq.n	8009bf2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	689b      	ldr	r3, [r3, #8]
 8009be2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8009be6:	687b      	ldr	r3, [r7, #4]
 8009be8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	681b      	ldr	r3, [r3, #0]
 8009bee:	430a      	orrs	r2, r1
 8009bf0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009bf6:	f003 0320 	and.w	r3, r3, #32
 8009bfa:	2b00      	cmp	r3, #0
 8009bfc:	d00a      	beq.n	8009c14 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	689b      	ldr	r3, [r3, #8]
 8009c04:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8009c08:	687b      	ldr	r3, [r7, #4]
 8009c0a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	430a      	orrs	r2, r1
 8009c12:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009c14:	687b      	ldr	r3, [r7, #4]
 8009c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d01a      	beq.n	8009c56 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	681b      	ldr	r3, [r3, #0]
 8009c24:	685b      	ldr	r3, [r3, #4]
 8009c26:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	430a      	orrs	r2, r1
 8009c34:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c3a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8009c3e:	d10a      	bne.n	8009c56 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	685b      	ldr	r3, [r3, #4]
 8009c46:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	681b      	ldr	r3, [r3, #0]
 8009c52:	430a      	orrs	r2, r1
 8009c54:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009c5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d00a      	beq.n	8009c78 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8009c62:	687b      	ldr	r3, [r7, #4]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	685b      	ldr	r3, [r3, #4]
 8009c68:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	681b      	ldr	r3, [r3, #0]
 8009c74:	430a      	orrs	r2, r1
 8009c76:	605a      	str	r2, [r3, #4]
  }
}
 8009c78:	bf00      	nop
 8009c7a:	370c      	adds	r7, #12
 8009c7c:	46bd      	mov	sp, r7
 8009c7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c82:	4770      	bx	lr

08009c84 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b098      	sub	sp, #96	@ 0x60
 8009c88:	af02      	add	r7, sp, #8
 8009c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	2200      	movs	r2, #0
 8009c90:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009c94:	f7f9 fc2c 	bl	80034f0 <HAL_GetTick>
 8009c98:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009c9a:	687b      	ldr	r3, [r7, #4]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	681b      	ldr	r3, [r3, #0]
 8009ca0:	f003 0308 	and.w	r3, r3, #8
 8009ca4:	2b08      	cmp	r3, #8
 8009ca6:	d12f      	bne.n	8009d08 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009ca8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009cac:	9300      	str	r3, [sp, #0]
 8009cae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009cb0:	2200      	movs	r2, #0
 8009cb2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8009cb6:	6878      	ldr	r0, [r7, #4]
 8009cb8:	f000 f88e 	bl	8009dd8 <UART_WaitOnFlagUntilTimeout>
 8009cbc:	4603      	mov	r3, r0
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d022      	beq.n	8009d08 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009cc8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cca:	e853 3f00 	ldrex	r3, [r3]
 8009cce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009cd0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009cd2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009cd6:	653b      	str	r3, [r7, #80]	@ 0x50
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	461a      	mov	r2, r3
 8009cde:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009ce0:	647b      	str	r3, [r7, #68]	@ 0x44
 8009ce2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009ce4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009ce6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009ce8:	e841 2300 	strex	r3, r2, [r1]
 8009cec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009cee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d1e6      	bne.n	8009cc2 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	2220      	movs	r2, #32
 8009cf8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	2200      	movs	r2, #0
 8009d00:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009d04:	2303      	movs	r3, #3
 8009d06:	e063      	b.n	8009dd0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8009d08:	687b      	ldr	r3, [r7, #4]
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	f003 0304 	and.w	r3, r3, #4
 8009d12:	2b04      	cmp	r3, #4
 8009d14:	d149      	bne.n	8009daa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8009d16:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009d1a:	9300      	str	r3, [sp, #0]
 8009d1c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009d1e:	2200      	movs	r2, #0
 8009d20:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009d24:	6878      	ldr	r0, [r7, #4]
 8009d26:	f000 f857 	bl	8009dd8 <UART_WaitOnFlagUntilTimeout>
 8009d2a:	4603      	mov	r3, r0
 8009d2c:	2b00      	cmp	r3, #0
 8009d2e:	d03c      	beq.n	8009daa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009d38:	e853 3f00 	ldrex	r3, [r3]
 8009d3c:	623b      	str	r3, [r7, #32]
   return(result);
 8009d3e:	6a3b      	ldr	r3, [r7, #32]
 8009d40:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009d44:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	461a      	mov	r2, r3
 8009d4c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009d4e:	633b      	str	r3, [r7, #48]	@ 0x30
 8009d50:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009d54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d56:	e841 2300 	strex	r3, r2, [r1]
 8009d5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009d5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009d5e:	2b00      	cmp	r3, #0
 8009d60:	d1e6      	bne.n	8009d30 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009d62:	687b      	ldr	r3, [r7, #4]
 8009d64:	681b      	ldr	r3, [r3, #0]
 8009d66:	3308      	adds	r3, #8
 8009d68:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d6a:	693b      	ldr	r3, [r7, #16]
 8009d6c:	e853 3f00 	ldrex	r3, [r3]
 8009d70:	60fb      	str	r3, [r7, #12]
   return(result);
 8009d72:	68fb      	ldr	r3, [r7, #12]
 8009d74:	f023 0301 	bic.w	r3, r3, #1
 8009d78:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	3308      	adds	r3, #8
 8009d80:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009d82:	61fa      	str	r2, [r7, #28]
 8009d84:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009d86:	69b9      	ldr	r1, [r7, #24]
 8009d88:	69fa      	ldr	r2, [r7, #28]
 8009d8a:	e841 2300 	strex	r3, r2, [r1]
 8009d8e:	617b      	str	r3, [r7, #20]
   return(result);
 8009d90:	697b      	ldr	r3, [r7, #20]
 8009d92:	2b00      	cmp	r3, #0
 8009d94:	d1e5      	bne.n	8009d62 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	2220      	movs	r2, #32
 8009d9a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	2200      	movs	r2, #0
 8009da2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009da6:	2303      	movs	r3, #3
 8009da8:	e012      	b.n	8009dd0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8009daa:	687b      	ldr	r3, [r7, #4]
 8009dac:	2220      	movs	r2, #32
 8009dae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	2220      	movs	r2, #32
 8009db6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	2200      	movs	r2, #0
 8009dbe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	2200      	movs	r2, #0
 8009dc4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	2200      	movs	r2, #0
 8009dca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009dce:	2300      	movs	r3, #0
}
 8009dd0:	4618      	mov	r0, r3
 8009dd2:	3758      	adds	r7, #88	@ 0x58
 8009dd4:	46bd      	mov	sp, r7
 8009dd6:	bd80      	pop	{r7, pc}

08009dd8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8009dd8:	b580      	push	{r7, lr}
 8009dda:	b084      	sub	sp, #16
 8009ddc:	af00      	add	r7, sp, #0
 8009dde:	60f8      	str	r0, [r7, #12]
 8009de0:	60b9      	str	r1, [r7, #8]
 8009de2:	603b      	str	r3, [r7, #0]
 8009de4:	4613      	mov	r3, r2
 8009de6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009de8:	e04f      	b.n	8009e8a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009dea:	69bb      	ldr	r3, [r7, #24]
 8009dec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009df0:	d04b      	beq.n	8009e8a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009df2:	f7f9 fb7d 	bl	80034f0 <HAL_GetTick>
 8009df6:	4602      	mov	r2, r0
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	1ad3      	subs	r3, r2, r3
 8009dfc:	69ba      	ldr	r2, [r7, #24]
 8009dfe:	429a      	cmp	r2, r3
 8009e00:	d302      	bcc.n	8009e08 <UART_WaitOnFlagUntilTimeout+0x30>
 8009e02:	69bb      	ldr	r3, [r7, #24]
 8009e04:	2b00      	cmp	r3, #0
 8009e06:	d101      	bne.n	8009e0c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8009e08:	2303      	movs	r3, #3
 8009e0a:	e04e      	b.n	8009eaa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009e0c:	68fb      	ldr	r3, [r7, #12]
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	681b      	ldr	r3, [r3, #0]
 8009e12:	f003 0304 	and.w	r3, r3, #4
 8009e16:	2b00      	cmp	r3, #0
 8009e18:	d037      	beq.n	8009e8a <UART_WaitOnFlagUntilTimeout+0xb2>
 8009e1a:	68bb      	ldr	r3, [r7, #8]
 8009e1c:	2b80      	cmp	r3, #128	@ 0x80
 8009e1e:	d034      	beq.n	8009e8a <UART_WaitOnFlagUntilTimeout+0xb2>
 8009e20:	68bb      	ldr	r3, [r7, #8]
 8009e22:	2b40      	cmp	r3, #64	@ 0x40
 8009e24:	d031      	beq.n	8009e8a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8009e26:	68fb      	ldr	r3, [r7, #12]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	69db      	ldr	r3, [r3, #28]
 8009e2c:	f003 0308 	and.w	r3, r3, #8
 8009e30:	2b08      	cmp	r3, #8
 8009e32:	d110      	bne.n	8009e56 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8009e34:	68fb      	ldr	r3, [r7, #12]
 8009e36:	681b      	ldr	r3, [r3, #0]
 8009e38:	2208      	movs	r2, #8
 8009e3a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009e3c:	68f8      	ldr	r0, [r7, #12]
 8009e3e:	f000 f920 	bl	800a082 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8009e42:	68fb      	ldr	r3, [r7, #12]
 8009e44:	2208      	movs	r2, #8
 8009e46:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009e4a:	68fb      	ldr	r3, [r7, #12]
 8009e4c:	2200      	movs	r2, #0
 8009e4e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8009e52:	2301      	movs	r3, #1
 8009e54:	e029      	b.n	8009eaa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8009e56:	68fb      	ldr	r3, [r7, #12]
 8009e58:	681b      	ldr	r3, [r3, #0]
 8009e5a:	69db      	ldr	r3, [r3, #28]
 8009e5c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009e60:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009e64:	d111      	bne.n	8009e8a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8009e6e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8009e70:	68f8      	ldr	r0, [r7, #12]
 8009e72:	f000 f906 	bl	800a082 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	2220      	movs	r2, #32
 8009e7a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8009e7e:	68fb      	ldr	r3, [r7, #12]
 8009e80:	2200      	movs	r2, #0
 8009e82:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8009e86:	2303      	movs	r3, #3
 8009e88:	e00f      	b.n	8009eaa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	69da      	ldr	r2, [r3, #28]
 8009e90:	68bb      	ldr	r3, [r7, #8]
 8009e92:	4013      	ands	r3, r2
 8009e94:	68ba      	ldr	r2, [r7, #8]
 8009e96:	429a      	cmp	r2, r3
 8009e98:	bf0c      	ite	eq
 8009e9a:	2301      	moveq	r3, #1
 8009e9c:	2300      	movne	r3, #0
 8009e9e:	b2db      	uxtb	r3, r3
 8009ea0:	461a      	mov	r2, r3
 8009ea2:	79fb      	ldrb	r3, [r7, #7]
 8009ea4:	429a      	cmp	r2, r3
 8009ea6:	d0a0      	beq.n	8009dea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8009ea8:	2300      	movs	r3, #0
}
 8009eaa:	4618      	mov	r0, r3
 8009eac:	3710      	adds	r7, #16
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	bd80      	pop	{r7, pc}
	...

08009eb4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009eb4:	b580      	push	{r7, lr}
 8009eb6:	b096      	sub	sp, #88	@ 0x58
 8009eb8:	af00      	add	r7, sp, #0
 8009eba:	60f8      	str	r0, [r7, #12]
 8009ebc:	60b9      	str	r1, [r7, #8]
 8009ebe:	4613      	mov	r3, r2
 8009ec0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009ec2:	68fb      	ldr	r3, [r7, #12]
 8009ec4:	68ba      	ldr	r2, [r7, #8]
 8009ec6:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8009ec8:	68fb      	ldr	r3, [r7, #12]
 8009eca:	88fa      	ldrh	r2, [r7, #6]
 8009ecc:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	2200      	movs	r2, #0
 8009ed4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009ed8:	68fb      	ldr	r3, [r7, #12]
 8009eda:	2222      	movs	r2, #34	@ 0x22
 8009edc:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d02d      	beq.n	8009f46 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009eea:	68fb      	ldr	r3, [r7, #12]
 8009eec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009ef0:	4a40      	ldr	r2, [pc, #256]	@ (8009ff4 <UART_Start_Receive_DMA+0x140>)
 8009ef2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009efa:	4a3f      	ldr	r2, [pc, #252]	@ (8009ff8 <UART_Start_Receive_DMA+0x144>)
 8009efc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f04:	4a3d      	ldr	r2, [pc, #244]	@ (8009ffc <UART_Start_Receive_DMA+0x148>)
 8009f06:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8009f08:	68fb      	ldr	r3, [r7, #12]
 8009f0a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009f0e:	2200      	movs	r2, #0
 8009f10:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009f12:	68fb      	ldr	r3, [r7, #12]
 8009f14:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8009f18:	68fb      	ldr	r3, [r7, #12]
 8009f1a:	681b      	ldr	r3, [r3, #0]
 8009f1c:	3324      	adds	r3, #36	@ 0x24
 8009f1e:	4619      	mov	r1, r3
 8009f20:	68fb      	ldr	r3, [r7, #12]
 8009f22:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009f24:	461a      	mov	r2, r3
 8009f26:	88fb      	ldrh	r3, [r7, #6]
 8009f28:	f7fb fbac 	bl	8005684 <HAL_DMA_Start_IT>
 8009f2c:	4603      	mov	r3, r0
 8009f2e:	2b00      	cmp	r3, #0
 8009f30:	d009      	beq.n	8009f46 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	2210      	movs	r2, #16
 8009f36:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	2220      	movs	r2, #32
 8009f3e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 8009f42:	2301      	movs	r3, #1
 8009f44:	e051      	b.n	8009fea <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	691b      	ldr	r3, [r3, #16]
 8009f4a:	2b00      	cmp	r3, #0
 8009f4c:	d018      	beq.n	8009f80 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009f4e:	68fb      	ldr	r3, [r7, #12]
 8009f50:	681b      	ldr	r3, [r3, #0]
 8009f52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f56:	e853 3f00 	ldrex	r3, [r3]
 8009f5a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8009f5c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009f62:	657b      	str	r3, [r7, #84]	@ 0x54
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	461a      	mov	r2, r3
 8009f6a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009f6c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8009f6e:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f70:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8009f72:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009f74:	e841 2300 	strex	r3, r2, [r1]
 8009f78:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8009f7a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8009f7c:	2b00      	cmp	r3, #0
 8009f7e:	d1e6      	bne.n	8009f4e <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f80:	68fb      	ldr	r3, [r7, #12]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	3308      	adds	r3, #8
 8009f86:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f8a:	e853 3f00 	ldrex	r3, [r3]
 8009f8e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f92:	f043 0301 	orr.w	r3, r3, #1
 8009f96:	653b      	str	r3, [r7, #80]	@ 0x50
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	3308      	adds	r3, #8
 8009f9e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009fa0:	637a      	str	r2, [r7, #52]	@ 0x34
 8009fa2:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fa4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009fa6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8009fa8:	e841 2300 	strex	r3, r2, [r1]
 8009fac:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009fae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009fb0:	2b00      	cmp	r3, #0
 8009fb2:	d1e5      	bne.n	8009f80 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009fb4:	68fb      	ldr	r3, [r7, #12]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	3308      	adds	r3, #8
 8009fba:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009fbc:	697b      	ldr	r3, [r7, #20]
 8009fbe:	e853 3f00 	ldrex	r3, [r3]
 8009fc2:	613b      	str	r3, [r7, #16]
   return(result);
 8009fc4:	693b      	ldr	r3, [r7, #16]
 8009fc6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8009fca:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009fcc:	68fb      	ldr	r3, [r7, #12]
 8009fce:	681b      	ldr	r3, [r3, #0]
 8009fd0:	3308      	adds	r3, #8
 8009fd2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009fd4:	623a      	str	r2, [r7, #32]
 8009fd6:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fd8:	69f9      	ldr	r1, [r7, #28]
 8009fda:	6a3a      	ldr	r2, [r7, #32]
 8009fdc:	e841 2300 	strex	r3, r2, [r1]
 8009fe0:	61bb      	str	r3, [r7, #24]
   return(result);
 8009fe2:	69bb      	ldr	r3, [r7, #24]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d1e5      	bne.n	8009fb4 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8009fe8:	2300      	movs	r3, #0
}
 8009fea:	4618      	mov	r0, r3
 8009fec:	3758      	adds	r7, #88	@ 0x58
 8009fee:	46bd      	mov	sp, r7
 8009ff0:	bd80      	pop	{r7, pc}
 8009ff2:	bf00      	nop
 8009ff4:	0800a14f 	.word	0x0800a14f
 8009ff8:	0800a27b 	.word	0x0800a27b
 8009ffc:	0800a2b9 	.word	0x0800a2b9

0800a000 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a000:	b480      	push	{r7}
 800a002:	b08f      	sub	sp, #60	@ 0x3c
 800a004:	af00      	add	r7, sp, #0
 800a006:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	681b      	ldr	r3, [r3, #0]
 800a00c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a00e:	6a3b      	ldr	r3, [r7, #32]
 800a010:	e853 3f00 	ldrex	r3, [r3]
 800a014:	61fb      	str	r3, [r7, #28]
   return(result);
 800a016:	69fb      	ldr	r3, [r7, #28]
 800a018:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800a01c:	637b      	str	r3, [r7, #52]	@ 0x34
 800a01e:	687b      	ldr	r3, [r7, #4]
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	461a      	mov	r2, r3
 800a024:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a026:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a028:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a02a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a02c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a02e:	e841 2300 	strex	r3, r2, [r1]
 800a032:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a034:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a036:	2b00      	cmp	r3, #0
 800a038:	d1e6      	bne.n	800a008 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800a03a:	687b      	ldr	r3, [r7, #4]
 800a03c:	681b      	ldr	r3, [r3, #0]
 800a03e:	3308      	adds	r3, #8
 800a040:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a042:	68fb      	ldr	r3, [r7, #12]
 800a044:	e853 3f00 	ldrex	r3, [r3]
 800a048:	60bb      	str	r3, [r7, #8]
   return(result);
 800a04a:	68bb      	ldr	r3, [r7, #8]
 800a04c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a050:	633b      	str	r3, [r7, #48]	@ 0x30
 800a052:	687b      	ldr	r3, [r7, #4]
 800a054:	681b      	ldr	r3, [r3, #0]
 800a056:	3308      	adds	r3, #8
 800a058:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a05a:	61ba      	str	r2, [r7, #24]
 800a05c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a05e:	6979      	ldr	r1, [r7, #20]
 800a060:	69ba      	ldr	r2, [r7, #24]
 800a062:	e841 2300 	strex	r3, r2, [r1]
 800a066:	613b      	str	r3, [r7, #16]
   return(result);
 800a068:	693b      	ldr	r3, [r7, #16]
 800a06a:	2b00      	cmp	r3, #0
 800a06c:	d1e5      	bne.n	800a03a <UART_EndTxTransfer+0x3a>
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	2220      	movs	r2, #32
 800a072:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800a076:	bf00      	nop
 800a078:	373c      	adds	r7, #60	@ 0x3c
 800a07a:	46bd      	mov	sp, r7
 800a07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a080:	4770      	bx	lr

0800a082 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a082:	b480      	push	{r7}
 800a084:	b095      	sub	sp, #84	@ 0x54
 800a086:	af00      	add	r7, sp, #0
 800a088:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800a08a:	687b      	ldr	r3, [r7, #4]
 800a08c:	681b      	ldr	r3, [r3, #0]
 800a08e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a090:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a092:	e853 3f00 	ldrex	r3, [r3]
 800a096:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a09a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a09e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	461a      	mov	r2, r3
 800a0a6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a0a8:	643b      	str	r3, [r7, #64]	@ 0x40
 800a0aa:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0ac:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a0ae:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a0b0:	e841 2300 	strex	r3, r2, [r1]
 800a0b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a0b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0b8:	2b00      	cmp	r3, #0
 800a0ba:	d1e6      	bne.n	800a08a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	3308      	adds	r3, #8
 800a0c2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0c4:	6a3b      	ldr	r3, [r7, #32]
 800a0c6:	e853 3f00 	ldrex	r3, [r3]
 800a0ca:	61fb      	str	r3, [r7, #28]
   return(result);
 800a0cc:	69fb      	ldr	r3, [r7, #28]
 800a0ce:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800a0d2:	f023 0301 	bic.w	r3, r3, #1
 800a0d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	681b      	ldr	r3, [r3, #0]
 800a0dc:	3308      	adds	r3, #8
 800a0de:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a0e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a0e2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0e4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a0e6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a0e8:	e841 2300 	strex	r3, r2, [r1]
 800a0ec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a0ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a0f0:	2b00      	cmp	r3, #0
 800a0f2:	d1e3      	bne.n	800a0bc <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a0f8:	2b01      	cmp	r3, #1
 800a0fa:	d118      	bne.n	800a12e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a0fc:	687b      	ldr	r3, [r7, #4]
 800a0fe:	681b      	ldr	r3, [r3, #0]
 800a100:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	e853 3f00 	ldrex	r3, [r3]
 800a108:	60bb      	str	r3, [r7, #8]
   return(result);
 800a10a:	68bb      	ldr	r3, [r7, #8]
 800a10c:	f023 0310 	bic.w	r3, r3, #16
 800a110:	647b      	str	r3, [r7, #68]	@ 0x44
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	681b      	ldr	r3, [r3, #0]
 800a116:	461a      	mov	r2, r3
 800a118:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a11a:	61bb      	str	r3, [r7, #24]
 800a11c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a11e:	6979      	ldr	r1, [r7, #20]
 800a120:	69ba      	ldr	r2, [r7, #24]
 800a122:	e841 2300 	strex	r3, r2, [r1]
 800a126:	613b      	str	r3, [r7, #16]
   return(result);
 800a128:	693b      	ldr	r3, [r7, #16]
 800a12a:	2b00      	cmp	r3, #0
 800a12c:	d1e6      	bne.n	800a0fc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a12e:	687b      	ldr	r3, [r7, #4]
 800a130:	2220      	movs	r2, #32
 800a132:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	2200      	movs	r2, #0
 800a13a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800a13c:	687b      	ldr	r3, [r7, #4]
 800a13e:	2200      	movs	r2, #0
 800a140:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800a142:	bf00      	nop
 800a144:	3754      	adds	r7, #84	@ 0x54
 800a146:	46bd      	mov	sp, r7
 800a148:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a14c:	4770      	bx	lr

0800a14e <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a14e:	b580      	push	{r7, lr}
 800a150:	b09c      	sub	sp, #112	@ 0x70
 800a152:	af00      	add	r7, sp, #0
 800a154:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a156:	687b      	ldr	r3, [r7, #4]
 800a158:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a15a:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800a15c:	687b      	ldr	r3, [r7, #4]
 800a15e:	681b      	ldr	r3, [r3, #0]
 800a160:	681b      	ldr	r3, [r3, #0]
 800a162:	f003 0320 	and.w	r3, r3, #32
 800a166:	2b00      	cmp	r3, #0
 800a168:	d171      	bne.n	800a24e <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800a16a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a16c:	2200      	movs	r2, #0
 800a16e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a172:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a174:	681b      	ldr	r3, [r3, #0]
 800a176:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a178:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a17a:	e853 3f00 	ldrex	r3, [r3]
 800a17e:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a180:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a182:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a186:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a188:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a18a:	681b      	ldr	r3, [r3, #0]
 800a18c:	461a      	mov	r2, r3
 800a18e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800a190:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a192:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a194:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a196:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a198:	e841 2300 	strex	r3, r2, [r1]
 800a19c:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a19e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d1e6      	bne.n	800a172 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a1a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	3308      	adds	r3, #8
 800a1aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a1ae:	e853 3f00 	ldrex	r3, [r3]
 800a1b2:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a1b4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1b6:	f023 0301 	bic.w	r3, r3, #1
 800a1ba:	667b      	str	r3, [r7, #100]	@ 0x64
 800a1bc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a1be:	681b      	ldr	r3, [r3, #0]
 800a1c0:	3308      	adds	r3, #8
 800a1c2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a1c4:	647a      	str	r2, [r7, #68]	@ 0x44
 800a1c6:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a1ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a1cc:	e841 2300 	strex	r3, r2, [r1]
 800a1d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a1d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d1e5      	bne.n	800a1a4 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a1d8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	3308      	adds	r3, #8
 800a1de:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a1e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1e2:	e853 3f00 	ldrex	r3, [r3]
 800a1e6:	623b      	str	r3, [r7, #32]
   return(result);
 800a1e8:	6a3b      	ldr	r3, [r7, #32]
 800a1ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a1ee:	663b      	str	r3, [r7, #96]	@ 0x60
 800a1f0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	3308      	adds	r3, #8
 800a1f6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a1f8:	633a      	str	r2, [r7, #48]	@ 0x30
 800a1fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a1fc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a1fe:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a200:	e841 2300 	strex	r3, r2, [r1]
 800a204:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a206:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d1e5      	bne.n	800a1d8 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a20c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a20e:	2220      	movs	r2, #32
 800a210:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a214:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a216:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a218:	2b01      	cmp	r3, #1
 800a21a:	d118      	bne.n	800a24e <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a21c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a21e:	681b      	ldr	r3, [r3, #0]
 800a220:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a222:	693b      	ldr	r3, [r7, #16]
 800a224:	e853 3f00 	ldrex	r3, [r3]
 800a228:	60fb      	str	r3, [r7, #12]
   return(result);
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	f023 0310 	bic.w	r3, r3, #16
 800a230:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a232:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	461a      	mov	r2, r3
 800a238:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a23a:	61fb      	str	r3, [r7, #28]
 800a23c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a23e:	69b9      	ldr	r1, [r7, #24]
 800a240:	69fa      	ldr	r2, [r7, #28]
 800a242:	e841 2300 	strex	r3, r2, [r1]
 800a246:	617b      	str	r3, [r7, #20]
   return(result);
 800a248:	697b      	ldr	r3, [r7, #20]
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d1e6      	bne.n	800a21c <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a24e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a250:	2200      	movs	r2, #0
 800a252:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a254:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a256:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a258:	2b01      	cmp	r3, #1
 800a25a:	d107      	bne.n	800a26c <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a25c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a25e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a262:	4619      	mov	r1, r3
 800a264:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a266:	f7ff f963 	bl	8009530 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a26a:	e002      	b.n	800a272 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800a26c:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a26e:	f7f8 f869 	bl	8002344 <HAL_UART_RxCpltCallback>
}
 800a272:	bf00      	nop
 800a274:	3770      	adds	r7, #112	@ 0x70
 800a276:	46bd      	mov	sp, r7
 800a278:	bd80      	pop	{r7, pc}

0800a27a <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a27a:	b580      	push	{r7, lr}
 800a27c:	b084      	sub	sp, #16
 800a27e:	af00      	add	r7, sp, #0
 800a280:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a286:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800a288:	68fb      	ldr	r3, [r7, #12]
 800a28a:	2201      	movs	r2, #1
 800a28c:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a28e:	68fb      	ldr	r3, [r7, #12]
 800a290:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800a292:	2b01      	cmp	r3, #1
 800a294:	d109      	bne.n	800a2aa <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800a29c:	085b      	lsrs	r3, r3, #1
 800a29e:	b29b      	uxth	r3, r3
 800a2a0:	4619      	mov	r1, r3
 800a2a2:	68f8      	ldr	r0, [r7, #12]
 800a2a4:	f7ff f944 	bl	8009530 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a2a8:	e002      	b.n	800a2b0 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800a2aa:	68f8      	ldr	r0, [r7, #12]
 800a2ac:	f7ff f936 	bl	800951c <HAL_UART_RxHalfCpltCallback>
}
 800a2b0:	bf00      	nop
 800a2b2:	3710      	adds	r7, #16
 800a2b4:	46bd      	mov	sp, r7
 800a2b6:	bd80      	pop	{r7, pc}

0800a2b8 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a2b8:	b580      	push	{r7, lr}
 800a2ba:	b086      	sub	sp, #24
 800a2bc:	af00      	add	r7, sp, #0
 800a2be:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a2c4:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800a2c6:	697b      	ldr	r3, [r7, #20]
 800a2c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800a2cc:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800a2ce:	697b      	ldr	r3, [r7, #20]
 800a2d0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800a2d4:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800a2d6:	697b      	ldr	r3, [r7, #20]
 800a2d8:	681b      	ldr	r3, [r3, #0]
 800a2da:	689b      	ldr	r3, [r3, #8]
 800a2dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a2e0:	2b80      	cmp	r3, #128	@ 0x80
 800a2e2:	d109      	bne.n	800a2f8 <UART_DMAError+0x40>
 800a2e4:	693b      	ldr	r3, [r7, #16]
 800a2e6:	2b21      	cmp	r3, #33	@ 0x21
 800a2e8:	d106      	bne.n	800a2f8 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800a2ea:	697b      	ldr	r3, [r7, #20]
 800a2ec:	2200      	movs	r2, #0
 800a2ee:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800a2f2:	6978      	ldr	r0, [r7, #20]
 800a2f4:	f7ff fe84 	bl	800a000 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800a2f8:	697b      	ldr	r3, [r7, #20]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	689b      	ldr	r3, [r3, #8]
 800a2fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a302:	2b40      	cmp	r3, #64	@ 0x40
 800a304:	d109      	bne.n	800a31a <UART_DMAError+0x62>
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	2b22      	cmp	r3, #34	@ 0x22
 800a30a:	d106      	bne.n	800a31a <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800a30c:	697b      	ldr	r3, [r7, #20]
 800a30e:	2200      	movs	r2, #0
 800a310:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800a314:	6978      	ldr	r0, [r7, #20]
 800a316:	f7ff feb4 	bl	800a082 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a31a:	697b      	ldr	r3, [r7, #20]
 800a31c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800a320:	f043 0210 	orr.w	r2, r3, #16
 800a324:	697b      	ldr	r3, [r7, #20]
 800a326:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a32a:	6978      	ldr	r0, [r7, #20]
 800a32c:	f7f8 f99c 	bl	8002668 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a330:	bf00      	nop
 800a332:	3718      	adds	r7, #24
 800a334:	46bd      	mov	sp, r7
 800a336:	bd80      	pop	{r7, pc}

0800a338 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a338:	b580      	push	{r7, lr}
 800a33a:	b084      	sub	sp, #16
 800a33c:	af00      	add	r7, sp, #0
 800a33e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a344:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800a346:	68fb      	ldr	r3, [r7, #12]
 800a348:	2200      	movs	r2, #0
 800a34a:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	2200      	movs	r2, #0
 800a352:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a356:	68f8      	ldr	r0, [r7, #12]
 800a358:	f7f8 f986 	bl	8002668 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a35c:	bf00      	nop
 800a35e:	3710      	adds	r7, #16
 800a360:	46bd      	mov	sp, r7
 800a362:	bd80      	pop	{r7, pc}

0800a364 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a364:	b580      	push	{r7, lr}
 800a366:	b088      	sub	sp, #32
 800a368:	af00      	add	r7, sp, #0
 800a36a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800a36c:	687b      	ldr	r3, [r7, #4]
 800a36e:	681b      	ldr	r3, [r3, #0]
 800a370:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a372:	68fb      	ldr	r3, [r7, #12]
 800a374:	e853 3f00 	ldrex	r3, [r3]
 800a378:	60bb      	str	r3, [r7, #8]
   return(result);
 800a37a:	68bb      	ldr	r3, [r7, #8]
 800a37c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a380:	61fb      	str	r3, [r7, #28]
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	461a      	mov	r2, r3
 800a388:	69fb      	ldr	r3, [r7, #28]
 800a38a:	61bb      	str	r3, [r7, #24]
 800a38c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a38e:	6979      	ldr	r1, [r7, #20]
 800a390:	69ba      	ldr	r2, [r7, #24]
 800a392:	e841 2300 	strex	r3, r2, [r1]
 800a396:	613b      	str	r3, [r7, #16]
   return(result);
 800a398:	693b      	ldr	r3, [r7, #16]
 800a39a:	2b00      	cmp	r3, #0
 800a39c:	d1e6      	bne.n	800a36c <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	2220      	movs	r2, #32
 800a3a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	2200      	movs	r2, #0
 800a3aa:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a3ac:	6878      	ldr	r0, [r7, #4]
 800a3ae:	f7ff f8ab 	bl	8009508 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a3b2:	bf00      	nop
 800a3b4:	3720      	adds	r7, #32
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	bd80      	pop	{r7, pc}

0800a3ba <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800a3ba:	b480      	push	{r7}
 800a3bc:	b083      	sub	sp, #12
 800a3be:	af00      	add	r7, sp, #0
 800a3c0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800a3c2:	bf00      	nop
 800a3c4:	370c      	adds	r7, #12
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3cc:	4770      	bx	lr

0800a3ce <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800a3ce:	b480      	push	{r7}
 800a3d0:	b083      	sub	sp, #12
 800a3d2:	af00      	add	r7, sp, #0
 800a3d4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800a3d6:	bf00      	nop
 800a3d8:	370c      	adds	r7, #12
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3e0:	4770      	bx	lr

0800a3e2 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800a3e2:	b480      	push	{r7}
 800a3e4:	b083      	sub	sp, #12
 800a3e6:	af00      	add	r7, sp, #0
 800a3e8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800a3ea:	bf00      	nop
 800a3ec:	370c      	adds	r7, #12
 800a3ee:	46bd      	mov	sp, r7
 800a3f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3f4:	4770      	bx	lr

0800a3f6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800a3f6:	b480      	push	{r7}
 800a3f8:	b085      	sub	sp, #20
 800a3fa:	af00      	add	r7, sp, #0
 800a3fc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a3fe:	687b      	ldr	r3, [r7, #4]
 800a400:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a404:	2b01      	cmp	r3, #1
 800a406:	d101      	bne.n	800a40c <HAL_UARTEx_DisableFifoMode+0x16>
 800a408:	2302      	movs	r3, #2
 800a40a:	e027      	b.n	800a45c <HAL_UARTEx_DisableFifoMode+0x66>
 800a40c:	687b      	ldr	r3, [r7, #4]
 800a40e:	2201      	movs	r2, #1
 800a410:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a414:	687b      	ldr	r3, [r7, #4]
 800a416:	2224      	movs	r2, #36	@ 0x24
 800a418:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a41c:	687b      	ldr	r3, [r7, #4]
 800a41e:	681b      	ldr	r3, [r3, #0]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	681a      	ldr	r2, [r3, #0]
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	f022 0201 	bic.w	r2, r2, #1
 800a432:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800a434:	68fb      	ldr	r3, [r7, #12]
 800a436:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800a43a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	2200      	movs	r2, #0
 800a440:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a442:	687b      	ldr	r3, [r7, #4]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	68fa      	ldr	r2, [r7, #12]
 800a448:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	2220      	movs	r2, #32
 800a44e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	2200      	movs	r2, #0
 800a456:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a45a:	2300      	movs	r3, #0
}
 800a45c:	4618      	mov	r0, r3
 800a45e:	3714      	adds	r7, #20
 800a460:	46bd      	mov	sp, r7
 800a462:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a466:	4770      	bx	lr

0800a468 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a468:	b580      	push	{r7, lr}
 800a46a:	b084      	sub	sp, #16
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	6078      	str	r0, [r7, #4]
 800a470:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a472:	687b      	ldr	r3, [r7, #4]
 800a474:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a478:	2b01      	cmp	r3, #1
 800a47a:	d101      	bne.n	800a480 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800a47c:	2302      	movs	r3, #2
 800a47e:	e02d      	b.n	800a4dc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	2201      	movs	r2, #1
 800a484:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	2224      	movs	r2, #36	@ 0x24
 800a48c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a490:	687b      	ldr	r3, [r7, #4]
 800a492:	681b      	ldr	r3, [r3, #0]
 800a494:	681b      	ldr	r3, [r3, #0]
 800a496:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a498:	687b      	ldr	r3, [r7, #4]
 800a49a:	681b      	ldr	r3, [r3, #0]
 800a49c:	681a      	ldr	r2, [r3, #0]
 800a49e:	687b      	ldr	r3, [r7, #4]
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	f022 0201 	bic.w	r2, r2, #1
 800a4a6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	681b      	ldr	r3, [r3, #0]
 800a4ac:	689b      	ldr	r3, [r3, #8]
 800a4ae:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	683a      	ldr	r2, [r7, #0]
 800a4b8:	430a      	orrs	r2, r1
 800a4ba:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a4bc:	6878      	ldr	r0, [r7, #4]
 800a4be:	f000 f84f 	bl	800a560 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a4c2:	687b      	ldr	r3, [r7, #4]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	68fa      	ldr	r2, [r7, #12]
 800a4c8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	2220      	movs	r2, #32
 800a4ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	2200      	movs	r2, #0
 800a4d6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a4da:	2300      	movs	r3, #0
}
 800a4dc:	4618      	mov	r0, r3
 800a4de:	3710      	adds	r7, #16
 800a4e0:	46bd      	mov	sp, r7
 800a4e2:	bd80      	pop	{r7, pc}

0800a4e4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b084      	sub	sp, #16
 800a4e8:	af00      	add	r7, sp, #0
 800a4ea:	6078      	str	r0, [r7, #4]
 800a4ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800a4f4:	2b01      	cmp	r3, #1
 800a4f6:	d101      	bne.n	800a4fc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800a4f8:	2302      	movs	r3, #2
 800a4fa:	e02d      	b.n	800a558 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800a4fc:	687b      	ldr	r3, [r7, #4]
 800a4fe:	2201      	movs	r2, #1
 800a500:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800a504:	687b      	ldr	r3, [r7, #4]
 800a506:	2224      	movs	r2, #36	@ 0x24
 800a508:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	681b      	ldr	r3, [r3, #0]
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	681a      	ldr	r2, [r3, #0]
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	681b      	ldr	r3, [r3, #0]
 800a51e:	f022 0201 	bic.w	r2, r2, #1
 800a522:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800a524:	687b      	ldr	r3, [r7, #4]
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	689b      	ldr	r3, [r3, #8]
 800a52a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800a52e:	687b      	ldr	r3, [r7, #4]
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	683a      	ldr	r2, [r7, #0]
 800a534:	430a      	orrs	r2, r1
 800a536:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800a538:	6878      	ldr	r0, [r7, #4]
 800a53a:	f000 f811 	bl	800a560 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	681b      	ldr	r3, [r3, #0]
 800a542:	68fa      	ldr	r2, [r7, #12]
 800a544:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	2220      	movs	r2, #32
 800a54a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	2200      	movs	r2, #0
 800a552:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800a556:	2300      	movs	r3, #0
}
 800a558:	4618      	mov	r0, r3
 800a55a:	3710      	adds	r7, #16
 800a55c:	46bd      	mov	sp, r7
 800a55e:	bd80      	pop	{r7, pc}

0800a560 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800a560:	b480      	push	{r7}
 800a562:	b085      	sub	sp, #20
 800a564:	af00      	add	r7, sp, #0
 800a566:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800a568:	687b      	ldr	r3, [r7, #4]
 800a56a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d108      	bne.n	800a582 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	2201      	movs	r2, #1
 800a574:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	2201      	movs	r2, #1
 800a57c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800a580:	e031      	b.n	800a5e6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800a582:	2308      	movs	r3, #8
 800a584:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800a586:	2308      	movs	r3, #8
 800a588:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	681b      	ldr	r3, [r3, #0]
 800a58e:	689b      	ldr	r3, [r3, #8]
 800a590:	0e5b      	lsrs	r3, r3, #25
 800a592:	b2db      	uxtb	r3, r3
 800a594:	f003 0307 	and.w	r3, r3, #7
 800a598:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	689b      	ldr	r3, [r3, #8]
 800a5a0:	0f5b      	lsrs	r3, r3, #29
 800a5a2:	b2db      	uxtb	r3, r3
 800a5a4:	f003 0307 	and.w	r3, r3, #7
 800a5a8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a5aa:	7bbb      	ldrb	r3, [r7, #14]
 800a5ac:	7b3a      	ldrb	r2, [r7, #12]
 800a5ae:	4911      	ldr	r1, [pc, #68]	@ (800a5f4 <UARTEx_SetNbDataToProcess+0x94>)
 800a5b0:	5c8a      	ldrb	r2, [r1, r2]
 800a5b2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800a5b6:	7b3a      	ldrb	r2, [r7, #12]
 800a5b8:	490f      	ldr	r1, [pc, #60]	@ (800a5f8 <UARTEx_SetNbDataToProcess+0x98>)
 800a5ba:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800a5bc:	fb93 f3f2 	sdiv	r3, r3, r2
 800a5c0:	b29a      	uxth	r2, r3
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a5c8:	7bfb      	ldrb	r3, [r7, #15]
 800a5ca:	7b7a      	ldrb	r2, [r7, #13]
 800a5cc:	4909      	ldr	r1, [pc, #36]	@ (800a5f4 <UARTEx_SetNbDataToProcess+0x94>)
 800a5ce:	5c8a      	ldrb	r2, [r1, r2]
 800a5d0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800a5d4:	7b7a      	ldrb	r2, [r7, #13]
 800a5d6:	4908      	ldr	r1, [pc, #32]	@ (800a5f8 <UARTEx_SetNbDataToProcess+0x98>)
 800a5d8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800a5da:	fb93 f3f2 	sdiv	r3, r3, r2
 800a5de:	b29a      	uxth	r2, r3
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800a5e6:	bf00      	nop
 800a5e8:	3714      	adds	r7, #20
 800a5ea:	46bd      	mov	sp, r7
 800a5ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5f0:	4770      	bx	lr
 800a5f2:	bf00      	nop
 800a5f4:	0800e788 	.word	0x0800e788
 800a5f8:	0800e790 	.word	0x0800e790

0800a5fc <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800a5fc:	b580      	push	{r7, lr}
 800a5fe:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800a600:	4904      	ldr	r1, [pc, #16]	@ (800a614 <MX_FATFS_Init+0x18>)
 800a602:	4805      	ldr	r0, [pc, #20]	@ (800a618 <MX_FATFS_Init+0x1c>)
 800a604:	f002 ff6a 	bl	800d4dc <FATFS_LinkDriver>
 800a608:	4603      	mov	r3, r0
 800a60a:	461a      	mov	r2, r3
 800a60c:	4b03      	ldr	r3, [pc, #12]	@ (800a61c <MX_FATFS_Init+0x20>)
 800a60e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800a610:	bf00      	nop
 800a612:	bd80      	pop	{r7, pc}
 800a614:	2008f800 	.word	0x2008f800
 800a618:	2004001c 	.word	0x2004001c
 800a61c:	2008f7fc 	.word	0x2008f7fc

0800a620 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800a620:	b480      	push	{r7}
 800a622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800a624:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800a626:	4618      	mov	r0, r3
 800a628:	46bd      	mov	sp, r7
 800a62a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62e:	4770      	bx	lr

0800a630 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800a630:	b580      	push	{r7, lr}
 800a632:	b082      	sub	sp, #8
 800a634:	af00      	add	r7, sp, #0
 800a636:	4603      	mov	r3, r0
 800a638:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    return USER_SPI_initialize(pdrv);
 800a63a:	79fb      	ldrb	r3, [r7, #7]
 800a63c:	4618      	mov	r0, r3
 800a63e:	f000 f9d7 	bl	800a9f0 <USER_SPI_initialize>
 800a642:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800a644:	4618      	mov	r0, r3
 800a646:	3708      	adds	r7, #8
 800a648:	46bd      	mov	sp, r7
 800a64a:	bd80      	pop	{r7, pc}

0800a64c <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800a64c:	b580      	push	{r7, lr}
 800a64e:	b082      	sub	sp, #8
 800a650:	af00      	add	r7, sp, #0
 800a652:	4603      	mov	r3, r0
 800a654:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 800a656:	79fb      	ldrb	r3, [r7, #7]
 800a658:	4618      	mov	r0, r3
 800a65a:	f000 fab3 	bl	800abc4 <USER_SPI_status>
 800a65e:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800a660:	4618      	mov	r0, r3
 800a662:	3708      	adds	r7, #8
 800a664:	46bd      	mov	sp, r7
 800a666:	bd80      	pop	{r7, pc}

0800a668 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800a668:	b580      	push	{r7, lr}
 800a66a:	b084      	sub	sp, #16
 800a66c:	af00      	add	r7, sp, #0
 800a66e:	60b9      	str	r1, [r7, #8]
 800a670:	607a      	str	r2, [r7, #4]
 800a672:	603b      	str	r3, [r7, #0]
 800a674:	4603      	mov	r3, r0
 800a676:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 800a678:	7bf8      	ldrb	r0, [r7, #15]
 800a67a:	683b      	ldr	r3, [r7, #0]
 800a67c:	687a      	ldr	r2, [r7, #4]
 800a67e:	68b9      	ldr	r1, [r7, #8]
 800a680:	f000 fab6 	bl	800abf0 <USER_SPI_read>
 800a684:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800a686:	4618      	mov	r0, r3
 800a688:	3710      	adds	r7, #16
 800a68a:	46bd      	mov	sp, r7
 800a68c:	bd80      	pop	{r7, pc}

0800a68e <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800a68e:	b580      	push	{r7, lr}
 800a690:	b084      	sub	sp, #16
 800a692:	af00      	add	r7, sp, #0
 800a694:	60b9      	str	r1, [r7, #8]
 800a696:	607a      	str	r2, [r7, #4]
 800a698:	603b      	str	r3, [r7, #0]
 800a69a:	4603      	mov	r3, r0
 800a69c:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 800a69e:	7bf8      	ldrb	r0, [r7, #15]
 800a6a0:	683b      	ldr	r3, [r7, #0]
 800a6a2:	687a      	ldr	r2, [r7, #4]
 800a6a4:	68b9      	ldr	r1, [r7, #8]
 800a6a6:	f000 fb09 	bl	800acbc <USER_SPI_write>
 800a6aa:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	3710      	adds	r7, #16
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	bd80      	pop	{r7, pc}

0800a6b4 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800a6b4:	b580      	push	{r7, lr}
 800a6b6:	b082      	sub	sp, #8
 800a6b8:	af00      	add	r7, sp, #0
 800a6ba:	4603      	mov	r3, r0
 800a6bc:	603a      	str	r2, [r7, #0]
 800a6be:	71fb      	strb	r3, [r7, #7]
 800a6c0:	460b      	mov	r3, r1
 800a6c2:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 800a6c4:	79b9      	ldrb	r1, [r7, #6]
 800a6c6:	79fb      	ldrb	r3, [r7, #7]
 800a6c8:	683a      	ldr	r2, [r7, #0]
 800a6ca:	4618      	mov	r0, r3
 800a6cc:	f000 fb72 	bl	800adb4 <USER_SPI_ioctl>
 800a6d0:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	3708      	adds	r7, #8
 800a6d6:	46bd      	mov	sp, r7
 800a6d8:	bd80      	pop	{r7, pc}
	...

0800a6dc <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800a6dc:	b580      	push	{r7, lr}
 800a6de:	b082      	sub	sp, #8
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 800a6e4:	f7f8 ff04 	bl	80034f0 <HAL_GetTick>
 800a6e8:	4603      	mov	r3, r0
 800a6ea:	4a04      	ldr	r2, [pc, #16]	@ (800a6fc <SPI_Timer_On+0x20>)
 800a6ec:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800a6ee:	4a04      	ldr	r2, [pc, #16]	@ (800a700 <SPI_Timer_On+0x24>)
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	6013      	str	r3, [r2, #0]
}
 800a6f4:	bf00      	nop
 800a6f6:	3708      	adds	r7, #8
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	bd80      	pop	{r7, pc}
 800a6fc:	2008f808 	.word	0x2008f808
 800a700:	2008f80c 	.word	0x2008f80c

0800a704 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 800a704:	b580      	push	{r7, lr}
 800a706:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800a708:	f7f8 fef2 	bl	80034f0 <HAL_GetTick>
 800a70c:	4602      	mov	r2, r0
 800a70e:	4b06      	ldr	r3, [pc, #24]	@ (800a728 <SPI_Timer_Status+0x24>)
 800a710:	681b      	ldr	r3, [r3, #0]
 800a712:	1ad2      	subs	r2, r2, r3
 800a714:	4b05      	ldr	r3, [pc, #20]	@ (800a72c <SPI_Timer_Status+0x28>)
 800a716:	681b      	ldr	r3, [r3, #0]
 800a718:	429a      	cmp	r2, r3
 800a71a:	bf34      	ite	cc
 800a71c:	2301      	movcc	r3, #1
 800a71e:	2300      	movcs	r3, #0
 800a720:	b2db      	uxtb	r3, r3
}
 800a722:	4618      	mov	r0, r3
 800a724:	bd80      	pop	{r7, pc}
 800a726:	bf00      	nop
 800a728:	2008f808 	.word	0x2008f808
 800a72c:	2008f80c 	.word	0x2008f80c

0800a730 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 800a730:	b580      	push	{r7, lr}
 800a732:	b086      	sub	sp, #24
 800a734:	af02      	add	r7, sp, #8
 800a736:	4603      	mov	r3, r0
 800a738:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800a73a:	f107 020f 	add.w	r2, r7, #15
 800a73e:	1df9      	adds	r1, r7, #7
 800a740:	2332      	movs	r3, #50	@ 0x32
 800a742:	9300      	str	r3, [sp, #0]
 800a744:	2301      	movs	r3, #1
 800a746:	4804      	ldr	r0, [pc, #16]	@ (800a758 <xchg_spi+0x28>)
 800a748:	f7fd fae5 	bl	8007d16 <HAL_SPI_TransmitReceive>
    return rxDat;
 800a74c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a74e:	4618      	mov	r0, r3
 800a750:	3710      	adds	r7, #16
 800a752:	46bd      	mov	sp, r7
 800a754:	bd80      	pop	{r7, pc}
 800a756:	bf00      	nop
 800a758:	200402e4 	.word	0x200402e4

0800a75c <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 800a75c:	b590      	push	{r4, r7, lr}
 800a75e:	b085      	sub	sp, #20
 800a760:	af00      	add	r7, sp, #0
 800a762:	6078      	str	r0, [r7, #4]
 800a764:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800a766:	2300      	movs	r3, #0
 800a768:	60fb      	str	r3, [r7, #12]
 800a76a:	e00a      	b.n	800a782 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800a76c:	687a      	ldr	r2, [r7, #4]
 800a76e:	68fb      	ldr	r3, [r7, #12]
 800a770:	18d4      	adds	r4, r2, r3
 800a772:	20ff      	movs	r0, #255	@ 0xff
 800a774:	f7ff ffdc 	bl	800a730 <xchg_spi>
 800a778:	4603      	mov	r3, r0
 800a77a:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	3301      	adds	r3, #1
 800a780:	60fb      	str	r3, [r7, #12]
 800a782:	68fa      	ldr	r2, [r7, #12]
 800a784:	683b      	ldr	r3, [r7, #0]
 800a786:	429a      	cmp	r2, r3
 800a788:	d3f0      	bcc.n	800a76c <rcvr_spi_multi+0x10>
	}
}
 800a78a:	bf00      	nop
 800a78c:	bf00      	nop
 800a78e:	3714      	adds	r7, #20
 800a790:	46bd      	mov	sp, r7
 800a792:	bd90      	pop	{r4, r7, pc}

0800a794 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 800a794:	b580      	push	{r7, lr}
 800a796:	b082      	sub	sp, #8
 800a798:	af00      	add	r7, sp, #0
 800a79a:	6078      	str	r0, [r7, #4]
 800a79c:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 800a79e:	683b      	ldr	r3, [r7, #0]
 800a7a0:	b29a      	uxth	r2, r3
 800a7a2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800a7a6:	6879      	ldr	r1, [r7, #4]
 800a7a8:	4803      	ldr	r0, [pc, #12]	@ (800a7b8 <xmit_spi_multi+0x24>)
 800a7aa:	f7fd f93e 	bl	8007a2a <HAL_SPI_Transmit>
}
 800a7ae:	bf00      	nop
 800a7b0:	3708      	adds	r7, #8
 800a7b2:	46bd      	mov	sp, r7
 800a7b4:	bd80      	pop	{r7, pc}
 800a7b6:	bf00      	nop
 800a7b8:	200402e4 	.word	0x200402e4

0800a7bc <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800a7bc:	b580      	push	{r7, lr}
 800a7be:	b086      	sub	sp, #24
 800a7c0:	af00      	add	r7, sp, #0
 800a7c2:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 800a7c4:	f7f8 fe94 	bl	80034f0 <HAL_GetTick>
 800a7c8:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800a7ce:	20ff      	movs	r0, #255	@ 0xff
 800a7d0:	f7ff ffae 	bl	800a730 <xchg_spi>
 800a7d4:	4603      	mov	r3, r0
 800a7d6:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800a7d8:	7bfb      	ldrb	r3, [r7, #15]
 800a7da:	2bff      	cmp	r3, #255	@ 0xff
 800a7dc:	d007      	beq.n	800a7ee <wait_ready+0x32>
 800a7de:	f7f8 fe87 	bl	80034f0 <HAL_GetTick>
 800a7e2:	4602      	mov	r2, r0
 800a7e4:	697b      	ldr	r3, [r7, #20]
 800a7e6:	1ad3      	subs	r3, r2, r3
 800a7e8:	693a      	ldr	r2, [r7, #16]
 800a7ea:	429a      	cmp	r2, r3
 800a7ec:	d8ef      	bhi.n	800a7ce <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800a7ee:	7bfb      	ldrb	r3, [r7, #15]
 800a7f0:	2bff      	cmp	r3, #255	@ 0xff
 800a7f2:	bf0c      	ite	eq
 800a7f4:	2301      	moveq	r3, #1
 800a7f6:	2300      	movne	r3, #0
 800a7f8:	b2db      	uxtb	r3, r3
}
 800a7fa:	4618      	mov	r0, r3
 800a7fc:	3718      	adds	r7, #24
 800a7fe:	46bd      	mov	sp, r7
 800a800:	bd80      	pop	{r7, pc}
	...

0800a804 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 800a804:	b580      	push	{r7, lr}
 800a806:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800a808:	2201      	movs	r2, #1
 800a80a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800a80e:	4804      	ldr	r0, [pc, #16]	@ (800a820 <despiselect+0x1c>)
 800a810:	f7fb fb74 	bl	8005efc <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 800a814:	20ff      	movs	r0, #255	@ 0xff
 800a816:	f7ff ff8b 	bl	800a730 <xchg_spi>

}
 800a81a:	bf00      	nop
 800a81c:	bd80      	pop	{r7, pc}
 800a81e:	bf00      	nop
 800a820:	48000400 	.word	0x48000400

0800a824 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 800a824:	b580      	push	{r7, lr}
 800a826:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 800a828:	2200      	movs	r2, #0
 800a82a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800a82e:	480a      	ldr	r0, [pc, #40]	@ (800a858 <spiselect+0x34>)
 800a830:	f7fb fb64 	bl	8005efc <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 800a834:	20ff      	movs	r0, #255	@ 0xff
 800a836:	f7ff ff7b 	bl	800a730 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 800a83a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800a83e:	f7ff ffbd 	bl	800a7bc <wait_ready>
 800a842:	4603      	mov	r3, r0
 800a844:	2b00      	cmp	r3, #0
 800a846:	d001      	beq.n	800a84c <spiselect+0x28>
 800a848:	2301      	movs	r3, #1
 800a84a:	e002      	b.n	800a852 <spiselect+0x2e>

	despiselect();
 800a84c:	f7ff ffda 	bl	800a804 <despiselect>
	return 0;	/* Timeout */
 800a850:	2300      	movs	r3, #0
}
 800a852:	4618      	mov	r0, r3
 800a854:	bd80      	pop	{r7, pc}
 800a856:	bf00      	nop
 800a858:	48000400 	.word	0x48000400

0800a85c <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 800a85c:	b580      	push	{r7, lr}
 800a85e:	b084      	sub	sp, #16
 800a860:	af00      	add	r7, sp, #0
 800a862:	6078      	str	r0, [r7, #4]
 800a864:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800a866:	20c8      	movs	r0, #200	@ 0xc8
 800a868:	f7ff ff38 	bl	800a6dc <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 800a86c:	20ff      	movs	r0, #255	@ 0xff
 800a86e:	f7ff ff5f 	bl	800a730 <xchg_spi>
 800a872:	4603      	mov	r3, r0
 800a874:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800a876:	7bfb      	ldrb	r3, [r7, #15]
 800a878:	2bff      	cmp	r3, #255	@ 0xff
 800a87a:	d104      	bne.n	800a886 <rcvr_datablock+0x2a>
 800a87c:	f7ff ff42 	bl	800a704 <SPI_Timer_Status>
 800a880:	4603      	mov	r3, r0
 800a882:	2b00      	cmp	r3, #0
 800a884:	d1f2      	bne.n	800a86c <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800a886:	7bfb      	ldrb	r3, [r7, #15]
 800a888:	2bfe      	cmp	r3, #254	@ 0xfe
 800a88a:	d001      	beq.n	800a890 <rcvr_datablock+0x34>
 800a88c:	2300      	movs	r3, #0
 800a88e:	e00a      	b.n	800a8a6 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 800a890:	6839      	ldr	r1, [r7, #0]
 800a892:	6878      	ldr	r0, [r7, #4]
 800a894:	f7ff ff62 	bl	800a75c <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800a898:	20ff      	movs	r0, #255	@ 0xff
 800a89a:	f7ff ff49 	bl	800a730 <xchg_spi>
 800a89e:	20ff      	movs	r0, #255	@ 0xff
 800a8a0:	f7ff ff46 	bl	800a730 <xchg_spi>

	return 1;						/* Function succeeded */
 800a8a4:	2301      	movs	r3, #1
}
 800a8a6:	4618      	mov	r0, r3
 800a8a8:	3710      	adds	r7, #16
 800a8aa:	46bd      	mov	sp, r7
 800a8ac:	bd80      	pop	{r7, pc}

0800a8ae <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800a8ae:	b580      	push	{r7, lr}
 800a8b0:	b084      	sub	sp, #16
 800a8b2:	af00      	add	r7, sp, #0
 800a8b4:	6078      	str	r0, [r7, #4]
 800a8b6:	460b      	mov	r3, r1
 800a8b8:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800a8ba:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800a8be:	f7ff ff7d 	bl	800a7bc <wait_ready>
 800a8c2:	4603      	mov	r3, r0
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	d101      	bne.n	800a8cc <xmit_datablock+0x1e>
 800a8c8:	2300      	movs	r3, #0
 800a8ca:	e01e      	b.n	800a90a <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 800a8cc:	78fb      	ldrb	r3, [r7, #3]
 800a8ce:	4618      	mov	r0, r3
 800a8d0:	f7ff ff2e 	bl	800a730 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 800a8d4:	78fb      	ldrb	r3, [r7, #3]
 800a8d6:	2bfd      	cmp	r3, #253	@ 0xfd
 800a8d8:	d016      	beq.n	800a908 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800a8da:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800a8de:	6878      	ldr	r0, [r7, #4]
 800a8e0:	f7ff ff58 	bl	800a794 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 800a8e4:	20ff      	movs	r0, #255	@ 0xff
 800a8e6:	f7ff ff23 	bl	800a730 <xchg_spi>
 800a8ea:	20ff      	movs	r0, #255	@ 0xff
 800a8ec:	f7ff ff20 	bl	800a730 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800a8f0:	20ff      	movs	r0, #255	@ 0xff
 800a8f2:	f7ff ff1d 	bl	800a730 <xchg_spi>
 800a8f6:	4603      	mov	r3, r0
 800a8f8:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800a8fa:	7bfb      	ldrb	r3, [r7, #15]
 800a8fc:	f003 031f 	and.w	r3, r3, #31
 800a900:	2b05      	cmp	r3, #5
 800a902:	d001      	beq.n	800a908 <xmit_datablock+0x5a>
 800a904:	2300      	movs	r3, #0
 800a906:	e000      	b.n	800a90a <xmit_datablock+0x5c>
	}
	return 1;
 800a908:	2301      	movs	r3, #1
}
 800a90a:	4618      	mov	r0, r3
 800a90c:	3710      	adds	r7, #16
 800a90e:	46bd      	mov	sp, r7
 800a910:	bd80      	pop	{r7, pc}

0800a912 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800a912:	b580      	push	{r7, lr}
 800a914:	b084      	sub	sp, #16
 800a916:	af00      	add	r7, sp, #0
 800a918:	4603      	mov	r3, r0
 800a91a:	6039      	str	r1, [r7, #0]
 800a91c:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800a91e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800a922:	2b00      	cmp	r3, #0
 800a924:	da0e      	bge.n	800a944 <send_cmd+0x32>
		cmd &= 0x7F;
 800a926:	79fb      	ldrb	r3, [r7, #7]
 800a928:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a92c:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800a92e:	2100      	movs	r1, #0
 800a930:	2037      	movs	r0, #55	@ 0x37
 800a932:	f7ff ffee 	bl	800a912 <send_cmd>
 800a936:	4603      	mov	r3, r0
 800a938:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800a93a:	7bbb      	ldrb	r3, [r7, #14]
 800a93c:	2b01      	cmp	r3, #1
 800a93e:	d901      	bls.n	800a944 <send_cmd+0x32>
 800a940:	7bbb      	ldrb	r3, [r7, #14]
 800a942:	e051      	b.n	800a9e8 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 800a944:	79fb      	ldrb	r3, [r7, #7]
 800a946:	2b0c      	cmp	r3, #12
 800a948:	d008      	beq.n	800a95c <send_cmd+0x4a>
		despiselect();
 800a94a:	f7ff ff5b 	bl	800a804 <despiselect>
		if (!spiselect()) return 0xFF;
 800a94e:	f7ff ff69 	bl	800a824 <spiselect>
 800a952:	4603      	mov	r3, r0
 800a954:	2b00      	cmp	r3, #0
 800a956:	d101      	bne.n	800a95c <send_cmd+0x4a>
 800a958:	23ff      	movs	r3, #255	@ 0xff
 800a95a:	e045      	b.n	800a9e8 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 800a95c:	79fb      	ldrb	r3, [r7, #7]
 800a95e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a962:	b2db      	uxtb	r3, r3
 800a964:	4618      	mov	r0, r3
 800a966:	f7ff fee3 	bl	800a730 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800a96a:	683b      	ldr	r3, [r7, #0]
 800a96c:	0e1b      	lsrs	r3, r3, #24
 800a96e:	b2db      	uxtb	r3, r3
 800a970:	4618      	mov	r0, r3
 800a972:	f7ff fedd 	bl	800a730 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800a976:	683b      	ldr	r3, [r7, #0]
 800a978:	0c1b      	lsrs	r3, r3, #16
 800a97a:	b2db      	uxtb	r3, r3
 800a97c:	4618      	mov	r0, r3
 800a97e:	f7ff fed7 	bl	800a730 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800a982:	683b      	ldr	r3, [r7, #0]
 800a984:	0a1b      	lsrs	r3, r3, #8
 800a986:	b2db      	uxtb	r3, r3
 800a988:	4618      	mov	r0, r3
 800a98a:	f7ff fed1 	bl	800a730 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800a98e:	683b      	ldr	r3, [r7, #0]
 800a990:	b2db      	uxtb	r3, r3
 800a992:	4618      	mov	r0, r3
 800a994:	f7ff fecc 	bl	800a730 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800a998:	2301      	movs	r3, #1
 800a99a:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800a99c:	79fb      	ldrb	r3, [r7, #7]
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d101      	bne.n	800a9a6 <send_cmd+0x94>
 800a9a2:	2395      	movs	r3, #149	@ 0x95
 800a9a4:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800a9a6:	79fb      	ldrb	r3, [r7, #7]
 800a9a8:	2b08      	cmp	r3, #8
 800a9aa:	d101      	bne.n	800a9b0 <send_cmd+0x9e>
 800a9ac:	2387      	movs	r3, #135	@ 0x87
 800a9ae:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800a9b0:	7bfb      	ldrb	r3, [r7, #15]
 800a9b2:	4618      	mov	r0, r3
 800a9b4:	f7ff febc 	bl	800a730 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800a9b8:	79fb      	ldrb	r3, [r7, #7]
 800a9ba:	2b0c      	cmp	r3, #12
 800a9bc:	d102      	bne.n	800a9c4 <send_cmd+0xb2>
 800a9be:	20ff      	movs	r0, #255	@ 0xff
 800a9c0:	f7ff feb6 	bl	800a730 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 800a9c4:	230a      	movs	r3, #10
 800a9c6:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800a9c8:	20ff      	movs	r0, #255	@ 0xff
 800a9ca:	f7ff feb1 	bl	800a730 <xchg_spi>
 800a9ce:	4603      	mov	r3, r0
 800a9d0:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800a9d2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a9d6:	2b00      	cmp	r3, #0
 800a9d8:	da05      	bge.n	800a9e6 <send_cmd+0xd4>
 800a9da:	7bfb      	ldrb	r3, [r7, #15]
 800a9dc:	3b01      	subs	r3, #1
 800a9de:	73fb      	strb	r3, [r7, #15]
 800a9e0:	7bfb      	ldrb	r3, [r7, #15]
 800a9e2:	2b00      	cmp	r3, #0
 800a9e4:	d1f0      	bne.n	800a9c8 <send_cmd+0xb6>

	return res;							/* Return received response */
 800a9e6:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9e8:	4618      	mov	r0, r3
 800a9ea:	3710      	adds	r7, #16
 800a9ec:	46bd      	mov	sp, r7
 800a9ee:	bd80      	pop	{r7, pc}

0800a9f0 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800a9f0:	b590      	push	{r4, r7, lr}
 800a9f2:	b085      	sub	sp, #20
 800a9f4:	af00      	add	r7, sp, #0
 800a9f6:	4603      	mov	r3, r0
 800a9f8:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800a9fa:	79fb      	ldrb	r3, [r7, #7]
 800a9fc:	2b00      	cmp	r3, #0
 800a9fe:	d001      	beq.n	800aa04 <USER_SPI_initialize+0x14>
 800aa00:	2301      	movs	r3, #1
 800aa02:	e0d4      	b.n	800abae <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 800aa04:	4b6c      	ldr	r3, [pc, #432]	@ (800abb8 <USER_SPI_initialize+0x1c8>)
 800aa06:	781b      	ldrb	r3, [r3, #0]
 800aa08:	b2db      	uxtb	r3, r3
 800aa0a:	f003 0302 	and.w	r3, r3, #2
 800aa0e:	2b00      	cmp	r3, #0
 800aa10:	d003      	beq.n	800aa1a <USER_SPI_initialize+0x2a>
 800aa12:	4b69      	ldr	r3, [pc, #420]	@ (800abb8 <USER_SPI_initialize+0x1c8>)
 800aa14:	781b      	ldrb	r3, [r3, #0]
 800aa16:	b2db      	uxtb	r3, r3
 800aa18:	e0c9      	b.n	800abae <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 800aa1a:	4b68      	ldr	r3, [pc, #416]	@ (800abbc <USER_SPI_initialize+0x1cc>)
 800aa1c:	681b      	ldr	r3, [r3, #0]
 800aa1e:	681a      	ldr	r2, [r3, #0]
 800aa20:	4b66      	ldr	r3, [pc, #408]	@ (800abbc <USER_SPI_initialize+0x1cc>)
 800aa22:	681b      	ldr	r3, [r3, #0]
 800aa24:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 800aa28:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800aa2a:	230a      	movs	r3, #10
 800aa2c:	73fb      	strb	r3, [r7, #15]
 800aa2e:	e005      	b.n	800aa3c <USER_SPI_initialize+0x4c>
 800aa30:	20ff      	movs	r0, #255	@ 0xff
 800aa32:	f7ff fe7d 	bl	800a730 <xchg_spi>
 800aa36:	7bfb      	ldrb	r3, [r7, #15]
 800aa38:	3b01      	subs	r3, #1
 800aa3a:	73fb      	strb	r3, [r7, #15]
 800aa3c:	7bfb      	ldrb	r3, [r7, #15]
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	d1f6      	bne.n	800aa30 <USER_SPI_initialize+0x40>

	ty = 0;
 800aa42:	2300      	movs	r3, #0
 800aa44:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800aa46:	2100      	movs	r1, #0
 800aa48:	2000      	movs	r0, #0
 800aa4a:	f7ff ff62 	bl	800a912 <send_cmd>
 800aa4e:	4603      	mov	r3, r0
 800aa50:	2b01      	cmp	r3, #1
 800aa52:	f040 808b 	bne.w	800ab6c <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800aa56:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800aa5a:	f7ff fe3f 	bl	800a6dc <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800aa5e:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800aa62:	2008      	movs	r0, #8
 800aa64:	f7ff ff55 	bl	800a912 <send_cmd>
 800aa68:	4603      	mov	r3, r0
 800aa6a:	2b01      	cmp	r3, #1
 800aa6c:	d151      	bne.n	800ab12 <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800aa6e:	2300      	movs	r3, #0
 800aa70:	73fb      	strb	r3, [r7, #15]
 800aa72:	e00d      	b.n	800aa90 <USER_SPI_initialize+0xa0>
 800aa74:	7bfc      	ldrb	r4, [r7, #15]
 800aa76:	20ff      	movs	r0, #255	@ 0xff
 800aa78:	f7ff fe5a 	bl	800a730 <xchg_spi>
 800aa7c:	4603      	mov	r3, r0
 800aa7e:	461a      	mov	r2, r3
 800aa80:	f104 0310 	add.w	r3, r4, #16
 800aa84:	443b      	add	r3, r7
 800aa86:	f803 2c08 	strb.w	r2, [r3, #-8]
 800aa8a:	7bfb      	ldrb	r3, [r7, #15]
 800aa8c:	3301      	adds	r3, #1
 800aa8e:	73fb      	strb	r3, [r7, #15]
 800aa90:	7bfb      	ldrb	r3, [r7, #15]
 800aa92:	2b03      	cmp	r3, #3
 800aa94:	d9ee      	bls.n	800aa74 <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800aa96:	7abb      	ldrb	r3, [r7, #10]
 800aa98:	2b01      	cmp	r3, #1
 800aa9a:	d167      	bne.n	800ab6c <USER_SPI_initialize+0x17c>
 800aa9c:	7afb      	ldrb	r3, [r7, #11]
 800aa9e:	2baa      	cmp	r3, #170	@ 0xaa
 800aaa0:	d164      	bne.n	800ab6c <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800aaa2:	bf00      	nop
 800aaa4:	f7ff fe2e 	bl	800a704 <SPI_Timer_Status>
 800aaa8:	4603      	mov	r3, r0
 800aaaa:	2b00      	cmp	r3, #0
 800aaac:	d007      	beq.n	800aabe <USER_SPI_initialize+0xce>
 800aaae:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800aab2:	20a9      	movs	r0, #169	@ 0xa9
 800aab4:	f7ff ff2d 	bl	800a912 <send_cmd>
 800aab8:	4603      	mov	r3, r0
 800aaba:	2b00      	cmp	r3, #0
 800aabc:	d1f2      	bne.n	800aaa4 <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800aabe:	f7ff fe21 	bl	800a704 <SPI_Timer_Status>
 800aac2:	4603      	mov	r3, r0
 800aac4:	2b00      	cmp	r3, #0
 800aac6:	d051      	beq.n	800ab6c <USER_SPI_initialize+0x17c>
 800aac8:	2100      	movs	r1, #0
 800aaca:	203a      	movs	r0, #58	@ 0x3a
 800aacc:	f7ff ff21 	bl	800a912 <send_cmd>
 800aad0:	4603      	mov	r3, r0
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d14a      	bne.n	800ab6c <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800aad6:	2300      	movs	r3, #0
 800aad8:	73fb      	strb	r3, [r7, #15]
 800aada:	e00d      	b.n	800aaf8 <USER_SPI_initialize+0x108>
 800aadc:	7bfc      	ldrb	r4, [r7, #15]
 800aade:	20ff      	movs	r0, #255	@ 0xff
 800aae0:	f7ff fe26 	bl	800a730 <xchg_spi>
 800aae4:	4603      	mov	r3, r0
 800aae6:	461a      	mov	r2, r3
 800aae8:	f104 0310 	add.w	r3, r4, #16
 800aaec:	443b      	add	r3, r7
 800aaee:	f803 2c08 	strb.w	r2, [r3, #-8]
 800aaf2:	7bfb      	ldrb	r3, [r7, #15]
 800aaf4:	3301      	adds	r3, #1
 800aaf6:	73fb      	strb	r3, [r7, #15]
 800aaf8:	7bfb      	ldrb	r3, [r7, #15]
 800aafa:	2b03      	cmp	r3, #3
 800aafc:	d9ee      	bls.n	800aadc <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800aafe:	7a3b      	ldrb	r3, [r7, #8]
 800ab00:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d001      	beq.n	800ab0c <USER_SPI_initialize+0x11c>
 800ab08:	230c      	movs	r3, #12
 800ab0a:	e000      	b.n	800ab0e <USER_SPI_initialize+0x11e>
 800ab0c:	2304      	movs	r3, #4
 800ab0e:	737b      	strb	r3, [r7, #13]
 800ab10:	e02c      	b.n	800ab6c <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800ab12:	2100      	movs	r1, #0
 800ab14:	20a9      	movs	r0, #169	@ 0xa9
 800ab16:	f7ff fefc 	bl	800a912 <send_cmd>
 800ab1a:	4603      	mov	r3, r0
 800ab1c:	2b01      	cmp	r3, #1
 800ab1e:	d804      	bhi.n	800ab2a <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 800ab20:	2302      	movs	r3, #2
 800ab22:	737b      	strb	r3, [r7, #13]
 800ab24:	23a9      	movs	r3, #169	@ 0xa9
 800ab26:	73bb      	strb	r3, [r7, #14]
 800ab28:	e003      	b.n	800ab32 <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800ab2a:	2301      	movs	r3, #1
 800ab2c:	737b      	strb	r3, [r7, #13]
 800ab2e:	2301      	movs	r3, #1
 800ab30:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800ab32:	bf00      	nop
 800ab34:	f7ff fde6 	bl	800a704 <SPI_Timer_Status>
 800ab38:	4603      	mov	r3, r0
 800ab3a:	2b00      	cmp	r3, #0
 800ab3c:	d007      	beq.n	800ab4e <USER_SPI_initialize+0x15e>
 800ab3e:	7bbb      	ldrb	r3, [r7, #14]
 800ab40:	2100      	movs	r1, #0
 800ab42:	4618      	mov	r0, r3
 800ab44:	f7ff fee5 	bl	800a912 <send_cmd>
 800ab48:	4603      	mov	r3, r0
 800ab4a:	2b00      	cmp	r3, #0
 800ab4c:	d1f2      	bne.n	800ab34 <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800ab4e:	f7ff fdd9 	bl	800a704 <SPI_Timer_Status>
 800ab52:	4603      	mov	r3, r0
 800ab54:	2b00      	cmp	r3, #0
 800ab56:	d007      	beq.n	800ab68 <USER_SPI_initialize+0x178>
 800ab58:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800ab5c:	2010      	movs	r0, #16
 800ab5e:	f7ff fed8 	bl	800a912 <send_cmd>
 800ab62:	4603      	mov	r3, r0
 800ab64:	2b00      	cmp	r3, #0
 800ab66:	d001      	beq.n	800ab6c <USER_SPI_initialize+0x17c>
				ty = 0;
 800ab68:	2300      	movs	r3, #0
 800ab6a:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 800ab6c:	4a14      	ldr	r2, [pc, #80]	@ (800abc0 <USER_SPI_initialize+0x1d0>)
 800ab6e:	7b7b      	ldrb	r3, [r7, #13]
 800ab70:	7013      	strb	r3, [r2, #0]
	despiselect();
 800ab72:	f7ff fe47 	bl	800a804 <despiselect>

	if (ty) {			/* OK */
 800ab76:	7b7b      	ldrb	r3, [r7, #13]
 800ab78:	2b00      	cmp	r3, #0
 800ab7a:	d012      	beq.n	800aba2 <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 800ab7c:	4b0f      	ldr	r3, [pc, #60]	@ (800abbc <USER_SPI_initialize+0x1cc>)
 800ab7e:	681b      	ldr	r3, [r3, #0]
 800ab80:	681b      	ldr	r3, [r3, #0]
 800ab82:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800ab86:	4b0d      	ldr	r3, [pc, #52]	@ (800abbc <USER_SPI_initialize+0x1cc>)
 800ab88:	681b      	ldr	r3, [r3, #0]
 800ab8a:	f042 0218 	orr.w	r2, r2, #24
 800ab8e:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 800ab90:	4b09      	ldr	r3, [pc, #36]	@ (800abb8 <USER_SPI_initialize+0x1c8>)
 800ab92:	781b      	ldrb	r3, [r3, #0]
 800ab94:	b2db      	uxtb	r3, r3
 800ab96:	f023 0301 	bic.w	r3, r3, #1
 800ab9a:	b2da      	uxtb	r2, r3
 800ab9c:	4b06      	ldr	r3, [pc, #24]	@ (800abb8 <USER_SPI_initialize+0x1c8>)
 800ab9e:	701a      	strb	r2, [r3, #0]
 800aba0:	e002      	b.n	800aba8 <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800aba2:	4b05      	ldr	r3, [pc, #20]	@ (800abb8 <USER_SPI_initialize+0x1c8>)
 800aba4:	2201      	movs	r2, #1
 800aba6:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800aba8:	4b03      	ldr	r3, [pc, #12]	@ (800abb8 <USER_SPI_initialize+0x1c8>)
 800abaa:	781b      	ldrb	r3, [r3, #0]
 800abac:	b2db      	uxtb	r3, r3
}
 800abae:	4618      	mov	r0, r3
 800abb0:	3714      	adds	r7, #20
 800abb2:	46bd      	mov	sp, r7
 800abb4:	bd90      	pop	{r4, r7, pc}
 800abb6:	bf00      	nop
 800abb8:	20040030 	.word	0x20040030
 800abbc:	200402e4 	.word	0x200402e4
 800abc0:	2008f804 	.word	0x2008f804

0800abc4 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 800abc4:	b480      	push	{r7}
 800abc6:	b083      	sub	sp, #12
 800abc8:	af00      	add	r7, sp, #0
 800abca:	4603      	mov	r3, r0
 800abcc:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800abce:	79fb      	ldrb	r3, [r7, #7]
 800abd0:	2b00      	cmp	r3, #0
 800abd2:	d001      	beq.n	800abd8 <USER_SPI_status+0x14>
 800abd4:	2301      	movs	r3, #1
 800abd6:	e002      	b.n	800abde <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 800abd8:	4b04      	ldr	r3, [pc, #16]	@ (800abec <USER_SPI_status+0x28>)
 800abda:	781b      	ldrb	r3, [r3, #0]
 800abdc:	b2db      	uxtb	r3, r3
}
 800abde:	4618      	mov	r0, r3
 800abe0:	370c      	adds	r7, #12
 800abe2:	46bd      	mov	sp, r7
 800abe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe8:	4770      	bx	lr
 800abea:	bf00      	nop
 800abec:	20040030 	.word	0x20040030

0800abf0 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 800abf0:	b580      	push	{r7, lr}
 800abf2:	b084      	sub	sp, #16
 800abf4:	af00      	add	r7, sp, #0
 800abf6:	60b9      	str	r1, [r7, #8]
 800abf8:	607a      	str	r2, [r7, #4]
 800abfa:	603b      	str	r3, [r7, #0]
 800abfc:	4603      	mov	r3, r0
 800abfe:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800ac00:	7bfb      	ldrb	r3, [r7, #15]
 800ac02:	2b00      	cmp	r3, #0
 800ac04:	d102      	bne.n	800ac0c <USER_SPI_read+0x1c>
 800ac06:	683b      	ldr	r3, [r7, #0]
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	d101      	bne.n	800ac10 <USER_SPI_read+0x20>
 800ac0c:	2304      	movs	r3, #4
 800ac0e:	e04d      	b.n	800acac <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800ac10:	4b28      	ldr	r3, [pc, #160]	@ (800acb4 <USER_SPI_read+0xc4>)
 800ac12:	781b      	ldrb	r3, [r3, #0]
 800ac14:	b2db      	uxtb	r3, r3
 800ac16:	f003 0301 	and.w	r3, r3, #1
 800ac1a:	2b00      	cmp	r3, #0
 800ac1c:	d001      	beq.n	800ac22 <USER_SPI_read+0x32>
 800ac1e:	2303      	movs	r3, #3
 800ac20:	e044      	b.n	800acac <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800ac22:	4b25      	ldr	r3, [pc, #148]	@ (800acb8 <USER_SPI_read+0xc8>)
 800ac24:	781b      	ldrb	r3, [r3, #0]
 800ac26:	f003 0308 	and.w	r3, r3, #8
 800ac2a:	2b00      	cmp	r3, #0
 800ac2c:	d102      	bne.n	800ac34 <USER_SPI_read+0x44>
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	025b      	lsls	r3, r3, #9
 800ac32:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800ac34:	683b      	ldr	r3, [r7, #0]
 800ac36:	2b01      	cmp	r3, #1
 800ac38:	d111      	bne.n	800ac5e <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800ac3a:	6879      	ldr	r1, [r7, #4]
 800ac3c:	2011      	movs	r0, #17
 800ac3e:	f7ff fe68 	bl	800a912 <send_cmd>
 800ac42:	4603      	mov	r3, r0
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d129      	bne.n	800ac9c <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 800ac48:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800ac4c:	68b8      	ldr	r0, [r7, #8]
 800ac4e:	f7ff fe05 	bl	800a85c <rcvr_datablock>
 800ac52:	4603      	mov	r3, r0
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	d021      	beq.n	800ac9c <USER_SPI_read+0xac>
			count = 0;
 800ac58:	2300      	movs	r3, #0
 800ac5a:	603b      	str	r3, [r7, #0]
 800ac5c:	e01e      	b.n	800ac9c <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800ac5e:	6879      	ldr	r1, [r7, #4]
 800ac60:	2012      	movs	r0, #18
 800ac62:	f7ff fe56 	bl	800a912 <send_cmd>
 800ac66:	4603      	mov	r3, r0
 800ac68:	2b00      	cmp	r3, #0
 800ac6a:	d117      	bne.n	800ac9c <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800ac6c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800ac70:	68b8      	ldr	r0, [r7, #8]
 800ac72:	f7ff fdf3 	bl	800a85c <rcvr_datablock>
 800ac76:	4603      	mov	r3, r0
 800ac78:	2b00      	cmp	r3, #0
 800ac7a:	d00a      	beq.n	800ac92 <USER_SPI_read+0xa2>
				buff += 512;
 800ac7c:	68bb      	ldr	r3, [r7, #8]
 800ac7e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800ac82:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800ac84:	683b      	ldr	r3, [r7, #0]
 800ac86:	3b01      	subs	r3, #1
 800ac88:	603b      	str	r3, [r7, #0]
 800ac8a:	683b      	ldr	r3, [r7, #0]
 800ac8c:	2b00      	cmp	r3, #0
 800ac8e:	d1ed      	bne.n	800ac6c <USER_SPI_read+0x7c>
 800ac90:	e000      	b.n	800ac94 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800ac92:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800ac94:	2100      	movs	r1, #0
 800ac96:	200c      	movs	r0, #12
 800ac98:	f7ff fe3b 	bl	800a912 <send_cmd>
		}
	}
	despiselect();
 800ac9c:	f7ff fdb2 	bl	800a804 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800aca0:	683b      	ldr	r3, [r7, #0]
 800aca2:	2b00      	cmp	r3, #0
 800aca4:	bf14      	ite	ne
 800aca6:	2301      	movne	r3, #1
 800aca8:	2300      	moveq	r3, #0
 800acaa:	b2db      	uxtb	r3, r3
}
 800acac:	4618      	mov	r0, r3
 800acae:	3710      	adds	r7, #16
 800acb0:	46bd      	mov	sp, r7
 800acb2:	bd80      	pop	{r7, pc}
 800acb4:	20040030 	.word	0x20040030
 800acb8:	2008f804 	.word	0x2008f804

0800acbc <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800acbc:	b580      	push	{r7, lr}
 800acbe:	b084      	sub	sp, #16
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	60b9      	str	r1, [r7, #8]
 800acc4:	607a      	str	r2, [r7, #4]
 800acc6:	603b      	str	r3, [r7, #0]
 800acc8:	4603      	mov	r3, r0
 800acca:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800accc:	7bfb      	ldrb	r3, [r7, #15]
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d102      	bne.n	800acd8 <USER_SPI_write+0x1c>
 800acd2:	683b      	ldr	r3, [r7, #0]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	d101      	bne.n	800acdc <USER_SPI_write+0x20>
 800acd8:	2304      	movs	r3, #4
 800acda:	e063      	b.n	800ada4 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800acdc:	4b33      	ldr	r3, [pc, #204]	@ (800adac <USER_SPI_write+0xf0>)
 800acde:	781b      	ldrb	r3, [r3, #0]
 800ace0:	b2db      	uxtb	r3, r3
 800ace2:	f003 0301 	and.w	r3, r3, #1
 800ace6:	2b00      	cmp	r3, #0
 800ace8:	d001      	beq.n	800acee <USER_SPI_write+0x32>
 800acea:	2303      	movs	r3, #3
 800acec:	e05a      	b.n	800ada4 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800acee:	4b2f      	ldr	r3, [pc, #188]	@ (800adac <USER_SPI_write+0xf0>)
 800acf0:	781b      	ldrb	r3, [r3, #0]
 800acf2:	b2db      	uxtb	r3, r3
 800acf4:	f003 0304 	and.w	r3, r3, #4
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d001      	beq.n	800ad00 <USER_SPI_write+0x44>
 800acfc:	2302      	movs	r3, #2
 800acfe:	e051      	b.n	800ada4 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 800ad00:	4b2b      	ldr	r3, [pc, #172]	@ (800adb0 <USER_SPI_write+0xf4>)
 800ad02:	781b      	ldrb	r3, [r3, #0]
 800ad04:	f003 0308 	and.w	r3, r3, #8
 800ad08:	2b00      	cmp	r3, #0
 800ad0a:	d102      	bne.n	800ad12 <USER_SPI_write+0x56>
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	025b      	lsls	r3, r3, #9
 800ad10:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800ad12:	683b      	ldr	r3, [r7, #0]
 800ad14:	2b01      	cmp	r3, #1
 800ad16:	d110      	bne.n	800ad3a <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 800ad18:	6879      	ldr	r1, [r7, #4]
 800ad1a:	2018      	movs	r0, #24
 800ad1c:	f7ff fdf9 	bl	800a912 <send_cmd>
 800ad20:	4603      	mov	r3, r0
 800ad22:	2b00      	cmp	r3, #0
 800ad24:	d136      	bne.n	800ad94 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800ad26:	21fe      	movs	r1, #254	@ 0xfe
 800ad28:	68b8      	ldr	r0, [r7, #8]
 800ad2a:	f7ff fdc0 	bl	800a8ae <xmit_datablock>
 800ad2e:	4603      	mov	r3, r0
 800ad30:	2b00      	cmp	r3, #0
 800ad32:	d02f      	beq.n	800ad94 <USER_SPI_write+0xd8>
			count = 0;
 800ad34:	2300      	movs	r3, #0
 800ad36:	603b      	str	r3, [r7, #0]
 800ad38:	e02c      	b.n	800ad94 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800ad3a:	4b1d      	ldr	r3, [pc, #116]	@ (800adb0 <USER_SPI_write+0xf4>)
 800ad3c:	781b      	ldrb	r3, [r3, #0]
 800ad3e:	f003 0306 	and.w	r3, r3, #6
 800ad42:	2b00      	cmp	r3, #0
 800ad44:	d003      	beq.n	800ad4e <USER_SPI_write+0x92>
 800ad46:	6839      	ldr	r1, [r7, #0]
 800ad48:	2097      	movs	r0, #151	@ 0x97
 800ad4a:	f7ff fde2 	bl	800a912 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800ad4e:	6879      	ldr	r1, [r7, #4]
 800ad50:	2019      	movs	r0, #25
 800ad52:	f7ff fdde 	bl	800a912 <send_cmd>
 800ad56:	4603      	mov	r3, r0
 800ad58:	2b00      	cmp	r3, #0
 800ad5a:	d11b      	bne.n	800ad94 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 800ad5c:	21fc      	movs	r1, #252	@ 0xfc
 800ad5e:	68b8      	ldr	r0, [r7, #8]
 800ad60:	f7ff fda5 	bl	800a8ae <xmit_datablock>
 800ad64:	4603      	mov	r3, r0
 800ad66:	2b00      	cmp	r3, #0
 800ad68:	d00a      	beq.n	800ad80 <USER_SPI_write+0xc4>
				buff += 512;
 800ad6a:	68bb      	ldr	r3, [r7, #8]
 800ad6c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800ad70:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800ad72:	683b      	ldr	r3, [r7, #0]
 800ad74:	3b01      	subs	r3, #1
 800ad76:	603b      	str	r3, [r7, #0]
 800ad78:	683b      	ldr	r3, [r7, #0]
 800ad7a:	2b00      	cmp	r3, #0
 800ad7c:	d1ee      	bne.n	800ad5c <USER_SPI_write+0xa0>
 800ad7e:	e000      	b.n	800ad82 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 800ad80:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800ad82:	21fd      	movs	r1, #253	@ 0xfd
 800ad84:	2000      	movs	r0, #0
 800ad86:	f7ff fd92 	bl	800a8ae <xmit_datablock>
 800ad8a:	4603      	mov	r3, r0
 800ad8c:	2b00      	cmp	r3, #0
 800ad8e:	d101      	bne.n	800ad94 <USER_SPI_write+0xd8>
 800ad90:	2301      	movs	r3, #1
 800ad92:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 800ad94:	f7ff fd36 	bl	800a804 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800ad98:	683b      	ldr	r3, [r7, #0]
 800ad9a:	2b00      	cmp	r3, #0
 800ad9c:	bf14      	ite	ne
 800ad9e:	2301      	movne	r3, #1
 800ada0:	2300      	moveq	r3, #0
 800ada2:	b2db      	uxtb	r3, r3
}
 800ada4:	4618      	mov	r0, r3
 800ada6:	3710      	adds	r7, #16
 800ada8:	46bd      	mov	sp, r7
 800adaa:	bd80      	pop	{r7, pc}
 800adac:	20040030 	.word	0x20040030
 800adb0:	2008f804 	.word	0x2008f804

0800adb4 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 800adb4:	b580      	push	{r7, lr}
 800adb6:	b08c      	sub	sp, #48	@ 0x30
 800adb8:	af00      	add	r7, sp, #0
 800adba:	4603      	mov	r3, r0
 800adbc:	603a      	str	r2, [r7, #0]
 800adbe:	71fb      	strb	r3, [r7, #7]
 800adc0:	460b      	mov	r3, r1
 800adc2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 800adc4:	79fb      	ldrb	r3, [r7, #7]
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d001      	beq.n	800adce <USER_SPI_ioctl+0x1a>
 800adca:	2304      	movs	r3, #4
 800adcc:	e15a      	b.n	800b084 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800adce:	4baf      	ldr	r3, [pc, #700]	@ (800b08c <USER_SPI_ioctl+0x2d8>)
 800add0:	781b      	ldrb	r3, [r3, #0]
 800add2:	b2db      	uxtb	r3, r3
 800add4:	f003 0301 	and.w	r3, r3, #1
 800add8:	2b00      	cmp	r3, #0
 800adda:	d001      	beq.n	800ade0 <USER_SPI_ioctl+0x2c>
 800addc:	2303      	movs	r3, #3
 800adde:	e151      	b.n	800b084 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 800ade0:	2301      	movs	r3, #1
 800ade2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 800ade6:	79bb      	ldrb	r3, [r7, #6]
 800ade8:	2b04      	cmp	r3, #4
 800adea:	f200 8136 	bhi.w	800b05a <USER_SPI_ioctl+0x2a6>
 800adee:	a201      	add	r2, pc, #4	@ (adr r2, 800adf4 <USER_SPI_ioctl+0x40>)
 800adf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800adf4:	0800ae09 	.word	0x0800ae09
 800adf8:	0800ae1d 	.word	0x0800ae1d
 800adfc:	0800b05b 	.word	0x0800b05b
 800ae00:	0800aec9 	.word	0x0800aec9
 800ae04:	0800afbf 	.word	0x0800afbf
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 800ae08:	f7ff fd0c 	bl	800a824 <spiselect>
 800ae0c:	4603      	mov	r3, r0
 800ae0e:	2b00      	cmp	r3, #0
 800ae10:	f000 8127 	beq.w	800b062 <USER_SPI_ioctl+0x2ae>
 800ae14:	2300      	movs	r3, #0
 800ae16:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800ae1a:	e122      	b.n	800b062 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800ae1c:	2100      	movs	r1, #0
 800ae1e:	2009      	movs	r0, #9
 800ae20:	f7ff fd77 	bl	800a912 <send_cmd>
 800ae24:	4603      	mov	r3, r0
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	f040 811d 	bne.w	800b066 <USER_SPI_ioctl+0x2b2>
 800ae2c:	f107 030c 	add.w	r3, r7, #12
 800ae30:	2110      	movs	r1, #16
 800ae32:	4618      	mov	r0, r3
 800ae34:	f7ff fd12 	bl	800a85c <rcvr_datablock>
 800ae38:	4603      	mov	r3, r0
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	f000 8113 	beq.w	800b066 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 800ae40:	7b3b      	ldrb	r3, [r7, #12]
 800ae42:	099b      	lsrs	r3, r3, #6
 800ae44:	b2db      	uxtb	r3, r3
 800ae46:	2b01      	cmp	r3, #1
 800ae48:	d111      	bne.n	800ae6e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800ae4a:	7d7b      	ldrb	r3, [r7, #21]
 800ae4c:	461a      	mov	r2, r3
 800ae4e:	7d3b      	ldrb	r3, [r7, #20]
 800ae50:	021b      	lsls	r3, r3, #8
 800ae52:	4413      	add	r3, r2
 800ae54:	461a      	mov	r2, r3
 800ae56:	7cfb      	ldrb	r3, [r7, #19]
 800ae58:	041b      	lsls	r3, r3, #16
 800ae5a:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 800ae5e:	4413      	add	r3, r2
 800ae60:	3301      	adds	r3, #1
 800ae62:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 800ae64:	69fb      	ldr	r3, [r7, #28]
 800ae66:	029a      	lsls	r2, r3, #10
 800ae68:	683b      	ldr	r3, [r7, #0]
 800ae6a:	601a      	str	r2, [r3, #0]
 800ae6c:	e028      	b.n	800aec0 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800ae6e:	7c7b      	ldrb	r3, [r7, #17]
 800ae70:	f003 030f 	and.w	r3, r3, #15
 800ae74:	b2da      	uxtb	r2, r3
 800ae76:	7dbb      	ldrb	r3, [r7, #22]
 800ae78:	09db      	lsrs	r3, r3, #7
 800ae7a:	b2db      	uxtb	r3, r3
 800ae7c:	4413      	add	r3, r2
 800ae7e:	b2da      	uxtb	r2, r3
 800ae80:	7d7b      	ldrb	r3, [r7, #21]
 800ae82:	005b      	lsls	r3, r3, #1
 800ae84:	b2db      	uxtb	r3, r3
 800ae86:	f003 0306 	and.w	r3, r3, #6
 800ae8a:	b2db      	uxtb	r3, r3
 800ae8c:	4413      	add	r3, r2
 800ae8e:	b2db      	uxtb	r3, r3
 800ae90:	3302      	adds	r3, #2
 800ae92:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800ae96:	7d3b      	ldrb	r3, [r7, #20]
 800ae98:	099b      	lsrs	r3, r3, #6
 800ae9a:	b2db      	uxtb	r3, r3
 800ae9c:	461a      	mov	r2, r3
 800ae9e:	7cfb      	ldrb	r3, [r7, #19]
 800aea0:	009b      	lsls	r3, r3, #2
 800aea2:	441a      	add	r2, r3
 800aea4:	7cbb      	ldrb	r3, [r7, #18]
 800aea6:	029b      	lsls	r3, r3, #10
 800aea8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800aeac:	4413      	add	r3, r2
 800aeae:	3301      	adds	r3, #1
 800aeb0:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800aeb2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800aeb6:	3b09      	subs	r3, #9
 800aeb8:	69fa      	ldr	r2, [r7, #28]
 800aeba:	409a      	lsls	r2, r3
 800aebc:	683b      	ldr	r3, [r7, #0]
 800aebe:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800aec0:	2300      	movs	r3, #0
 800aec2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800aec6:	e0ce      	b.n	800b066 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 800aec8:	4b71      	ldr	r3, [pc, #452]	@ (800b090 <USER_SPI_ioctl+0x2dc>)
 800aeca:	781b      	ldrb	r3, [r3, #0]
 800aecc:	f003 0304 	and.w	r3, r3, #4
 800aed0:	2b00      	cmp	r3, #0
 800aed2:	d031      	beq.n	800af38 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 800aed4:	2100      	movs	r1, #0
 800aed6:	208d      	movs	r0, #141	@ 0x8d
 800aed8:	f7ff fd1b 	bl	800a912 <send_cmd>
 800aedc:	4603      	mov	r3, r0
 800aede:	2b00      	cmp	r3, #0
 800aee0:	f040 80c3 	bne.w	800b06a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 800aee4:	20ff      	movs	r0, #255	@ 0xff
 800aee6:	f7ff fc23 	bl	800a730 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800aeea:	f107 030c 	add.w	r3, r7, #12
 800aeee:	2110      	movs	r1, #16
 800aef0:	4618      	mov	r0, r3
 800aef2:	f7ff fcb3 	bl	800a85c <rcvr_datablock>
 800aef6:	4603      	mov	r3, r0
 800aef8:	2b00      	cmp	r3, #0
 800aefa:	f000 80b6 	beq.w	800b06a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800aefe:	2330      	movs	r3, #48	@ 0x30
 800af00:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800af04:	e007      	b.n	800af16 <USER_SPI_ioctl+0x162>
 800af06:	20ff      	movs	r0, #255	@ 0xff
 800af08:	f7ff fc12 	bl	800a730 <xchg_spi>
 800af0c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800af10:	3b01      	subs	r3, #1
 800af12:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800af16:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800af1a:	2b00      	cmp	r3, #0
 800af1c:	d1f3      	bne.n	800af06 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800af1e:	7dbb      	ldrb	r3, [r7, #22]
 800af20:	091b      	lsrs	r3, r3, #4
 800af22:	b2db      	uxtb	r3, r3
 800af24:	461a      	mov	r2, r3
 800af26:	2310      	movs	r3, #16
 800af28:	fa03 f202 	lsl.w	r2, r3, r2
 800af2c:	683b      	ldr	r3, [r7, #0]
 800af2e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 800af30:	2300      	movs	r3, #0
 800af32:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800af36:	e098      	b.n	800b06a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 800af38:	2100      	movs	r1, #0
 800af3a:	2009      	movs	r0, #9
 800af3c:	f7ff fce9 	bl	800a912 <send_cmd>
 800af40:	4603      	mov	r3, r0
 800af42:	2b00      	cmp	r3, #0
 800af44:	f040 8091 	bne.w	800b06a <USER_SPI_ioctl+0x2b6>
 800af48:	f107 030c 	add.w	r3, r7, #12
 800af4c:	2110      	movs	r1, #16
 800af4e:	4618      	mov	r0, r3
 800af50:	f7ff fc84 	bl	800a85c <rcvr_datablock>
 800af54:	4603      	mov	r3, r0
 800af56:	2b00      	cmp	r3, #0
 800af58:	f000 8087 	beq.w	800b06a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 800af5c:	4b4c      	ldr	r3, [pc, #304]	@ (800b090 <USER_SPI_ioctl+0x2dc>)
 800af5e:	781b      	ldrb	r3, [r3, #0]
 800af60:	f003 0302 	and.w	r3, r3, #2
 800af64:	2b00      	cmp	r3, #0
 800af66:	d012      	beq.n	800af8e <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800af68:	7dbb      	ldrb	r3, [r7, #22]
 800af6a:	005b      	lsls	r3, r3, #1
 800af6c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 800af70:	7dfa      	ldrb	r2, [r7, #23]
 800af72:	09d2      	lsrs	r2, r2, #7
 800af74:	b2d2      	uxtb	r2, r2
 800af76:	4413      	add	r3, r2
 800af78:	1c5a      	adds	r2, r3, #1
 800af7a:	7e7b      	ldrb	r3, [r7, #25]
 800af7c:	099b      	lsrs	r3, r3, #6
 800af7e:	b2db      	uxtb	r3, r3
 800af80:	3b01      	subs	r3, #1
 800af82:	fa02 f303 	lsl.w	r3, r2, r3
 800af86:	461a      	mov	r2, r3
 800af88:	683b      	ldr	r3, [r7, #0]
 800af8a:	601a      	str	r2, [r3, #0]
 800af8c:	e013      	b.n	800afb6 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800af8e:	7dbb      	ldrb	r3, [r7, #22]
 800af90:	109b      	asrs	r3, r3, #2
 800af92:	b29b      	uxth	r3, r3
 800af94:	f003 031f 	and.w	r3, r3, #31
 800af98:	3301      	adds	r3, #1
 800af9a:	7dfa      	ldrb	r2, [r7, #23]
 800af9c:	00d2      	lsls	r2, r2, #3
 800af9e:	f002 0218 	and.w	r2, r2, #24
 800afa2:	7df9      	ldrb	r1, [r7, #23]
 800afa4:	0949      	lsrs	r1, r1, #5
 800afa6:	b2c9      	uxtb	r1, r1
 800afa8:	440a      	add	r2, r1
 800afaa:	3201      	adds	r2, #1
 800afac:	fb02 f303 	mul.w	r3, r2, r3
 800afb0:	461a      	mov	r2, r3
 800afb2:	683b      	ldr	r3, [r7, #0]
 800afb4:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800afb6:	2300      	movs	r3, #0
 800afb8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800afbc:	e055      	b.n	800b06a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800afbe:	4b34      	ldr	r3, [pc, #208]	@ (800b090 <USER_SPI_ioctl+0x2dc>)
 800afc0:	781b      	ldrb	r3, [r3, #0]
 800afc2:	f003 0306 	and.w	r3, r3, #6
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d051      	beq.n	800b06e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800afca:	f107 020c 	add.w	r2, r7, #12
 800afce:	79fb      	ldrb	r3, [r7, #7]
 800afd0:	210b      	movs	r1, #11
 800afd2:	4618      	mov	r0, r3
 800afd4:	f7ff feee 	bl	800adb4 <USER_SPI_ioctl>
 800afd8:	4603      	mov	r3, r0
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d149      	bne.n	800b072 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800afde:	7b3b      	ldrb	r3, [r7, #12]
 800afe0:	099b      	lsrs	r3, r3, #6
 800afe2:	b2db      	uxtb	r3, r3
 800afe4:	2b00      	cmp	r3, #0
 800afe6:	d104      	bne.n	800aff2 <USER_SPI_ioctl+0x23e>
 800afe8:	7dbb      	ldrb	r3, [r7, #22]
 800afea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800afee:	2b00      	cmp	r3, #0
 800aff0:	d041      	beq.n	800b076 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800aff2:	683b      	ldr	r3, [r7, #0]
 800aff4:	623b      	str	r3, [r7, #32]
 800aff6:	6a3b      	ldr	r3, [r7, #32]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	62bb      	str	r3, [r7, #40]	@ 0x28
 800affc:	6a3b      	ldr	r3, [r7, #32]
 800affe:	685b      	ldr	r3, [r3, #4]
 800b000:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 800b002:	4b23      	ldr	r3, [pc, #140]	@ (800b090 <USER_SPI_ioctl+0x2dc>)
 800b004:	781b      	ldrb	r3, [r3, #0]
 800b006:	f003 0308 	and.w	r3, r3, #8
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d105      	bne.n	800b01a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800b00e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b010:	025b      	lsls	r3, r3, #9
 800b012:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b014:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b016:	025b      	lsls	r3, r3, #9
 800b018:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800b01a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b01c:	2020      	movs	r0, #32
 800b01e:	f7ff fc78 	bl	800a912 <send_cmd>
 800b022:	4603      	mov	r3, r0
 800b024:	2b00      	cmp	r3, #0
 800b026:	d128      	bne.n	800b07a <USER_SPI_ioctl+0x2c6>
 800b028:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800b02a:	2021      	movs	r0, #33	@ 0x21
 800b02c:	f7ff fc71 	bl	800a912 <send_cmd>
 800b030:	4603      	mov	r3, r0
 800b032:	2b00      	cmp	r3, #0
 800b034:	d121      	bne.n	800b07a <USER_SPI_ioctl+0x2c6>
 800b036:	2100      	movs	r1, #0
 800b038:	2026      	movs	r0, #38	@ 0x26
 800b03a:	f7ff fc6a 	bl	800a912 <send_cmd>
 800b03e:	4603      	mov	r3, r0
 800b040:	2b00      	cmp	r3, #0
 800b042:	d11a      	bne.n	800b07a <USER_SPI_ioctl+0x2c6>
 800b044:	f247 5030 	movw	r0, #30000	@ 0x7530
 800b048:	f7ff fbb8 	bl	800a7bc <wait_ready>
 800b04c:	4603      	mov	r3, r0
 800b04e:	2b00      	cmp	r3, #0
 800b050:	d013      	beq.n	800b07a <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800b052:	2300      	movs	r3, #0
 800b054:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800b058:	e00f      	b.n	800b07a <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800b05a:	2304      	movs	r3, #4
 800b05c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800b060:	e00c      	b.n	800b07c <USER_SPI_ioctl+0x2c8>
		break;
 800b062:	bf00      	nop
 800b064:	e00a      	b.n	800b07c <USER_SPI_ioctl+0x2c8>
		break;
 800b066:	bf00      	nop
 800b068:	e008      	b.n	800b07c <USER_SPI_ioctl+0x2c8>
		break;
 800b06a:	bf00      	nop
 800b06c:	e006      	b.n	800b07c <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800b06e:	bf00      	nop
 800b070:	e004      	b.n	800b07c <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800b072:	bf00      	nop
 800b074:	e002      	b.n	800b07c <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800b076:	bf00      	nop
 800b078:	e000      	b.n	800b07c <USER_SPI_ioctl+0x2c8>
		break;
 800b07a:	bf00      	nop
	}

	despiselect();
 800b07c:	f7ff fbc2 	bl	800a804 <despiselect>

	return res;
 800b080:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800b084:	4618      	mov	r0, r3
 800b086:	3730      	adds	r7, #48	@ 0x30
 800b088:	46bd      	mov	sp, r7
 800b08a:	bd80      	pop	{r7, pc}
 800b08c:	20040030 	.word	0x20040030
 800b090:	2008f804 	.word	0x2008f804

0800b094 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800b094:	b580      	push	{r7, lr}
 800b096:	b084      	sub	sp, #16
 800b098:	af00      	add	r7, sp, #0
 800b09a:	4603      	mov	r3, r0
 800b09c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800b09e:	79fb      	ldrb	r3, [r7, #7]
 800b0a0:	4a08      	ldr	r2, [pc, #32]	@ (800b0c4 <disk_status+0x30>)
 800b0a2:	009b      	lsls	r3, r3, #2
 800b0a4:	4413      	add	r3, r2
 800b0a6:	685b      	ldr	r3, [r3, #4]
 800b0a8:	685b      	ldr	r3, [r3, #4]
 800b0aa:	79fa      	ldrb	r2, [r7, #7]
 800b0ac:	4905      	ldr	r1, [pc, #20]	@ (800b0c4 <disk_status+0x30>)
 800b0ae:	440a      	add	r2, r1
 800b0b0:	7a12      	ldrb	r2, [r2, #8]
 800b0b2:	4610      	mov	r0, r2
 800b0b4:	4798      	blx	r3
 800b0b6:	4603      	mov	r3, r0
 800b0b8:	73fb      	strb	r3, [r7, #15]
  return stat;
 800b0ba:	7bfb      	ldrb	r3, [r7, #15]
}
 800b0bc:	4618      	mov	r0, r3
 800b0be:	3710      	adds	r7, #16
 800b0c0:	46bd      	mov	sp, r7
 800b0c2:	bd80      	pop	{r7, pc}
 800b0c4:	2008f838 	.word	0x2008f838

0800b0c8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800b0c8:	b580      	push	{r7, lr}
 800b0ca:	b084      	sub	sp, #16
 800b0cc:	af00      	add	r7, sp, #0
 800b0ce:	4603      	mov	r3, r0
 800b0d0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800b0d2:	2300      	movs	r3, #0
 800b0d4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800b0d6:	79fb      	ldrb	r3, [r7, #7]
 800b0d8:	4a0d      	ldr	r2, [pc, #52]	@ (800b110 <disk_initialize+0x48>)
 800b0da:	5cd3      	ldrb	r3, [r2, r3]
 800b0dc:	2b00      	cmp	r3, #0
 800b0de:	d111      	bne.n	800b104 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800b0e0:	79fb      	ldrb	r3, [r7, #7]
 800b0e2:	4a0b      	ldr	r2, [pc, #44]	@ (800b110 <disk_initialize+0x48>)
 800b0e4:	2101      	movs	r1, #1
 800b0e6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800b0e8:	79fb      	ldrb	r3, [r7, #7]
 800b0ea:	4a09      	ldr	r2, [pc, #36]	@ (800b110 <disk_initialize+0x48>)
 800b0ec:	009b      	lsls	r3, r3, #2
 800b0ee:	4413      	add	r3, r2
 800b0f0:	685b      	ldr	r3, [r3, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	79fa      	ldrb	r2, [r7, #7]
 800b0f6:	4906      	ldr	r1, [pc, #24]	@ (800b110 <disk_initialize+0x48>)
 800b0f8:	440a      	add	r2, r1
 800b0fa:	7a12      	ldrb	r2, [r2, #8]
 800b0fc:	4610      	mov	r0, r2
 800b0fe:	4798      	blx	r3
 800b100:	4603      	mov	r3, r0
 800b102:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800b104:	7bfb      	ldrb	r3, [r7, #15]
}
 800b106:	4618      	mov	r0, r3
 800b108:	3710      	adds	r7, #16
 800b10a:	46bd      	mov	sp, r7
 800b10c:	bd80      	pop	{r7, pc}
 800b10e:	bf00      	nop
 800b110:	2008f838 	.word	0x2008f838

0800b114 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800b114:	b590      	push	{r4, r7, lr}
 800b116:	b087      	sub	sp, #28
 800b118:	af00      	add	r7, sp, #0
 800b11a:	60b9      	str	r1, [r7, #8]
 800b11c:	607a      	str	r2, [r7, #4]
 800b11e:	603b      	str	r3, [r7, #0]
 800b120:	4603      	mov	r3, r0
 800b122:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800b124:	7bfb      	ldrb	r3, [r7, #15]
 800b126:	4a0a      	ldr	r2, [pc, #40]	@ (800b150 <disk_read+0x3c>)
 800b128:	009b      	lsls	r3, r3, #2
 800b12a:	4413      	add	r3, r2
 800b12c:	685b      	ldr	r3, [r3, #4]
 800b12e:	689c      	ldr	r4, [r3, #8]
 800b130:	7bfb      	ldrb	r3, [r7, #15]
 800b132:	4a07      	ldr	r2, [pc, #28]	@ (800b150 <disk_read+0x3c>)
 800b134:	4413      	add	r3, r2
 800b136:	7a18      	ldrb	r0, [r3, #8]
 800b138:	683b      	ldr	r3, [r7, #0]
 800b13a:	687a      	ldr	r2, [r7, #4]
 800b13c:	68b9      	ldr	r1, [r7, #8]
 800b13e:	47a0      	blx	r4
 800b140:	4603      	mov	r3, r0
 800b142:	75fb      	strb	r3, [r7, #23]
  return res;
 800b144:	7dfb      	ldrb	r3, [r7, #23]
}
 800b146:	4618      	mov	r0, r3
 800b148:	371c      	adds	r7, #28
 800b14a:	46bd      	mov	sp, r7
 800b14c:	bd90      	pop	{r4, r7, pc}
 800b14e:	bf00      	nop
 800b150:	2008f838 	.word	0x2008f838

0800b154 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800b154:	b590      	push	{r4, r7, lr}
 800b156:	b087      	sub	sp, #28
 800b158:	af00      	add	r7, sp, #0
 800b15a:	60b9      	str	r1, [r7, #8]
 800b15c:	607a      	str	r2, [r7, #4]
 800b15e:	603b      	str	r3, [r7, #0]
 800b160:	4603      	mov	r3, r0
 800b162:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800b164:	7bfb      	ldrb	r3, [r7, #15]
 800b166:	4a0a      	ldr	r2, [pc, #40]	@ (800b190 <disk_write+0x3c>)
 800b168:	009b      	lsls	r3, r3, #2
 800b16a:	4413      	add	r3, r2
 800b16c:	685b      	ldr	r3, [r3, #4]
 800b16e:	68dc      	ldr	r4, [r3, #12]
 800b170:	7bfb      	ldrb	r3, [r7, #15]
 800b172:	4a07      	ldr	r2, [pc, #28]	@ (800b190 <disk_write+0x3c>)
 800b174:	4413      	add	r3, r2
 800b176:	7a18      	ldrb	r0, [r3, #8]
 800b178:	683b      	ldr	r3, [r7, #0]
 800b17a:	687a      	ldr	r2, [r7, #4]
 800b17c:	68b9      	ldr	r1, [r7, #8]
 800b17e:	47a0      	blx	r4
 800b180:	4603      	mov	r3, r0
 800b182:	75fb      	strb	r3, [r7, #23]
  return res;
 800b184:	7dfb      	ldrb	r3, [r7, #23]
}
 800b186:	4618      	mov	r0, r3
 800b188:	371c      	adds	r7, #28
 800b18a:	46bd      	mov	sp, r7
 800b18c:	bd90      	pop	{r4, r7, pc}
 800b18e:	bf00      	nop
 800b190:	2008f838 	.word	0x2008f838

0800b194 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800b194:	b580      	push	{r7, lr}
 800b196:	b084      	sub	sp, #16
 800b198:	af00      	add	r7, sp, #0
 800b19a:	4603      	mov	r3, r0
 800b19c:	603a      	str	r2, [r7, #0]
 800b19e:	71fb      	strb	r3, [r7, #7]
 800b1a0:	460b      	mov	r3, r1
 800b1a2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800b1a4:	79fb      	ldrb	r3, [r7, #7]
 800b1a6:	4a09      	ldr	r2, [pc, #36]	@ (800b1cc <disk_ioctl+0x38>)
 800b1a8:	009b      	lsls	r3, r3, #2
 800b1aa:	4413      	add	r3, r2
 800b1ac:	685b      	ldr	r3, [r3, #4]
 800b1ae:	691b      	ldr	r3, [r3, #16]
 800b1b0:	79fa      	ldrb	r2, [r7, #7]
 800b1b2:	4906      	ldr	r1, [pc, #24]	@ (800b1cc <disk_ioctl+0x38>)
 800b1b4:	440a      	add	r2, r1
 800b1b6:	7a10      	ldrb	r0, [r2, #8]
 800b1b8:	79b9      	ldrb	r1, [r7, #6]
 800b1ba:	683a      	ldr	r2, [r7, #0]
 800b1bc:	4798      	blx	r3
 800b1be:	4603      	mov	r3, r0
 800b1c0:	73fb      	strb	r3, [r7, #15]
  return res;
 800b1c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1c4:	4618      	mov	r0, r3
 800b1c6:	3710      	adds	r7, #16
 800b1c8:	46bd      	mov	sp, r7
 800b1ca:	bd80      	pop	{r7, pc}
 800b1cc:	2008f838 	.word	0x2008f838

0800b1d0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800b1d0:	b480      	push	{r7}
 800b1d2:	b085      	sub	sp, #20
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	3301      	adds	r3, #1
 800b1dc:	781b      	ldrb	r3, [r3, #0]
 800b1de:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800b1e0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b1e4:	021b      	lsls	r3, r3, #8
 800b1e6:	b21a      	sxth	r2, r3
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	781b      	ldrb	r3, [r3, #0]
 800b1ec:	b21b      	sxth	r3, r3
 800b1ee:	4313      	orrs	r3, r2
 800b1f0:	b21b      	sxth	r3, r3
 800b1f2:	81fb      	strh	r3, [r7, #14]
	return rv;
 800b1f4:	89fb      	ldrh	r3, [r7, #14]
}
 800b1f6:	4618      	mov	r0, r3
 800b1f8:	3714      	adds	r7, #20
 800b1fa:	46bd      	mov	sp, r7
 800b1fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b200:	4770      	bx	lr

0800b202 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800b202:	b480      	push	{r7}
 800b204:	b085      	sub	sp, #20
 800b206:	af00      	add	r7, sp, #0
 800b208:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	3303      	adds	r3, #3
 800b20e:	781b      	ldrb	r3, [r3, #0]
 800b210:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800b212:	68fb      	ldr	r3, [r7, #12]
 800b214:	021b      	lsls	r3, r3, #8
 800b216:	687a      	ldr	r2, [r7, #4]
 800b218:	3202      	adds	r2, #2
 800b21a:	7812      	ldrb	r2, [r2, #0]
 800b21c:	4313      	orrs	r3, r2
 800b21e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800b220:	68fb      	ldr	r3, [r7, #12]
 800b222:	021b      	lsls	r3, r3, #8
 800b224:	687a      	ldr	r2, [r7, #4]
 800b226:	3201      	adds	r2, #1
 800b228:	7812      	ldrb	r2, [r2, #0]
 800b22a:	4313      	orrs	r3, r2
 800b22c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800b22e:	68fb      	ldr	r3, [r7, #12]
 800b230:	021b      	lsls	r3, r3, #8
 800b232:	687a      	ldr	r2, [r7, #4]
 800b234:	7812      	ldrb	r2, [r2, #0]
 800b236:	4313      	orrs	r3, r2
 800b238:	60fb      	str	r3, [r7, #12]
	return rv;
 800b23a:	68fb      	ldr	r3, [r7, #12]
}
 800b23c:	4618      	mov	r0, r3
 800b23e:	3714      	adds	r7, #20
 800b240:	46bd      	mov	sp, r7
 800b242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b246:	4770      	bx	lr

0800b248 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800b248:	b480      	push	{r7}
 800b24a:	b083      	sub	sp, #12
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	6078      	str	r0, [r7, #4]
 800b250:	460b      	mov	r3, r1
 800b252:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	1c5a      	adds	r2, r3, #1
 800b258:	607a      	str	r2, [r7, #4]
 800b25a:	887a      	ldrh	r2, [r7, #2]
 800b25c:	b2d2      	uxtb	r2, r2
 800b25e:	701a      	strb	r2, [r3, #0]
 800b260:	887b      	ldrh	r3, [r7, #2]
 800b262:	0a1b      	lsrs	r3, r3, #8
 800b264:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	1c5a      	adds	r2, r3, #1
 800b26a:	607a      	str	r2, [r7, #4]
 800b26c:	887a      	ldrh	r2, [r7, #2]
 800b26e:	b2d2      	uxtb	r2, r2
 800b270:	701a      	strb	r2, [r3, #0]
}
 800b272:	bf00      	nop
 800b274:	370c      	adds	r7, #12
 800b276:	46bd      	mov	sp, r7
 800b278:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b27c:	4770      	bx	lr

0800b27e <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800b27e:	b480      	push	{r7}
 800b280:	b083      	sub	sp, #12
 800b282:	af00      	add	r7, sp, #0
 800b284:	6078      	str	r0, [r7, #4]
 800b286:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	1c5a      	adds	r2, r3, #1
 800b28c:	607a      	str	r2, [r7, #4]
 800b28e:	683a      	ldr	r2, [r7, #0]
 800b290:	b2d2      	uxtb	r2, r2
 800b292:	701a      	strb	r2, [r3, #0]
 800b294:	683b      	ldr	r3, [r7, #0]
 800b296:	0a1b      	lsrs	r3, r3, #8
 800b298:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	1c5a      	adds	r2, r3, #1
 800b29e:	607a      	str	r2, [r7, #4]
 800b2a0:	683a      	ldr	r2, [r7, #0]
 800b2a2:	b2d2      	uxtb	r2, r2
 800b2a4:	701a      	strb	r2, [r3, #0]
 800b2a6:	683b      	ldr	r3, [r7, #0]
 800b2a8:	0a1b      	lsrs	r3, r3, #8
 800b2aa:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	1c5a      	adds	r2, r3, #1
 800b2b0:	607a      	str	r2, [r7, #4]
 800b2b2:	683a      	ldr	r2, [r7, #0]
 800b2b4:	b2d2      	uxtb	r2, r2
 800b2b6:	701a      	strb	r2, [r3, #0]
 800b2b8:	683b      	ldr	r3, [r7, #0]
 800b2ba:	0a1b      	lsrs	r3, r3, #8
 800b2bc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800b2be:	687b      	ldr	r3, [r7, #4]
 800b2c0:	1c5a      	adds	r2, r3, #1
 800b2c2:	607a      	str	r2, [r7, #4]
 800b2c4:	683a      	ldr	r2, [r7, #0]
 800b2c6:	b2d2      	uxtb	r2, r2
 800b2c8:	701a      	strb	r2, [r3, #0]
}
 800b2ca:	bf00      	nop
 800b2cc:	370c      	adds	r7, #12
 800b2ce:	46bd      	mov	sp, r7
 800b2d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2d4:	4770      	bx	lr

0800b2d6 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800b2d6:	b480      	push	{r7}
 800b2d8:	b087      	sub	sp, #28
 800b2da:	af00      	add	r7, sp, #0
 800b2dc:	60f8      	str	r0, [r7, #12]
 800b2de:	60b9      	str	r1, [r7, #8]
 800b2e0:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b2e2:	68fb      	ldr	r3, [r7, #12]
 800b2e4:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800b2e6:	68bb      	ldr	r3, [r7, #8]
 800b2e8:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d00d      	beq.n	800b30c <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800b2f0:	693a      	ldr	r2, [r7, #16]
 800b2f2:	1c53      	adds	r3, r2, #1
 800b2f4:	613b      	str	r3, [r7, #16]
 800b2f6:	697b      	ldr	r3, [r7, #20]
 800b2f8:	1c59      	adds	r1, r3, #1
 800b2fa:	6179      	str	r1, [r7, #20]
 800b2fc:	7812      	ldrb	r2, [r2, #0]
 800b2fe:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800b300:	687b      	ldr	r3, [r7, #4]
 800b302:	3b01      	subs	r3, #1
 800b304:	607b      	str	r3, [r7, #4]
 800b306:	687b      	ldr	r3, [r7, #4]
 800b308:	2b00      	cmp	r3, #0
 800b30a:	d1f1      	bne.n	800b2f0 <mem_cpy+0x1a>
	}
}
 800b30c:	bf00      	nop
 800b30e:	371c      	adds	r7, #28
 800b310:	46bd      	mov	sp, r7
 800b312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b316:	4770      	bx	lr

0800b318 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800b318:	b480      	push	{r7}
 800b31a:	b087      	sub	sp, #28
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	60f8      	str	r0, [r7, #12]
 800b320:	60b9      	str	r1, [r7, #8]
 800b322:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800b328:	697b      	ldr	r3, [r7, #20]
 800b32a:	1c5a      	adds	r2, r3, #1
 800b32c:	617a      	str	r2, [r7, #20]
 800b32e:	68ba      	ldr	r2, [r7, #8]
 800b330:	b2d2      	uxtb	r2, r2
 800b332:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	3b01      	subs	r3, #1
 800b338:	607b      	str	r3, [r7, #4]
 800b33a:	687b      	ldr	r3, [r7, #4]
 800b33c:	2b00      	cmp	r3, #0
 800b33e:	d1f3      	bne.n	800b328 <mem_set+0x10>
}
 800b340:	bf00      	nop
 800b342:	bf00      	nop
 800b344:	371c      	adds	r7, #28
 800b346:	46bd      	mov	sp, r7
 800b348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b34c:	4770      	bx	lr

0800b34e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800b34e:	b480      	push	{r7}
 800b350:	b089      	sub	sp, #36	@ 0x24
 800b352:	af00      	add	r7, sp, #0
 800b354:	60f8      	str	r0, [r7, #12]
 800b356:	60b9      	str	r1, [r7, #8]
 800b358:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800b35a:	68fb      	ldr	r3, [r7, #12]
 800b35c:	61fb      	str	r3, [r7, #28]
 800b35e:	68bb      	ldr	r3, [r7, #8]
 800b360:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800b362:	2300      	movs	r3, #0
 800b364:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800b366:	69fb      	ldr	r3, [r7, #28]
 800b368:	1c5a      	adds	r2, r3, #1
 800b36a:	61fa      	str	r2, [r7, #28]
 800b36c:	781b      	ldrb	r3, [r3, #0]
 800b36e:	4619      	mov	r1, r3
 800b370:	69bb      	ldr	r3, [r7, #24]
 800b372:	1c5a      	adds	r2, r3, #1
 800b374:	61ba      	str	r2, [r7, #24]
 800b376:	781b      	ldrb	r3, [r3, #0]
 800b378:	1acb      	subs	r3, r1, r3
 800b37a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800b37c:	687b      	ldr	r3, [r7, #4]
 800b37e:	3b01      	subs	r3, #1
 800b380:	607b      	str	r3, [r7, #4]
 800b382:	687b      	ldr	r3, [r7, #4]
 800b384:	2b00      	cmp	r3, #0
 800b386:	d002      	beq.n	800b38e <mem_cmp+0x40>
 800b388:	697b      	ldr	r3, [r7, #20]
 800b38a:	2b00      	cmp	r3, #0
 800b38c:	d0eb      	beq.n	800b366 <mem_cmp+0x18>

	return r;
 800b38e:	697b      	ldr	r3, [r7, #20]
}
 800b390:	4618      	mov	r0, r3
 800b392:	3724      	adds	r7, #36	@ 0x24
 800b394:	46bd      	mov	sp, r7
 800b396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b39a:	4770      	bx	lr

0800b39c <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800b39c:	b480      	push	{r7}
 800b39e:	b083      	sub	sp, #12
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	6078      	str	r0, [r7, #4]
 800b3a4:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800b3a6:	e002      	b.n	800b3ae <chk_chr+0x12>
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	3301      	adds	r3, #1
 800b3ac:	607b      	str	r3, [r7, #4]
 800b3ae:	687b      	ldr	r3, [r7, #4]
 800b3b0:	781b      	ldrb	r3, [r3, #0]
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d005      	beq.n	800b3c2 <chk_chr+0x26>
 800b3b6:	687b      	ldr	r3, [r7, #4]
 800b3b8:	781b      	ldrb	r3, [r3, #0]
 800b3ba:	461a      	mov	r2, r3
 800b3bc:	683b      	ldr	r3, [r7, #0]
 800b3be:	4293      	cmp	r3, r2
 800b3c0:	d1f2      	bne.n	800b3a8 <chk_chr+0xc>
	return *str;
 800b3c2:	687b      	ldr	r3, [r7, #4]
 800b3c4:	781b      	ldrb	r3, [r3, #0]
}
 800b3c6:	4618      	mov	r0, r3
 800b3c8:	370c      	adds	r7, #12
 800b3ca:	46bd      	mov	sp, r7
 800b3cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3d0:	4770      	bx	lr
	...

0800b3d4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b3d4:	b480      	push	{r7}
 800b3d6:	b085      	sub	sp, #20
 800b3d8:	af00      	add	r7, sp, #0
 800b3da:	6078      	str	r0, [r7, #4]
 800b3dc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b3de:	2300      	movs	r3, #0
 800b3e0:	60bb      	str	r3, [r7, #8]
 800b3e2:	68bb      	ldr	r3, [r7, #8]
 800b3e4:	60fb      	str	r3, [r7, #12]
 800b3e6:	e029      	b.n	800b43c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800b3e8:	4a27      	ldr	r2, [pc, #156]	@ (800b488 <chk_lock+0xb4>)
 800b3ea:	68fb      	ldr	r3, [r7, #12]
 800b3ec:	011b      	lsls	r3, r3, #4
 800b3ee:	4413      	add	r3, r2
 800b3f0:	681b      	ldr	r3, [r3, #0]
 800b3f2:	2b00      	cmp	r3, #0
 800b3f4:	d01d      	beq.n	800b432 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b3f6:	4a24      	ldr	r2, [pc, #144]	@ (800b488 <chk_lock+0xb4>)
 800b3f8:	68fb      	ldr	r3, [r7, #12]
 800b3fa:	011b      	lsls	r3, r3, #4
 800b3fc:	4413      	add	r3, r2
 800b3fe:	681a      	ldr	r2, [r3, #0]
 800b400:	687b      	ldr	r3, [r7, #4]
 800b402:	681b      	ldr	r3, [r3, #0]
 800b404:	429a      	cmp	r2, r3
 800b406:	d116      	bne.n	800b436 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800b408:	4a1f      	ldr	r2, [pc, #124]	@ (800b488 <chk_lock+0xb4>)
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	011b      	lsls	r3, r3, #4
 800b40e:	4413      	add	r3, r2
 800b410:	3304      	adds	r3, #4
 800b412:	681a      	ldr	r2, [r3, #0]
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800b418:	429a      	cmp	r2, r3
 800b41a:	d10c      	bne.n	800b436 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b41c:	4a1a      	ldr	r2, [pc, #104]	@ (800b488 <chk_lock+0xb4>)
 800b41e:	68fb      	ldr	r3, [r7, #12]
 800b420:	011b      	lsls	r3, r3, #4
 800b422:	4413      	add	r3, r2
 800b424:	3308      	adds	r3, #8
 800b426:	681a      	ldr	r2, [r3, #0]
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800b42c:	429a      	cmp	r2, r3
 800b42e:	d102      	bne.n	800b436 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800b430:	e007      	b.n	800b442 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800b432:	2301      	movs	r3, #1
 800b434:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800b436:	68fb      	ldr	r3, [r7, #12]
 800b438:	3301      	adds	r3, #1
 800b43a:	60fb      	str	r3, [r7, #12]
 800b43c:	68fb      	ldr	r3, [r7, #12]
 800b43e:	2b01      	cmp	r3, #1
 800b440:	d9d2      	bls.n	800b3e8 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800b442:	68fb      	ldr	r3, [r7, #12]
 800b444:	2b02      	cmp	r3, #2
 800b446:	d109      	bne.n	800b45c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800b448:	68bb      	ldr	r3, [r7, #8]
 800b44a:	2b00      	cmp	r3, #0
 800b44c:	d102      	bne.n	800b454 <chk_lock+0x80>
 800b44e:	683b      	ldr	r3, [r7, #0]
 800b450:	2b02      	cmp	r3, #2
 800b452:	d101      	bne.n	800b458 <chk_lock+0x84>
 800b454:	2300      	movs	r3, #0
 800b456:	e010      	b.n	800b47a <chk_lock+0xa6>
 800b458:	2312      	movs	r3, #18
 800b45a:	e00e      	b.n	800b47a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800b45c:	683b      	ldr	r3, [r7, #0]
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d108      	bne.n	800b474 <chk_lock+0xa0>
 800b462:	4a09      	ldr	r2, [pc, #36]	@ (800b488 <chk_lock+0xb4>)
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	011b      	lsls	r3, r3, #4
 800b468:	4413      	add	r3, r2
 800b46a:	330c      	adds	r3, #12
 800b46c:	881b      	ldrh	r3, [r3, #0]
 800b46e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b472:	d101      	bne.n	800b478 <chk_lock+0xa4>
 800b474:	2310      	movs	r3, #16
 800b476:	e000      	b.n	800b47a <chk_lock+0xa6>
 800b478:	2300      	movs	r3, #0
}
 800b47a:	4618      	mov	r0, r3
 800b47c:	3714      	adds	r7, #20
 800b47e:	46bd      	mov	sp, r7
 800b480:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b484:	4770      	bx	lr
 800b486:	bf00      	nop
 800b488:	2008f818 	.word	0x2008f818

0800b48c <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800b48c:	b480      	push	{r7}
 800b48e:	b083      	sub	sp, #12
 800b490:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b492:	2300      	movs	r3, #0
 800b494:	607b      	str	r3, [r7, #4]
 800b496:	e002      	b.n	800b49e <enq_lock+0x12>
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	3301      	adds	r3, #1
 800b49c:	607b      	str	r3, [r7, #4]
 800b49e:	687b      	ldr	r3, [r7, #4]
 800b4a0:	2b01      	cmp	r3, #1
 800b4a2:	d806      	bhi.n	800b4b2 <enq_lock+0x26>
 800b4a4:	4a09      	ldr	r2, [pc, #36]	@ (800b4cc <enq_lock+0x40>)
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	011b      	lsls	r3, r3, #4
 800b4aa:	4413      	add	r3, r2
 800b4ac:	681b      	ldr	r3, [r3, #0]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d1f2      	bne.n	800b498 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800b4b2:	687b      	ldr	r3, [r7, #4]
 800b4b4:	2b02      	cmp	r3, #2
 800b4b6:	bf14      	ite	ne
 800b4b8:	2301      	movne	r3, #1
 800b4ba:	2300      	moveq	r3, #0
 800b4bc:	b2db      	uxtb	r3, r3
}
 800b4be:	4618      	mov	r0, r3
 800b4c0:	370c      	adds	r7, #12
 800b4c2:	46bd      	mov	sp, r7
 800b4c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4c8:	4770      	bx	lr
 800b4ca:	bf00      	nop
 800b4cc:	2008f818 	.word	0x2008f818

0800b4d0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800b4d0:	b480      	push	{r7}
 800b4d2:	b085      	sub	sp, #20
 800b4d4:	af00      	add	r7, sp, #0
 800b4d6:	6078      	str	r0, [r7, #4]
 800b4d8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b4da:	2300      	movs	r3, #0
 800b4dc:	60fb      	str	r3, [r7, #12]
 800b4de:	e01f      	b.n	800b520 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800b4e0:	4a41      	ldr	r2, [pc, #260]	@ (800b5e8 <inc_lock+0x118>)
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	011b      	lsls	r3, r3, #4
 800b4e6:	4413      	add	r3, r2
 800b4e8:	681a      	ldr	r2, [r3, #0]
 800b4ea:	687b      	ldr	r3, [r7, #4]
 800b4ec:	681b      	ldr	r3, [r3, #0]
 800b4ee:	429a      	cmp	r2, r3
 800b4f0:	d113      	bne.n	800b51a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800b4f2:	4a3d      	ldr	r2, [pc, #244]	@ (800b5e8 <inc_lock+0x118>)
 800b4f4:	68fb      	ldr	r3, [r7, #12]
 800b4f6:	011b      	lsls	r3, r3, #4
 800b4f8:	4413      	add	r3, r2
 800b4fa:	3304      	adds	r3, #4
 800b4fc:	681a      	ldr	r2, [r3, #0]
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800b502:	429a      	cmp	r2, r3
 800b504:	d109      	bne.n	800b51a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800b506:	4a38      	ldr	r2, [pc, #224]	@ (800b5e8 <inc_lock+0x118>)
 800b508:	68fb      	ldr	r3, [r7, #12]
 800b50a:	011b      	lsls	r3, r3, #4
 800b50c:	4413      	add	r3, r2
 800b50e:	3308      	adds	r3, #8
 800b510:	681a      	ldr	r2, [r3, #0]
 800b512:	687b      	ldr	r3, [r7, #4]
 800b514:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800b516:	429a      	cmp	r2, r3
 800b518:	d006      	beq.n	800b528 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800b51a:	68fb      	ldr	r3, [r7, #12]
 800b51c:	3301      	adds	r3, #1
 800b51e:	60fb      	str	r3, [r7, #12]
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	2b01      	cmp	r3, #1
 800b524:	d9dc      	bls.n	800b4e0 <inc_lock+0x10>
 800b526:	e000      	b.n	800b52a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800b528:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	2b02      	cmp	r3, #2
 800b52e:	d132      	bne.n	800b596 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800b530:	2300      	movs	r3, #0
 800b532:	60fb      	str	r3, [r7, #12]
 800b534:	e002      	b.n	800b53c <inc_lock+0x6c>
 800b536:	68fb      	ldr	r3, [r7, #12]
 800b538:	3301      	adds	r3, #1
 800b53a:	60fb      	str	r3, [r7, #12]
 800b53c:	68fb      	ldr	r3, [r7, #12]
 800b53e:	2b01      	cmp	r3, #1
 800b540:	d806      	bhi.n	800b550 <inc_lock+0x80>
 800b542:	4a29      	ldr	r2, [pc, #164]	@ (800b5e8 <inc_lock+0x118>)
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	011b      	lsls	r3, r3, #4
 800b548:	4413      	add	r3, r2
 800b54a:	681b      	ldr	r3, [r3, #0]
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d1f2      	bne.n	800b536 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	2b02      	cmp	r3, #2
 800b554:	d101      	bne.n	800b55a <inc_lock+0x8a>
 800b556:	2300      	movs	r3, #0
 800b558:	e040      	b.n	800b5dc <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	681a      	ldr	r2, [r3, #0]
 800b55e:	4922      	ldr	r1, [pc, #136]	@ (800b5e8 <inc_lock+0x118>)
 800b560:	68fb      	ldr	r3, [r7, #12]
 800b562:	011b      	lsls	r3, r3, #4
 800b564:	440b      	add	r3, r1
 800b566:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800b568:	687b      	ldr	r3, [r7, #4]
 800b56a:	689a      	ldr	r2, [r3, #8]
 800b56c:	491e      	ldr	r1, [pc, #120]	@ (800b5e8 <inc_lock+0x118>)
 800b56e:	68fb      	ldr	r3, [r7, #12]
 800b570:	011b      	lsls	r3, r3, #4
 800b572:	440b      	add	r3, r1
 800b574:	3304      	adds	r3, #4
 800b576:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	695a      	ldr	r2, [r3, #20]
 800b57c:	491a      	ldr	r1, [pc, #104]	@ (800b5e8 <inc_lock+0x118>)
 800b57e:	68fb      	ldr	r3, [r7, #12]
 800b580:	011b      	lsls	r3, r3, #4
 800b582:	440b      	add	r3, r1
 800b584:	3308      	adds	r3, #8
 800b586:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800b588:	4a17      	ldr	r2, [pc, #92]	@ (800b5e8 <inc_lock+0x118>)
 800b58a:	68fb      	ldr	r3, [r7, #12]
 800b58c:	011b      	lsls	r3, r3, #4
 800b58e:	4413      	add	r3, r2
 800b590:	330c      	adds	r3, #12
 800b592:	2200      	movs	r2, #0
 800b594:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800b596:	683b      	ldr	r3, [r7, #0]
 800b598:	2b00      	cmp	r3, #0
 800b59a:	d009      	beq.n	800b5b0 <inc_lock+0xe0>
 800b59c:	4a12      	ldr	r2, [pc, #72]	@ (800b5e8 <inc_lock+0x118>)
 800b59e:	68fb      	ldr	r3, [r7, #12]
 800b5a0:	011b      	lsls	r3, r3, #4
 800b5a2:	4413      	add	r3, r2
 800b5a4:	330c      	adds	r3, #12
 800b5a6:	881b      	ldrh	r3, [r3, #0]
 800b5a8:	2b00      	cmp	r3, #0
 800b5aa:	d001      	beq.n	800b5b0 <inc_lock+0xe0>
 800b5ac:	2300      	movs	r3, #0
 800b5ae:	e015      	b.n	800b5dc <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800b5b0:	683b      	ldr	r3, [r7, #0]
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d108      	bne.n	800b5c8 <inc_lock+0xf8>
 800b5b6:	4a0c      	ldr	r2, [pc, #48]	@ (800b5e8 <inc_lock+0x118>)
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	011b      	lsls	r3, r3, #4
 800b5bc:	4413      	add	r3, r2
 800b5be:	330c      	adds	r3, #12
 800b5c0:	881b      	ldrh	r3, [r3, #0]
 800b5c2:	3301      	adds	r3, #1
 800b5c4:	b29a      	uxth	r2, r3
 800b5c6:	e001      	b.n	800b5cc <inc_lock+0xfc>
 800b5c8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800b5cc:	4906      	ldr	r1, [pc, #24]	@ (800b5e8 <inc_lock+0x118>)
 800b5ce:	68fb      	ldr	r3, [r7, #12]
 800b5d0:	011b      	lsls	r3, r3, #4
 800b5d2:	440b      	add	r3, r1
 800b5d4:	330c      	adds	r3, #12
 800b5d6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800b5d8:	68fb      	ldr	r3, [r7, #12]
 800b5da:	3301      	adds	r3, #1
}
 800b5dc:	4618      	mov	r0, r3
 800b5de:	3714      	adds	r7, #20
 800b5e0:	46bd      	mov	sp, r7
 800b5e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5e6:	4770      	bx	lr
 800b5e8:	2008f818 	.word	0x2008f818

0800b5ec <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800b5ec:	b480      	push	{r7}
 800b5ee:	b085      	sub	sp, #20
 800b5f0:	af00      	add	r7, sp, #0
 800b5f2:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800b5f4:	687b      	ldr	r3, [r7, #4]
 800b5f6:	3b01      	subs	r3, #1
 800b5f8:	607b      	str	r3, [r7, #4]
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	2b01      	cmp	r3, #1
 800b5fe:	d825      	bhi.n	800b64c <dec_lock+0x60>
		n = Files[i].ctr;
 800b600:	4a17      	ldr	r2, [pc, #92]	@ (800b660 <dec_lock+0x74>)
 800b602:	687b      	ldr	r3, [r7, #4]
 800b604:	011b      	lsls	r3, r3, #4
 800b606:	4413      	add	r3, r2
 800b608:	330c      	adds	r3, #12
 800b60a:	881b      	ldrh	r3, [r3, #0]
 800b60c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800b60e:	89fb      	ldrh	r3, [r7, #14]
 800b610:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b614:	d101      	bne.n	800b61a <dec_lock+0x2e>
 800b616:	2300      	movs	r3, #0
 800b618:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800b61a:	89fb      	ldrh	r3, [r7, #14]
 800b61c:	2b00      	cmp	r3, #0
 800b61e:	d002      	beq.n	800b626 <dec_lock+0x3a>
 800b620:	89fb      	ldrh	r3, [r7, #14]
 800b622:	3b01      	subs	r3, #1
 800b624:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800b626:	4a0e      	ldr	r2, [pc, #56]	@ (800b660 <dec_lock+0x74>)
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	011b      	lsls	r3, r3, #4
 800b62c:	4413      	add	r3, r2
 800b62e:	330c      	adds	r3, #12
 800b630:	89fa      	ldrh	r2, [r7, #14]
 800b632:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800b634:	89fb      	ldrh	r3, [r7, #14]
 800b636:	2b00      	cmp	r3, #0
 800b638:	d105      	bne.n	800b646 <dec_lock+0x5a>
 800b63a:	4a09      	ldr	r2, [pc, #36]	@ (800b660 <dec_lock+0x74>)
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	011b      	lsls	r3, r3, #4
 800b640:	4413      	add	r3, r2
 800b642:	2200      	movs	r2, #0
 800b644:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800b646:	2300      	movs	r3, #0
 800b648:	737b      	strb	r3, [r7, #13]
 800b64a:	e001      	b.n	800b650 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800b64c:	2302      	movs	r3, #2
 800b64e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800b650:	7b7b      	ldrb	r3, [r7, #13]
}
 800b652:	4618      	mov	r0, r3
 800b654:	3714      	adds	r7, #20
 800b656:	46bd      	mov	sp, r7
 800b658:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b65c:	4770      	bx	lr
 800b65e:	bf00      	nop
 800b660:	2008f818 	.word	0x2008f818

0800b664 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800b664:	b480      	push	{r7}
 800b666:	b085      	sub	sp, #20
 800b668:	af00      	add	r7, sp, #0
 800b66a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800b66c:	2300      	movs	r3, #0
 800b66e:	60fb      	str	r3, [r7, #12]
 800b670:	e010      	b.n	800b694 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800b672:	4a0d      	ldr	r2, [pc, #52]	@ (800b6a8 <clear_lock+0x44>)
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	011b      	lsls	r3, r3, #4
 800b678:	4413      	add	r3, r2
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	687a      	ldr	r2, [r7, #4]
 800b67e:	429a      	cmp	r2, r3
 800b680:	d105      	bne.n	800b68e <clear_lock+0x2a>
 800b682:	4a09      	ldr	r2, [pc, #36]	@ (800b6a8 <clear_lock+0x44>)
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	011b      	lsls	r3, r3, #4
 800b688:	4413      	add	r3, r2
 800b68a:	2200      	movs	r2, #0
 800b68c:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800b68e:	68fb      	ldr	r3, [r7, #12]
 800b690:	3301      	adds	r3, #1
 800b692:	60fb      	str	r3, [r7, #12]
 800b694:	68fb      	ldr	r3, [r7, #12]
 800b696:	2b01      	cmp	r3, #1
 800b698:	d9eb      	bls.n	800b672 <clear_lock+0xe>
	}
}
 800b69a:	bf00      	nop
 800b69c:	bf00      	nop
 800b69e:	3714      	adds	r7, #20
 800b6a0:	46bd      	mov	sp, r7
 800b6a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6a6:	4770      	bx	lr
 800b6a8:	2008f818 	.word	0x2008f818

0800b6ac <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800b6ac:	b580      	push	{r7, lr}
 800b6ae:	b086      	sub	sp, #24
 800b6b0:	af00      	add	r7, sp, #0
 800b6b2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800b6b8:	687b      	ldr	r3, [r7, #4]
 800b6ba:	78db      	ldrb	r3, [r3, #3]
 800b6bc:	2b00      	cmp	r3, #0
 800b6be:	d034      	beq.n	800b72a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800b6c0:	687b      	ldr	r3, [r7, #4]
 800b6c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b6c4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	7858      	ldrb	r0, [r3, #1]
 800b6ca:	687b      	ldr	r3, [r7, #4]
 800b6cc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b6d0:	2301      	movs	r3, #1
 800b6d2:	697a      	ldr	r2, [r7, #20]
 800b6d4:	f7ff fd3e 	bl	800b154 <disk_write>
 800b6d8:	4603      	mov	r3, r0
 800b6da:	2b00      	cmp	r3, #0
 800b6dc:	d002      	beq.n	800b6e4 <sync_window+0x38>
			res = FR_DISK_ERR;
 800b6de:	2301      	movs	r3, #1
 800b6e0:	73fb      	strb	r3, [r7, #15]
 800b6e2:	e022      	b.n	800b72a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	2200      	movs	r2, #0
 800b6e8:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800b6ea:	687b      	ldr	r3, [r7, #4]
 800b6ec:	6a1b      	ldr	r3, [r3, #32]
 800b6ee:	697a      	ldr	r2, [r7, #20]
 800b6f0:	1ad2      	subs	r2, r2, r3
 800b6f2:	687b      	ldr	r3, [r7, #4]
 800b6f4:	699b      	ldr	r3, [r3, #24]
 800b6f6:	429a      	cmp	r2, r3
 800b6f8:	d217      	bcs.n	800b72a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b6fa:	687b      	ldr	r3, [r7, #4]
 800b6fc:	789b      	ldrb	r3, [r3, #2]
 800b6fe:	613b      	str	r3, [r7, #16]
 800b700:	e010      	b.n	800b724 <sync_window+0x78>
					wsect += fs->fsize;
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	699b      	ldr	r3, [r3, #24]
 800b706:	697a      	ldr	r2, [r7, #20]
 800b708:	4413      	add	r3, r2
 800b70a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800b70c:	687b      	ldr	r3, [r7, #4]
 800b70e:	7858      	ldrb	r0, [r3, #1]
 800b710:	687b      	ldr	r3, [r7, #4]
 800b712:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b716:	2301      	movs	r3, #1
 800b718:	697a      	ldr	r2, [r7, #20]
 800b71a:	f7ff fd1b 	bl	800b154 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800b71e:	693b      	ldr	r3, [r7, #16]
 800b720:	3b01      	subs	r3, #1
 800b722:	613b      	str	r3, [r7, #16]
 800b724:	693b      	ldr	r3, [r7, #16]
 800b726:	2b01      	cmp	r3, #1
 800b728:	d8eb      	bhi.n	800b702 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800b72a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b72c:	4618      	mov	r0, r3
 800b72e:	3718      	adds	r7, #24
 800b730:	46bd      	mov	sp, r7
 800b732:	bd80      	pop	{r7, pc}

0800b734 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800b734:	b580      	push	{r7, lr}
 800b736:	b084      	sub	sp, #16
 800b738:	af00      	add	r7, sp, #0
 800b73a:	6078      	str	r0, [r7, #4]
 800b73c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800b73e:	2300      	movs	r3, #0
 800b740:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800b742:	687b      	ldr	r3, [r7, #4]
 800b744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b746:	683a      	ldr	r2, [r7, #0]
 800b748:	429a      	cmp	r2, r3
 800b74a:	d01b      	beq.n	800b784 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800b74c:	6878      	ldr	r0, [r7, #4]
 800b74e:	f7ff ffad 	bl	800b6ac <sync_window>
 800b752:	4603      	mov	r3, r0
 800b754:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800b756:	7bfb      	ldrb	r3, [r7, #15]
 800b758:	2b00      	cmp	r3, #0
 800b75a:	d113      	bne.n	800b784 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800b75c:	687b      	ldr	r3, [r7, #4]
 800b75e:	7858      	ldrb	r0, [r3, #1]
 800b760:	687b      	ldr	r3, [r7, #4]
 800b762:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b766:	2301      	movs	r3, #1
 800b768:	683a      	ldr	r2, [r7, #0]
 800b76a:	f7ff fcd3 	bl	800b114 <disk_read>
 800b76e:	4603      	mov	r3, r0
 800b770:	2b00      	cmp	r3, #0
 800b772:	d004      	beq.n	800b77e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800b774:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b778:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800b77a:	2301      	movs	r3, #1
 800b77c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800b77e:	687b      	ldr	r3, [r7, #4]
 800b780:	683a      	ldr	r2, [r7, #0]
 800b782:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 800b784:	7bfb      	ldrb	r3, [r7, #15]
}
 800b786:	4618      	mov	r0, r3
 800b788:	3710      	adds	r7, #16
 800b78a:	46bd      	mov	sp, r7
 800b78c:	bd80      	pop	{r7, pc}
	...

0800b790 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800b790:	b580      	push	{r7, lr}
 800b792:	b084      	sub	sp, #16
 800b794:	af00      	add	r7, sp, #0
 800b796:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800b798:	6878      	ldr	r0, [r7, #4]
 800b79a:	f7ff ff87 	bl	800b6ac <sync_window>
 800b79e:	4603      	mov	r3, r0
 800b7a0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800b7a2:	7bfb      	ldrb	r3, [r7, #15]
 800b7a4:	2b00      	cmp	r3, #0
 800b7a6:	d158      	bne.n	800b85a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800b7a8:	687b      	ldr	r3, [r7, #4]
 800b7aa:	781b      	ldrb	r3, [r3, #0]
 800b7ac:	2b03      	cmp	r3, #3
 800b7ae:	d148      	bne.n	800b842 <sync_fs+0xb2>
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	791b      	ldrb	r3, [r3, #4]
 800b7b4:	2b01      	cmp	r3, #1
 800b7b6:	d144      	bne.n	800b842 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800b7b8:	687b      	ldr	r3, [r7, #4]
 800b7ba:	3330      	adds	r3, #48	@ 0x30
 800b7bc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800b7c0:	2100      	movs	r1, #0
 800b7c2:	4618      	mov	r0, r3
 800b7c4:	f7ff fda8 	bl	800b318 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800b7c8:	687b      	ldr	r3, [r7, #4]
 800b7ca:	3330      	adds	r3, #48	@ 0x30
 800b7cc:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800b7d0:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800b7d4:	4618      	mov	r0, r3
 800b7d6:	f7ff fd37 	bl	800b248 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800b7da:	687b      	ldr	r3, [r7, #4]
 800b7dc:	3330      	adds	r3, #48	@ 0x30
 800b7de:	4921      	ldr	r1, [pc, #132]	@ (800b864 <sync_fs+0xd4>)
 800b7e0:	4618      	mov	r0, r3
 800b7e2:	f7ff fd4c 	bl	800b27e <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800b7e6:	687b      	ldr	r3, [r7, #4]
 800b7e8:	3330      	adds	r3, #48	@ 0x30
 800b7ea:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800b7ee:	491e      	ldr	r1, [pc, #120]	@ (800b868 <sync_fs+0xd8>)
 800b7f0:	4618      	mov	r0, r3
 800b7f2:	f7ff fd44 	bl	800b27e <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	3330      	adds	r3, #48	@ 0x30
 800b7fa:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800b7fe:	687b      	ldr	r3, [r7, #4]
 800b800:	691b      	ldr	r3, [r3, #16]
 800b802:	4619      	mov	r1, r3
 800b804:	4610      	mov	r0, r2
 800b806:	f7ff fd3a 	bl	800b27e <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800b80a:	687b      	ldr	r3, [r7, #4]
 800b80c:	3330      	adds	r3, #48	@ 0x30
 800b80e:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800b812:	687b      	ldr	r3, [r7, #4]
 800b814:	68db      	ldr	r3, [r3, #12]
 800b816:	4619      	mov	r1, r3
 800b818:	4610      	mov	r0, r2
 800b81a:	f7ff fd30 	bl	800b27e <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800b81e:	687b      	ldr	r3, [r7, #4]
 800b820:	69db      	ldr	r3, [r3, #28]
 800b822:	1c5a      	adds	r2, r3, #1
 800b824:	687b      	ldr	r3, [r7, #4]
 800b826:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800b828:	687b      	ldr	r3, [r7, #4]
 800b82a:	7858      	ldrb	r0, [r3, #1]
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800b832:	687b      	ldr	r3, [r7, #4]
 800b834:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b836:	2301      	movs	r3, #1
 800b838:	f7ff fc8c 	bl	800b154 <disk_write>
			fs->fsi_flag = 0;
 800b83c:	687b      	ldr	r3, [r7, #4]
 800b83e:	2200      	movs	r2, #0
 800b840:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800b842:	687b      	ldr	r3, [r7, #4]
 800b844:	785b      	ldrb	r3, [r3, #1]
 800b846:	2200      	movs	r2, #0
 800b848:	2100      	movs	r1, #0
 800b84a:	4618      	mov	r0, r3
 800b84c:	f7ff fca2 	bl	800b194 <disk_ioctl>
 800b850:	4603      	mov	r3, r0
 800b852:	2b00      	cmp	r3, #0
 800b854:	d001      	beq.n	800b85a <sync_fs+0xca>
 800b856:	2301      	movs	r3, #1
 800b858:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800b85a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b85c:	4618      	mov	r0, r3
 800b85e:	3710      	adds	r7, #16
 800b860:	46bd      	mov	sp, r7
 800b862:	bd80      	pop	{r7, pc}
 800b864:	41615252 	.word	0x41615252
 800b868:	61417272 	.word	0x61417272

0800b86c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800b86c:	b480      	push	{r7}
 800b86e:	b083      	sub	sp, #12
 800b870:	af00      	add	r7, sp, #0
 800b872:	6078      	str	r0, [r7, #4]
 800b874:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800b876:	683b      	ldr	r3, [r7, #0]
 800b878:	3b02      	subs	r3, #2
 800b87a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800b87c:	687b      	ldr	r3, [r7, #4]
 800b87e:	695b      	ldr	r3, [r3, #20]
 800b880:	3b02      	subs	r3, #2
 800b882:	683a      	ldr	r2, [r7, #0]
 800b884:	429a      	cmp	r2, r3
 800b886:	d301      	bcc.n	800b88c <clust2sect+0x20>
 800b888:	2300      	movs	r3, #0
 800b88a:	e008      	b.n	800b89e <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800b88c:	687b      	ldr	r3, [r7, #4]
 800b88e:	895b      	ldrh	r3, [r3, #10]
 800b890:	461a      	mov	r2, r3
 800b892:	683b      	ldr	r3, [r7, #0]
 800b894:	fb03 f202 	mul.w	r2, r3, r2
 800b898:	687b      	ldr	r3, [r7, #4]
 800b89a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b89c:	4413      	add	r3, r2
}
 800b89e:	4618      	mov	r0, r3
 800b8a0:	370c      	adds	r7, #12
 800b8a2:	46bd      	mov	sp, r7
 800b8a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8a8:	4770      	bx	lr

0800b8aa <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800b8aa:	b580      	push	{r7, lr}
 800b8ac:	b086      	sub	sp, #24
 800b8ae:	af00      	add	r7, sp, #0
 800b8b0:	6078      	str	r0, [r7, #4]
 800b8b2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800b8b4:	687b      	ldr	r3, [r7, #4]
 800b8b6:	681b      	ldr	r3, [r3, #0]
 800b8b8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800b8ba:	683b      	ldr	r3, [r7, #0]
 800b8bc:	2b01      	cmp	r3, #1
 800b8be:	d904      	bls.n	800b8ca <get_fat+0x20>
 800b8c0:	693b      	ldr	r3, [r7, #16]
 800b8c2:	695b      	ldr	r3, [r3, #20]
 800b8c4:	683a      	ldr	r2, [r7, #0]
 800b8c6:	429a      	cmp	r2, r3
 800b8c8:	d302      	bcc.n	800b8d0 <get_fat+0x26>
		val = 1;	/* Internal error */
 800b8ca:	2301      	movs	r3, #1
 800b8cc:	617b      	str	r3, [r7, #20]
 800b8ce:	e08e      	b.n	800b9ee <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800b8d0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800b8d4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800b8d6:	693b      	ldr	r3, [r7, #16]
 800b8d8:	781b      	ldrb	r3, [r3, #0]
 800b8da:	2b03      	cmp	r3, #3
 800b8dc:	d061      	beq.n	800b9a2 <get_fat+0xf8>
 800b8de:	2b03      	cmp	r3, #3
 800b8e0:	dc7b      	bgt.n	800b9da <get_fat+0x130>
 800b8e2:	2b01      	cmp	r3, #1
 800b8e4:	d002      	beq.n	800b8ec <get_fat+0x42>
 800b8e6:	2b02      	cmp	r3, #2
 800b8e8:	d041      	beq.n	800b96e <get_fat+0xc4>
 800b8ea:	e076      	b.n	800b9da <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800b8ec:	683b      	ldr	r3, [r7, #0]
 800b8ee:	60fb      	str	r3, [r7, #12]
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	085b      	lsrs	r3, r3, #1
 800b8f4:	68fa      	ldr	r2, [r7, #12]
 800b8f6:	4413      	add	r3, r2
 800b8f8:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b8fa:	693b      	ldr	r3, [r7, #16]
 800b8fc:	6a1a      	ldr	r2, [r3, #32]
 800b8fe:	68fb      	ldr	r3, [r7, #12]
 800b900:	0a5b      	lsrs	r3, r3, #9
 800b902:	4413      	add	r3, r2
 800b904:	4619      	mov	r1, r3
 800b906:	6938      	ldr	r0, [r7, #16]
 800b908:	f7ff ff14 	bl	800b734 <move_window>
 800b90c:	4603      	mov	r3, r0
 800b90e:	2b00      	cmp	r3, #0
 800b910:	d166      	bne.n	800b9e0 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800b912:	68fb      	ldr	r3, [r7, #12]
 800b914:	1c5a      	adds	r2, r3, #1
 800b916:	60fa      	str	r2, [r7, #12]
 800b918:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b91c:	693a      	ldr	r2, [r7, #16]
 800b91e:	4413      	add	r3, r2
 800b920:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b924:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b926:	693b      	ldr	r3, [r7, #16]
 800b928:	6a1a      	ldr	r2, [r3, #32]
 800b92a:	68fb      	ldr	r3, [r7, #12]
 800b92c:	0a5b      	lsrs	r3, r3, #9
 800b92e:	4413      	add	r3, r2
 800b930:	4619      	mov	r1, r3
 800b932:	6938      	ldr	r0, [r7, #16]
 800b934:	f7ff fefe 	bl	800b734 <move_window>
 800b938:	4603      	mov	r3, r0
 800b93a:	2b00      	cmp	r3, #0
 800b93c:	d152      	bne.n	800b9e4 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800b93e:	68fb      	ldr	r3, [r7, #12]
 800b940:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b944:	693a      	ldr	r2, [r7, #16]
 800b946:	4413      	add	r3, r2
 800b948:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800b94c:	021b      	lsls	r3, r3, #8
 800b94e:	68ba      	ldr	r2, [r7, #8]
 800b950:	4313      	orrs	r3, r2
 800b952:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800b954:	683b      	ldr	r3, [r7, #0]
 800b956:	f003 0301 	and.w	r3, r3, #1
 800b95a:	2b00      	cmp	r3, #0
 800b95c:	d002      	beq.n	800b964 <get_fat+0xba>
 800b95e:	68bb      	ldr	r3, [r7, #8]
 800b960:	091b      	lsrs	r3, r3, #4
 800b962:	e002      	b.n	800b96a <get_fat+0xc0>
 800b964:	68bb      	ldr	r3, [r7, #8]
 800b966:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b96a:	617b      	str	r3, [r7, #20]
			break;
 800b96c:	e03f      	b.n	800b9ee <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b96e:	693b      	ldr	r3, [r7, #16]
 800b970:	6a1a      	ldr	r2, [r3, #32]
 800b972:	683b      	ldr	r3, [r7, #0]
 800b974:	0a1b      	lsrs	r3, r3, #8
 800b976:	4413      	add	r3, r2
 800b978:	4619      	mov	r1, r3
 800b97a:	6938      	ldr	r0, [r7, #16]
 800b97c:	f7ff feda 	bl	800b734 <move_window>
 800b980:	4603      	mov	r3, r0
 800b982:	2b00      	cmp	r3, #0
 800b984:	d130      	bne.n	800b9e8 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800b986:	693b      	ldr	r3, [r7, #16]
 800b988:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b98c:	683b      	ldr	r3, [r7, #0]
 800b98e:	005b      	lsls	r3, r3, #1
 800b990:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800b994:	4413      	add	r3, r2
 800b996:	4618      	mov	r0, r3
 800b998:	f7ff fc1a 	bl	800b1d0 <ld_word>
 800b99c:	4603      	mov	r3, r0
 800b99e:	617b      	str	r3, [r7, #20]
			break;
 800b9a0:	e025      	b.n	800b9ee <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b9a2:	693b      	ldr	r3, [r7, #16]
 800b9a4:	6a1a      	ldr	r2, [r3, #32]
 800b9a6:	683b      	ldr	r3, [r7, #0]
 800b9a8:	09db      	lsrs	r3, r3, #7
 800b9aa:	4413      	add	r3, r2
 800b9ac:	4619      	mov	r1, r3
 800b9ae:	6938      	ldr	r0, [r7, #16]
 800b9b0:	f7ff fec0 	bl	800b734 <move_window>
 800b9b4:	4603      	mov	r3, r0
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d118      	bne.n	800b9ec <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800b9ba:	693b      	ldr	r3, [r7, #16]
 800b9bc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800b9c0:	683b      	ldr	r3, [r7, #0]
 800b9c2:	009b      	lsls	r3, r3, #2
 800b9c4:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800b9c8:	4413      	add	r3, r2
 800b9ca:	4618      	mov	r0, r3
 800b9cc:	f7ff fc19 	bl	800b202 <ld_dword>
 800b9d0:	4603      	mov	r3, r0
 800b9d2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800b9d6:	617b      	str	r3, [r7, #20]
			break;
 800b9d8:	e009      	b.n	800b9ee <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800b9da:	2301      	movs	r3, #1
 800b9dc:	617b      	str	r3, [r7, #20]
 800b9de:	e006      	b.n	800b9ee <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b9e0:	bf00      	nop
 800b9e2:	e004      	b.n	800b9ee <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800b9e4:	bf00      	nop
 800b9e6:	e002      	b.n	800b9ee <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800b9e8:	bf00      	nop
 800b9ea:	e000      	b.n	800b9ee <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800b9ec:	bf00      	nop
		}
	}

	return val;
 800b9ee:	697b      	ldr	r3, [r7, #20]
}
 800b9f0:	4618      	mov	r0, r3
 800b9f2:	3718      	adds	r7, #24
 800b9f4:	46bd      	mov	sp, r7
 800b9f6:	bd80      	pop	{r7, pc}

0800b9f8 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800b9f8:	b590      	push	{r4, r7, lr}
 800b9fa:	b089      	sub	sp, #36	@ 0x24
 800b9fc:	af00      	add	r7, sp, #0
 800b9fe:	60f8      	str	r0, [r7, #12]
 800ba00:	60b9      	str	r1, [r7, #8]
 800ba02:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800ba04:	2302      	movs	r3, #2
 800ba06:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800ba08:	68bb      	ldr	r3, [r7, #8]
 800ba0a:	2b01      	cmp	r3, #1
 800ba0c:	f240 80d9 	bls.w	800bbc2 <put_fat+0x1ca>
 800ba10:	68fb      	ldr	r3, [r7, #12]
 800ba12:	695b      	ldr	r3, [r3, #20]
 800ba14:	68ba      	ldr	r2, [r7, #8]
 800ba16:	429a      	cmp	r2, r3
 800ba18:	f080 80d3 	bcs.w	800bbc2 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800ba1c:	68fb      	ldr	r3, [r7, #12]
 800ba1e:	781b      	ldrb	r3, [r3, #0]
 800ba20:	2b03      	cmp	r3, #3
 800ba22:	f000 8096 	beq.w	800bb52 <put_fat+0x15a>
 800ba26:	2b03      	cmp	r3, #3
 800ba28:	f300 80cb 	bgt.w	800bbc2 <put_fat+0x1ca>
 800ba2c:	2b01      	cmp	r3, #1
 800ba2e:	d002      	beq.n	800ba36 <put_fat+0x3e>
 800ba30:	2b02      	cmp	r3, #2
 800ba32:	d06e      	beq.n	800bb12 <put_fat+0x11a>
 800ba34:	e0c5      	b.n	800bbc2 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800ba36:	68bb      	ldr	r3, [r7, #8]
 800ba38:	61bb      	str	r3, [r7, #24]
 800ba3a:	69bb      	ldr	r3, [r7, #24]
 800ba3c:	085b      	lsrs	r3, r3, #1
 800ba3e:	69ba      	ldr	r2, [r7, #24]
 800ba40:	4413      	add	r3, r2
 800ba42:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ba44:	68fb      	ldr	r3, [r7, #12]
 800ba46:	6a1a      	ldr	r2, [r3, #32]
 800ba48:	69bb      	ldr	r3, [r7, #24]
 800ba4a:	0a5b      	lsrs	r3, r3, #9
 800ba4c:	4413      	add	r3, r2
 800ba4e:	4619      	mov	r1, r3
 800ba50:	68f8      	ldr	r0, [r7, #12]
 800ba52:	f7ff fe6f 	bl	800b734 <move_window>
 800ba56:	4603      	mov	r3, r0
 800ba58:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ba5a:	7ffb      	ldrb	r3, [r7, #31]
 800ba5c:	2b00      	cmp	r3, #0
 800ba5e:	f040 80a9 	bne.w	800bbb4 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ba68:	69bb      	ldr	r3, [r7, #24]
 800ba6a:	1c59      	adds	r1, r3, #1
 800ba6c:	61b9      	str	r1, [r7, #24]
 800ba6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ba72:	4413      	add	r3, r2
 800ba74:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800ba76:	68bb      	ldr	r3, [r7, #8]
 800ba78:	f003 0301 	and.w	r3, r3, #1
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d00d      	beq.n	800ba9c <put_fat+0xa4>
 800ba80:	697b      	ldr	r3, [r7, #20]
 800ba82:	781b      	ldrb	r3, [r3, #0]
 800ba84:	b25b      	sxtb	r3, r3
 800ba86:	f003 030f 	and.w	r3, r3, #15
 800ba8a:	b25a      	sxtb	r2, r3
 800ba8c:	687b      	ldr	r3, [r7, #4]
 800ba8e:	b25b      	sxtb	r3, r3
 800ba90:	011b      	lsls	r3, r3, #4
 800ba92:	b25b      	sxtb	r3, r3
 800ba94:	4313      	orrs	r3, r2
 800ba96:	b25b      	sxtb	r3, r3
 800ba98:	b2db      	uxtb	r3, r3
 800ba9a:	e001      	b.n	800baa0 <put_fat+0xa8>
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	b2db      	uxtb	r3, r3
 800baa0:	697a      	ldr	r2, [r7, #20]
 800baa2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800baa4:	68fb      	ldr	r3, [r7, #12]
 800baa6:	2201      	movs	r2, #1
 800baa8:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	6a1a      	ldr	r2, [r3, #32]
 800baae:	69bb      	ldr	r3, [r7, #24]
 800bab0:	0a5b      	lsrs	r3, r3, #9
 800bab2:	4413      	add	r3, r2
 800bab4:	4619      	mov	r1, r3
 800bab6:	68f8      	ldr	r0, [r7, #12]
 800bab8:	f7ff fe3c 	bl	800b734 <move_window>
 800babc:	4603      	mov	r3, r0
 800babe:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800bac0:	7ffb      	ldrb	r3, [r7, #31]
 800bac2:	2b00      	cmp	r3, #0
 800bac4:	d178      	bne.n	800bbb8 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800bac6:	68fb      	ldr	r3, [r7, #12]
 800bac8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bacc:	69bb      	ldr	r3, [r7, #24]
 800bace:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bad2:	4413      	add	r3, r2
 800bad4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800bad6:	68bb      	ldr	r3, [r7, #8]
 800bad8:	f003 0301 	and.w	r3, r3, #1
 800badc:	2b00      	cmp	r3, #0
 800bade:	d003      	beq.n	800bae8 <put_fat+0xf0>
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	091b      	lsrs	r3, r3, #4
 800bae4:	b2db      	uxtb	r3, r3
 800bae6:	e00e      	b.n	800bb06 <put_fat+0x10e>
 800bae8:	697b      	ldr	r3, [r7, #20]
 800baea:	781b      	ldrb	r3, [r3, #0]
 800baec:	b25b      	sxtb	r3, r3
 800baee:	f023 030f 	bic.w	r3, r3, #15
 800baf2:	b25a      	sxtb	r2, r3
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	0a1b      	lsrs	r3, r3, #8
 800baf8:	b25b      	sxtb	r3, r3
 800bafa:	f003 030f 	and.w	r3, r3, #15
 800bafe:	b25b      	sxtb	r3, r3
 800bb00:	4313      	orrs	r3, r2
 800bb02:	b25b      	sxtb	r3, r3
 800bb04:	b2db      	uxtb	r3, r3
 800bb06:	697a      	ldr	r2, [r7, #20]
 800bb08:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800bb0a:	68fb      	ldr	r3, [r7, #12]
 800bb0c:	2201      	movs	r2, #1
 800bb0e:	70da      	strb	r2, [r3, #3]
			break;
 800bb10:	e057      	b.n	800bbc2 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800bb12:	68fb      	ldr	r3, [r7, #12]
 800bb14:	6a1a      	ldr	r2, [r3, #32]
 800bb16:	68bb      	ldr	r3, [r7, #8]
 800bb18:	0a1b      	lsrs	r3, r3, #8
 800bb1a:	4413      	add	r3, r2
 800bb1c:	4619      	mov	r1, r3
 800bb1e:	68f8      	ldr	r0, [r7, #12]
 800bb20:	f7ff fe08 	bl	800b734 <move_window>
 800bb24:	4603      	mov	r3, r0
 800bb26:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800bb28:	7ffb      	ldrb	r3, [r7, #31]
 800bb2a:	2b00      	cmp	r3, #0
 800bb2c:	d146      	bne.n	800bbbc <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800bb2e:	68fb      	ldr	r3, [r7, #12]
 800bb30:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bb34:	68bb      	ldr	r3, [r7, #8]
 800bb36:	005b      	lsls	r3, r3, #1
 800bb38:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800bb3c:	4413      	add	r3, r2
 800bb3e:	687a      	ldr	r2, [r7, #4]
 800bb40:	b292      	uxth	r2, r2
 800bb42:	4611      	mov	r1, r2
 800bb44:	4618      	mov	r0, r3
 800bb46:	f7ff fb7f 	bl	800b248 <st_word>
			fs->wflag = 1;
 800bb4a:	68fb      	ldr	r3, [r7, #12]
 800bb4c:	2201      	movs	r2, #1
 800bb4e:	70da      	strb	r2, [r3, #3]
			break;
 800bb50:	e037      	b.n	800bbc2 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800bb52:	68fb      	ldr	r3, [r7, #12]
 800bb54:	6a1a      	ldr	r2, [r3, #32]
 800bb56:	68bb      	ldr	r3, [r7, #8]
 800bb58:	09db      	lsrs	r3, r3, #7
 800bb5a:	4413      	add	r3, r2
 800bb5c:	4619      	mov	r1, r3
 800bb5e:	68f8      	ldr	r0, [r7, #12]
 800bb60:	f7ff fde8 	bl	800b734 <move_window>
 800bb64:	4603      	mov	r3, r0
 800bb66:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800bb68:	7ffb      	ldrb	r3, [r7, #31]
 800bb6a:	2b00      	cmp	r3, #0
 800bb6c:	d128      	bne.n	800bbc0 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800bb6e:	687b      	ldr	r3, [r7, #4]
 800bb70:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800bb74:	68fb      	ldr	r3, [r7, #12]
 800bb76:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bb7a:	68bb      	ldr	r3, [r7, #8]
 800bb7c:	009b      	lsls	r3, r3, #2
 800bb7e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800bb82:	4413      	add	r3, r2
 800bb84:	4618      	mov	r0, r3
 800bb86:	f7ff fb3c 	bl	800b202 <ld_dword>
 800bb8a:	4603      	mov	r3, r0
 800bb8c:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800bb90:	4323      	orrs	r3, r4
 800bb92:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800bb94:	68fb      	ldr	r3, [r7, #12]
 800bb96:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bb9a:	68bb      	ldr	r3, [r7, #8]
 800bb9c:	009b      	lsls	r3, r3, #2
 800bb9e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800bba2:	4413      	add	r3, r2
 800bba4:	6879      	ldr	r1, [r7, #4]
 800bba6:	4618      	mov	r0, r3
 800bba8:	f7ff fb69 	bl	800b27e <st_dword>
			fs->wflag = 1;
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	2201      	movs	r2, #1
 800bbb0:	70da      	strb	r2, [r3, #3]
			break;
 800bbb2:	e006      	b.n	800bbc2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800bbb4:	bf00      	nop
 800bbb6:	e004      	b.n	800bbc2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800bbb8:	bf00      	nop
 800bbba:	e002      	b.n	800bbc2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800bbbc:	bf00      	nop
 800bbbe:	e000      	b.n	800bbc2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800bbc0:	bf00      	nop
		}
	}
	return res;
 800bbc2:	7ffb      	ldrb	r3, [r7, #31]
}
 800bbc4:	4618      	mov	r0, r3
 800bbc6:	3724      	adds	r7, #36	@ 0x24
 800bbc8:	46bd      	mov	sp, r7
 800bbca:	bd90      	pop	{r4, r7, pc}

0800bbcc <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800bbcc:	b580      	push	{r7, lr}
 800bbce:	b088      	sub	sp, #32
 800bbd0:	af00      	add	r7, sp, #0
 800bbd2:	60f8      	str	r0, [r7, #12]
 800bbd4:	60b9      	str	r1, [r7, #8]
 800bbd6:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800bbd8:	2300      	movs	r3, #0
 800bbda:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800bbe2:	68bb      	ldr	r3, [r7, #8]
 800bbe4:	2b01      	cmp	r3, #1
 800bbe6:	d904      	bls.n	800bbf2 <remove_chain+0x26>
 800bbe8:	69bb      	ldr	r3, [r7, #24]
 800bbea:	695b      	ldr	r3, [r3, #20]
 800bbec:	68ba      	ldr	r2, [r7, #8]
 800bbee:	429a      	cmp	r2, r3
 800bbf0:	d301      	bcc.n	800bbf6 <remove_chain+0x2a>
 800bbf2:	2302      	movs	r3, #2
 800bbf4:	e04b      	b.n	800bc8e <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800bbf6:	687b      	ldr	r3, [r7, #4]
 800bbf8:	2b00      	cmp	r3, #0
 800bbfa:	d00c      	beq.n	800bc16 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800bbfc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bc00:	6879      	ldr	r1, [r7, #4]
 800bc02:	69b8      	ldr	r0, [r7, #24]
 800bc04:	f7ff fef8 	bl	800b9f8 <put_fat>
 800bc08:	4603      	mov	r3, r0
 800bc0a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800bc0c:	7ffb      	ldrb	r3, [r7, #31]
 800bc0e:	2b00      	cmp	r3, #0
 800bc10:	d001      	beq.n	800bc16 <remove_chain+0x4a>
 800bc12:	7ffb      	ldrb	r3, [r7, #31]
 800bc14:	e03b      	b.n	800bc8e <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800bc16:	68b9      	ldr	r1, [r7, #8]
 800bc18:	68f8      	ldr	r0, [r7, #12]
 800bc1a:	f7ff fe46 	bl	800b8aa <get_fat>
 800bc1e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800bc20:	697b      	ldr	r3, [r7, #20]
 800bc22:	2b00      	cmp	r3, #0
 800bc24:	d031      	beq.n	800bc8a <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800bc26:	697b      	ldr	r3, [r7, #20]
 800bc28:	2b01      	cmp	r3, #1
 800bc2a:	d101      	bne.n	800bc30 <remove_chain+0x64>
 800bc2c:	2302      	movs	r3, #2
 800bc2e:	e02e      	b.n	800bc8e <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800bc30:	697b      	ldr	r3, [r7, #20]
 800bc32:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bc36:	d101      	bne.n	800bc3c <remove_chain+0x70>
 800bc38:	2301      	movs	r3, #1
 800bc3a:	e028      	b.n	800bc8e <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800bc3c:	2200      	movs	r2, #0
 800bc3e:	68b9      	ldr	r1, [r7, #8]
 800bc40:	69b8      	ldr	r0, [r7, #24]
 800bc42:	f7ff fed9 	bl	800b9f8 <put_fat>
 800bc46:	4603      	mov	r3, r0
 800bc48:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800bc4a:	7ffb      	ldrb	r3, [r7, #31]
 800bc4c:	2b00      	cmp	r3, #0
 800bc4e:	d001      	beq.n	800bc54 <remove_chain+0x88>
 800bc50:	7ffb      	ldrb	r3, [r7, #31]
 800bc52:	e01c      	b.n	800bc8e <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800bc54:	69bb      	ldr	r3, [r7, #24]
 800bc56:	691a      	ldr	r2, [r3, #16]
 800bc58:	69bb      	ldr	r3, [r7, #24]
 800bc5a:	695b      	ldr	r3, [r3, #20]
 800bc5c:	3b02      	subs	r3, #2
 800bc5e:	429a      	cmp	r2, r3
 800bc60:	d20b      	bcs.n	800bc7a <remove_chain+0xae>
			fs->free_clst++;
 800bc62:	69bb      	ldr	r3, [r7, #24]
 800bc64:	691b      	ldr	r3, [r3, #16]
 800bc66:	1c5a      	adds	r2, r3, #1
 800bc68:	69bb      	ldr	r3, [r7, #24]
 800bc6a:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800bc6c:	69bb      	ldr	r3, [r7, #24]
 800bc6e:	791b      	ldrb	r3, [r3, #4]
 800bc70:	f043 0301 	orr.w	r3, r3, #1
 800bc74:	b2da      	uxtb	r2, r3
 800bc76:	69bb      	ldr	r3, [r7, #24]
 800bc78:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800bc7a:	697b      	ldr	r3, [r7, #20]
 800bc7c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800bc7e:	69bb      	ldr	r3, [r7, #24]
 800bc80:	695b      	ldr	r3, [r3, #20]
 800bc82:	68ba      	ldr	r2, [r7, #8]
 800bc84:	429a      	cmp	r2, r3
 800bc86:	d3c6      	bcc.n	800bc16 <remove_chain+0x4a>
 800bc88:	e000      	b.n	800bc8c <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800bc8a:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800bc8c:	2300      	movs	r3, #0
}
 800bc8e:	4618      	mov	r0, r3
 800bc90:	3720      	adds	r7, #32
 800bc92:	46bd      	mov	sp, r7
 800bc94:	bd80      	pop	{r7, pc}

0800bc96 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800bc96:	b580      	push	{r7, lr}
 800bc98:	b088      	sub	sp, #32
 800bc9a:	af00      	add	r7, sp, #0
 800bc9c:	6078      	str	r0, [r7, #4]
 800bc9e:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	681b      	ldr	r3, [r3, #0]
 800bca4:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800bca6:	683b      	ldr	r3, [r7, #0]
 800bca8:	2b00      	cmp	r3, #0
 800bcaa:	d10d      	bne.n	800bcc8 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800bcac:	693b      	ldr	r3, [r7, #16]
 800bcae:	68db      	ldr	r3, [r3, #12]
 800bcb0:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800bcb2:	69bb      	ldr	r3, [r7, #24]
 800bcb4:	2b00      	cmp	r3, #0
 800bcb6:	d004      	beq.n	800bcc2 <create_chain+0x2c>
 800bcb8:	693b      	ldr	r3, [r7, #16]
 800bcba:	695b      	ldr	r3, [r3, #20]
 800bcbc:	69ba      	ldr	r2, [r7, #24]
 800bcbe:	429a      	cmp	r2, r3
 800bcc0:	d31b      	bcc.n	800bcfa <create_chain+0x64>
 800bcc2:	2301      	movs	r3, #1
 800bcc4:	61bb      	str	r3, [r7, #24]
 800bcc6:	e018      	b.n	800bcfa <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800bcc8:	6839      	ldr	r1, [r7, #0]
 800bcca:	6878      	ldr	r0, [r7, #4]
 800bccc:	f7ff fded 	bl	800b8aa <get_fat>
 800bcd0:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800bcd2:	68fb      	ldr	r3, [r7, #12]
 800bcd4:	2b01      	cmp	r3, #1
 800bcd6:	d801      	bhi.n	800bcdc <create_chain+0x46>
 800bcd8:	2301      	movs	r3, #1
 800bcda:	e070      	b.n	800bdbe <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bce2:	d101      	bne.n	800bce8 <create_chain+0x52>
 800bce4:	68fb      	ldr	r3, [r7, #12]
 800bce6:	e06a      	b.n	800bdbe <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800bce8:	693b      	ldr	r3, [r7, #16]
 800bcea:	695b      	ldr	r3, [r3, #20]
 800bcec:	68fa      	ldr	r2, [r7, #12]
 800bcee:	429a      	cmp	r2, r3
 800bcf0:	d201      	bcs.n	800bcf6 <create_chain+0x60>
 800bcf2:	68fb      	ldr	r3, [r7, #12]
 800bcf4:	e063      	b.n	800bdbe <create_chain+0x128>
		scl = clst;
 800bcf6:	683b      	ldr	r3, [r7, #0]
 800bcf8:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800bcfa:	69bb      	ldr	r3, [r7, #24]
 800bcfc:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800bcfe:	69fb      	ldr	r3, [r7, #28]
 800bd00:	3301      	adds	r3, #1
 800bd02:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800bd04:	693b      	ldr	r3, [r7, #16]
 800bd06:	695b      	ldr	r3, [r3, #20]
 800bd08:	69fa      	ldr	r2, [r7, #28]
 800bd0a:	429a      	cmp	r2, r3
 800bd0c:	d307      	bcc.n	800bd1e <create_chain+0x88>
				ncl = 2;
 800bd0e:	2302      	movs	r3, #2
 800bd10:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800bd12:	69fa      	ldr	r2, [r7, #28]
 800bd14:	69bb      	ldr	r3, [r7, #24]
 800bd16:	429a      	cmp	r2, r3
 800bd18:	d901      	bls.n	800bd1e <create_chain+0x88>
 800bd1a:	2300      	movs	r3, #0
 800bd1c:	e04f      	b.n	800bdbe <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800bd1e:	69f9      	ldr	r1, [r7, #28]
 800bd20:	6878      	ldr	r0, [r7, #4]
 800bd22:	f7ff fdc2 	bl	800b8aa <get_fat>
 800bd26:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800bd28:	68fb      	ldr	r3, [r7, #12]
 800bd2a:	2b00      	cmp	r3, #0
 800bd2c:	d00e      	beq.n	800bd4c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800bd2e:	68fb      	ldr	r3, [r7, #12]
 800bd30:	2b01      	cmp	r3, #1
 800bd32:	d003      	beq.n	800bd3c <create_chain+0xa6>
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bd3a:	d101      	bne.n	800bd40 <create_chain+0xaa>
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	e03e      	b.n	800bdbe <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800bd40:	69fa      	ldr	r2, [r7, #28]
 800bd42:	69bb      	ldr	r3, [r7, #24]
 800bd44:	429a      	cmp	r2, r3
 800bd46:	d1da      	bne.n	800bcfe <create_chain+0x68>
 800bd48:	2300      	movs	r3, #0
 800bd4a:	e038      	b.n	800bdbe <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800bd4c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800bd4e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800bd52:	69f9      	ldr	r1, [r7, #28]
 800bd54:	6938      	ldr	r0, [r7, #16]
 800bd56:	f7ff fe4f 	bl	800b9f8 <put_fat>
 800bd5a:	4603      	mov	r3, r0
 800bd5c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800bd5e:	7dfb      	ldrb	r3, [r7, #23]
 800bd60:	2b00      	cmp	r3, #0
 800bd62:	d109      	bne.n	800bd78 <create_chain+0xe2>
 800bd64:	683b      	ldr	r3, [r7, #0]
 800bd66:	2b00      	cmp	r3, #0
 800bd68:	d006      	beq.n	800bd78 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800bd6a:	69fa      	ldr	r2, [r7, #28]
 800bd6c:	6839      	ldr	r1, [r7, #0]
 800bd6e:	6938      	ldr	r0, [r7, #16]
 800bd70:	f7ff fe42 	bl	800b9f8 <put_fat>
 800bd74:	4603      	mov	r3, r0
 800bd76:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800bd78:	7dfb      	ldrb	r3, [r7, #23]
 800bd7a:	2b00      	cmp	r3, #0
 800bd7c:	d116      	bne.n	800bdac <create_chain+0x116>
		fs->last_clst = ncl;
 800bd7e:	693b      	ldr	r3, [r7, #16]
 800bd80:	69fa      	ldr	r2, [r7, #28]
 800bd82:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800bd84:	693b      	ldr	r3, [r7, #16]
 800bd86:	691a      	ldr	r2, [r3, #16]
 800bd88:	693b      	ldr	r3, [r7, #16]
 800bd8a:	695b      	ldr	r3, [r3, #20]
 800bd8c:	3b02      	subs	r3, #2
 800bd8e:	429a      	cmp	r2, r3
 800bd90:	d804      	bhi.n	800bd9c <create_chain+0x106>
 800bd92:	693b      	ldr	r3, [r7, #16]
 800bd94:	691b      	ldr	r3, [r3, #16]
 800bd96:	1e5a      	subs	r2, r3, #1
 800bd98:	693b      	ldr	r3, [r7, #16]
 800bd9a:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800bd9c:	693b      	ldr	r3, [r7, #16]
 800bd9e:	791b      	ldrb	r3, [r3, #4]
 800bda0:	f043 0301 	orr.w	r3, r3, #1
 800bda4:	b2da      	uxtb	r2, r3
 800bda6:	693b      	ldr	r3, [r7, #16]
 800bda8:	711a      	strb	r2, [r3, #4]
 800bdaa:	e007      	b.n	800bdbc <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800bdac:	7dfb      	ldrb	r3, [r7, #23]
 800bdae:	2b01      	cmp	r3, #1
 800bdb0:	d102      	bne.n	800bdb8 <create_chain+0x122>
 800bdb2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800bdb6:	e000      	b.n	800bdba <create_chain+0x124>
 800bdb8:	2301      	movs	r3, #1
 800bdba:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800bdbc:	69fb      	ldr	r3, [r7, #28]
}
 800bdbe:	4618      	mov	r0, r3
 800bdc0:	3720      	adds	r7, #32
 800bdc2:	46bd      	mov	sp, r7
 800bdc4:	bd80      	pop	{r7, pc}

0800bdc6 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800bdc6:	b480      	push	{r7}
 800bdc8:	b087      	sub	sp, #28
 800bdca:	af00      	add	r7, sp, #0
 800bdcc:	6078      	str	r0, [r7, #4]
 800bdce:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800bdd6:	687b      	ldr	r3, [r7, #4]
 800bdd8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bdda:	3304      	adds	r3, #4
 800bddc:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800bdde:	683b      	ldr	r3, [r7, #0]
 800bde0:	0a5b      	lsrs	r3, r3, #9
 800bde2:	68fa      	ldr	r2, [r7, #12]
 800bde4:	8952      	ldrh	r2, [r2, #10]
 800bde6:	fbb3 f3f2 	udiv	r3, r3, r2
 800bdea:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800bdec:	693b      	ldr	r3, [r7, #16]
 800bdee:	1d1a      	adds	r2, r3, #4
 800bdf0:	613a      	str	r2, [r7, #16]
 800bdf2:	681b      	ldr	r3, [r3, #0]
 800bdf4:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800bdf6:	68bb      	ldr	r3, [r7, #8]
 800bdf8:	2b00      	cmp	r3, #0
 800bdfa:	d101      	bne.n	800be00 <clmt_clust+0x3a>
 800bdfc:	2300      	movs	r3, #0
 800bdfe:	e010      	b.n	800be22 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800be00:	697a      	ldr	r2, [r7, #20]
 800be02:	68bb      	ldr	r3, [r7, #8]
 800be04:	429a      	cmp	r2, r3
 800be06:	d307      	bcc.n	800be18 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800be08:	697a      	ldr	r2, [r7, #20]
 800be0a:	68bb      	ldr	r3, [r7, #8]
 800be0c:	1ad3      	subs	r3, r2, r3
 800be0e:	617b      	str	r3, [r7, #20]
 800be10:	693b      	ldr	r3, [r7, #16]
 800be12:	3304      	adds	r3, #4
 800be14:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800be16:	e7e9      	b.n	800bdec <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800be18:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800be1a:	693b      	ldr	r3, [r7, #16]
 800be1c:	681a      	ldr	r2, [r3, #0]
 800be1e:	697b      	ldr	r3, [r7, #20]
 800be20:	4413      	add	r3, r2
}
 800be22:	4618      	mov	r0, r3
 800be24:	371c      	adds	r7, #28
 800be26:	46bd      	mov	sp, r7
 800be28:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be2c:	4770      	bx	lr

0800be2e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800be2e:	b580      	push	{r7, lr}
 800be30:	b086      	sub	sp, #24
 800be32:	af00      	add	r7, sp, #0
 800be34:	6078      	str	r0, [r7, #4]
 800be36:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	681b      	ldr	r3, [r3, #0]
 800be3c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800be3e:	683b      	ldr	r3, [r7, #0]
 800be40:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800be44:	d204      	bcs.n	800be50 <dir_sdi+0x22>
 800be46:	683b      	ldr	r3, [r7, #0]
 800be48:	f003 031f 	and.w	r3, r3, #31
 800be4c:	2b00      	cmp	r3, #0
 800be4e:	d001      	beq.n	800be54 <dir_sdi+0x26>
		return FR_INT_ERR;
 800be50:	2302      	movs	r3, #2
 800be52:	e063      	b.n	800bf1c <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800be54:	687b      	ldr	r3, [r7, #4]
 800be56:	683a      	ldr	r2, [r7, #0]
 800be58:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800be5a:	687b      	ldr	r3, [r7, #4]
 800be5c:	689b      	ldr	r3, [r3, #8]
 800be5e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800be60:	697b      	ldr	r3, [r7, #20]
 800be62:	2b00      	cmp	r3, #0
 800be64:	d106      	bne.n	800be74 <dir_sdi+0x46>
 800be66:	693b      	ldr	r3, [r7, #16]
 800be68:	781b      	ldrb	r3, [r3, #0]
 800be6a:	2b02      	cmp	r3, #2
 800be6c:	d902      	bls.n	800be74 <dir_sdi+0x46>
		clst = fs->dirbase;
 800be6e:	693b      	ldr	r3, [r7, #16]
 800be70:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800be72:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800be74:	697b      	ldr	r3, [r7, #20]
 800be76:	2b00      	cmp	r3, #0
 800be78:	d10c      	bne.n	800be94 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800be7a:	683b      	ldr	r3, [r7, #0]
 800be7c:	095b      	lsrs	r3, r3, #5
 800be7e:	693a      	ldr	r2, [r7, #16]
 800be80:	8912      	ldrh	r2, [r2, #8]
 800be82:	4293      	cmp	r3, r2
 800be84:	d301      	bcc.n	800be8a <dir_sdi+0x5c>
 800be86:	2302      	movs	r3, #2
 800be88:	e048      	b.n	800bf1c <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800be8a:	693b      	ldr	r3, [r7, #16]
 800be8c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800be8e:	687b      	ldr	r3, [r7, #4]
 800be90:	61da      	str	r2, [r3, #28]
 800be92:	e029      	b.n	800bee8 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800be94:	693b      	ldr	r3, [r7, #16]
 800be96:	895b      	ldrh	r3, [r3, #10]
 800be98:	025b      	lsls	r3, r3, #9
 800be9a:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800be9c:	e019      	b.n	800bed2 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	6979      	ldr	r1, [r7, #20]
 800bea2:	4618      	mov	r0, r3
 800bea4:	f7ff fd01 	bl	800b8aa <get_fat>
 800bea8:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800beaa:	697b      	ldr	r3, [r7, #20]
 800beac:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800beb0:	d101      	bne.n	800beb6 <dir_sdi+0x88>
 800beb2:	2301      	movs	r3, #1
 800beb4:	e032      	b.n	800bf1c <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800beb6:	697b      	ldr	r3, [r7, #20]
 800beb8:	2b01      	cmp	r3, #1
 800beba:	d904      	bls.n	800bec6 <dir_sdi+0x98>
 800bebc:	693b      	ldr	r3, [r7, #16]
 800bebe:	695b      	ldr	r3, [r3, #20]
 800bec0:	697a      	ldr	r2, [r7, #20]
 800bec2:	429a      	cmp	r2, r3
 800bec4:	d301      	bcc.n	800beca <dir_sdi+0x9c>
 800bec6:	2302      	movs	r3, #2
 800bec8:	e028      	b.n	800bf1c <dir_sdi+0xee>
			ofs -= csz;
 800beca:	683a      	ldr	r2, [r7, #0]
 800becc:	68fb      	ldr	r3, [r7, #12]
 800bece:	1ad3      	subs	r3, r2, r3
 800bed0:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800bed2:	683a      	ldr	r2, [r7, #0]
 800bed4:	68fb      	ldr	r3, [r7, #12]
 800bed6:	429a      	cmp	r2, r3
 800bed8:	d2e1      	bcs.n	800be9e <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800beda:	6979      	ldr	r1, [r7, #20]
 800bedc:	6938      	ldr	r0, [r7, #16]
 800bede:	f7ff fcc5 	bl	800b86c <clust2sect>
 800bee2:	4602      	mov	r2, r0
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	697a      	ldr	r2, [r7, #20]
 800beec:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800beee:	687b      	ldr	r3, [r7, #4]
 800bef0:	69db      	ldr	r3, [r3, #28]
 800bef2:	2b00      	cmp	r3, #0
 800bef4:	d101      	bne.n	800befa <dir_sdi+0xcc>
 800bef6:	2302      	movs	r3, #2
 800bef8:	e010      	b.n	800bf1c <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800befa:	687b      	ldr	r3, [r7, #4]
 800befc:	69da      	ldr	r2, [r3, #28]
 800befe:	683b      	ldr	r3, [r7, #0]
 800bf00:	0a5b      	lsrs	r3, r3, #9
 800bf02:	441a      	add	r2, r3
 800bf04:	687b      	ldr	r3, [r7, #4]
 800bf06:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800bf08:	693b      	ldr	r3, [r7, #16]
 800bf0a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800bf0e:	683b      	ldr	r3, [r7, #0]
 800bf10:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bf14:	441a      	add	r2, r3
 800bf16:	687b      	ldr	r3, [r7, #4]
 800bf18:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800bf1a:	2300      	movs	r3, #0
}
 800bf1c:	4618      	mov	r0, r3
 800bf1e:	3718      	adds	r7, #24
 800bf20:	46bd      	mov	sp, r7
 800bf22:	bd80      	pop	{r7, pc}

0800bf24 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800bf24:	b580      	push	{r7, lr}
 800bf26:	b086      	sub	sp, #24
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	6078      	str	r0, [r7, #4]
 800bf2c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	681b      	ldr	r3, [r3, #0]
 800bf32:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800bf34:	687b      	ldr	r3, [r7, #4]
 800bf36:	695b      	ldr	r3, [r3, #20]
 800bf38:	3320      	adds	r3, #32
 800bf3a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800bf3c:	687b      	ldr	r3, [r7, #4]
 800bf3e:	69db      	ldr	r3, [r3, #28]
 800bf40:	2b00      	cmp	r3, #0
 800bf42:	d003      	beq.n	800bf4c <dir_next+0x28>
 800bf44:	68bb      	ldr	r3, [r7, #8]
 800bf46:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800bf4a:	d301      	bcc.n	800bf50 <dir_next+0x2c>
 800bf4c:	2304      	movs	r3, #4
 800bf4e:	e0aa      	b.n	800c0a6 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800bf50:	68bb      	ldr	r3, [r7, #8]
 800bf52:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	f040 8098 	bne.w	800c08c <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800bf5c:	687b      	ldr	r3, [r7, #4]
 800bf5e:	69db      	ldr	r3, [r3, #28]
 800bf60:	1c5a      	adds	r2, r3, #1
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	699b      	ldr	r3, [r3, #24]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	d10b      	bne.n	800bf86 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800bf6e:	68bb      	ldr	r3, [r7, #8]
 800bf70:	095b      	lsrs	r3, r3, #5
 800bf72:	68fa      	ldr	r2, [r7, #12]
 800bf74:	8912      	ldrh	r2, [r2, #8]
 800bf76:	4293      	cmp	r3, r2
 800bf78:	f0c0 8088 	bcc.w	800c08c <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	2200      	movs	r2, #0
 800bf80:	61da      	str	r2, [r3, #28]
 800bf82:	2304      	movs	r3, #4
 800bf84:	e08f      	b.n	800c0a6 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800bf86:	68bb      	ldr	r3, [r7, #8]
 800bf88:	0a5b      	lsrs	r3, r3, #9
 800bf8a:	68fa      	ldr	r2, [r7, #12]
 800bf8c:	8952      	ldrh	r2, [r2, #10]
 800bf8e:	3a01      	subs	r2, #1
 800bf90:	4013      	ands	r3, r2
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	d17a      	bne.n	800c08c <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800bf96:	687a      	ldr	r2, [r7, #4]
 800bf98:	687b      	ldr	r3, [r7, #4]
 800bf9a:	699b      	ldr	r3, [r3, #24]
 800bf9c:	4619      	mov	r1, r3
 800bf9e:	4610      	mov	r0, r2
 800bfa0:	f7ff fc83 	bl	800b8aa <get_fat>
 800bfa4:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800bfa6:	697b      	ldr	r3, [r7, #20]
 800bfa8:	2b01      	cmp	r3, #1
 800bfaa:	d801      	bhi.n	800bfb0 <dir_next+0x8c>
 800bfac:	2302      	movs	r3, #2
 800bfae:	e07a      	b.n	800c0a6 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800bfb0:	697b      	ldr	r3, [r7, #20]
 800bfb2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800bfb6:	d101      	bne.n	800bfbc <dir_next+0x98>
 800bfb8:	2301      	movs	r3, #1
 800bfba:	e074      	b.n	800c0a6 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	695b      	ldr	r3, [r3, #20]
 800bfc0:	697a      	ldr	r2, [r7, #20]
 800bfc2:	429a      	cmp	r2, r3
 800bfc4:	d358      	bcc.n	800c078 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800bfc6:	683b      	ldr	r3, [r7, #0]
 800bfc8:	2b00      	cmp	r3, #0
 800bfca:	d104      	bne.n	800bfd6 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	2200      	movs	r2, #0
 800bfd0:	61da      	str	r2, [r3, #28]
 800bfd2:	2304      	movs	r3, #4
 800bfd4:	e067      	b.n	800c0a6 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800bfd6:	687a      	ldr	r2, [r7, #4]
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	699b      	ldr	r3, [r3, #24]
 800bfdc:	4619      	mov	r1, r3
 800bfde:	4610      	mov	r0, r2
 800bfe0:	f7ff fe59 	bl	800bc96 <create_chain>
 800bfe4:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800bfe6:	697b      	ldr	r3, [r7, #20]
 800bfe8:	2b00      	cmp	r3, #0
 800bfea:	d101      	bne.n	800bff0 <dir_next+0xcc>
 800bfec:	2307      	movs	r3, #7
 800bfee:	e05a      	b.n	800c0a6 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800bff0:	697b      	ldr	r3, [r7, #20]
 800bff2:	2b01      	cmp	r3, #1
 800bff4:	d101      	bne.n	800bffa <dir_next+0xd6>
 800bff6:	2302      	movs	r3, #2
 800bff8:	e055      	b.n	800c0a6 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800bffa:	697b      	ldr	r3, [r7, #20]
 800bffc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800c000:	d101      	bne.n	800c006 <dir_next+0xe2>
 800c002:	2301      	movs	r3, #1
 800c004:	e04f      	b.n	800c0a6 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800c006:	68f8      	ldr	r0, [r7, #12]
 800c008:	f7ff fb50 	bl	800b6ac <sync_window>
 800c00c:	4603      	mov	r3, r0
 800c00e:	2b00      	cmp	r3, #0
 800c010:	d001      	beq.n	800c016 <dir_next+0xf2>
 800c012:	2301      	movs	r3, #1
 800c014:	e047      	b.n	800c0a6 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	3330      	adds	r3, #48	@ 0x30
 800c01a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800c01e:	2100      	movs	r1, #0
 800c020:	4618      	mov	r0, r3
 800c022:	f7ff f979 	bl	800b318 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c026:	2300      	movs	r3, #0
 800c028:	613b      	str	r3, [r7, #16]
 800c02a:	6979      	ldr	r1, [r7, #20]
 800c02c:	68f8      	ldr	r0, [r7, #12]
 800c02e:	f7ff fc1d 	bl	800b86c <clust2sect>
 800c032:	4602      	mov	r2, r0
 800c034:	68fb      	ldr	r3, [r7, #12]
 800c036:	62da      	str	r2, [r3, #44]	@ 0x2c
 800c038:	e012      	b.n	800c060 <dir_next+0x13c>
						fs->wflag = 1;
 800c03a:	68fb      	ldr	r3, [r7, #12]
 800c03c:	2201      	movs	r2, #1
 800c03e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800c040:	68f8      	ldr	r0, [r7, #12]
 800c042:	f7ff fb33 	bl	800b6ac <sync_window>
 800c046:	4603      	mov	r3, r0
 800c048:	2b00      	cmp	r3, #0
 800c04a:	d001      	beq.n	800c050 <dir_next+0x12c>
 800c04c:	2301      	movs	r3, #1
 800c04e:	e02a      	b.n	800c0a6 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800c050:	693b      	ldr	r3, [r7, #16]
 800c052:	3301      	adds	r3, #1
 800c054:	613b      	str	r3, [r7, #16]
 800c056:	68fb      	ldr	r3, [r7, #12]
 800c058:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c05a:	1c5a      	adds	r2, r3, #1
 800c05c:	68fb      	ldr	r3, [r7, #12]
 800c05e:	62da      	str	r2, [r3, #44]	@ 0x2c
 800c060:	68fb      	ldr	r3, [r7, #12]
 800c062:	895b      	ldrh	r3, [r3, #10]
 800c064:	461a      	mov	r2, r3
 800c066:	693b      	ldr	r3, [r7, #16]
 800c068:	4293      	cmp	r3, r2
 800c06a:	d3e6      	bcc.n	800c03a <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c070:	693b      	ldr	r3, [r7, #16]
 800c072:	1ad2      	subs	r2, r2, r3
 800c074:	68fb      	ldr	r3, [r7, #12]
 800c076:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800c078:	687b      	ldr	r3, [r7, #4]
 800c07a:	697a      	ldr	r2, [r7, #20]
 800c07c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800c07e:	6979      	ldr	r1, [r7, #20]
 800c080:	68f8      	ldr	r0, [r7, #12]
 800c082:	f7ff fbf3 	bl	800b86c <clust2sect>
 800c086:	4602      	mov	r2, r0
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	68ba      	ldr	r2, [r7, #8]
 800c090:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800c092:	68fb      	ldr	r3, [r7, #12]
 800c094:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c098:	68bb      	ldr	r3, [r7, #8]
 800c09a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c09e:	441a      	add	r2, r3
 800c0a0:	687b      	ldr	r3, [r7, #4]
 800c0a2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800c0a4:	2300      	movs	r3, #0
}
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	3718      	adds	r7, #24
 800c0aa:	46bd      	mov	sp, r7
 800c0ac:	bd80      	pop	{r7, pc}

0800c0ae <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800c0ae:	b580      	push	{r7, lr}
 800c0b0:	b086      	sub	sp, #24
 800c0b2:	af00      	add	r7, sp, #0
 800c0b4:	6078      	str	r0, [r7, #4]
 800c0b6:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800c0b8:	687b      	ldr	r3, [r7, #4]
 800c0ba:	681b      	ldr	r3, [r3, #0]
 800c0bc:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800c0be:	2100      	movs	r1, #0
 800c0c0:	6878      	ldr	r0, [r7, #4]
 800c0c2:	f7ff feb4 	bl	800be2e <dir_sdi>
 800c0c6:	4603      	mov	r3, r0
 800c0c8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800c0ca:	7dfb      	ldrb	r3, [r7, #23]
 800c0cc:	2b00      	cmp	r3, #0
 800c0ce:	d12b      	bne.n	800c128 <dir_alloc+0x7a>
		n = 0;
 800c0d0:	2300      	movs	r3, #0
 800c0d2:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	69db      	ldr	r3, [r3, #28]
 800c0d8:	4619      	mov	r1, r3
 800c0da:	68f8      	ldr	r0, [r7, #12]
 800c0dc:	f7ff fb2a 	bl	800b734 <move_window>
 800c0e0:	4603      	mov	r3, r0
 800c0e2:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c0e4:	7dfb      	ldrb	r3, [r7, #23]
 800c0e6:	2b00      	cmp	r3, #0
 800c0e8:	d11d      	bne.n	800c126 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800c0ea:	687b      	ldr	r3, [r7, #4]
 800c0ec:	6a1b      	ldr	r3, [r3, #32]
 800c0ee:	781b      	ldrb	r3, [r3, #0]
 800c0f0:	2be5      	cmp	r3, #229	@ 0xe5
 800c0f2:	d004      	beq.n	800c0fe <dir_alloc+0x50>
 800c0f4:	687b      	ldr	r3, [r7, #4]
 800c0f6:	6a1b      	ldr	r3, [r3, #32]
 800c0f8:	781b      	ldrb	r3, [r3, #0]
 800c0fa:	2b00      	cmp	r3, #0
 800c0fc:	d107      	bne.n	800c10e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800c0fe:	693b      	ldr	r3, [r7, #16]
 800c100:	3301      	adds	r3, #1
 800c102:	613b      	str	r3, [r7, #16]
 800c104:	693a      	ldr	r2, [r7, #16]
 800c106:	683b      	ldr	r3, [r7, #0]
 800c108:	429a      	cmp	r2, r3
 800c10a:	d102      	bne.n	800c112 <dir_alloc+0x64>
 800c10c:	e00c      	b.n	800c128 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800c10e:	2300      	movs	r3, #0
 800c110:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800c112:	2101      	movs	r1, #1
 800c114:	6878      	ldr	r0, [r7, #4]
 800c116:	f7ff ff05 	bl	800bf24 <dir_next>
 800c11a:	4603      	mov	r3, r0
 800c11c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800c11e:	7dfb      	ldrb	r3, [r7, #23]
 800c120:	2b00      	cmp	r3, #0
 800c122:	d0d7      	beq.n	800c0d4 <dir_alloc+0x26>
 800c124:	e000      	b.n	800c128 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800c126:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800c128:	7dfb      	ldrb	r3, [r7, #23]
 800c12a:	2b04      	cmp	r3, #4
 800c12c:	d101      	bne.n	800c132 <dir_alloc+0x84>
 800c12e:	2307      	movs	r3, #7
 800c130:	75fb      	strb	r3, [r7, #23]
	return res;
 800c132:	7dfb      	ldrb	r3, [r7, #23]
}
 800c134:	4618      	mov	r0, r3
 800c136:	3718      	adds	r7, #24
 800c138:	46bd      	mov	sp, r7
 800c13a:	bd80      	pop	{r7, pc}

0800c13c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800c13c:	b580      	push	{r7, lr}
 800c13e:	b084      	sub	sp, #16
 800c140:	af00      	add	r7, sp, #0
 800c142:	6078      	str	r0, [r7, #4]
 800c144:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800c146:	683b      	ldr	r3, [r7, #0]
 800c148:	331a      	adds	r3, #26
 800c14a:	4618      	mov	r0, r3
 800c14c:	f7ff f840 	bl	800b1d0 <ld_word>
 800c150:	4603      	mov	r3, r0
 800c152:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800c154:	687b      	ldr	r3, [r7, #4]
 800c156:	781b      	ldrb	r3, [r3, #0]
 800c158:	2b03      	cmp	r3, #3
 800c15a:	d109      	bne.n	800c170 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800c15c:	683b      	ldr	r3, [r7, #0]
 800c15e:	3314      	adds	r3, #20
 800c160:	4618      	mov	r0, r3
 800c162:	f7ff f835 	bl	800b1d0 <ld_word>
 800c166:	4603      	mov	r3, r0
 800c168:	041b      	lsls	r3, r3, #16
 800c16a:	68fa      	ldr	r2, [r7, #12]
 800c16c:	4313      	orrs	r3, r2
 800c16e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800c170:	68fb      	ldr	r3, [r7, #12]
}
 800c172:	4618      	mov	r0, r3
 800c174:	3710      	adds	r7, #16
 800c176:	46bd      	mov	sp, r7
 800c178:	bd80      	pop	{r7, pc}

0800c17a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800c17a:	b580      	push	{r7, lr}
 800c17c:	b084      	sub	sp, #16
 800c17e:	af00      	add	r7, sp, #0
 800c180:	60f8      	str	r0, [r7, #12]
 800c182:	60b9      	str	r1, [r7, #8]
 800c184:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800c186:	68bb      	ldr	r3, [r7, #8]
 800c188:	331a      	adds	r3, #26
 800c18a:	687a      	ldr	r2, [r7, #4]
 800c18c:	b292      	uxth	r2, r2
 800c18e:	4611      	mov	r1, r2
 800c190:	4618      	mov	r0, r3
 800c192:	f7ff f859 	bl	800b248 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800c196:	68fb      	ldr	r3, [r7, #12]
 800c198:	781b      	ldrb	r3, [r3, #0]
 800c19a:	2b03      	cmp	r3, #3
 800c19c:	d109      	bne.n	800c1b2 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800c19e:	68bb      	ldr	r3, [r7, #8]
 800c1a0:	f103 0214 	add.w	r2, r3, #20
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	0c1b      	lsrs	r3, r3, #16
 800c1a8:	b29b      	uxth	r3, r3
 800c1aa:	4619      	mov	r1, r3
 800c1ac:	4610      	mov	r0, r2
 800c1ae:	f7ff f84b 	bl	800b248 <st_word>
	}
}
 800c1b2:	bf00      	nop
 800c1b4:	3710      	adds	r7, #16
 800c1b6:	46bd      	mov	sp, r7
 800c1b8:	bd80      	pop	{r7, pc}

0800c1ba <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800c1ba:	b580      	push	{r7, lr}
 800c1bc:	b086      	sub	sp, #24
 800c1be:	af00      	add	r7, sp, #0
 800c1c0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c1c2:	687b      	ldr	r3, [r7, #4]
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800c1c8:	2100      	movs	r1, #0
 800c1ca:	6878      	ldr	r0, [r7, #4]
 800c1cc:	f7ff fe2f 	bl	800be2e <dir_sdi>
 800c1d0:	4603      	mov	r3, r0
 800c1d2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800c1d4:	7dfb      	ldrb	r3, [r7, #23]
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	d001      	beq.n	800c1de <dir_find+0x24>
 800c1da:	7dfb      	ldrb	r3, [r7, #23]
 800c1dc:	e03e      	b.n	800c25c <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800c1de:	687b      	ldr	r3, [r7, #4]
 800c1e0:	69db      	ldr	r3, [r3, #28]
 800c1e2:	4619      	mov	r1, r3
 800c1e4:	6938      	ldr	r0, [r7, #16]
 800c1e6:	f7ff faa5 	bl	800b734 <move_window>
 800c1ea:	4603      	mov	r3, r0
 800c1ec:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800c1ee:	7dfb      	ldrb	r3, [r7, #23]
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	d12f      	bne.n	800c254 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800c1f4:	687b      	ldr	r3, [r7, #4]
 800c1f6:	6a1b      	ldr	r3, [r3, #32]
 800c1f8:	781b      	ldrb	r3, [r3, #0]
 800c1fa:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800c1fc:	7bfb      	ldrb	r3, [r7, #15]
 800c1fe:	2b00      	cmp	r3, #0
 800c200:	d102      	bne.n	800c208 <dir_find+0x4e>
 800c202:	2304      	movs	r3, #4
 800c204:	75fb      	strb	r3, [r7, #23]
 800c206:	e028      	b.n	800c25a <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	6a1b      	ldr	r3, [r3, #32]
 800c20c:	330b      	adds	r3, #11
 800c20e:	781b      	ldrb	r3, [r3, #0]
 800c210:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800c214:	b2da      	uxtb	r2, r3
 800c216:	687b      	ldr	r3, [r7, #4]
 800c218:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800c21a:	687b      	ldr	r3, [r7, #4]
 800c21c:	6a1b      	ldr	r3, [r3, #32]
 800c21e:	330b      	adds	r3, #11
 800c220:	781b      	ldrb	r3, [r3, #0]
 800c222:	f003 0308 	and.w	r3, r3, #8
 800c226:	2b00      	cmp	r3, #0
 800c228:	d10a      	bne.n	800c240 <dir_find+0x86>
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	6a18      	ldr	r0, [r3, #32]
 800c22e:	687b      	ldr	r3, [r7, #4]
 800c230:	3324      	adds	r3, #36	@ 0x24
 800c232:	220b      	movs	r2, #11
 800c234:	4619      	mov	r1, r3
 800c236:	f7ff f88a 	bl	800b34e <mem_cmp>
 800c23a:	4603      	mov	r3, r0
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d00b      	beq.n	800c258 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800c240:	2100      	movs	r1, #0
 800c242:	6878      	ldr	r0, [r7, #4]
 800c244:	f7ff fe6e 	bl	800bf24 <dir_next>
 800c248:	4603      	mov	r3, r0
 800c24a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800c24c:	7dfb      	ldrb	r3, [r7, #23]
 800c24e:	2b00      	cmp	r3, #0
 800c250:	d0c5      	beq.n	800c1de <dir_find+0x24>
 800c252:	e002      	b.n	800c25a <dir_find+0xa0>
		if (res != FR_OK) break;
 800c254:	bf00      	nop
 800c256:	e000      	b.n	800c25a <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800c258:	bf00      	nop

	return res;
 800c25a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c25c:	4618      	mov	r0, r3
 800c25e:	3718      	adds	r7, #24
 800c260:	46bd      	mov	sp, r7
 800c262:	bd80      	pop	{r7, pc}

0800c264 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800c264:	b580      	push	{r7, lr}
 800c266:	b084      	sub	sp, #16
 800c268:	af00      	add	r7, sp, #0
 800c26a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800c26c:	687b      	ldr	r3, [r7, #4]
 800c26e:	681b      	ldr	r3, [r3, #0]
 800c270:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800c272:	2101      	movs	r1, #1
 800c274:	6878      	ldr	r0, [r7, #4]
 800c276:	f7ff ff1a 	bl	800c0ae <dir_alloc>
 800c27a:	4603      	mov	r3, r0
 800c27c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800c27e:	7bfb      	ldrb	r3, [r7, #15]
 800c280:	2b00      	cmp	r3, #0
 800c282:	d11c      	bne.n	800c2be <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	69db      	ldr	r3, [r3, #28]
 800c288:	4619      	mov	r1, r3
 800c28a:	68b8      	ldr	r0, [r7, #8]
 800c28c:	f7ff fa52 	bl	800b734 <move_window>
 800c290:	4603      	mov	r3, r0
 800c292:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800c294:	7bfb      	ldrb	r3, [r7, #15]
 800c296:	2b00      	cmp	r3, #0
 800c298:	d111      	bne.n	800c2be <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800c29a:	687b      	ldr	r3, [r7, #4]
 800c29c:	6a1b      	ldr	r3, [r3, #32]
 800c29e:	2220      	movs	r2, #32
 800c2a0:	2100      	movs	r1, #0
 800c2a2:	4618      	mov	r0, r3
 800c2a4:	f7ff f838 	bl	800b318 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800c2a8:	687b      	ldr	r3, [r7, #4]
 800c2aa:	6a18      	ldr	r0, [r3, #32]
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	3324      	adds	r3, #36	@ 0x24
 800c2b0:	220b      	movs	r2, #11
 800c2b2:	4619      	mov	r1, r3
 800c2b4:	f7ff f80f 	bl	800b2d6 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800c2b8:	68bb      	ldr	r3, [r7, #8]
 800c2ba:	2201      	movs	r2, #1
 800c2bc:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800c2be:	7bfb      	ldrb	r3, [r7, #15]
}
 800c2c0:	4618      	mov	r0, r3
 800c2c2:	3710      	adds	r7, #16
 800c2c4:	46bd      	mov	sp, r7
 800c2c6:	bd80      	pop	{r7, pc}

0800c2c8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800c2c8:	b580      	push	{r7, lr}
 800c2ca:	b088      	sub	sp, #32
 800c2cc:	af00      	add	r7, sp, #0
 800c2ce:	6078      	str	r0, [r7, #4]
 800c2d0:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800c2d2:	683b      	ldr	r3, [r7, #0]
 800c2d4:	681b      	ldr	r3, [r3, #0]
 800c2d6:	60fb      	str	r3, [r7, #12]
 800c2d8:	687b      	ldr	r3, [r7, #4]
 800c2da:	3324      	adds	r3, #36	@ 0x24
 800c2dc:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800c2de:	220b      	movs	r2, #11
 800c2e0:	2120      	movs	r1, #32
 800c2e2:	68b8      	ldr	r0, [r7, #8]
 800c2e4:	f7ff f818 	bl	800b318 <mem_set>
	si = i = 0; ni = 8;
 800c2e8:	2300      	movs	r3, #0
 800c2ea:	613b      	str	r3, [r7, #16]
 800c2ec:	693b      	ldr	r3, [r7, #16]
 800c2ee:	61fb      	str	r3, [r7, #28]
 800c2f0:	2308      	movs	r3, #8
 800c2f2:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800c2f4:	69fb      	ldr	r3, [r7, #28]
 800c2f6:	1c5a      	adds	r2, r3, #1
 800c2f8:	61fa      	str	r2, [r7, #28]
 800c2fa:	68fa      	ldr	r2, [r7, #12]
 800c2fc:	4413      	add	r3, r2
 800c2fe:	781b      	ldrb	r3, [r3, #0]
 800c300:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800c302:	7efb      	ldrb	r3, [r7, #27]
 800c304:	2b20      	cmp	r3, #32
 800c306:	d94e      	bls.n	800c3a6 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800c308:	7efb      	ldrb	r3, [r7, #27]
 800c30a:	2b2f      	cmp	r3, #47	@ 0x2f
 800c30c:	d006      	beq.n	800c31c <create_name+0x54>
 800c30e:	7efb      	ldrb	r3, [r7, #27]
 800c310:	2b5c      	cmp	r3, #92	@ 0x5c
 800c312:	d110      	bne.n	800c336 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800c314:	e002      	b.n	800c31c <create_name+0x54>
 800c316:	69fb      	ldr	r3, [r7, #28]
 800c318:	3301      	adds	r3, #1
 800c31a:	61fb      	str	r3, [r7, #28]
 800c31c:	68fa      	ldr	r2, [r7, #12]
 800c31e:	69fb      	ldr	r3, [r7, #28]
 800c320:	4413      	add	r3, r2
 800c322:	781b      	ldrb	r3, [r3, #0]
 800c324:	2b2f      	cmp	r3, #47	@ 0x2f
 800c326:	d0f6      	beq.n	800c316 <create_name+0x4e>
 800c328:	68fa      	ldr	r2, [r7, #12]
 800c32a:	69fb      	ldr	r3, [r7, #28]
 800c32c:	4413      	add	r3, r2
 800c32e:	781b      	ldrb	r3, [r3, #0]
 800c330:	2b5c      	cmp	r3, #92	@ 0x5c
 800c332:	d0f0      	beq.n	800c316 <create_name+0x4e>
			break;
 800c334:	e038      	b.n	800c3a8 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800c336:	7efb      	ldrb	r3, [r7, #27]
 800c338:	2b2e      	cmp	r3, #46	@ 0x2e
 800c33a:	d003      	beq.n	800c344 <create_name+0x7c>
 800c33c:	693a      	ldr	r2, [r7, #16]
 800c33e:	697b      	ldr	r3, [r7, #20]
 800c340:	429a      	cmp	r2, r3
 800c342:	d30c      	bcc.n	800c35e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800c344:	697b      	ldr	r3, [r7, #20]
 800c346:	2b0b      	cmp	r3, #11
 800c348:	d002      	beq.n	800c350 <create_name+0x88>
 800c34a:	7efb      	ldrb	r3, [r7, #27]
 800c34c:	2b2e      	cmp	r3, #46	@ 0x2e
 800c34e:	d001      	beq.n	800c354 <create_name+0x8c>
 800c350:	2306      	movs	r3, #6
 800c352:	e044      	b.n	800c3de <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800c354:	2308      	movs	r3, #8
 800c356:	613b      	str	r3, [r7, #16]
 800c358:	230b      	movs	r3, #11
 800c35a:	617b      	str	r3, [r7, #20]
			continue;
 800c35c:	e022      	b.n	800c3a4 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800c35e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800c362:	2b00      	cmp	r3, #0
 800c364:	da04      	bge.n	800c370 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800c366:	7efb      	ldrb	r3, [r7, #27]
 800c368:	3b80      	subs	r3, #128	@ 0x80
 800c36a:	4a1f      	ldr	r2, [pc, #124]	@ (800c3e8 <create_name+0x120>)
 800c36c:	5cd3      	ldrb	r3, [r2, r3]
 800c36e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800c370:	7efb      	ldrb	r3, [r7, #27]
 800c372:	4619      	mov	r1, r3
 800c374:	481d      	ldr	r0, [pc, #116]	@ (800c3ec <create_name+0x124>)
 800c376:	f7ff f811 	bl	800b39c <chk_chr>
 800c37a:	4603      	mov	r3, r0
 800c37c:	2b00      	cmp	r3, #0
 800c37e:	d001      	beq.n	800c384 <create_name+0xbc>
 800c380:	2306      	movs	r3, #6
 800c382:	e02c      	b.n	800c3de <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800c384:	7efb      	ldrb	r3, [r7, #27]
 800c386:	2b60      	cmp	r3, #96	@ 0x60
 800c388:	d905      	bls.n	800c396 <create_name+0xce>
 800c38a:	7efb      	ldrb	r3, [r7, #27]
 800c38c:	2b7a      	cmp	r3, #122	@ 0x7a
 800c38e:	d802      	bhi.n	800c396 <create_name+0xce>
 800c390:	7efb      	ldrb	r3, [r7, #27]
 800c392:	3b20      	subs	r3, #32
 800c394:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800c396:	693b      	ldr	r3, [r7, #16]
 800c398:	1c5a      	adds	r2, r3, #1
 800c39a:	613a      	str	r2, [r7, #16]
 800c39c:	68ba      	ldr	r2, [r7, #8]
 800c39e:	4413      	add	r3, r2
 800c3a0:	7efa      	ldrb	r2, [r7, #27]
 800c3a2:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800c3a4:	e7a6      	b.n	800c2f4 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800c3a6:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800c3a8:	68fa      	ldr	r2, [r7, #12]
 800c3aa:	69fb      	ldr	r3, [r7, #28]
 800c3ac:	441a      	add	r2, r3
 800c3ae:	683b      	ldr	r3, [r7, #0]
 800c3b0:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800c3b2:	693b      	ldr	r3, [r7, #16]
 800c3b4:	2b00      	cmp	r3, #0
 800c3b6:	d101      	bne.n	800c3bc <create_name+0xf4>
 800c3b8:	2306      	movs	r3, #6
 800c3ba:	e010      	b.n	800c3de <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800c3bc:	68bb      	ldr	r3, [r7, #8]
 800c3be:	781b      	ldrb	r3, [r3, #0]
 800c3c0:	2be5      	cmp	r3, #229	@ 0xe5
 800c3c2:	d102      	bne.n	800c3ca <create_name+0x102>
 800c3c4:	68bb      	ldr	r3, [r7, #8]
 800c3c6:	2205      	movs	r2, #5
 800c3c8:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800c3ca:	7efb      	ldrb	r3, [r7, #27]
 800c3cc:	2b20      	cmp	r3, #32
 800c3ce:	d801      	bhi.n	800c3d4 <create_name+0x10c>
 800c3d0:	2204      	movs	r2, #4
 800c3d2:	e000      	b.n	800c3d6 <create_name+0x10e>
 800c3d4:	2200      	movs	r2, #0
 800c3d6:	68bb      	ldr	r3, [r7, #8]
 800c3d8:	330b      	adds	r3, #11
 800c3da:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800c3dc:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800c3de:	4618      	mov	r0, r3
 800c3e0:	3720      	adds	r7, #32
 800c3e2:	46bd      	mov	sp, r7
 800c3e4:	bd80      	pop	{r7, pc}
 800c3e6:	bf00      	nop
 800c3e8:	0800e798 	.word	0x0800e798
 800c3ec:	0800e6e4 	.word	0x0800e6e4

0800c3f0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800c3f0:	b580      	push	{r7, lr}
 800c3f2:	b086      	sub	sp, #24
 800c3f4:	af00      	add	r7, sp, #0
 800c3f6:	6078      	str	r0, [r7, #4]
 800c3f8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800c3fe:	693b      	ldr	r3, [r7, #16]
 800c400:	681b      	ldr	r3, [r3, #0]
 800c402:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800c404:	e002      	b.n	800c40c <follow_path+0x1c>
 800c406:	683b      	ldr	r3, [r7, #0]
 800c408:	3301      	adds	r3, #1
 800c40a:	603b      	str	r3, [r7, #0]
 800c40c:	683b      	ldr	r3, [r7, #0]
 800c40e:	781b      	ldrb	r3, [r3, #0]
 800c410:	2b2f      	cmp	r3, #47	@ 0x2f
 800c412:	d0f8      	beq.n	800c406 <follow_path+0x16>
 800c414:	683b      	ldr	r3, [r7, #0]
 800c416:	781b      	ldrb	r3, [r3, #0]
 800c418:	2b5c      	cmp	r3, #92	@ 0x5c
 800c41a:	d0f4      	beq.n	800c406 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800c41c:	693b      	ldr	r3, [r7, #16]
 800c41e:	2200      	movs	r2, #0
 800c420:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800c422:	683b      	ldr	r3, [r7, #0]
 800c424:	781b      	ldrb	r3, [r3, #0]
 800c426:	2b1f      	cmp	r3, #31
 800c428:	d80a      	bhi.n	800c440 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800c42a:	687b      	ldr	r3, [r7, #4]
 800c42c:	2280      	movs	r2, #128	@ 0x80
 800c42e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800c432:	2100      	movs	r1, #0
 800c434:	6878      	ldr	r0, [r7, #4]
 800c436:	f7ff fcfa 	bl	800be2e <dir_sdi>
 800c43a:	4603      	mov	r3, r0
 800c43c:	75fb      	strb	r3, [r7, #23]
 800c43e:	e043      	b.n	800c4c8 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c440:	463b      	mov	r3, r7
 800c442:	4619      	mov	r1, r3
 800c444:	6878      	ldr	r0, [r7, #4]
 800c446:	f7ff ff3f 	bl	800c2c8 <create_name>
 800c44a:	4603      	mov	r3, r0
 800c44c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800c44e:	7dfb      	ldrb	r3, [r7, #23]
 800c450:	2b00      	cmp	r3, #0
 800c452:	d134      	bne.n	800c4be <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800c454:	6878      	ldr	r0, [r7, #4]
 800c456:	f7ff feb0 	bl	800c1ba <dir_find>
 800c45a:	4603      	mov	r3, r0
 800c45c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800c45e:	687b      	ldr	r3, [r7, #4]
 800c460:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800c464:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800c466:	7dfb      	ldrb	r3, [r7, #23]
 800c468:	2b00      	cmp	r3, #0
 800c46a:	d00a      	beq.n	800c482 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800c46c:	7dfb      	ldrb	r3, [r7, #23]
 800c46e:	2b04      	cmp	r3, #4
 800c470:	d127      	bne.n	800c4c2 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800c472:	7afb      	ldrb	r3, [r7, #11]
 800c474:	f003 0304 	and.w	r3, r3, #4
 800c478:	2b00      	cmp	r3, #0
 800c47a:	d122      	bne.n	800c4c2 <follow_path+0xd2>
 800c47c:	2305      	movs	r3, #5
 800c47e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800c480:	e01f      	b.n	800c4c2 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c482:	7afb      	ldrb	r3, [r7, #11]
 800c484:	f003 0304 	and.w	r3, r3, #4
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d11c      	bne.n	800c4c6 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800c48c:	693b      	ldr	r3, [r7, #16]
 800c48e:	799b      	ldrb	r3, [r3, #6]
 800c490:	f003 0310 	and.w	r3, r3, #16
 800c494:	2b00      	cmp	r3, #0
 800c496:	d102      	bne.n	800c49e <follow_path+0xae>
				res = FR_NO_PATH; break;
 800c498:	2305      	movs	r3, #5
 800c49a:	75fb      	strb	r3, [r7, #23]
 800c49c:	e014      	b.n	800c4c8 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800c49e:	68fb      	ldr	r3, [r7, #12]
 800c4a0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c4a4:	687b      	ldr	r3, [r7, #4]
 800c4a6:	695b      	ldr	r3, [r3, #20]
 800c4a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800c4ac:	4413      	add	r3, r2
 800c4ae:	4619      	mov	r1, r3
 800c4b0:	68f8      	ldr	r0, [r7, #12]
 800c4b2:	f7ff fe43 	bl	800c13c <ld_clust>
 800c4b6:	4602      	mov	r2, r0
 800c4b8:	693b      	ldr	r3, [r7, #16]
 800c4ba:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800c4bc:	e7c0      	b.n	800c440 <follow_path+0x50>
			if (res != FR_OK) break;
 800c4be:	bf00      	nop
 800c4c0:	e002      	b.n	800c4c8 <follow_path+0xd8>
				break;
 800c4c2:	bf00      	nop
 800c4c4:	e000      	b.n	800c4c8 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800c4c6:	bf00      	nop
			}
		}
	}

	return res;
 800c4c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800c4ca:	4618      	mov	r0, r3
 800c4cc:	3718      	adds	r7, #24
 800c4ce:	46bd      	mov	sp, r7
 800c4d0:	bd80      	pop	{r7, pc}

0800c4d2 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800c4d2:	b480      	push	{r7}
 800c4d4:	b087      	sub	sp, #28
 800c4d6:	af00      	add	r7, sp, #0
 800c4d8:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800c4da:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800c4de:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800c4e0:	687b      	ldr	r3, [r7, #4]
 800c4e2:	681b      	ldr	r3, [r3, #0]
 800c4e4:	2b00      	cmp	r3, #0
 800c4e6:	d031      	beq.n	800c54c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	617b      	str	r3, [r7, #20]
 800c4ee:	e002      	b.n	800c4f6 <get_ldnumber+0x24>
 800c4f0:	697b      	ldr	r3, [r7, #20]
 800c4f2:	3301      	adds	r3, #1
 800c4f4:	617b      	str	r3, [r7, #20]
 800c4f6:	697b      	ldr	r3, [r7, #20]
 800c4f8:	781b      	ldrb	r3, [r3, #0]
 800c4fa:	2b20      	cmp	r3, #32
 800c4fc:	d903      	bls.n	800c506 <get_ldnumber+0x34>
 800c4fe:	697b      	ldr	r3, [r7, #20]
 800c500:	781b      	ldrb	r3, [r3, #0]
 800c502:	2b3a      	cmp	r3, #58	@ 0x3a
 800c504:	d1f4      	bne.n	800c4f0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800c506:	697b      	ldr	r3, [r7, #20]
 800c508:	781b      	ldrb	r3, [r3, #0]
 800c50a:	2b3a      	cmp	r3, #58	@ 0x3a
 800c50c:	d11c      	bne.n	800c548 <get_ldnumber+0x76>
			tp = *path;
 800c50e:	687b      	ldr	r3, [r7, #4]
 800c510:	681b      	ldr	r3, [r3, #0]
 800c512:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800c514:	68fb      	ldr	r3, [r7, #12]
 800c516:	1c5a      	adds	r2, r3, #1
 800c518:	60fa      	str	r2, [r7, #12]
 800c51a:	781b      	ldrb	r3, [r3, #0]
 800c51c:	3b30      	subs	r3, #48	@ 0x30
 800c51e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800c520:	68bb      	ldr	r3, [r7, #8]
 800c522:	2b09      	cmp	r3, #9
 800c524:	d80e      	bhi.n	800c544 <get_ldnumber+0x72>
 800c526:	68fa      	ldr	r2, [r7, #12]
 800c528:	697b      	ldr	r3, [r7, #20]
 800c52a:	429a      	cmp	r2, r3
 800c52c:	d10a      	bne.n	800c544 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800c52e:	68bb      	ldr	r3, [r7, #8]
 800c530:	2b00      	cmp	r3, #0
 800c532:	d107      	bne.n	800c544 <get_ldnumber+0x72>
					vol = (int)i;
 800c534:	68bb      	ldr	r3, [r7, #8]
 800c536:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800c538:	697b      	ldr	r3, [r7, #20]
 800c53a:	3301      	adds	r3, #1
 800c53c:	617b      	str	r3, [r7, #20]
 800c53e:	687b      	ldr	r3, [r7, #4]
 800c540:	697a      	ldr	r2, [r7, #20]
 800c542:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800c544:	693b      	ldr	r3, [r7, #16]
 800c546:	e002      	b.n	800c54e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800c548:	2300      	movs	r3, #0
 800c54a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800c54c:	693b      	ldr	r3, [r7, #16]
}
 800c54e:	4618      	mov	r0, r3
 800c550:	371c      	adds	r7, #28
 800c552:	46bd      	mov	sp, r7
 800c554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c558:	4770      	bx	lr
	...

0800c55c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800c55c:	b580      	push	{r7, lr}
 800c55e:	b082      	sub	sp, #8
 800c560:	af00      	add	r7, sp, #0
 800c562:	6078      	str	r0, [r7, #4]
 800c564:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800c566:	687b      	ldr	r3, [r7, #4]
 800c568:	2200      	movs	r2, #0
 800c56a:	70da      	strb	r2, [r3, #3]
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c572:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800c574:	6839      	ldr	r1, [r7, #0]
 800c576:	6878      	ldr	r0, [r7, #4]
 800c578:	f7ff f8dc 	bl	800b734 <move_window>
 800c57c:	4603      	mov	r3, r0
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d001      	beq.n	800c586 <check_fs+0x2a>
 800c582:	2304      	movs	r3, #4
 800c584:	e038      	b.n	800c5f8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	3330      	adds	r3, #48	@ 0x30
 800c58a:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800c58e:	4618      	mov	r0, r3
 800c590:	f7fe fe1e 	bl	800b1d0 <ld_word>
 800c594:	4603      	mov	r3, r0
 800c596:	461a      	mov	r2, r3
 800c598:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800c59c:	429a      	cmp	r2, r3
 800c59e:	d001      	beq.n	800c5a4 <check_fs+0x48>
 800c5a0:	2303      	movs	r3, #3
 800c5a2:	e029      	b.n	800c5f8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800c5a4:	687b      	ldr	r3, [r7, #4]
 800c5a6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c5aa:	2be9      	cmp	r3, #233	@ 0xe9
 800c5ac:	d009      	beq.n	800c5c2 <check_fs+0x66>
 800c5ae:	687b      	ldr	r3, [r7, #4]
 800c5b0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800c5b4:	2beb      	cmp	r3, #235	@ 0xeb
 800c5b6:	d11e      	bne.n	800c5f6 <check_fs+0x9a>
 800c5b8:	687b      	ldr	r3, [r7, #4]
 800c5ba:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800c5be:	2b90      	cmp	r3, #144	@ 0x90
 800c5c0:	d119      	bne.n	800c5f6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800c5c2:	687b      	ldr	r3, [r7, #4]
 800c5c4:	3330      	adds	r3, #48	@ 0x30
 800c5c6:	3336      	adds	r3, #54	@ 0x36
 800c5c8:	4618      	mov	r0, r3
 800c5ca:	f7fe fe1a 	bl	800b202 <ld_dword>
 800c5ce:	4603      	mov	r3, r0
 800c5d0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800c5d4:	4a0a      	ldr	r2, [pc, #40]	@ (800c600 <check_fs+0xa4>)
 800c5d6:	4293      	cmp	r3, r2
 800c5d8:	d101      	bne.n	800c5de <check_fs+0x82>
 800c5da:	2300      	movs	r3, #0
 800c5dc:	e00c      	b.n	800c5f8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	3330      	adds	r3, #48	@ 0x30
 800c5e2:	3352      	adds	r3, #82	@ 0x52
 800c5e4:	4618      	mov	r0, r3
 800c5e6:	f7fe fe0c 	bl	800b202 <ld_dword>
 800c5ea:	4603      	mov	r3, r0
 800c5ec:	4a05      	ldr	r2, [pc, #20]	@ (800c604 <check_fs+0xa8>)
 800c5ee:	4293      	cmp	r3, r2
 800c5f0:	d101      	bne.n	800c5f6 <check_fs+0x9a>
 800c5f2:	2300      	movs	r3, #0
 800c5f4:	e000      	b.n	800c5f8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800c5f6:	2302      	movs	r3, #2
}
 800c5f8:	4618      	mov	r0, r3
 800c5fa:	3708      	adds	r7, #8
 800c5fc:	46bd      	mov	sp, r7
 800c5fe:	bd80      	pop	{r7, pc}
 800c600:	00544146 	.word	0x00544146
 800c604:	33544146 	.word	0x33544146

0800c608 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800c608:	b580      	push	{r7, lr}
 800c60a:	b096      	sub	sp, #88	@ 0x58
 800c60c:	af00      	add	r7, sp, #0
 800c60e:	60f8      	str	r0, [r7, #12]
 800c610:	60b9      	str	r1, [r7, #8]
 800c612:	4613      	mov	r3, r2
 800c614:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800c616:	68bb      	ldr	r3, [r7, #8]
 800c618:	2200      	movs	r2, #0
 800c61a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800c61c:	68f8      	ldr	r0, [r7, #12]
 800c61e:	f7ff ff58 	bl	800c4d2 <get_ldnumber>
 800c622:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800c624:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c626:	2b00      	cmp	r3, #0
 800c628:	da01      	bge.n	800c62e <find_volume+0x26>
 800c62a:	230b      	movs	r3, #11
 800c62c:	e22d      	b.n	800ca8a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800c62e:	4aa1      	ldr	r2, [pc, #644]	@ (800c8b4 <find_volume+0x2ac>)
 800c630:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c632:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c636:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800c638:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d101      	bne.n	800c642 <find_volume+0x3a>
 800c63e:	230c      	movs	r3, #12
 800c640:	e223      	b.n	800ca8a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800c642:	68bb      	ldr	r3, [r7, #8]
 800c644:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c646:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800c648:	79fb      	ldrb	r3, [r7, #7]
 800c64a:	f023 0301 	bic.w	r3, r3, #1
 800c64e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800c650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c652:	781b      	ldrb	r3, [r3, #0]
 800c654:	2b00      	cmp	r3, #0
 800c656:	d01a      	beq.n	800c68e <find_volume+0x86>
		stat = disk_status(fs->drv);
 800c658:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c65a:	785b      	ldrb	r3, [r3, #1]
 800c65c:	4618      	mov	r0, r3
 800c65e:	f7fe fd19 	bl	800b094 <disk_status>
 800c662:	4603      	mov	r3, r0
 800c664:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800c668:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c66c:	f003 0301 	and.w	r3, r3, #1
 800c670:	2b00      	cmp	r3, #0
 800c672:	d10c      	bne.n	800c68e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800c674:	79fb      	ldrb	r3, [r7, #7]
 800c676:	2b00      	cmp	r3, #0
 800c678:	d007      	beq.n	800c68a <find_volume+0x82>
 800c67a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c67e:	f003 0304 	and.w	r3, r3, #4
 800c682:	2b00      	cmp	r3, #0
 800c684:	d001      	beq.n	800c68a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800c686:	230a      	movs	r3, #10
 800c688:	e1ff      	b.n	800ca8a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800c68a:	2300      	movs	r3, #0
 800c68c:	e1fd      	b.n	800ca8a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800c68e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c690:	2200      	movs	r2, #0
 800c692:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800c694:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c696:	b2da      	uxtb	r2, r3
 800c698:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c69a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800c69c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c69e:	785b      	ldrb	r3, [r3, #1]
 800c6a0:	4618      	mov	r0, r3
 800c6a2:	f7fe fd11 	bl	800b0c8 <disk_initialize>
 800c6a6:	4603      	mov	r3, r0
 800c6a8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800c6ac:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c6b0:	f003 0301 	and.w	r3, r3, #1
 800c6b4:	2b00      	cmp	r3, #0
 800c6b6:	d001      	beq.n	800c6bc <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800c6b8:	2303      	movs	r3, #3
 800c6ba:	e1e6      	b.n	800ca8a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800c6bc:	79fb      	ldrb	r3, [r7, #7]
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	d007      	beq.n	800c6d2 <find_volume+0xca>
 800c6c2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800c6c6:	f003 0304 	and.w	r3, r3, #4
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d001      	beq.n	800c6d2 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800c6ce:	230a      	movs	r3, #10
 800c6d0:	e1db      	b.n	800ca8a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800c6d2:	2300      	movs	r3, #0
 800c6d4:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800c6d6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c6d8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c6da:	f7ff ff3f 	bl	800c55c <check_fs>
 800c6de:	4603      	mov	r3, r0
 800c6e0:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800c6e4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c6e8:	2b02      	cmp	r3, #2
 800c6ea:	d149      	bne.n	800c780 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c6ec:	2300      	movs	r3, #0
 800c6ee:	643b      	str	r3, [r7, #64]	@ 0x40
 800c6f0:	e01e      	b.n	800c730 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800c6f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c6f4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800c6f8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c6fa:	011b      	lsls	r3, r3, #4
 800c6fc:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800c700:	4413      	add	r3, r2
 800c702:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800c704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c706:	3304      	adds	r3, #4
 800c708:	781b      	ldrb	r3, [r3, #0]
 800c70a:	2b00      	cmp	r3, #0
 800c70c:	d006      	beq.n	800c71c <find_volume+0x114>
 800c70e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c710:	3308      	adds	r3, #8
 800c712:	4618      	mov	r0, r3
 800c714:	f7fe fd75 	bl	800b202 <ld_dword>
 800c718:	4602      	mov	r2, r0
 800c71a:	e000      	b.n	800c71e <find_volume+0x116>
 800c71c:	2200      	movs	r2, #0
 800c71e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c720:	009b      	lsls	r3, r3, #2
 800c722:	3358      	adds	r3, #88	@ 0x58
 800c724:	443b      	add	r3, r7
 800c726:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800c72a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c72c:	3301      	adds	r3, #1
 800c72e:	643b      	str	r3, [r7, #64]	@ 0x40
 800c730:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c732:	2b03      	cmp	r3, #3
 800c734:	d9dd      	bls.n	800c6f2 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800c736:	2300      	movs	r3, #0
 800c738:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800c73a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d002      	beq.n	800c746 <find_volume+0x13e>
 800c740:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c742:	3b01      	subs	r3, #1
 800c744:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800c746:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c748:	009b      	lsls	r3, r3, #2
 800c74a:	3358      	adds	r3, #88	@ 0x58
 800c74c:	443b      	add	r3, r7
 800c74e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800c752:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800c754:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c756:	2b00      	cmp	r3, #0
 800c758:	d005      	beq.n	800c766 <find_volume+0x15e>
 800c75a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800c75c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c75e:	f7ff fefd 	bl	800c55c <check_fs>
 800c762:	4603      	mov	r3, r0
 800c764:	e000      	b.n	800c768 <find_volume+0x160>
 800c766:	2303      	movs	r3, #3
 800c768:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800c76c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c770:	2b01      	cmp	r3, #1
 800c772:	d905      	bls.n	800c780 <find_volume+0x178>
 800c774:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c776:	3301      	adds	r3, #1
 800c778:	643b      	str	r3, [r7, #64]	@ 0x40
 800c77a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c77c:	2b03      	cmp	r3, #3
 800c77e:	d9e2      	bls.n	800c746 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800c780:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c784:	2b04      	cmp	r3, #4
 800c786:	d101      	bne.n	800c78c <find_volume+0x184>
 800c788:	2301      	movs	r3, #1
 800c78a:	e17e      	b.n	800ca8a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800c78c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c790:	2b01      	cmp	r3, #1
 800c792:	d901      	bls.n	800c798 <find_volume+0x190>
 800c794:	230d      	movs	r3, #13
 800c796:	e178      	b.n	800ca8a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800c798:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c79a:	3330      	adds	r3, #48	@ 0x30
 800c79c:	330b      	adds	r3, #11
 800c79e:	4618      	mov	r0, r3
 800c7a0:	f7fe fd16 	bl	800b1d0 <ld_word>
 800c7a4:	4603      	mov	r3, r0
 800c7a6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800c7aa:	d001      	beq.n	800c7b0 <find_volume+0x1a8>
 800c7ac:	230d      	movs	r3, #13
 800c7ae:	e16c      	b.n	800ca8a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800c7b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7b2:	3330      	adds	r3, #48	@ 0x30
 800c7b4:	3316      	adds	r3, #22
 800c7b6:	4618      	mov	r0, r3
 800c7b8:	f7fe fd0a 	bl	800b1d0 <ld_word>
 800c7bc:	4603      	mov	r3, r0
 800c7be:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800c7c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c7c2:	2b00      	cmp	r3, #0
 800c7c4:	d106      	bne.n	800c7d4 <find_volume+0x1cc>
 800c7c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7c8:	3330      	adds	r3, #48	@ 0x30
 800c7ca:	3324      	adds	r3, #36	@ 0x24
 800c7cc:	4618      	mov	r0, r3
 800c7ce:	f7fe fd18 	bl	800b202 <ld_dword>
 800c7d2:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800c7d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7d6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800c7d8:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800c7da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7dc:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800c7e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7e2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800c7e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7e6:	789b      	ldrb	r3, [r3, #2]
 800c7e8:	2b01      	cmp	r3, #1
 800c7ea:	d005      	beq.n	800c7f8 <find_volume+0x1f0>
 800c7ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7ee:	789b      	ldrb	r3, [r3, #2]
 800c7f0:	2b02      	cmp	r3, #2
 800c7f2:	d001      	beq.n	800c7f8 <find_volume+0x1f0>
 800c7f4:	230d      	movs	r3, #13
 800c7f6:	e148      	b.n	800ca8a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800c7f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c7fa:	789b      	ldrb	r3, [r3, #2]
 800c7fc:	461a      	mov	r2, r3
 800c7fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c800:	fb02 f303 	mul.w	r3, r2, r3
 800c804:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800c806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c808:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800c80c:	461a      	mov	r2, r3
 800c80e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c810:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800c812:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c814:	895b      	ldrh	r3, [r3, #10]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d008      	beq.n	800c82c <find_volume+0x224>
 800c81a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c81c:	895b      	ldrh	r3, [r3, #10]
 800c81e:	461a      	mov	r2, r3
 800c820:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c822:	895b      	ldrh	r3, [r3, #10]
 800c824:	3b01      	subs	r3, #1
 800c826:	4013      	ands	r3, r2
 800c828:	2b00      	cmp	r3, #0
 800c82a:	d001      	beq.n	800c830 <find_volume+0x228>
 800c82c:	230d      	movs	r3, #13
 800c82e:	e12c      	b.n	800ca8a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800c830:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c832:	3330      	adds	r3, #48	@ 0x30
 800c834:	3311      	adds	r3, #17
 800c836:	4618      	mov	r0, r3
 800c838:	f7fe fcca 	bl	800b1d0 <ld_word>
 800c83c:	4603      	mov	r3, r0
 800c83e:	461a      	mov	r2, r3
 800c840:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c842:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800c844:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c846:	891b      	ldrh	r3, [r3, #8]
 800c848:	f003 030f 	and.w	r3, r3, #15
 800c84c:	b29b      	uxth	r3, r3
 800c84e:	2b00      	cmp	r3, #0
 800c850:	d001      	beq.n	800c856 <find_volume+0x24e>
 800c852:	230d      	movs	r3, #13
 800c854:	e119      	b.n	800ca8a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800c856:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c858:	3330      	adds	r3, #48	@ 0x30
 800c85a:	3313      	adds	r3, #19
 800c85c:	4618      	mov	r0, r3
 800c85e:	f7fe fcb7 	bl	800b1d0 <ld_word>
 800c862:	4603      	mov	r3, r0
 800c864:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800c866:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c868:	2b00      	cmp	r3, #0
 800c86a:	d106      	bne.n	800c87a <find_volume+0x272>
 800c86c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c86e:	3330      	adds	r3, #48	@ 0x30
 800c870:	3320      	adds	r3, #32
 800c872:	4618      	mov	r0, r3
 800c874:	f7fe fcc5 	bl	800b202 <ld_dword>
 800c878:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800c87a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c87c:	3330      	adds	r3, #48	@ 0x30
 800c87e:	330e      	adds	r3, #14
 800c880:	4618      	mov	r0, r3
 800c882:	f7fe fca5 	bl	800b1d0 <ld_word>
 800c886:	4603      	mov	r3, r0
 800c888:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800c88a:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	d101      	bne.n	800c894 <find_volume+0x28c>
 800c890:	230d      	movs	r3, #13
 800c892:	e0fa      	b.n	800ca8a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800c894:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c896:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c898:	4413      	add	r3, r2
 800c89a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c89c:	8912      	ldrh	r2, [r2, #8]
 800c89e:	0912      	lsrs	r2, r2, #4
 800c8a0:	b292      	uxth	r2, r2
 800c8a2:	4413      	add	r3, r2
 800c8a4:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800c8a6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c8a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8aa:	429a      	cmp	r2, r3
 800c8ac:	d204      	bcs.n	800c8b8 <find_volume+0x2b0>
 800c8ae:	230d      	movs	r3, #13
 800c8b0:	e0eb      	b.n	800ca8a <find_volume+0x482>
 800c8b2:	bf00      	nop
 800c8b4:	2008f810 	.word	0x2008f810
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800c8b8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c8ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c8bc:	1ad3      	subs	r3, r2, r3
 800c8be:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800c8c0:	8952      	ldrh	r2, [r2, #10]
 800c8c2:	fbb3 f3f2 	udiv	r3, r3, r2
 800c8c6:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800c8c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8ca:	2b00      	cmp	r3, #0
 800c8cc:	d101      	bne.n	800c8d2 <find_volume+0x2ca>
 800c8ce:	230d      	movs	r3, #13
 800c8d0:	e0db      	b.n	800ca8a <find_volume+0x482>
		fmt = FS_FAT32;
 800c8d2:	2303      	movs	r3, #3
 800c8d4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800c8d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8da:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800c8de:	4293      	cmp	r3, r2
 800c8e0:	d802      	bhi.n	800c8e8 <find_volume+0x2e0>
 800c8e2:	2302      	movs	r3, #2
 800c8e4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800c8e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8ea:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800c8ee:	4293      	cmp	r3, r2
 800c8f0:	d802      	bhi.n	800c8f8 <find_volume+0x2f0>
 800c8f2:	2301      	movs	r3, #1
 800c8f4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800c8f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c8fa:	1c9a      	adds	r2, r3, #2
 800c8fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c8fe:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800c900:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c902:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c904:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800c906:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800c908:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c90a:	441a      	add	r2, r3
 800c90c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c90e:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800c910:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800c912:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c914:	441a      	add	r2, r3
 800c916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c918:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800c91a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c91e:	2b03      	cmp	r3, #3
 800c920:	d11e      	bne.n	800c960 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800c922:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c924:	3330      	adds	r3, #48	@ 0x30
 800c926:	332a      	adds	r3, #42	@ 0x2a
 800c928:	4618      	mov	r0, r3
 800c92a:	f7fe fc51 	bl	800b1d0 <ld_word>
 800c92e:	4603      	mov	r3, r0
 800c930:	2b00      	cmp	r3, #0
 800c932:	d001      	beq.n	800c938 <find_volume+0x330>
 800c934:	230d      	movs	r3, #13
 800c936:	e0a8      	b.n	800ca8a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800c938:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c93a:	891b      	ldrh	r3, [r3, #8]
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d001      	beq.n	800c944 <find_volume+0x33c>
 800c940:	230d      	movs	r3, #13
 800c942:	e0a2      	b.n	800ca8a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800c944:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c946:	3330      	adds	r3, #48	@ 0x30
 800c948:	332c      	adds	r3, #44	@ 0x2c
 800c94a:	4618      	mov	r0, r3
 800c94c:	f7fe fc59 	bl	800b202 <ld_dword>
 800c950:	4602      	mov	r2, r0
 800c952:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c954:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800c956:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c958:	695b      	ldr	r3, [r3, #20]
 800c95a:	009b      	lsls	r3, r3, #2
 800c95c:	647b      	str	r3, [r7, #68]	@ 0x44
 800c95e:	e01f      	b.n	800c9a0 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800c960:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c962:	891b      	ldrh	r3, [r3, #8]
 800c964:	2b00      	cmp	r3, #0
 800c966:	d101      	bne.n	800c96c <find_volume+0x364>
 800c968:	230d      	movs	r3, #13
 800c96a:	e08e      	b.n	800ca8a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800c96c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c96e:	6a1a      	ldr	r2, [r3, #32]
 800c970:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c972:	441a      	add	r2, r3
 800c974:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c976:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800c978:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c97c:	2b02      	cmp	r3, #2
 800c97e:	d103      	bne.n	800c988 <find_volume+0x380>
 800c980:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c982:	695b      	ldr	r3, [r3, #20]
 800c984:	005b      	lsls	r3, r3, #1
 800c986:	e00a      	b.n	800c99e <find_volume+0x396>
 800c988:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c98a:	695a      	ldr	r2, [r3, #20]
 800c98c:	4613      	mov	r3, r2
 800c98e:	005b      	lsls	r3, r3, #1
 800c990:	4413      	add	r3, r2
 800c992:	085a      	lsrs	r2, r3, #1
 800c994:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c996:	695b      	ldr	r3, [r3, #20]
 800c998:	f003 0301 	and.w	r3, r3, #1
 800c99c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800c99e:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800c9a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9a2:	699a      	ldr	r2, [r3, #24]
 800c9a4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c9a6:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800c9aa:	0a5b      	lsrs	r3, r3, #9
 800c9ac:	429a      	cmp	r2, r3
 800c9ae:	d201      	bcs.n	800c9b4 <find_volume+0x3ac>
 800c9b0:	230d      	movs	r3, #13
 800c9b2:	e06a      	b.n	800ca8a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800c9b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9b6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c9ba:	611a      	str	r2, [r3, #16]
 800c9bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9be:	691a      	ldr	r2, [r3, #16]
 800c9c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9c2:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800c9c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9c6:	2280      	movs	r2, #128	@ 0x80
 800c9c8:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800c9ca:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800c9ce:	2b03      	cmp	r3, #3
 800c9d0:	d149      	bne.n	800ca66 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800c9d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9d4:	3330      	adds	r3, #48	@ 0x30
 800c9d6:	3330      	adds	r3, #48	@ 0x30
 800c9d8:	4618      	mov	r0, r3
 800c9da:	f7fe fbf9 	bl	800b1d0 <ld_word>
 800c9de:	4603      	mov	r3, r0
 800c9e0:	2b01      	cmp	r3, #1
 800c9e2:	d140      	bne.n	800ca66 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800c9e4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c9e6:	3301      	adds	r3, #1
 800c9e8:	4619      	mov	r1, r3
 800c9ea:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800c9ec:	f7fe fea2 	bl	800b734 <move_window>
 800c9f0:	4603      	mov	r3, r0
 800c9f2:	2b00      	cmp	r3, #0
 800c9f4:	d137      	bne.n	800ca66 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800c9f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9f8:	2200      	movs	r2, #0
 800c9fa:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800c9fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c9fe:	3330      	adds	r3, #48	@ 0x30
 800ca00:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800ca04:	4618      	mov	r0, r3
 800ca06:	f7fe fbe3 	bl	800b1d0 <ld_word>
 800ca0a:	4603      	mov	r3, r0
 800ca0c:	461a      	mov	r2, r3
 800ca0e:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800ca12:	429a      	cmp	r2, r3
 800ca14:	d127      	bne.n	800ca66 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800ca16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca18:	3330      	adds	r3, #48	@ 0x30
 800ca1a:	4618      	mov	r0, r3
 800ca1c:	f7fe fbf1 	bl	800b202 <ld_dword>
 800ca20:	4603      	mov	r3, r0
 800ca22:	4a1c      	ldr	r2, [pc, #112]	@ (800ca94 <find_volume+0x48c>)
 800ca24:	4293      	cmp	r3, r2
 800ca26:	d11e      	bne.n	800ca66 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800ca28:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca2a:	3330      	adds	r3, #48	@ 0x30
 800ca2c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800ca30:	4618      	mov	r0, r3
 800ca32:	f7fe fbe6 	bl	800b202 <ld_dword>
 800ca36:	4603      	mov	r3, r0
 800ca38:	4a17      	ldr	r2, [pc, #92]	@ (800ca98 <find_volume+0x490>)
 800ca3a:	4293      	cmp	r3, r2
 800ca3c:	d113      	bne.n	800ca66 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800ca3e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca40:	3330      	adds	r3, #48	@ 0x30
 800ca42:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800ca46:	4618      	mov	r0, r3
 800ca48:	f7fe fbdb 	bl	800b202 <ld_dword>
 800ca4c:	4602      	mov	r2, r0
 800ca4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca50:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800ca52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca54:	3330      	adds	r3, #48	@ 0x30
 800ca56:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800ca5a:	4618      	mov	r0, r3
 800ca5c:	f7fe fbd1 	bl	800b202 <ld_dword>
 800ca60:	4602      	mov	r2, r0
 800ca62:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca64:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800ca66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca68:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800ca6c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800ca6e:	4b0b      	ldr	r3, [pc, #44]	@ (800ca9c <find_volume+0x494>)
 800ca70:	881b      	ldrh	r3, [r3, #0]
 800ca72:	3301      	adds	r3, #1
 800ca74:	b29a      	uxth	r2, r3
 800ca76:	4b09      	ldr	r3, [pc, #36]	@ (800ca9c <find_volume+0x494>)
 800ca78:	801a      	strh	r2, [r3, #0]
 800ca7a:	4b08      	ldr	r3, [pc, #32]	@ (800ca9c <find_volume+0x494>)
 800ca7c:	881a      	ldrh	r2, [r3, #0]
 800ca7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ca80:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800ca82:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800ca84:	f7fe fdee 	bl	800b664 <clear_lock>
#endif
	return FR_OK;
 800ca88:	2300      	movs	r3, #0
}
 800ca8a:	4618      	mov	r0, r3
 800ca8c:	3758      	adds	r7, #88	@ 0x58
 800ca8e:	46bd      	mov	sp, r7
 800ca90:	bd80      	pop	{r7, pc}
 800ca92:	bf00      	nop
 800ca94:	41615252 	.word	0x41615252
 800ca98:	61417272 	.word	0x61417272
 800ca9c:	2008f814 	.word	0x2008f814

0800caa0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800caa0:	b580      	push	{r7, lr}
 800caa2:	b084      	sub	sp, #16
 800caa4:	af00      	add	r7, sp, #0
 800caa6:	6078      	str	r0, [r7, #4]
 800caa8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800caaa:	2309      	movs	r3, #9
 800caac:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800caae:	687b      	ldr	r3, [r7, #4]
 800cab0:	2b00      	cmp	r3, #0
 800cab2:	d01c      	beq.n	800caee <validate+0x4e>
 800cab4:	687b      	ldr	r3, [r7, #4]
 800cab6:	681b      	ldr	r3, [r3, #0]
 800cab8:	2b00      	cmp	r3, #0
 800caba:	d018      	beq.n	800caee <validate+0x4e>
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	681b      	ldr	r3, [r3, #0]
 800cac0:	781b      	ldrb	r3, [r3, #0]
 800cac2:	2b00      	cmp	r3, #0
 800cac4:	d013      	beq.n	800caee <validate+0x4e>
 800cac6:	687b      	ldr	r3, [r7, #4]
 800cac8:	889a      	ldrh	r2, [r3, #4]
 800caca:	687b      	ldr	r3, [r7, #4]
 800cacc:	681b      	ldr	r3, [r3, #0]
 800cace:	88db      	ldrh	r3, [r3, #6]
 800cad0:	429a      	cmp	r2, r3
 800cad2:	d10c      	bne.n	800caee <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800cad4:	687b      	ldr	r3, [r7, #4]
 800cad6:	681b      	ldr	r3, [r3, #0]
 800cad8:	785b      	ldrb	r3, [r3, #1]
 800cada:	4618      	mov	r0, r3
 800cadc:	f7fe fada 	bl	800b094 <disk_status>
 800cae0:	4603      	mov	r3, r0
 800cae2:	f003 0301 	and.w	r3, r3, #1
 800cae6:	2b00      	cmp	r3, #0
 800cae8:	d101      	bne.n	800caee <validate+0x4e>
			res = FR_OK;
 800caea:	2300      	movs	r3, #0
 800caec:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800caee:	7bfb      	ldrb	r3, [r7, #15]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	d102      	bne.n	800cafa <validate+0x5a>
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	681b      	ldr	r3, [r3, #0]
 800caf8:	e000      	b.n	800cafc <validate+0x5c>
 800cafa:	2300      	movs	r3, #0
 800cafc:	683a      	ldr	r2, [r7, #0]
 800cafe:	6013      	str	r3, [r2, #0]
	return res;
 800cb00:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb02:	4618      	mov	r0, r3
 800cb04:	3710      	adds	r7, #16
 800cb06:	46bd      	mov	sp, r7
 800cb08:	bd80      	pop	{r7, pc}
	...

0800cb0c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800cb0c:	b580      	push	{r7, lr}
 800cb0e:	b088      	sub	sp, #32
 800cb10:	af00      	add	r7, sp, #0
 800cb12:	60f8      	str	r0, [r7, #12]
 800cb14:	60b9      	str	r1, [r7, #8]
 800cb16:	4613      	mov	r3, r2
 800cb18:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800cb1a:	68bb      	ldr	r3, [r7, #8]
 800cb1c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800cb1e:	f107 0310 	add.w	r3, r7, #16
 800cb22:	4618      	mov	r0, r3
 800cb24:	f7ff fcd5 	bl	800c4d2 <get_ldnumber>
 800cb28:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800cb2a:	69fb      	ldr	r3, [r7, #28]
 800cb2c:	2b00      	cmp	r3, #0
 800cb2e:	da01      	bge.n	800cb34 <f_mount+0x28>
 800cb30:	230b      	movs	r3, #11
 800cb32:	e02b      	b.n	800cb8c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800cb34:	4a17      	ldr	r2, [pc, #92]	@ (800cb94 <f_mount+0x88>)
 800cb36:	69fb      	ldr	r3, [r7, #28]
 800cb38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800cb3c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800cb3e:	69bb      	ldr	r3, [r7, #24]
 800cb40:	2b00      	cmp	r3, #0
 800cb42:	d005      	beq.n	800cb50 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800cb44:	69b8      	ldr	r0, [r7, #24]
 800cb46:	f7fe fd8d 	bl	800b664 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800cb4a:	69bb      	ldr	r3, [r7, #24]
 800cb4c:	2200      	movs	r2, #0
 800cb4e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800cb50:	68fb      	ldr	r3, [r7, #12]
 800cb52:	2b00      	cmp	r3, #0
 800cb54:	d002      	beq.n	800cb5c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800cb56:	68fb      	ldr	r3, [r7, #12]
 800cb58:	2200      	movs	r2, #0
 800cb5a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800cb5c:	68fa      	ldr	r2, [r7, #12]
 800cb5e:	490d      	ldr	r1, [pc, #52]	@ (800cb94 <f_mount+0x88>)
 800cb60:	69fb      	ldr	r3, [r7, #28]
 800cb62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800cb66:	68fb      	ldr	r3, [r7, #12]
 800cb68:	2b00      	cmp	r3, #0
 800cb6a:	d002      	beq.n	800cb72 <f_mount+0x66>
 800cb6c:	79fb      	ldrb	r3, [r7, #7]
 800cb6e:	2b01      	cmp	r3, #1
 800cb70:	d001      	beq.n	800cb76 <f_mount+0x6a>
 800cb72:	2300      	movs	r3, #0
 800cb74:	e00a      	b.n	800cb8c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800cb76:	f107 010c 	add.w	r1, r7, #12
 800cb7a:	f107 0308 	add.w	r3, r7, #8
 800cb7e:	2200      	movs	r2, #0
 800cb80:	4618      	mov	r0, r3
 800cb82:	f7ff fd41 	bl	800c608 <find_volume>
 800cb86:	4603      	mov	r3, r0
 800cb88:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800cb8a:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb8c:	4618      	mov	r0, r3
 800cb8e:	3720      	adds	r7, #32
 800cb90:	46bd      	mov	sp, r7
 800cb92:	bd80      	pop	{r7, pc}
 800cb94:	2008f810 	.word	0x2008f810

0800cb98 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800cb98:	b580      	push	{r7, lr}
 800cb9a:	b098      	sub	sp, #96	@ 0x60
 800cb9c:	af00      	add	r7, sp, #0
 800cb9e:	60f8      	str	r0, [r7, #12]
 800cba0:	60b9      	str	r1, [r7, #8]
 800cba2:	4613      	mov	r3, r2
 800cba4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800cba6:	68fb      	ldr	r3, [r7, #12]
 800cba8:	2b00      	cmp	r3, #0
 800cbaa:	d101      	bne.n	800cbb0 <f_open+0x18>
 800cbac:	2309      	movs	r3, #9
 800cbae:	e1a9      	b.n	800cf04 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800cbb0:	79fb      	ldrb	r3, [r7, #7]
 800cbb2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800cbb6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800cbb8:	79fa      	ldrb	r2, [r7, #7]
 800cbba:	f107 0110 	add.w	r1, r7, #16
 800cbbe:	f107 0308 	add.w	r3, r7, #8
 800cbc2:	4618      	mov	r0, r3
 800cbc4:	f7ff fd20 	bl	800c608 <find_volume>
 800cbc8:	4603      	mov	r3, r0
 800cbca:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800cbce:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	f040 818d 	bne.w	800cef2 <f_open+0x35a>
		dj.obj.fs = fs;
 800cbd8:	693b      	ldr	r3, [r7, #16]
 800cbda:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800cbdc:	68ba      	ldr	r2, [r7, #8]
 800cbde:	f107 0314 	add.w	r3, r7, #20
 800cbe2:	4611      	mov	r1, r2
 800cbe4:	4618      	mov	r0, r3
 800cbe6:	f7ff fc03 	bl	800c3f0 <follow_path>
 800cbea:	4603      	mov	r3, r0
 800cbec:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800cbf0:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cbf4:	2b00      	cmp	r3, #0
 800cbf6:	d118      	bne.n	800cc2a <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800cbf8:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800cbfc:	b25b      	sxtb	r3, r3
 800cbfe:	2b00      	cmp	r3, #0
 800cc00:	da03      	bge.n	800cc0a <f_open+0x72>
				res = FR_INVALID_NAME;
 800cc02:	2306      	movs	r3, #6
 800cc04:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800cc08:	e00f      	b.n	800cc2a <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800cc0a:	79fb      	ldrb	r3, [r7, #7]
 800cc0c:	2b01      	cmp	r3, #1
 800cc0e:	bf8c      	ite	hi
 800cc10:	2301      	movhi	r3, #1
 800cc12:	2300      	movls	r3, #0
 800cc14:	b2db      	uxtb	r3, r3
 800cc16:	461a      	mov	r2, r3
 800cc18:	f107 0314 	add.w	r3, r7, #20
 800cc1c:	4611      	mov	r1, r2
 800cc1e:	4618      	mov	r0, r3
 800cc20:	f7fe fbd8 	bl	800b3d4 <chk_lock>
 800cc24:	4603      	mov	r3, r0
 800cc26:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800cc2a:	79fb      	ldrb	r3, [r7, #7]
 800cc2c:	f003 031c 	and.w	r3, r3, #28
 800cc30:	2b00      	cmp	r3, #0
 800cc32:	d07f      	beq.n	800cd34 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800cc34:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cc38:	2b00      	cmp	r3, #0
 800cc3a:	d017      	beq.n	800cc6c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800cc3c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cc40:	2b04      	cmp	r3, #4
 800cc42:	d10e      	bne.n	800cc62 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800cc44:	f7fe fc22 	bl	800b48c <enq_lock>
 800cc48:	4603      	mov	r3, r0
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	d006      	beq.n	800cc5c <f_open+0xc4>
 800cc4e:	f107 0314 	add.w	r3, r7, #20
 800cc52:	4618      	mov	r0, r3
 800cc54:	f7ff fb06 	bl	800c264 <dir_register>
 800cc58:	4603      	mov	r3, r0
 800cc5a:	e000      	b.n	800cc5e <f_open+0xc6>
 800cc5c:	2312      	movs	r3, #18
 800cc5e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800cc62:	79fb      	ldrb	r3, [r7, #7]
 800cc64:	f043 0308 	orr.w	r3, r3, #8
 800cc68:	71fb      	strb	r3, [r7, #7]
 800cc6a:	e010      	b.n	800cc8e <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800cc6c:	7ebb      	ldrb	r3, [r7, #26]
 800cc6e:	f003 0311 	and.w	r3, r3, #17
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d003      	beq.n	800cc7e <f_open+0xe6>
					res = FR_DENIED;
 800cc76:	2307      	movs	r3, #7
 800cc78:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800cc7c:	e007      	b.n	800cc8e <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800cc7e:	79fb      	ldrb	r3, [r7, #7]
 800cc80:	f003 0304 	and.w	r3, r3, #4
 800cc84:	2b00      	cmp	r3, #0
 800cc86:	d002      	beq.n	800cc8e <f_open+0xf6>
 800cc88:	2308      	movs	r3, #8
 800cc8a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800cc8e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d168      	bne.n	800cd68 <f_open+0x1d0>
 800cc96:	79fb      	ldrb	r3, [r7, #7]
 800cc98:	f003 0308 	and.w	r3, r3, #8
 800cc9c:	2b00      	cmp	r3, #0
 800cc9e:	d063      	beq.n	800cd68 <f_open+0x1d0>
				dw = GET_FATTIME();
 800cca0:	f7fd fcbe 	bl	800a620 <get_fattime>
 800cca4:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800cca6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cca8:	330e      	adds	r3, #14
 800ccaa:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ccac:	4618      	mov	r0, r3
 800ccae:	f7fe fae6 	bl	800b27e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800ccb2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ccb4:	3316      	adds	r3, #22
 800ccb6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ccb8:	4618      	mov	r0, r3
 800ccba:	f7fe fae0 	bl	800b27e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800ccbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ccc0:	330b      	adds	r3, #11
 800ccc2:	2220      	movs	r2, #32
 800ccc4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800ccc6:	693b      	ldr	r3, [r7, #16]
 800ccc8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800ccca:	4611      	mov	r1, r2
 800cccc:	4618      	mov	r0, r3
 800ccce:	f7ff fa35 	bl	800c13c <ld_clust>
 800ccd2:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800ccd4:	693b      	ldr	r3, [r7, #16]
 800ccd6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800ccd8:	2200      	movs	r2, #0
 800ccda:	4618      	mov	r0, r3
 800ccdc:	f7ff fa4d 	bl	800c17a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800cce0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cce2:	331c      	adds	r3, #28
 800cce4:	2100      	movs	r1, #0
 800cce6:	4618      	mov	r0, r3
 800cce8:	f7fe fac9 	bl	800b27e <st_dword>
					fs->wflag = 1;
 800ccec:	693b      	ldr	r3, [r7, #16]
 800ccee:	2201      	movs	r2, #1
 800ccf0:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800ccf2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ccf4:	2b00      	cmp	r3, #0
 800ccf6:	d037      	beq.n	800cd68 <f_open+0x1d0>
						dw = fs->winsect;
 800ccf8:	693b      	ldr	r3, [r7, #16]
 800ccfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ccfc:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800ccfe:	f107 0314 	add.w	r3, r7, #20
 800cd02:	2200      	movs	r2, #0
 800cd04:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800cd06:	4618      	mov	r0, r3
 800cd08:	f7fe ff60 	bl	800bbcc <remove_chain>
 800cd0c:	4603      	mov	r3, r0
 800cd0e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800cd12:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cd16:	2b00      	cmp	r3, #0
 800cd18:	d126      	bne.n	800cd68 <f_open+0x1d0>
							res = move_window(fs, dw);
 800cd1a:	693b      	ldr	r3, [r7, #16]
 800cd1c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cd1e:	4618      	mov	r0, r3
 800cd20:	f7fe fd08 	bl	800b734 <move_window>
 800cd24:	4603      	mov	r3, r0
 800cd26:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800cd2a:	693b      	ldr	r3, [r7, #16]
 800cd2c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800cd2e:	3a01      	subs	r2, #1
 800cd30:	60da      	str	r2, [r3, #12]
 800cd32:	e019      	b.n	800cd68 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800cd34:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cd38:	2b00      	cmp	r3, #0
 800cd3a:	d115      	bne.n	800cd68 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800cd3c:	7ebb      	ldrb	r3, [r7, #26]
 800cd3e:	f003 0310 	and.w	r3, r3, #16
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d003      	beq.n	800cd4e <f_open+0x1b6>
					res = FR_NO_FILE;
 800cd46:	2304      	movs	r3, #4
 800cd48:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800cd4c:	e00c      	b.n	800cd68 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800cd4e:	79fb      	ldrb	r3, [r7, #7]
 800cd50:	f003 0302 	and.w	r3, r3, #2
 800cd54:	2b00      	cmp	r3, #0
 800cd56:	d007      	beq.n	800cd68 <f_open+0x1d0>
 800cd58:	7ebb      	ldrb	r3, [r7, #26]
 800cd5a:	f003 0301 	and.w	r3, r3, #1
 800cd5e:	2b00      	cmp	r3, #0
 800cd60:	d002      	beq.n	800cd68 <f_open+0x1d0>
						res = FR_DENIED;
 800cd62:	2307      	movs	r3, #7
 800cd64:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800cd68:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cd6c:	2b00      	cmp	r3, #0
 800cd6e:	d126      	bne.n	800cdbe <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800cd70:	79fb      	ldrb	r3, [r7, #7]
 800cd72:	f003 0308 	and.w	r3, r3, #8
 800cd76:	2b00      	cmp	r3, #0
 800cd78:	d003      	beq.n	800cd82 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800cd7a:	79fb      	ldrb	r3, [r7, #7]
 800cd7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800cd80:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800cd82:	693b      	ldr	r3, [r7, #16]
 800cd84:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800cd86:	68fb      	ldr	r3, [r7, #12]
 800cd88:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800cd8a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cd8c:	68fb      	ldr	r3, [r7, #12]
 800cd8e:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800cd90:	79fb      	ldrb	r3, [r7, #7]
 800cd92:	2b01      	cmp	r3, #1
 800cd94:	bf8c      	ite	hi
 800cd96:	2301      	movhi	r3, #1
 800cd98:	2300      	movls	r3, #0
 800cd9a:	b2db      	uxtb	r3, r3
 800cd9c:	461a      	mov	r2, r3
 800cd9e:	f107 0314 	add.w	r3, r7, #20
 800cda2:	4611      	mov	r1, r2
 800cda4:	4618      	mov	r0, r3
 800cda6:	f7fe fb93 	bl	800b4d0 <inc_lock>
 800cdaa:	4602      	mov	r2, r0
 800cdac:	68fb      	ldr	r3, [r7, #12]
 800cdae:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800cdb0:	68fb      	ldr	r3, [r7, #12]
 800cdb2:	691b      	ldr	r3, [r3, #16]
 800cdb4:	2b00      	cmp	r3, #0
 800cdb6:	d102      	bne.n	800cdbe <f_open+0x226>
 800cdb8:	2302      	movs	r3, #2
 800cdba:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800cdbe:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cdc2:	2b00      	cmp	r3, #0
 800cdc4:	f040 8095 	bne.w	800cef2 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800cdc8:	693b      	ldr	r3, [r7, #16]
 800cdca:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cdcc:	4611      	mov	r1, r2
 800cdce:	4618      	mov	r0, r3
 800cdd0:	f7ff f9b4 	bl	800c13c <ld_clust>
 800cdd4:	4602      	mov	r2, r0
 800cdd6:	68fb      	ldr	r3, [r7, #12]
 800cdd8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800cdda:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cddc:	331c      	adds	r3, #28
 800cdde:	4618      	mov	r0, r3
 800cde0:	f7fe fa0f 	bl	800b202 <ld_dword>
 800cde4:	4602      	mov	r2, r0
 800cde6:	68fb      	ldr	r3, [r7, #12]
 800cde8:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800cdea:	68fb      	ldr	r3, [r7, #12]
 800cdec:	2200      	movs	r2, #0
 800cdee:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800cdf0:	693a      	ldr	r2, [r7, #16]
 800cdf2:	68fb      	ldr	r3, [r7, #12]
 800cdf4:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800cdf6:	693b      	ldr	r3, [r7, #16]
 800cdf8:	88da      	ldrh	r2, [r3, #6]
 800cdfa:	68fb      	ldr	r3, [r7, #12]
 800cdfc:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800cdfe:	68fb      	ldr	r3, [r7, #12]
 800ce00:	79fa      	ldrb	r2, [r7, #7]
 800ce02:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800ce04:	68fb      	ldr	r3, [r7, #12]
 800ce06:	2200      	movs	r2, #0
 800ce08:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	2200      	movs	r2, #0
 800ce0e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800ce10:	68fb      	ldr	r3, [r7, #12]
 800ce12:	2200      	movs	r2, #0
 800ce14:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800ce16:	68fb      	ldr	r3, [r7, #12]
 800ce18:	3330      	adds	r3, #48	@ 0x30
 800ce1a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ce1e:	2100      	movs	r1, #0
 800ce20:	4618      	mov	r0, r3
 800ce22:	f7fe fa79 	bl	800b318 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800ce26:	79fb      	ldrb	r3, [r7, #7]
 800ce28:	f003 0320 	and.w	r3, r3, #32
 800ce2c:	2b00      	cmp	r3, #0
 800ce2e:	d060      	beq.n	800cef2 <f_open+0x35a>
 800ce30:	68fb      	ldr	r3, [r7, #12]
 800ce32:	68db      	ldr	r3, [r3, #12]
 800ce34:	2b00      	cmp	r3, #0
 800ce36:	d05c      	beq.n	800cef2 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800ce38:	68fb      	ldr	r3, [r7, #12]
 800ce3a:	68da      	ldr	r2, [r3, #12]
 800ce3c:	68fb      	ldr	r3, [r7, #12]
 800ce3e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800ce40:	693b      	ldr	r3, [r7, #16]
 800ce42:	895b      	ldrh	r3, [r3, #10]
 800ce44:	025b      	lsls	r3, r3, #9
 800ce46:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800ce48:	68fb      	ldr	r3, [r7, #12]
 800ce4a:	689b      	ldr	r3, [r3, #8]
 800ce4c:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ce4e:	68fb      	ldr	r3, [r7, #12]
 800ce50:	68db      	ldr	r3, [r3, #12]
 800ce52:	657b      	str	r3, [r7, #84]	@ 0x54
 800ce54:	e016      	b.n	800ce84 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800ce56:	68fb      	ldr	r3, [r7, #12]
 800ce58:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800ce5a:	4618      	mov	r0, r3
 800ce5c:	f7fe fd25 	bl	800b8aa <get_fat>
 800ce60:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800ce62:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ce64:	2b01      	cmp	r3, #1
 800ce66:	d802      	bhi.n	800ce6e <f_open+0x2d6>
 800ce68:	2302      	movs	r3, #2
 800ce6a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800ce6e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800ce70:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800ce74:	d102      	bne.n	800ce7c <f_open+0x2e4>
 800ce76:	2301      	movs	r3, #1
 800ce78:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ce7c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ce7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce80:	1ad3      	subs	r3, r2, r3
 800ce82:	657b      	str	r3, [r7, #84]	@ 0x54
 800ce84:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ce88:	2b00      	cmp	r3, #0
 800ce8a:	d103      	bne.n	800ce94 <f_open+0x2fc>
 800ce8c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ce8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ce90:	429a      	cmp	r2, r3
 800ce92:	d8e0      	bhi.n	800ce56 <f_open+0x2be>
				}
				fp->clust = clst;
 800ce94:	68fb      	ldr	r3, [r7, #12]
 800ce96:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ce98:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800ce9a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d127      	bne.n	800cef2 <f_open+0x35a>
 800cea2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cea4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cea8:	2b00      	cmp	r3, #0
 800ceaa:	d022      	beq.n	800cef2 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800ceac:	693b      	ldr	r3, [r7, #16]
 800ceae:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800ceb0:	4618      	mov	r0, r3
 800ceb2:	f7fe fcdb 	bl	800b86c <clust2sect>
 800ceb6:	6478      	str	r0, [r7, #68]	@ 0x44
 800ceb8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ceba:	2b00      	cmp	r3, #0
 800cebc:	d103      	bne.n	800cec6 <f_open+0x32e>
						res = FR_INT_ERR;
 800cebe:	2302      	movs	r3, #2
 800cec0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800cec4:	e015      	b.n	800cef2 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800cec6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800cec8:	0a5a      	lsrs	r2, r3, #9
 800ceca:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cecc:	441a      	add	r2, r3
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800ced2:	693b      	ldr	r3, [r7, #16]
 800ced4:	7858      	ldrb	r0, [r3, #1]
 800ced6:	68fb      	ldr	r3, [r7, #12]
 800ced8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800cedc:	68fb      	ldr	r3, [r7, #12]
 800cede:	6a1a      	ldr	r2, [r3, #32]
 800cee0:	2301      	movs	r3, #1
 800cee2:	f7fe f917 	bl	800b114 <disk_read>
 800cee6:	4603      	mov	r3, r0
 800cee8:	2b00      	cmp	r3, #0
 800ceea:	d002      	beq.n	800cef2 <f_open+0x35a>
 800ceec:	2301      	movs	r3, #1
 800ceee:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800cef2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800cef6:	2b00      	cmp	r3, #0
 800cef8:	d002      	beq.n	800cf00 <f_open+0x368>
 800cefa:	68fb      	ldr	r3, [r7, #12]
 800cefc:	2200      	movs	r2, #0
 800cefe:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800cf00:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800cf04:	4618      	mov	r0, r3
 800cf06:	3760      	adds	r7, #96	@ 0x60
 800cf08:	46bd      	mov	sp, r7
 800cf0a:	bd80      	pop	{r7, pc}

0800cf0c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800cf0c:	b580      	push	{r7, lr}
 800cf0e:	b08e      	sub	sp, #56	@ 0x38
 800cf10:	af00      	add	r7, sp, #0
 800cf12:	60f8      	str	r0, [r7, #12]
 800cf14:	60b9      	str	r1, [r7, #8]
 800cf16:	607a      	str	r2, [r7, #4]
 800cf18:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800cf1a:	68bb      	ldr	r3, [r7, #8]
 800cf1c:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800cf1e:	683b      	ldr	r3, [r7, #0]
 800cf20:	2200      	movs	r2, #0
 800cf22:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800cf24:	68fb      	ldr	r3, [r7, #12]
 800cf26:	f107 0214 	add.w	r2, r7, #20
 800cf2a:	4611      	mov	r1, r2
 800cf2c:	4618      	mov	r0, r3
 800cf2e:	f7ff fdb7 	bl	800caa0 <validate>
 800cf32:	4603      	mov	r3, r0
 800cf34:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800cf38:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cf3c:	2b00      	cmp	r3, #0
 800cf3e:	d107      	bne.n	800cf50 <f_read+0x44>
 800cf40:	68fb      	ldr	r3, [r7, #12]
 800cf42:	7d5b      	ldrb	r3, [r3, #21]
 800cf44:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800cf48:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d002      	beq.n	800cf56 <f_read+0x4a>
 800cf50:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800cf54:	e115      	b.n	800d182 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800cf56:	68fb      	ldr	r3, [r7, #12]
 800cf58:	7d1b      	ldrb	r3, [r3, #20]
 800cf5a:	f003 0301 	and.w	r3, r3, #1
 800cf5e:	2b00      	cmp	r3, #0
 800cf60:	d101      	bne.n	800cf66 <f_read+0x5a>
 800cf62:	2307      	movs	r3, #7
 800cf64:	e10d      	b.n	800d182 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800cf66:	68fb      	ldr	r3, [r7, #12]
 800cf68:	68da      	ldr	r2, [r3, #12]
 800cf6a:	68fb      	ldr	r3, [r7, #12]
 800cf6c:	699b      	ldr	r3, [r3, #24]
 800cf6e:	1ad3      	subs	r3, r2, r3
 800cf70:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800cf72:	687a      	ldr	r2, [r7, #4]
 800cf74:	6a3b      	ldr	r3, [r7, #32]
 800cf76:	429a      	cmp	r2, r3
 800cf78:	f240 80fe 	bls.w	800d178 <f_read+0x26c>
 800cf7c:	6a3b      	ldr	r3, [r7, #32]
 800cf7e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800cf80:	e0fa      	b.n	800d178 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800cf82:	68fb      	ldr	r3, [r7, #12]
 800cf84:	699b      	ldr	r3, [r3, #24]
 800cf86:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800cf8a:	2b00      	cmp	r3, #0
 800cf8c:	f040 80c6 	bne.w	800d11c <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	699b      	ldr	r3, [r3, #24]
 800cf94:	0a5b      	lsrs	r3, r3, #9
 800cf96:	697a      	ldr	r2, [r7, #20]
 800cf98:	8952      	ldrh	r2, [r2, #10]
 800cf9a:	3a01      	subs	r2, #1
 800cf9c:	4013      	ands	r3, r2
 800cf9e:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800cfa0:	69fb      	ldr	r3, [r7, #28]
 800cfa2:	2b00      	cmp	r3, #0
 800cfa4:	d12f      	bne.n	800d006 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	699b      	ldr	r3, [r3, #24]
 800cfaa:	2b00      	cmp	r3, #0
 800cfac:	d103      	bne.n	800cfb6 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800cfae:	68fb      	ldr	r3, [r7, #12]
 800cfb0:	689b      	ldr	r3, [r3, #8]
 800cfb2:	633b      	str	r3, [r7, #48]	@ 0x30
 800cfb4:	e013      	b.n	800cfde <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800cfb6:	68fb      	ldr	r3, [r7, #12]
 800cfb8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	d007      	beq.n	800cfce <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800cfbe:	68fb      	ldr	r3, [r7, #12]
 800cfc0:	699b      	ldr	r3, [r3, #24]
 800cfc2:	4619      	mov	r1, r3
 800cfc4:	68f8      	ldr	r0, [r7, #12]
 800cfc6:	f7fe fefe 	bl	800bdc6 <clmt_clust>
 800cfca:	6338      	str	r0, [r7, #48]	@ 0x30
 800cfcc:	e007      	b.n	800cfde <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800cfce:	68fa      	ldr	r2, [r7, #12]
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	69db      	ldr	r3, [r3, #28]
 800cfd4:	4619      	mov	r1, r3
 800cfd6:	4610      	mov	r0, r2
 800cfd8:	f7fe fc67 	bl	800b8aa <get_fat>
 800cfdc:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800cfde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfe0:	2b01      	cmp	r3, #1
 800cfe2:	d804      	bhi.n	800cfee <f_read+0xe2>
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	2202      	movs	r2, #2
 800cfe8:	755a      	strb	r2, [r3, #21]
 800cfea:	2302      	movs	r3, #2
 800cfec:	e0c9      	b.n	800d182 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800cfee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cff0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800cff4:	d104      	bne.n	800d000 <f_read+0xf4>
 800cff6:	68fb      	ldr	r3, [r7, #12]
 800cff8:	2201      	movs	r2, #1
 800cffa:	755a      	strb	r2, [r3, #21]
 800cffc:	2301      	movs	r3, #1
 800cffe:	e0c0      	b.n	800d182 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800d000:	68fb      	ldr	r3, [r7, #12]
 800d002:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d004:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800d006:	697a      	ldr	r2, [r7, #20]
 800d008:	68fb      	ldr	r3, [r7, #12]
 800d00a:	69db      	ldr	r3, [r3, #28]
 800d00c:	4619      	mov	r1, r3
 800d00e:	4610      	mov	r0, r2
 800d010:	f7fe fc2c 	bl	800b86c <clust2sect>
 800d014:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800d016:	69bb      	ldr	r3, [r7, #24]
 800d018:	2b00      	cmp	r3, #0
 800d01a:	d104      	bne.n	800d026 <f_read+0x11a>
 800d01c:	68fb      	ldr	r3, [r7, #12]
 800d01e:	2202      	movs	r2, #2
 800d020:	755a      	strb	r2, [r3, #21]
 800d022:	2302      	movs	r3, #2
 800d024:	e0ad      	b.n	800d182 <f_read+0x276>
			sect += csect;
 800d026:	69ba      	ldr	r2, [r7, #24]
 800d028:	69fb      	ldr	r3, [r7, #28]
 800d02a:	4413      	add	r3, r2
 800d02c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800d02e:	687b      	ldr	r3, [r7, #4]
 800d030:	0a5b      	lsrs	r3, r3, #9
 800d032:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800d034:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d036:	2b00      	cmp	r3, #0
 800d038:	d039      	beq.n	800d0ae <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800d03a:	69fa      	ldr	r2, [r7, #28]
 800d03c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d03e:	4413      	add	r3, r2
 800d040:	697a      	ldr	r2, [r7, #20]
 800d042:	8952      	ldrh	r2, [r2, #10]
 800d044:	4293      	cmp	r3, r2
 800d046:	d905      	bls.n	800d054 <f_read+0x148>
					cc = fs->csize - csect;
 800d048:	697b      	ldr	r3, [r7, #20]
 800d04a:	895b      	ldrh	r3, [r3, #10]
 800d04c:	461a      	mov	r2, r3
 800d04e:	69fb      	ldr	r3, [r7, #28]
 800d050:	1ad3      	subs	r3, r2, r3
 800d052:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d054:	697b      	ldr	r3, [r7, #20]
 800d056:	7858      	ldrb	r0, [r3, #1]
 800d058:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d05a:	69ba      	ldr	r2, [r7, #24]
 800d05c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800d05e:	f7fe f859 	bl	800b114 <disk_read>
 800d062:	4603      	mov	r3, r0
 800d064:	2b00      	cmp	r3, #0
 800d066:	d004      	beq.n	800d072 <f_read+0x166>
 800d068:	68fb      	ldr	r3, [r7, #12]
 800d06a:	2201      	movs	r2, #1
 800d06c:	755a      	strb	r2, [r3, #21]
 800d06e:	2301      	movs	r3, #1
 800d070:	e087      	b.n	800d182 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	7d1b      	ldrb	r3, [r3, #20]
 800d076:	b25b      	sxtb	r3, r3
 800d078:	2b00      	cmp	r3, #0
 800d07a:	da14      	bge.n	800d0a6 <f_read+0x19a>
 800d07c:	68fb      	ldr	r3, [r7, #12]
 800d07e:	6a1a      	ldr	r2, [r3, #32]
 800d080:	69bb      	ldr	r3, [r7, #24]
 800d082:	1ad3      	subs	r3, r2, r3
 800d084:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d086:	429a      	cmp	r2, r3
 800d088:	d90d      	bls.n	800d0a6 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800d08a:	68fb      	ldr	r3, [r7, #12]
 800d08c:	6a1a      	ldr	r2, [r3, #32]
 800d08e:	69bb      	ldr	r3, [r7, #24]
 800d090:	1ad3      	subs	r3, r2, r3
 800d092:	025b      	lsls	r3, r3, #9
 800d094:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d096:	18d0      	adds	r0, r2, r3
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	3330      	adds	r3, #48	@ 0x30
 800d09c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d0a0:	4619      	mov	r1, r3
 800d0a2:	f7fe f918 	bl	800b2d6 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800d0a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d0a8:	025b      	lsls	r3, r3, #9
 800d0aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800d0ac:	e050      	b.n	800d150 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800d0ae:	68fb      	ldr	r3, [r7, #12]
 800d0b0:	6a1b      	ldr	r3, [r3, #32]
 800d0b2:	69ba      	ldr	r2, [r7, #24]
 800d0b4:	429a      	cmp	r2, r3
 800d0b6:	d02e      	beq.n	800d116 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800d0b8:	68fb      	ldr	r3, [r7, #12]
 800d0ba:	7d1b      	ldrb	r3, [r3, #20]
 800d0bc:	b25b      	sxtb	r3, r3
 800d0be:	2b00      	cmp	r3, #0
 800d0c0:	da18      	bge.n	800d0f4 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800d0c2:	697b      	ldr	r3, [r7, #20]
 800d0c4:	7858      	ldrb	r0, [r3, #1]
 800d0c6:	68fb      	ldr	r3, [r7, #12]
 800d0c8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d0cc:	68fb      	ldr	r3, [r7, #12]
 800d0ce:	6a1a      	ldr	r2, [r3, #32]
 800d0d0:	2301      	movs	r3, #1
 800d0d2:	f7fe f83f 	bl	800b154 <disk_write>
 800d0d6:	4603      	mov	r3, r0
 800d0d8:	2b00      	cmp	r3, #0
 800d0da:	d004      	beq.n	800d0e6 <f_read+0x1da>
 800d0dc:	68fb      	ldr	r3, [r7, #12]
 800d0de:	2201      	movs	r2, #1
 800d0e0:	755a      	strb	r2, [r3, #21]
 800d0e2:	2301      	movs	r3, #1
 800d0e4:	e04d      	b.n	800d182 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 800d0e6:	68fb      	ldr	r3, [r7, #12]
 800d0e8:	7d1b      	ldrb	r3, [r3, #20]
 800d0ea:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d0ee:	b2da      	uxtb	r2, r3
 800d0f0:	68fb      	ldr	r3, [r7, #12]
 800d0f2:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800d0f4:	697b      	ldr	r3, [r7, #20]
 800d0f6:	7858      	ldrb	r0, [r3, #1]
 800d0f8:	68fb      	ldr	r3, [r7, #12]
 800d0fa:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d0fe:	2301      	movs	r3, #1
 800d100:	69ba      	ldr	r2, [r7, #24]
 800d102:	f7fe f807 	bl	800b114 <disk_read>
 800d106:	4603      	mov	r3, r0
 800d108:	2b00      	cmp	r3, #0
 800d10a:	d004      	beq.n	800d116 <f_read+0x20a>
 800d10c:	68fb      	ldr	r3, [r7, #12]
 800d10e:	2201      	movs	r2, #1
 800d110:	755a      	strb	r2, [r3, #21]
 800d112:	2301      	movs	r3, #1
 800d114:	e035      	b.n	800d182 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 800d116:	68fb      	ldr	r3, [r7, #12]
 800d118:	69ba      	ldr	r2, [r7, #24]
 800d11a:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800d11c:	68fb      	ldr	r3, [r7, #12]
 800d11e:	699b      	ldr	r3, [r3, #24]
 800d120:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d124:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800d128:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800d12a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	429a      	cmp	r2, r3
 800d130:	d901      	bls.n	800d136 <f_read+0x22a>
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800d13c:	68fb      	ldr	r3, [r7, #12]
 800d13e:	699b      	ldr	r3, [r3, #24]
 800d140:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d144:	4413      	add	r3, r2
 800d146:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d148:	4619      	mov	r1, r3
 800d14a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d14c:	f7fe f8c3 	bl	800b2d6 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800d150:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d152:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d154:	4413      	add	r3, r2
 800d156:	627b      	str	r3, [r7, #36]	@ 0x24
 800d158:	68fb      	ldr	r3, [r7, #12]
 800d15a:	699a      	ldr	r2, [r3, #24]
 800d15c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d15e:	441a      	add	r2, r3
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	619a      	str	r2, [r3, #24]
 800d164:	683b      	ldr	r3, [r7, #0]
 800d166:	681a      	ldr	r2, [r3, #0]
 800d168:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d16a:	441a      	add	r2, r3
 800d16c:	683b      	ldr	r3, [r7, #0]
 800d16e:	601a      	str	r2, [r3, #0]
 800d170:	687a      	ldr	r2, [r7, #4]
 800d172:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d174:	1ad3      	subs	r3, r2, r3
 800d176:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800d178:	687b      	ldr	r3, [r7, #4]
 800d17a:	2b00      	cmp	r3, #0
 800d17c:	f47f af01 	bne.w	800cf82 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800d180:	2300      	movs	r3, #0
}
 800d182:	4618      	mov	r0, r3
 800d184:	3738      	adds	r7, #56	@ 0x38
 800d186:	46bd      	mov	sp, r7
 800d188:	bd80      	pop	{r7, pc}

0800d18a <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800d18a:	b580      	push	{r7, lr}
 800d18c:	b086      	sub	sp, #24
 800d18e:	af00      	add	r7, sp, #0
 800d190:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800d192:	687b      	ldr	r3, [r7, #4]
 800d194:	f107 0208 	add.w	r2, r7, #8
 800d198:	4611      	mov	r1, r2
 800d19a:	4618      	mov	r0, r3
 800d19c:	f7ff fc80 	bl	800caa0 <validate>
 800d1a0:	4603      	mov	r3, r0
 800d1a2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800d1a4:	7dfb      	ldrb	r3, [r7, #23]
 800d1a6:	2b00      	cmp	r3, #0
 800d1a8:	d168      	bne.n	800d27c <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800d1aa:	687b      	ldr	r3, [r7, #4]
 800d1ac:	7d1b      	ldrb	r3, [r3, #20]
 800d1ae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d1b2:	2b00      	cmp	r3, #0
 800d1b4:	d062      	beq.n	800d27c <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800d1b6:	687b      	ldr	r3, [r7, #4]
 800d1b8:	7d1b      	ldrb	r3, [r3, #20]
 800d1ba:	b25b      	sxtb	r3, r3
 800d1bc:	2b00      	cmp	r3, #0
 800d1be:	da15      	bge.n	800d1ec <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800d1c0:	68bb      	ldr	r3, [r7, #8]
 800d1c2:	7858      	ldrb	r0, [r3, #1]
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800d1ca:	687b      	ldr	r3, [r7, #4]
 800d1cc:	6a1a      	ldr	r2, [r3, #32]
 800d1ce:	2301      	movs	r3, #1
 800d1d0:	f7fd ffc0 	bl	800b154 <disk_write>
 800d1d4:	4603      	mov	r3, r0
 800d1d6:	2b00      	cmp	r3, #0
 800d1d8:	d001      	beq.n	800d1de <f_sync+0x54>
 800d1da:	2301      	movs	r3, #1
 800d1dc:	e04f      	b.n	800d27e <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 800d1de:	687b      	ldr	r3, [r7, #4]
 800d1e0:	7d1b      	ldrb	r3, [r3, #20]
 800d1e2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d1e6:	b2da      	uxtb	r2, r3
 800d1e8:	687b      	ldr	r3, [r7, #4]
 800d1ea:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800d1ec:	f7fd fa18 	bl	800a620 <get_fattime>
 800d1f0:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800d1f2:	68ba      	ldr	r2, [r7, #8]
 800d1f4:	687b      	ldr	r3, [r7, #4]
 800d1f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d1f8:	4619      	mov	r1, r3
 800d1fa:	4610      	mov	r0, r2
 800d1fc:	f7fe fa9a 	bl	800b734 <move_window>
 800d200:	4603      	mov	r3, r0
 800d202:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800d204:	7dfb      	ldrb	r3, [r7, #23]
 800d206:	2b00      	cmp	r3, #0
 800d208:	d138      	bne.n	800d27c <f_sync+0xf2>
					dir = fp->dir_ptr;
 800d20a:	687b      	ldr	r3, [r7, #4]
 800d20c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d20e:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800d210:	68fb      	ldr	r3, [r7, #12]
 800d212:	330b      	adds	r3, #11
 800d214:	781a      	ldrb	r2, [r3, #0]
 800d216:	68fb      	ldr	r3, [r7, #12]
 800d218:	330b      	adds	r3, #11
 800d21a:	f042 0220 	orr.w	r2, r2, #32
 800d21e:	b2d2      	uxtb	r2, r2
 800d220:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800d222:	687b      	ldr	r3, [r7, #4]
 800d224:	6818      	ldr	r0, [r3, #0]
 800d226:	687b      	ldr	r3, [r7, #4]
 800d228:	689b      	ldr	r3, [r3, #8]
 800d22a:	461a      	mov	r2, r3
 800d22c:	68f9      	ldr	r1, [r7, #12]
 800d22e:	f7fe ffa4 	bl	800c17a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800d232:	68fb      	ldr	r3, [r7, #12]
 800d234:	f103 021c 	add.w	r2, r3, #28
 800d238:	687b      	ldr	r3, [r7, #4]
 800d23a:	68db      	ldr	r3, [r3, #12]
 800d23c:	4619      	mov	r1, r3
 800d23e:	4610      	mov	r0, r2
 800d240:	f7fe f81d 	bl	800b27e <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800d244:	68fb      	ldr	r3, [r7, #12]
 800d246:	3316      	adds	r3, #22
 800d248:	6939      	ldr	r1, [r7, #16]
 800d24a:	4618      	mov	r0, r3
 800d24c:	f7fe f817 	bl	800b27e <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800d250:	68fb      	ldr	r3, [r7, #12]
 800d252:	3312      	adds	r3, #18
 800d254:	2100      	movs	r1, #0
 800d256:	4618      	mov	r0, r3
 800d258:	f7fd fff6 	bl	800b248 <st_word>
					fs->wflag = 1;
 800d25c:	68bb      	ldr	r3, [r7, #8]
 800d25e:	2201      	movs	r2, #1
 800d260:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800d262:	68bb      	ldr	r3, [r7, #8]
 800d264:	4618      	mov	r0, r3
 800d266:	f7fe fa93 	bl	800b790 <sync_fs>
 800d26a:	4603      	mov	r3, r0
 800d26c:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800d26e:	687b      	ldr	r3, [r7, #4]
 800d270:	7d1b      	ldrb	r3, [r3, #20]
 800d272:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d276:	b2da      	uxtb	r2, r3
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800d27c:	7dfb      	ldrb	r3, [r7, #23]
}
 800d27e:	4618      	mov	r0, r3
 800d280:	3718      	adds	r7, #24
 800d282:	46bd      	mov	sp, r7
 800d284:	bd80      	pop	{r7, pc}

0800d286 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800d286:	b580      	push	{r7, lr}
 800d288:	b084      	sub	sp, #16
 800d28a:	af00      	add	r7, sp, #0
 800d28c:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800d28e:	6878      	ldr	r0, [r7, #4]
 800d290:	f7ff ff7b 	bl	800d18a <f_sync>
 800d294:	4603      	mov	r3, r0
 800d296:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800d298:	7bfb      	ldrb	r3, [r7, #15]
 800d29a:	2b00      	cmp	r3, #0
 800d29c:	d118      	bne.n	800d2d0 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	f107 0208 	add.w	r2, r7, #8
 800d2a4:	4611      	mov	r1, r2
 800d2a6:	4618      	mov	r0, r3
 800d2a8:	f7ff fbfa 	bl	800caa0 <validate>
 800d2ac:	4603      	mov	r3, r0
 800d2ae:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800d2b0:	7bfb      	ldrb	r3, [r7, #15]
 800d2b2:	2b00      	cmp	r3, #0
 800d2b4:	d10c      	bne.n	800d2d0 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	691b      	ldr	r3, [r3, #16]
 800d2ba:	4618      	mov	r0, r3
 800d2bc:	f7fe f996 	bl	800b5ec <dec_lock>
 800d2c0:	4603      	mov	r3, r0
 800d2c2:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800d2c4:	7bfb      	ldrb	r3, [r7, #15]
 800d2c6:	2b00      	cmp	r3, #0
 800d2c8:	d102      	bne.n	800d2d0 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	2200      	movs	r2, #0
 800d2ce:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 800d2d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2d2:	4618      	mov	r0, r3
 800d2d4:	3710      	adds	r7, #16
 800d2d6:	46bd      	mov	sp, r7
 800d2d8:	bd80      	pop	{r7, pc}

0800d2da <f_getfree>:
FRESULT f_getfree (
	const TCHAR* path,	/* Path name of the logical drive number */
	DWORD* nclst,		/* Pointer to a variable to return number of free clusters */
	FATFS** fatfs		/* Pointer to return pointer to corresponding file system object */
)
{
 800d2da:	b580      	push	{r7, lr}
 800d2dc:	b092      	sub	sp, #72	@ 0x48
 800d2de:	af00      	add	r7, sp, #0
 800d2e0:	60f8      	str	r0, [r7, #12]
 800d2e2:	60b9      	str	r1, [r7, #8]
 800d2e4:	607a      	str	r2, [r7, #4]
	BYTE *p;
	_FDID obj;


	/* Get logical drive */
	res = find_volume(&path, &fs, 0);
 800d2e6:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 800d2ea:	f107 030c 	add.w	r3, r7, #12
 800d2ee:	2200      	movs	r2, #0
 800d2f0:	4618      	mov	r0, r3
 800d2f2:	f7ff f989 	bl	800c608 <find_volume>
 800d2f6:	4603      	mov	r3, r0
 800d2f8:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
	if (res == FR_OK) {
 800d2fc:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d300:	2b00      	cmp	r3, #0
 800d302:	f040 8099 	bne.w	800d438 <f_getfree+0x15e>
		*fatfs = fs;				/* Return ptr to the fs object */
 800d306:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	601a      	str	r2, [r3, #0]
		/* If free_clst is valid, return it without full cluster scan */
		if (fs->free_clst <= fs->n_fatent - 2) {
 800d30c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d30e:	691a      	ldr	r2, [r3, #16]
 800d310:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d312:	695b      	ldr	r3, [r3, #20]
 800d314:	3b02      	subs	r3, #2
 800d316:	429a      	cmp	r2, r3
 800d318:	d804      	bhi.n	800d324 <f_getfree+0x4a>
			*nclst = fs->free_clst;
 800d31a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d31c:	691a      	ldr	r2, [r3, #16]
 800d31e:	68bb      	ldr	r3, [r7, #8]
 800d320:	601a      	str	r2, [r3, #0]
 800d322:	e089      	b.n	800d438 <f_getfree+0x15e>
		} else {
			/* Get number of free clusters */
			nfree = 0;
 800d324:	2300      	movs	r3, #0
 800d326:	643b      	str	r3, [r7, #64]	@ 0x40
			if (fs->fs_type == FS_FAT12) {	/* FAT12: Sector unalighed FAT entries */
 800d328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d32a:	781b      	ldrb	r3, [r3, #0]
 800d32c:	2b01      	cmp	r3, #1
 800d32e:	d128      	bne.n	800d382 <f_getfree+0xa8>
				clst = 2; obj.fs = fs;
 800d330:	2302      	movs	r3, #2
 800d332:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d334:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d336:	617b      	str	r3, [r7, #20]
				do {
					stat = get_fat(&obj, clst);
 800d338:	f107 0314 	add.w	r3, r7, #20
 800d33c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d33e:	4618      	mov	r0, r3
 800d340:	f7fe fab3 	bl	800b8aa <get_fat>
 800d344:	62f8      	str	r0, [r7, #44]	@ 0x2c
					if (stat == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }
 800d346:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d348:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800d34c:	d103      	bne.n	800d356 <f_getfree+0x7c>
 800d34e:	2301      	movs	r3, #1
 800d350:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800d354:	e063      	b.n	800d41e <f_getfree+0x144>
					if (stat == 1) { res = FR_INT_ERR; break; }
 800d356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d358:	2b01      	cmp	r3, #1
 800d35a:	d103      	bne.n	800d364 <f_getfree+0x8a>
 800d35c:	2302      	movs	r3, #2
 800d35e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 800d362:	e05c      	b.n	800d41e <f_getfree+0x144>
					if (stat == 0) nfree++;
 800d364:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d366:	2b00      	cmp	r3, #0
 800d368:	d102      	bne.n	800d370 <f_getfree+0x96>
 800d36a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d36c:	3301      	adds	r3, #1
 800d36e:	643b      	str	r3, [r7, #64]	@ 0x40
				} while (++clst < fs->n_fatent);
 800d370:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d372:	3301      	adds	r3, #1
 800d374:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d378:	695b      	ldr	r3, [r3, #20]
 800d37a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800d37c:	429a      	cmp	r2, r3
 800d37e:	d3db      	bcc.n	800d338 <f_getfree+0x5e>
 800d380:	e04d      	b.n	800d41e <f_getfree+0x144>
						i = (i + 1) % SS(fs);
					} while (clst);
				} else
#endif
				{	/* FAT16/32: Sector alighed FAT entries */
					clst = fs->n_fatent; sect = fs->fatbase;
 800d382:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d384:	695b      	ldr	r3, [r3, #20]
 800d386:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d388:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d38a:	6a1b      	ldr	r3, [r3, #32]
 800d38c:	63bb      	str	r3, [r7, #56]	@ 0x38
					i = 0; p = 0;
 800d38e:	2300      	movs	r3, #0
 800d390:	637b      	str	r3, [r7, #52]	@ 0x34
 800d392:	2300      	movs	r3, #0
 800d394:	633b      	str	r3, [r7, #48]	@ 0x30
					do {
						if (i == 0) {
 800d396:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d398:	2b00      	cmp	r3, #0
 800d39a:	d113      	bne.n	800d3c4 <f_getfree+0xea>
							res = move_window(fs, sect++);
 800d39c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800d39e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d3a0:	1c5a      	adds	r2, r3, #1
 800d3a2:	63ba      	str	r2, [r7, #56]	@ 0x38
 800d3a4:	4619      	mov	r1, r3
 800d3a6:	f7fe f9c5 	bl	800b734 <move_window>
 800d3aa:	4603      	mov	r3, r0
 800d3ac:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
							if (res != FR_OK) break;
 800d3b0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800d3b4:	2b00      	cmp	r3, #0
 800d3b6:	d131      	bne.n	800d41c <f_getfree+0x142>
							p = fs->win;
 800d3b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3ba:	3330      	adds	r3, #48	@ 0x30
 800d3bc:	633b      	str	r3, [r7, #48]	@ 0x30
							i = SS(fs);
 800d3be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d3c2:	637b      	str	r3, [r7, #52]	@ 0x34
						}
						if (fs->fs_type == FS_FAT16) {
 800d3c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3c6:	781b      	ldrb	r3, [r3, #0]
 800d3c8:	2b02      	cmp	r3, #2
 800d3ca:	d10f      	bne.n	800d3ec <f_getfree+0x112>
							if (ld_word(p) == 0) nfree++;
 800d3cc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d3ce:	f7fd feff 	bl	800b1d0 <ld_word>
 800d3d2:	4603      	mov	r3, r0
 800d3d4:	2b00      	cmp	r3, #0
 800d3d6:	d102      	bne.n	800d3de <f_getfree+0x104>
 800d3d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d3da:	3301      	adds	r3, #1
 800d3dc:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 2; i -= 2;
 800d3de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d3e0:	3302      	adds	r3, #2
 800d3e2:	633b      	str	r3, [r7, #48]	@ 0x30
 800d3e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d3e6:	3b02      	subs	r3, #2
 800d3e8:	637b      	str	r3, [r7, #52]	@ 0x34
 800d3ea:	e010      	b.n	800d40e <f_getfree+0x134>
						} else {
							if ((ld_dword(p) & 0x0FFFFFFF) == 0) nfree++;
 800d3ec:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800d3ee:	f7fd ff08 	bl	800b202 <ld_dword>
 800d3f2:	4603      	mov	r3, r0
 800d3f4:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800d3f8:	2b00      	cmp	r3, #0
 800d3fa:	d102      	bne.n	800d402 <f_getfree+0x128>
 800d3fc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800d3fe:	3301      	adds	r3, #1
 800d400:	643b      	str	r3, [r7, #64]	@ 0x40
							p += 4; i -= 4;
 800d402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d404:	3304      	adds	r3, #4
 800d406:	633b      	str	r3, [r7, #48]	@ 0x30
 800d408:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d40a:	3b04      	subs	r3, #4
 800d40c:	637b      	str	r3, [r7, #52]	@ 0x34
						}
					} while (--clst);
 800d40e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d410:	3b01      	subs	r3, #1
 800d412:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800d414:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d416:	2b00      	cmp	r3, #0
 800d418:	d1bd      	bne.n	800d396 <f_getfree+0xbc>
 800d41a:	e000      	b.n	800d41e <f_getfree+0x144>
							if (res != FR_OK) break;
 800d41c:	bf00      	nop
				}
			}
			*nclst = nfree;			/* Return the free clusters */
 800d41e:	68bb      	ldr	r3, [r7, #8]
 800d420:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d422:	601a      	str	r2, [r3, #0]
			fs->free_clst = nfree;	/* Now free_clst is valid */
 800d424:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d426:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d428:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;		/* FSInfo is to be updated */
 800d42a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d42c:	791a      	ldrb	r2, [r3, #4]
 800d42e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d430:	f042 0201 	orr.w	r2, r2, #1
 800d434:	b2d2      	uxtb	r2, r2
 800d436:	711a      	strb	r2, [r3, #4]
		}
	}

	LEAVE_FF(fs, res);
 800d438:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 800d43c:	4618      	mov	r0, r3
 800d43e:	3748      	adds	r7, #72	@ 0x48
 800d440:	46bd      	mov	sp, r7
 800d442:	bd80      	pop	{r7, pc}

0800d444 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800d444:	b480      	push	{r7}
 800d446:	b087      	sub	sp, #28
 800d448:	af00      	add	r7, sp, #0
 800d44a:	60f8      	str	r0, [r7, #12]
 800d44c:	60b9      	str	r1, [r7, #8]
 800d44e:	4613      	mov	r3, r2
 800d450:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800d452:	2301      	movs	r3, #1
 800d454:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800d456:	2300      	movs	r3, #0
 800d458:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800d45a:	4b1f      	ldr	r3, [pc, #124]	@ (800d4d8 <FATFS_LinkDriverEx+0x94>)
 800d45c:	7a5b      	ldrb	r3, [r3, #9]
 800d45e:	b2db      	uxtb	r3, r3
 800d460:	2b00      	cmp	r3, #0
 800d462:	d131      	bne.n	800d4c8 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800d464:	4b1c      	ldr	r3, [pc, #112]	@ (800d4d8 <FATFS_LinkDriverEx+0x94>)
 800d466:	7a5b      	ldrb	r3, [r3, #9]
 800d468:	b2db      	uxtb	r3, r3
 800d46a:	461a      	mov	r2, r3
 800d46c:	4b1a      	ldr	r3, [pc, #104]	@ (800d4d8 <FATFS_LinkDriverEx+0x94>)
 800d46e:	2100      	movs	r1, #0
 800d470:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800d472:	4b19      	ldr	r3, [pc, #100]	@ (800d4d8 <FATFS_LinkDriverEx+0x94>)
 800d474:	7a5b      	ldrb	r3, [r3, #9]
 800d476:	b2db      	uxtb	r3, r3
 800d478:	4a17      	ldr	r2, [pc, #92]	@ (800d4d8 <FATFS_LinkDriverEx+0x94>)
 800d47a:	009b      	lsls	r3, r3, #2
 800d47c:	4413      	add	r3, r2
 800d47e:	68fa      	ldr	r2, [r7, #12]
 800d480:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800d482:	4b15      	ldr	r3, [pc, #84]	@ (800d4d8 <FATFS_LinkDriverEx+0x94>)
 800d484:	7a5b      	ldrb	r3, [r3, #9]
 800d486:	b2db      	uxtb	r3, r3
 800d488:	461a      	mov	r2, r3
 800d48a:	4b13      	ldr	r3, [pc, #76]	@ (800d4d8 <FATFS_LinkDriverEx+0x94>)
 800d48c:	4413      	add	r3, r2
 800d48e:	79fa      	ldrb	r2, [r7, #7]
 800d490:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800d492:	4b11      	ldr	r3, [pc, #68]	@ (800d4d8 <FATFS_LinkDriverEx+0x94>)
 800d494:	7a5b      	ldrb	r3, [r3, #9]
 800d496:	b2db      	uxtb	r3, r3
 800d498:	1c5a      	adds	r2, r3, #1
 800d49a:	b2d1      	uxtb	r1, r2
 800d49c:	4a0e      	ldr	r2, [pc, #56]	@ (800d4d8 <FATFS_LinkDriverEx+0x94>)
 800d49e:	7251      	strb	r1, [r2, #9]
 800d4a0:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800d4a2:	7dbb      	ldrb	r3, [r7, #22]
 800d4a4:	3330      	adds	r3, #48	@ 0x30
 800d4a6:	b2da      	uxtb	r2, r3
 800d4a8:	68bb      	ldr	r3, [r7, #8]
 800d4aa:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800d4ac:	68bb      	ldr	r3, [r7, #8]
 800d4ae:	3301      	adds	r3, #1
 800d4b0:	223a      	movs	r2, #58	@ 0x3a
 800d4b2:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800d4b4:	68bb      	ldr	r3, [r7, #8]
 800d4b6:	3302      	adds	r3, #2
 800d4b8:	222f      	movs	r2, #47	@ 0x2f
 800d4ba:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800d4bc:	68bb      	ldr	r3, [r7, #8]
 800d4be:	3303      	adds	r3, #3
 800d4c0:	2200      	movs	r2, #0
 800d4c2:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800d4c4:	2300      	movs	r3, #0
 800d4c6:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800d4c8:	7dfb      	ldrb	r3, [r7, #23]
}
 800d4ca:	4618      	mov	r0, r3
 800d4cc:	371c      	adds	r7, #28
 800d4ce:	46bd      	mov	sp, r7
 800d4d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4d4:	4770      	bx	lr
 800d4d6:	bf00      	nop
 800d4d8:	2008f838 	.word	0x2008f838

0800d4dc <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800d4dc:	b580      	push	{r7, lr}
 800d4de:	b082      	sub	sp, #8
 800d4e0:	af00      	add	r7, sp, #0
 800d4e2:	6078      	str	r0, [r7, #4]
 800d4e4:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800d4e6:	2200      	movs	r2, #0
 800d4e8:	6839      	ldr	r1, [r7, #0]
 800d4ea:	6878      	ldr	r0, [r7, #4]
 800d4ec:	f7ff ffaa 	bl	800d444 <FATFS_LinkDriverEx>
 800d4f0:	4603      	mov	r3, r0
}
 800d4f2:	4618      	mov	r0, r3
 800d4f4:	3708      	adds	r7, #8
 800d4f6:	46bd      	mov	sp, r7
 800d4f8:	bd80      	pop	{r7, pc}
	...

0800d4fc <arm_rfft_32_fast_init_f32>:
 800d4fc:	b178      	cbz	r0, 800d51e <arm_rfft_32_fast_init_f32+0x22>
 800d4fe:	b430      	push	{r4, r5}
 800d500:	4908      	ldr	r1, [pc, #32]	@ (800d524 <arm_rfft_32_fast_init_f32+0x28>)
 800d502:	4a09      	ldr	r2, [pc, #36]	@ (800d528 <arm_rfft_32_fast_init_f32+0x2c>)
 800d504:	2310      	movs	r3, #16
 800d506:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800d50a:	8003      	strh	r3, [r0, #0]
 800d50c:	2520      	movs	r5, #32
 800d50e:	2414      	movs	r4, #20
 800d510:	4b06      	ldr	r3, [pc, #24]	@ (800d52c <arm_rfft_32_fast_init_f32+0x30>)
 800d512:	8205      	strh	r5, [r0, #16]
 800d514:	8184      	strh	r4, [r0, #12]
 800d516:	6143      	str	r3, [r0, #20]
 800d518:	bc30      	pop	{r4, r5}
 800d51a:	2000      	movs	r0, #0
 800d51c:	4770      	bx	lr
 800d51e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d522:	4770      	bx	lr
 800d524:	0800f7c8 	.word	0x0800f7c8
 800d528:	08014904 	.word	0x08014904
 800d52c:	0801d684 	.word	0x0801d684

0800d530 <arm_rfft_64_fast_init_f32>:
 800d530:	b178      	cbz	r0, 800d552 <arm_rfft_64_fast_init_f32+0x22>
 800d532:	b430      	push	{r4, r5}
 800d534:	4908      	ldr	r1, [pc, #32]	@ (800d558 <arm_rfft_64_fast_init_f32+0x28>)
 800d536:	4a09      	ldr	r2, [pc, #36]	@ (800d55c <arm_rfft_64_fast_init_f32+0x2c>)
 800d538:	2320      	movs	r3, #32
 800d53a:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800d53e:	8003      	strh	r3, [r0, #0]
 800d540:	2540      	movs	r5, #64	@ 0x40
 800d542:	2430      	movs	r4, #48	@ 0x30
 800d544:	4b06      	ldr	r3, [pc, #24]	@ (800d560 <arm_rfft_64_fast_init_f32+0x30>)
 800d546:	8205      	strh	r5, [r0, #16]
 800d548:	8184      	strh	r4, [r0, #12]
 800d54a:	6143      	str	r3, [r0, #20]
 800d54c:	bc30      	pop	{r4, r5}
 800d54e:	2000      	movs	r0, #0
 800d550:	4770      	bx	lr
 800d552:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d556:	4770      	bx	lr
 800d558:	08011920 	.word	0x08011920
 800d55c:	08019184 	.word	0x08019184
 800d560:	08021f04 	.word	0x08021f04

0800d564 <arm_rfft_256_fast_init_f32>:
 800d564:	b180      	cbz	r0, 800d588 <arm_rfft_256_fast_init_f32+0x24>
 800d566:	b430      	push	{r4, r5}
 800d568:	4909      	ldr	r1, [pc, #36]	@ (800d590 <arm_rfft_256_fast_init_f32+0x2c>)
 800d56a:	4a0a      	ldr	r2, [pc, #40]	@ (800d594 <arm_rfft_256_fast_init_f32+0x30>)
 800d56c:	2380      	movs	r3, #128	@ 0x80
 800d56e:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800d572:	8003      	strh	r3, [r0, #0]
 800d574:	f44f 7580 	mov.w	r5, #256	@ 0x100
 800d578:	24d0      	movs	r4, #208	@ 0xd0
 800d57a:	4b07      	ldr	r3, [pc, #28]	@ (800d598 <arm_rfft_256_fast_init_f32+0x34>)
 800d57c:	8205      	strh	r5, [r0, #16]
 800d57e:	8184      	strh	r4, [r0, #12]
 800d580:	6143      	str	r3, [r0, #20]
 800d582:	bc30      	pop	{r4, r5}
 800d584:	2000      	movs	r0, #0
 800d586:	4770      	bx	lr
 800d588:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d58c:	4770      	bx	lr
 800d58e:	bf00      	nop
 800d590:	0800f628 	.word	0x0800f628
 800d594:	08014504 	.word	0x08014504
 800d598:	0801d284 	.word	0x0801d284

0800d59c <arm_rfft_512_fast_init_f32>:
 800d59c:	b190      	cbz	r0, 800d5c4 <arm_rfft_512_fast_init_f32+0x28>
 800d59e:	b430      	push	{r4, r5}
 800d5a0:	490a      	ldr	r1, [pc, #40]	@ (800d5cc <arm_rfft_512_fast_init_f32+0x30>)
 800d5a2:	4a0b      	ldr	r2, [pc, #44]	@ (800d5d0 <arm_rfft_512_fast_init_f32+0x34>)
 800d5a4:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800d5a8:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800d5ac:	8003      	strh	r3, [r0, #0]
 800d5ae:	f44f 7500 	mov.w	r5, #512	@ 0x200
 800d5b2:	f44f 74dc 	mov.w	r4, #440	@ 0x1b8
 800d5b6:	4b07      	ldr	r3, [pc, #28]	@ (800d5d4 <arm_rfft_512_fast_init_f32+0x38>)
 800d5b8:	8205      	strh	r5, [r0, #16]
 800d5ba:	8184      	strh	r4, [r0, #12]
 800d5bc:	6143      	str	r3, [r0, #20]
 800d5be:	bc30      	pop	{r4, r5}
 800d5c0:	2000      	movs	r0, #0
 800d5c2:	4770      	bx	lr
 800d5c4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d5c8:	4770      	bx	lr
 800d5ca:	bf00      	nop
 800d5cc:	080115b0 	.word	0x080115b0
 800d5d0:	08018984 	.word	0x08018984
 800d5d4:	08021704 	.word	0x08021704

0800d5d8 <arm_rfft_1024_fast_init_f32>:
 800d5d8:	b190      	cbz	r0, 800d600 <arm_rfft_1024_fast_init_f32+0x28>
 800d5da:	b430      	push	{r4, r5}
 800d5dc:	490a      	ldr	r1, [pc, #40]	@ (800d608 <arm_rfft_1024_fast_init_f32+0x30>)
 800d5de:	4a0b      	ldr	r2, [pc, #44]	@ (800d60c <arm_rfft_1024_fast_init_f32+0x34>)
 800d5e0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d5e4:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800d5e8:	8003      	strh	r3, [r0, #0]
 800d5ea:	f44f 6580 	mov.w	r5, #1024	@ 0x400
 800d5ee:	f44f 74e0 	mov.w	r4, #448	@ 0x1c0
 800d5f2:	4b07      	ldr	r3, [pc, #28]	@ (800d610 <arm_rfft_1024_fast_init_f32+0x38>)
 800d5f4:	8205      	strh	r5, [r0, #16]
 800d5f6:	8184      	strh	r4, [r0, #12]
 800d5f8:	6143      	str	r3, [r0, #20]
 800d5fa:	bc30      	pop	{r4, r5}
 800d5fc:	2000      	movs	r0, #0
 800d5fe:	4770      	bx	lr
 800d600:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d604:	4770      	bx	lr
 800d606:	bf00      	nop
 800d608:	08011980 	.word	0x08011980
 800d60c:	08019284 	.word	0x08019284
 800d610:	0801a284 	.word	0x0801a284

0800d614 <arm_rfft_2048_fast_init_f32>:
 800d614:	b190      	cbz	r0, 800d63c <arm_rfft_2048_fast_init_f32+0x28>
 800d616:	b430      	push	{r4, r5}
 800d618:	490a      	ldr	r1, [pc, #40]	@ (800d644 <arm_rfft_2048_fast_init_f32+0x30>)
 800d61a:	4a0b      	ldr	r2, [pc, #44]	@ (800d648 <arm_rfft_2048_fast_init_f32+0x34>)
 800d61c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d620:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800d624:	8003      	strh	r3, [r0, #0]
 800d626:	f44f 6500 	mov.w	r5, #2048	@ 0x800
 800d62a:	f44f 64e1 	mov.w	r4, #1800	@ 0x708
 800d62e:	4b07      	ldr	r3, [pc, #28]	@ (800d64c <arm_rfft_2048_fast_init_f32+0x38>)
 800d630:	8205      	strh	r5, [r0, #16]
 800d632:	8184      	strh	r4, [r0, #12]
 800d634:	6143      	str	r3, [r0, #20]
 800d636:	bc30      	pop	{r4, r5}
 800d638:	2000      	movs	r0, #0
 800d63a:	4770      	bx	lr
 800d63c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d640:	4770      	bx	lr
 800d642:	bf00      	nop
 800d644:	0800e818 	.word	0x0800e818
 800d648:	08012504 	.word	0x08012504
 800d64c:	0801b284 	.word	0x0801b284

0800d650 <arm_rfft_4096_fast_init_f32>:
 800d650:	b190      	cbz	r0, 800d678 <arm_rfft_4096_fast_init_f32+0x28>
 800d652:	b430      	push	{r4, r5}
 800d654:	490a      	ldr	r1, [pc, #40]	@ (800d680 <arm_rfft_4096_fast_init_f32+0x30>)
 800d656:	4a0b      	ldr	r2, [pc, #44]	@ (800d684 <arm_rfft_4096_fast_init_f32+0x34>)
 800d658:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800d65c:	e9c0 2101 	strd	r2, r1, [r0, #4]
 800d660:	8003      	strh	r3, [r0, #0]
 800d662:	f44f 5580 	mov.w	r5, #4096	@ 0x1000
 800d666:	f44f 646e 	mov.w	r4, #3808	@ 0xee0
 800d66a:	4b07      	ldr	r3, [pc, #28]	@ (800d688 <arm_rfft_4096_fast_init_f32+0x38>)
 800d66c:	8205      	strh	r5, [r0, #16]
 800d66e:	8184      	strh	r4, [r0, #12]
 800d670:	6143      	str	r3, [r0, #20]
 800d672:	bc30      	pop	{r4, r5}
 800d674:	2000      	movs	r0, #0
 800d676:	4770      	bx	lr
 800d678:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d67c:	4770      	bx	lr
 800d67e:	bf00      	nop
 800d680:	0800f7f0 	.word	0x0800f7f0
 800d684:	08014984 	.word	0x08014984
 800d688:	0801d704 	.word	0x0801d704

0800d68c <arm_rfft_fast_init_f32>:
 800d68c:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800d690:	d01f      	beq.n	800d6d2 <arm_rfft_fast_init_f32+0x46>
 800d692:	d90b      	bls.n	800d6ac <arm_rfft_fast_init_f32+0x20>
 800d694:	f5b1 6f00 	cmp.w	r1, #2048	@ 0x800
 800d698:	d019      	beq.n	800d6ce <arm_rfft_fast_init_f32+0x42>
 800d69a:	f5b1 5f80 	cmp.w	r1, #4096	@ 0x1000
 800d69e:	d012      	beq.n	800d6c6 <arm_rfft_fast_init_f32+0x3a>
 800d6a0:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800d6a4:	d00d      	beq.n	800d6c2 <arm_rfft_fast_init_f32+0x36>
 800d6a6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d6aa:	4770      	bx	lr
 800d6ac:	2940      	cmp	r1, #64	@ 0x40
 800d6ae:	d00c      	beq.n	800d6ca <arm_rfft_fast_init_f32+0x3e>
 800d6b0:	f5b1 7f80 	cmp.w	r1, #256	@ 0x100
 800d6b4:	d003      	beq.n	800d6be <arm_rfft_fast_init_f32+0x32>
 800d6b6:	2920      	cmp	r1, #32
 800d6b8:	d1f5      	bne.n	800d6a6 <arm_rfft_fast_init_f32+0x1a>
 800d6ba:	4b07      	ldr	r3, [pc, #28]	@ (800d6d8 <arm_rfft_fast_init_f32+0x4c>)
 800d6bc:	4718      	bx	r3
 800d6be:	4b07      	ldr	r3, [pc, #28]	@ (800d6dc <arm_rfft_fast_init_f32+0x50>)
 800d6c0:	4718      	bx	r3
 800d6c2:	4b07      	ldr	r3, [pc, #28]	@ (800d6e0 <arm_rfft_fast_init_f32+0x54>)
 800d6c4:	4718      	bx	r3
 800d6c6:	4b07      	ldr	r3, [pc, #28]	@ (800d6e4 <arm_rfft_fast_init_f32+0x58>)
 800d6c8:	4718      	bx	r3
 800d6ca:	4b07      	ldr	r3, [pc, #28]	@ (800d6e8 <arm_rfft_fast_init_f32+0x5c>)
 800d6cc:	e7f6      	b.n	800d6bc <arm_rfft_fast_init_f32+0x30>
 800d6ce:	4b07      	ldr	r3, [pc, #28]	@ (800d6ec <arm_rfft_fast_init_f32+0x60>)
 800d6d0:	e7f4      	b.n	800d6bc <arm_rfft_fast_init_f32+0x30>
 800d6d2:	4b07      	ldr	r3, [pc, #28]	@ (800d6f0 <arm_rfft_fast_init_f32+0x64>)
 800d6d4:	e7f2      	b.n	800d6bc <arm_rfft_fast_init_f32+0x30>
 800d6d6:	bf00      	nop
 800d6d8:	0800d4fd 	.word	0x0800d4fd
 800d6dc:	0800d565 	.word	0x0800d565
 800d6e0:	0800d5d9 	.word	0x0800d5d9
 800d6e4:	0800d651 	.word	0x0800d651
 800d6e8:	0800d531 	.word	0x0800d531
 800d6ec:	0800d615 	.word	0x0800d615
 800d6f0:	0800d59d 	.word	0x0800d59d

0800d6f4 <stage_rfft_f32>:
 800d6f4:	b410      	push	{r4}
 800d6f6:	edd1 7a00 	vldr	s15, [r1]
 800d6fa:	ed91 7a01 	vldr	s14, [r1, #4]
 800d6fe:	8804      	ldrh	r4, [r0, #0]
 800d700:	6940      	ldr	r0, [r0, #20]
 800d702:	ee37 7a07 	vadd.f32	s14, s14, s14
 800d706:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800d70a:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800d70e:	ee77 6a87 	vadd.f32	s13, s15, s14
 800d712:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d716:	3c01      	subs	r4, #1
 800d718:	ee26 7a84 	vmul.f32	s14, s13, s8
 800d71c:	ee67 7a84 	vmul.f32	s15, s15, s8
 800d720:	eb01 03c4 	add.w	r3, r1, r4, lsl #3
 800d724:	ed82 7a00 	vstr	s14, [r2]
 800d728:	edc2 7a01 	vstr	s15, [r2, #4]
 800d72c:	3010      	adds	r0, #16
 800d72e:	3210      	adds	r2, #16
 800d730:	3b08      	subs	r3, #8
 800d732:	3110      	adds	r1, #16
 800d734:	ed11 5a02 	vldr	s10, [r1, #-8]
 800d738:	ed93 7a02 	vldr	s14, [r3, #8]
 800d73c:	ed50 6a02 	vldr	s13, [r0, #-8]
 800d740:	edd3 4a03 	vldr	s9, [r3, #12]
 800d744:	ed51 7a01 	vldr	s15, [r1, #-4]
 800d748:	ed10 6a01 	vldr	s12, [r0, #-4]
 800d74c:	ee77 5a45 	vsub.f32	s11, s14, s10
 800d750:	ee37 7a05 	vadd.f32	s14, s14, s10
 800d754:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800d758:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800d75c:	ee66 5a25 	vmul.f32	s11, s12, s11
 800d760:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800d764:	ee37 7a23 	vadd.f32	s14, s14, s7
 800d768:	ee66 6a85 	vmul.f32	s13, s13, s10
 800d76c:	ee26 6a05 	vmul.f32	s12, s12, s10
 800d770:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800d774:	ee37 7a06 	vadd.f32	s14, s14, s12
 800d778:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d77c:	ee27 7a04 	vmul.f32	s14, s14, s8
 800d780:	ee67 7a84 	vmul.f32	s15, s15, s8
 800d784:	3c01      	subs	r4, #1
 800d786:	ed02 7a02 	vstr	s14, [r2, #-8]
 800d78a:	ed42 7a01 	vstr	s15, [r2, #-4]
 800d78e:	f1a3 0308 	sub.w	r3, r3, #8
 800d792:	f101 0108 	add.w	r1, r1, #8
 800d796:	f100 0008 	add.w	r0, r0, #8
 800d79a:	f102 0208 	add.w	r2, r2, #8
 800d79e:	d1c9      	bne.n	800d734 <stage_rfft_f32+0x40>
 800d7a0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d7a4:	4770      	bx	lr
 800d7a6:	bf00      	nop

0800d7a8 <merge_rfft_f32>:
 800d7a8:	b410      	push	{r4}
 800d7aa:	edd1 7a00 	vldr	s15, [r1]
 800d7ae:	edd1 6a01 	vldr	s13, [r1, #4]
 800d7b2:	8804      	ldrh	r4, [r0, #0]
 800d7b4:	6940      	ldr	r0, [r0, #20]
 800d7b6:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800d7ba:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d7be:	eeb6 4a00 	vmov.f32	s8, #96	@ 0x3f000000  0.5
 800d7c2:	ee27 7a04 	vmul.f32	s14, s14, s8
 800d7c6:	ee67 7a84 	vmul.f32	s15, s15, s8
 800d7ca:	3c01      	subs	r4, #1
 800d7cc:	ed82 7a00 	vstr	s14, [r2]
 800d7d0:	edc2 7a01 	vstr	s15, [r2, #4]
 800d7d4:	b3dc      	cbz	r4, 800d84e <merge_rfft_f32+0xa6>
 800d7d6:	00e3      	lsls	r3, r4, #3
 800d7d8:	3b08      	subs	r3, #8
 800d7da:	440b      	add	r3, r1
 800d7dc:	3010      	adds	r0, #16
 800d7de:	3210      	adds	r2, #16
 800d7e0:	3110      	adds	r1, #16
 800d7e2:	ed11 5a02 	vldr	s10, [r1, #-8]
 800d7e6:	ed93 7a02 	vldr	s14, [r3, #8]
 800d7ea:	ed50 6a02 	vldr	s13, [r0, #-8]
 800d7ee:	edd3 4a03 	vldr	s9, [r3, #12]
 800d7f2:	ed51 7a01 	vldr	s15, [r1, #-4]
 800d7f6:	ed10 6a01 	vldr	s12, [r0, #-4]
 800d7fa:	ee75 5a47 	vsub.f32	s11, s10, s14
 800d7fe:	ee37 7a05 	vadd.f32	s14, s14, s10
 800d802:	ee66 3aa5 	vmul.f32	s7, s13, s11
 800d806:	ee34 5aa7 	vadd.f32	s10, s9, s15
 800d80a:	ee66 5a25 	vmul.f32	s11, s12, s11
 800d80e:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800d812:	ee37 7a63 	vsub.f32	s14, s14, s7
 800d816:	ee66 6a85 	vmul.f32	s13, s13, s10
 800d81a:	ee26 6a05 	vmul.f32	s12, s12, s10
 800d81e:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800d822:	ee37 7a46 	vsub.f32	s14, s14, s12
 800d826:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d82a:	ee27 7a04 	vmul.f32	s14, s14, s8
 800d82e:	ee67 7a84 	vmul.f32	s15, s15, s8
 800d832:	3c01      	subs	r4, #1
 800d834:	ed02 7a02 	vstr	s14, [r2, #-8]
 800d838:	ed42 7a01 	vstr	s15, [r2, #-4]
 800d83c:	f1a3 0308 	sub.w	r3, r3, #8
 800d840:	f101 0108 	add.w	r1, r1, #8
 800d844:	f100 0008 	add.w	r0, r0, #8
 800d848:	f102 0208 	add.w	r2, r2, #8
 800d84c:	d1c9      	bne.n	800d7e2 <merge_rfft_f32+0x3a>
 800d84e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d852:	4770      	bx	lr

0800d854 <arm_rfft_fast_f32>:
 800d854:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d858:	8a05      	ldrh	r5, [r0, #16]
 800d85a:	086d      	lsrs	r5, r5, #1
 800d85c:	8005      	strh	r5, [r0, #0]
 800d85e:	4604      	mov	r4, r0
 800d860:	4616      	mov	r6, r2
 800d862:	461d      	mov	r5, r3
 800d864:	b14b      	cbz	r3, 800d87a <arm_rfft_fast_f32+0x26>
 800d866:	f7ff ff9f 	bl	800d7a8 <merge_rfft_f32>
 800d86a:	462a      	mov	r2, r5
 800d86c:	4631      	mov	r1, r6
 800d86e:	4620      	mov	r0, r4
 800d870:	2301      	movs	r3, #1
 800d872:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d876:	f000 bb33 	b.w	800dee0 <arm_cfft_f32>
 800d87a:	460f      	mov	r7, r1
 800d87c:	461a      	mov	r2, r3
 800d87e:	2301      	movs	r3, #1
 800d880:	f000 fb2e 	bl	800dee0 <arm_cfft_f32>
 800d884:	4632      	mov	r2, r6
 800d886:	4639      	mov	r1, r7
 800d888:	4620      	mov	r0, r4
 800d88a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d88e:	f7ff bf31 	b.w	800d6f4 <stage_rfft_f32>
 800d892:	bf00      	nop

0800d894 <arm_cfft_radix8by2_f32>:
 800d894:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d898:	ed2d 8b08 	vpush	{d8-d11}
 800d89c:	4607      	mov	r7, r0
 800d89e:	4608      	mov	r0, r1
 800d8a0:	f8b7 c000 	ldrh.w	ip, [r7]
 800d8a4:	687a      	ldr	r2, [r7, #4]
 800d8a6:	ea4f 015c 	mov.w	r1, ip, lsr #1
 800d8aa:	eb00 088c 	add.w	r8, r0, ip, lsl #2
 800d8ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800d8b2:	f000 80b0 	beq.w	800da16 <arm_cfft_radix8by2_f32+0x182>
 800d8b6:	008c      	lsls	r4, r1, #2
 800d8b8:	3410      	adds	r4, #16
 800d8ba:	f100 0310 	add.w	r3, r0, #16
 800d8be:	1906      	adds	r6, r0, r4
 800d8c0:	3210      	adds	r2, #16
 800d8c2:	4444      	add	r4, r8
 800d8c4:	eb03 1c0c 	add.w	ip, r3, ip, lsl #4
 800d8c8:	f108 0510 	add.w	r5, r8, #16
 800d8cc:	ed15 2a04 	vldr	s4, [r5, #-16]
 800d8d0:	ed55 2a03 	vldr	s5, [r5, #-12]
 800d8d4:	ed54 4a04 	vldr	s9, [r4, #-16]
 800d8d8:	ed14 4a03 	vldr	s8, [r4, #-12]
 800d8dc:	ed14 6a02 	vldr	s12, [r4, #-8]
 800d8e0:	ed54 5a01 	vldr	s11, [r4, #-4]
 800d8e4:	ed53 3a04 	vldr	s7, [r3, #-16]
 800d8e8:	ed15 0a02 	vldr	s0, [r5, #-8]
 800d8ec:	ed55 0a01 	vldr	s1, [r5, #-4]
 800d8f0:	ed56 6a04 	vldr	s13, [r6, #-16]
 800d8f4:	ed16 3a03 	vldr	s6, [r6, #-12]
 800d8f8:	ed13 7a03 	vldr	s14, [r3, #-12]
 800d8fc:	ed13 5a02 	vldr	s10, [r3, #-8]
 800d900:	ed53 7a01 	vldr	s15, [r3, #-4]
 800d904:	ed16 1a02 	vldr	s2, [r6, #-8]
 800d908:	ed56 1a01 	vldr	s3, [r6, #-4]
 800d90c:	ee73 ba82 	vadd.f32	s23, s7, s4
 800d910:	ee37 ba22 	vadd.f32	s22, s14, s5
 800d914:	ee76 9aa4 	vadd.f32	s19, s13, s9
 800d918:	ee33 9a04 	vadd.f32	s18, s6, s8
 800d91c:	ee31 8aa5 	vadd.f32	s16, s3, s11
 800d920:	ee75 aa00 	vadd.f32	s21, s10, s0
 800d924:	ee37 aaa0 	vadd.f32	s20, s15, s1
 800d928:	ee71 8a06 	vadd.f32	s17, s2, s12
 800d92c:	ed43 ba04 	vstr	s23, [r3, #-16]
 800d930:	ed03 ba03 	vstr	s22, [r3, #-12]
 800d934:	ed43 aa02 	vstr	s21, [r3, #-8]
 800d938:	ed03 aa01 	vstr	s20, [r3, #-4]
 800d93c:	ed06 8a01 	vstr	s16, [r6, #-4]
 800d940:	ed46 9a04 	vstr	s19, [r6, #-16]
 800d944:	ed06 9a03 	vstr	s18, [r6, #-12]
 800d948:	ed46 8a02 	vstr	s17, [r6, #-8]
 800d94c:	ee37 7a62 	vsub.f32	s14, s14, s5
 800d950:	ee74 4ae6 	vsub.f32	s9, s9, s13
 800d954:	ee34 4a43 	vsub.f32	s8, s8, s6
 800d958:	ed52 6a03 	vldr	s13, [r2, #-12]
 800d95c:	ed12 3a04 	vldr	s6, [r2, #-16]
 800d960:	ee73 3ac2 	vsub.f32	s7, s7, s4
 800d964:	ee27 8a26 	vmul.f32	s16, s14, s13
 800d968:	ee64 2aa6 	vmul.f32	s5, s9, s13
 800d96c:	ee23 2a83 	vmul.f32	s4, s7, s6
 800d970:	ee64 4a83 	vmul.f32	s9, s9, s6
 800d974:	ee63 3aa6 	vmul.f32	s7, s7, s13
 800d978:	ee27 7a03 	vmul.f32	s14, s14, s6
 800d97c:	ee64 6a26 	vmul.f32	s13, s8, s13
 800d980:	ee24 4a03 	vmul.f32	s8, s8, s6
 800d984:	ee37 7a63 	vsub.f32	s14, s14, s7
 800d988:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800d98c:	ee32 4ac4 	vsub.f32	s8, s5, s8
 800d990:	ee32 3a08 	vadd.f32	s6, s4, s16
 800d994:	ed05 7a03 	vstr	s14, [r5, #-12]
 800d998:	ed05 3a04 	vstr	s6, [r5, #-16]
 800d99c:	ed04 4a04 	vstr	s8, [r4, #-16]
 800d9a0:	ed44 6a03 	vstr	s13, [r4, #-12]
 800d9a4:	ed12 7a01 	vldr	s14, [r2, #-4]
 800d9a8:	ee76 6a41 	vsub.f32	s13, s12, s2
 800d9ac:	ee35 5a40 	vsub.f32	s10, s10, s0
 800d9b0:	ee35 6ae1 	vsub.f32	s12, s11, s3
 800d9b4:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800d9b8:	ed52 5a02 	vldr	s11, [r2, #-8]
 800d9bc:	ee67 3a87 	vmul.f32	s7, s15, s14
 800d9c0:	ee66 4a87 	vmul.f32	s9, s13, s14
 800d9c4:	ee25 4a25 	vmul.f32	s8, s10, s11
 800d9c8:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800d9cc:	ee25 5a07 	vmul.f32	s10, s10, s14
 800d9d0:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800d9d4:	ee26 7a07 	vmul.f32	s14, s12, s14
 800d9d8:	ee26 6a25 	vmul.f32	s12, s12, s11
 800d9dc:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800d9e0:	ee74 5a23 	vadd.f32	s11, s8, s7
 800d9e4:	ee34 6ac6 	vsub.f32	s12, s9, s12
 800d9e8:	ee37 7a26 	vadd.f32	s14, s14, s13
 800d9ec:	3310      	adds	r3, #16
 800d9ee:	4563      	cmp	r3, ip
 800d9f0:	ed45 5a02 	vstr	s11, [r5, #-8]
 800d9f4:	f106 0610 	add.w	r6, r6, #16
 800d9f8:	ed45 7a01 	vstr	s15, [r5, #-4]
 800d9fc:	f102 0210 	add.w	r2, r2, #16
 800da00:	ed04 6a02 	vstr	s12, [r4, #-8]
 800da04:	ed04 7a01 	vstr	s14, [r4, #-4]
 800da08:	f105 0510 	add.w	r5, r5, #16
 800da0c:	f104 0410 	add.w	r4, r4, #16
 800da10:	f47f af5c 	bne.w	800d8cc <arm_cfft_radix8by2_f32+0x38>
 800da14:	687a      	ldr	r2, [r7, #4]
 800da16:	b28c      	uxth	r4, r1
 800da18:	4621      	mov	r1, r4
 800da1a:	2302      	movs	r3, #2
 800da1c:	f000 fb42 	bl	800e0a4 <arm_radix8_butterfly_f32>
 800da20:	ecbd 8b08 	vpop	{d8-d11}
 800da24:	4621      	mov	r1, r4
 800da26:	687a      	ldr	r2, [r7, #4]
 800da28:	4640      	mov	r0, r8
 800da2a:	2302      	movs	r3, #2
 800da2c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800da30:	f000 bb38 	b.w	800e0a4 <arm_radix8_butterfly_f32>

0800da34 <arm_cfft_radix8by4_f32>:
 800da34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da38:	ed2d 8b0a 	vpush	{d8-d12}
 800da3c:	b08d      	sub	sp, #52	@ 0x34
 800da3e:	460d      	mov	r5, r1
 800da40:	910b      	str	r1, [sp, #44]	@ 0x2c
 800da42:	8801      	ldrh	r1, [r0, #0]
 800da44:	6842      	ldr	r2, [r0, #4]
 800da46:	900a      	str	r0, [sp, #40]	@ 0x28
 800da48:	0849      	lsrs	r1, r1, #1
 800da4a:	008b      	lsls	r3, r1, #2
 800da4c:	18ee      	adds	r6, r5, r3
 800da4e:	18f0      	adds	r0, r6, r3
 800da50:	edd0 5a00 	vldr	s11, [r0]
 800da54:	edd5 7a00 	vldr	s15, [r5]
 800da58:	ed96 7a00 	vldr	s14, [r6]
 800da5c:	edd0 3a01 	vldr	s7, [r0, #4]
 800da60:	ed96 4a01 	vldr	s8, [r6, #4]
 800da64:	ed95 5a01 	vldr	s10, [r5, #4]
 800da68:	9008      	str	r0, [sp, #32]
 800da6a:	ee37 6aa5 	vadd.f32	s12, s15, s11
 800da6e:	18c7      	adds	r7, r0, r3
 800da70:	edd7 4a00 	vldr	s9, [r7]
 800da74:	ed97 3a01 	vldr	s6, [r7, #4]
 800da78:	9701      	str	r7, [sp, #4]
 800da7a:	ee77 6a06 	vadd.f32	s13, s14, s12
 800da7e:	462c      	mov	r4, r5
 800da80:	ee76 6aa4 	vadd.f32	s13, s13, s9
 800da84:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800da88:	ee16 ca90 	vmov	ip, s13
 800da8c:	f844 cb08 	str.w	ip, [r4], #8
 800da90:	ee75 6a23 	vadd.f32	s13, s10, s7
 800da94:	edd6 5a01 	vldr	s11, [r6, #4]
 800da98:	edd7 2a01 	vldr	s5, [r7, #4]
 800da9c:	9404      	str	r4, [sp, #16]
 800da9e:	ee35 5a63 	vsub.f32	s10, s10, s7
 800daa2:	ee74 3a27 	vadd.f32	s7, s8, s15
 800daa6:	ee36 6a47 	vsub.f32	s12, s12, s14
 800daaa:	ee76 5aa5 	vadd.f32	s11, s13, s11
 800daae:	ee73 3ac3 	vsub.f32	s7, s7, s6
 800dab2:	0849      	lsrs	r1, r1, #1
 800dab4:	f102 0e08 	add.w	lr, r2, #8
 800dab8:	ee76 6ac4 	vsub.f32	s13, s13, s8
 800dabc:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800dac0:	9109      	str	r1, [sp, #36]	@ 0x24
 800dac2:	ee35 4a47 	vsub.f32	s8, s10, s14
 800dac6:	f1a1 0902 	sub.w	r9, r1, #2
 800daca:	f8cd e00c 	str.w	lr, [sp, #12]
 800dace:	4631      	mov	r1, r6
 800dad0:	ee13 ea90 	vmov	lr, s7
 800dad4:	ee36 6a64 	vsub.f32	s12, s12, s9
 800dad8:	ee75 5aa2 	vadd.f32	s11, s11, s5
 800dadc:	4604      	mov	r4, r0
 800dade:	edc5 5a01 	vstr	s11, [r5, #4]
 800dae2:	ee37 7a05 	vadd.f32	s14, s14, s10
 800dae6:	f841 eb08 	str.w	lr, [r1], #8
 800daea:	ee34 5a24 	vadd.f32	s10, s8, s9
 800daee:	ee16 ea10 	vmov	lr, s12
 800daf2:	ed86 5a01 	vstr	s10, [r6, #4]
 800daf6:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800dafa:	f844 eb08 	str.w	lr, [r4], #8
 800dafe:	ee77 7a83 	vadd.f32	s15, s15, s6
 800db02:	edc0 6a01 	vstr	s13, [r0, #4]
 800db06:	9405      	str	r4, [sp, #20]
 800db08:	4604      	mov	r4, r0
 800db0a:	ee17 0a90 	vmov	r0, s15
 800db0e:	9106      	str	r1, [sp, #24]
 800db10:	ee37 7a64 	vsub.f32	s14, s14, s9
 800db14:	f102 0110 	add.w	r1, r2, #16
 800db18:	46bc      	mov	ip, r7
 800db1a:	9100      	str	r1, [sp, #0]
 800db1c:	f847 0b08 	str.w	r0, [r7], #8
 800db20:	f102 0118 	add.w	r1, r2, #24
 800db24:	ea5f 0059 	movs.w	r0, r9, lsr #1
 800db28:	9102      	str	r1, [sp, #8]
 800db2a:	ed8c 7a01 	vstr	s14, [ip, #4]
 800db2e:	9007      	str	r0, [sp, #28]
 800db30:	f000 8134 	beq.w	800dd9c <arm_cfft_radix8by4_f32+0x368>
 800db34:	f102 0920 	add.w	r9, r2, #32
 800db38:	f102 0830 	add.w	r8, r2, #48	@ 0x30
 800db3c:	9a01      	ldr	r2, [sp, #4]
 800db3e:	f8dd a000 	ldr.w	sl, [sp]
 800db42:	3b0c      	subs	r3, #12
 800db44:	4683      	mov	fp, r0
 800db46:	4463      	add	r3, ip
 800db48:	f105 0e10 	add.w	lr, r5, #16
 800db4c:	f1a4 010c 	sub.w	r1, r4, #12
 800db50:	f104 0510 	add.w	r5, r4, #16
 800db54:	f1a6 0c0c 	sub.w	ip, r6, #12
 800db58:	f1a2 040c 	sub.w	r4, r2, #12
 800db5c:	f106 0010 	add.w	r0, r6, #16
 800db60:	3210      	adds	r2, #16
 800db62:	ed1e 5a02 	vldr	s10, [lr, #-8]
 800db66:	ed55 5a02 	vldr	s11, [r5, #-8]
 800db6a:	ed50 7a02 	vldr	s15, [r0, #-8]
 800db6e:	ed52 1a02 	vldr	s3, [r2, #-8]
 800db72:	ed55 6a01 	vldr	s13, [r5, #-4]
 800db76:	ed1e 0a01 	vldr	s0, [lr, #-4]
 800db7a:	ed12 1a01 	vldr	s2, [r2, #-4]
 800db7e:	ed10 8a01 	vldr	s16, [r0, #-4]
 800db82:	ee35 4a25 	vadd.f32	s8, s10, s11
 800db86:	ee30 6a26 	vadd.f32	s12, s0, s13
 800db8a:	ee37 7a84 	vadd.f32	s14, s15, s8
 800db8e:	ee30 0a66 	vsub.f32	s0, s0, s13
 800db92:	ee37 7a21 	vadd.f32	s14, s14, s3
 800db96:	ee75 5a65 	vsub.f32	s11, s10, s11
 800db9a:	ed0e 7a02 	vstr	s14, [lr, #-8]
 800db9e:	ed10 7a01 	vldr	s14, [r0, #-4]
 800dba2:	ed52 6a01 	vldr	s13, [r2, #-4]
 800dba6:	ee36 7a07 	vadd.f32	s14, s12, s14
 800dbaa:	ee78 aa25 	vadd.f32	s21, s16, s11
 800dbae:	ee37 7a26 	vadd.f32	s14, s14, s13
 800dbb2:	ee70 3a67 	vsub.f32	s7, s0, s15
 800dbb6:	ed0e 7a01 	vstr	s14, [lr, #-4]
 800dbba:	ed94 7a02 	vldr	s14, [r4, #8]
 800dbbe:	ed9c 2a02 	vldr	s4, [ip, #8]
 800dbc2:	ed91 ba02 	vldr	s22, [r1, #8]
 800dbc6:	edd3 9a02 	vldr	s19, [r3, #8]
 800dbca:	edd4 2a01 	vldr	s5, [r4, #4]
 800dbce:	ed9c 9a01 	vldr	s18, [ip, #4]
 800dbd2:	ed93 5a01 	vldr	s10, [r3, #4]
 800dbd6:	edd1 0a01 	vldr	s1, [r1, #4]
 800dbda:	ee72 6a07 	vadd.f32	s13, s4, s14
 800dbde:	ee32 2a47 	vsub.f32	s4, s4, s14
 800dbe2:	ee7b 8a26 	vadd.f32	s17, s22, s13
 800dbe6:	ee79 4a22 	vadd.f32	s9, s18, s5
 800dbea:	ee38 7aa9 	vadd.f32	s14, s17, s19
 800dbee:	ee79 2a62 	vsub.f32	s5, s18, s5
 800dbf2:	ed8c 7a02 	vstr	s14, [ip, #8]
 800dbf6:	ed91 7a01 	vldr	s14, [r1, #4]
 800dbfa:	edd3 8a01 	vldr	s17, [r3, #4]
 800dbfe:	ee34 7a87 	vadd.f32	s14, s9, s14
 800dc02:	ee3b 3a69 	vsub.f32	s6, s22, s19
 800dc06:	ee37 7a28 	vadd.f32	s14, s14, s17
 800dc0a:	ee32 9a60 	vsub.f32	s18, s4, s1
 800dc0e:	ed8c 7a01 	vstr	s14, [ip, #4]
 800dc12:	ed1a 7a01 	vldr	s14, [sl, #-4]
 800dc16:	ed1a aa02 	vldr	s20, [sl, #-8]
 800dc1a:	ee73 8a22 	vadd.f32	s17, s6, s5
 800dc1e:	ee39 9a05 	vadd.f32	s18, s18, s10
 800dc22:	ee7a aac1 	vsub.f32	s21, s21, s2
 800dc26:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800dc2a:	ee2a ca8a 	vmul.f32	s24, s21, s20
 800dc2e:	ee69 ba07 	vmul.f32	s23, s18, s14
 800dc32:	ee6a aa87 	vmul.f32	s21, s21, s14
 800dc36:	ee29 9a0a 	vmul.f32	s18, s18, s20
 800dc3a:	ee63 ca87 	vmul.f32	s25, s7, s14
 800dc3e:	ee63 3a8a 	vmul.f32	s7, s7, s20
 800dc42:	ee28 aa8a 	vmul.f32	s20, s17, s20
 800dc46:	ee68 8a87 	vmul.f32	s17, s17, s14
 800dc4a:	ee73 3aea 	vsub.f32	s7, s7, s21
 800dc4e:	ee78 8a89 	vadd.f32	s17, s17, s18
 800dc52:	ee3c 7a2c 	vadd.f32	s14, s24, s25
 800dc56:	ee3b aaca 	vsub.f32	s20, s23, s20
 800dc5a:	ee34 4a67 	vsub.f32	s8, s8, s15
 800dc5e:	ee76 6acb 	vsub.f32	s13, s13, s22
 800dc62:	ee36 6a48 	vsub.f32	s12, s12, s16
 800dc66:	ee74 4ae0 	vsub.f32	s9, s9, s1
 800dc6a:	ed00 7a02 	vstr	s14, [r0, #-8]
 800dc6e:	ed40 3a01 	vstr	s7, [r0, #-4]
 800dc72:	edc1 8a01 	vstr	s17, [r1, #4]
 800dc76:	ed81 aa02 	vstr	s20, [r1, #8]
 800dc7a:	ed59 3a04 	vldr	s7, [r9, #-16]
 800dc7e:	ee36 7ae9 	vsub.f32	s14, s13, s19
 800dc82:	ee74 4ac5 	vsub.f32	s9, s9, s10
 800dc86:	ed59 6a03 	vldr	s13, [r9, #-12]
 800dc8a:	ee34 4a61 	vsub.f32	s8, s8, s3
 800dc8e:	ee36 6a41 	vsub.f32	s12, s12, s2
 800dc92:	ee67 8a63 	vnmul.f32	s17, s14, s7
 800dc96:	ee66 9a26 	vmul.f32	s19, s12, s13
 800dc9a:	ee24 9a23 	vmul.f32	s18, s8, s7
 800dc9e:	ee26 6a23 	vmul.f32	s12, s12, s7
 800dca2:	ee24 4a26 	vmul.f32	s8, s8, s13
 800dca6:	ee27 7a26 	vmul.f32	s14, s14, s13
 800dcaa:	ee64 6aa6 	vmul.f32	s13, s9, s13
 800dcae:	ee64 4aa3 	vmul.f32	s9, s9, s7
 800dcb2:	ee36 6a44 	vsub.f32	s12, s12, s8
 800dcb6:	ee37 7a64 	vsub.f32	s14, s14, s9
 800dcba:	ee38 4ae6 	vsub.f32	s8, s17, s13
 800dcbe:	ee79 3a29 	vadd.f32	s7, s18, s19
 800dcc2:	ee75 6a60 	vsub.f32	s13, s10, s1
 800dcc6:	ee75 5ac8 	vsub.f32	s11, s11, s16
 800dcca:	ee77 7a80 	vadd.f32	s15, s15, s0
 800dcce:	ed45 3a02 	vstr	s7, [r5, #-8]
 800dcd2:	ed05 6a01 	vstr	s12, [r5, #-4]
 800dcd6:	ed84 7a01 	vstr	s14, [r4, #4]
 800dcda:	ed84 4a02 	vstr	s8, [r4, #8]
 800dcde:	ee35 6a81 	vadd.f32	s12, s11, s2
 800dce2:	ee36 7ac2 	vsub.f32	s14, s13, s4
 800dce6:	ed58 5a06 	vldr	s11, [r8, #-24]	@ 0xffffffe8
 800dcea:	ed58 6a05 	vldr	s13, [r8, #-20]	@ 0xffffffec
 800dcee:	ee33 3a62 	vsub.f32	s6, s6, s5
 800dcf2:	ee77 7ae1 	vsub.f32	s15, s15, s3
 800dcf6:	ee67 2a26 	vmul.f32	s5, s14, s13
 800dcfa:	ee67 4aa6 	vmul.f32	s9, s15, s13
 800dcfe:	ee26 5a25 	vmul.f32	s10, s12, s11
 800dd02:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800dd06:	ee26 6a26 	vmul.f32	s12, s12, s13
 800dd0a:	ee27 7a25 	vmul.f32	s14, s14, s11
 800dd0e:	ee63 6a26 	vmul.f32	s13, s6, s13
 800dd12:	ee23 3a25 	vmul.f32	s6, s6, s11
 800dd16:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800dd1a:	ee75 5a24 	vadd.f32	s11, s10, s9
 800dd1e:	ee32 3ac3 	vsub.f32	s6, s5, s6
 800dd22:	ee36 7a87 	vadd.f32	s14, s13, s14
 800dd26:	f1bb 0b01 	subs.w	fp, fp, #1
 800dd2a:	ed42 5a02 	vstr	s11, [r2, #-8]
 800dd2e:	ed42 7a01 	vstr	s15, [r2, #-4]
 800dd32:	f10e 0e08 	add.w	lr, lr, #8
 800dd36:	ed83 3a02 	vstr	s6, [r3, #8]
 800dd3a:	ed83 7a01 	vstr	s14, [r3, #4]
 800dd3e:	f1ac 0c08 	sub.w	ip, ip, #8
 800dd42:	f10a 0a08 	add.w	sl, sl, #8
 800dd46:	f100 0008 	add.w	r0, r0, #8
 800dd4a:	f1a1 0108 	sub.w	r1, r1, #8
 800dd4e:	f109 0910 	add.w	r9, r9, #16
 800dd52:	f105 0508 	add.w	r5, r5, #8
 800dd56:	f1a4 0408 	sub.w	r4, r4, #8
 800dd5a:	f108 0818 	add.w	r8, r8, #24
 800dd5e:	f102 0208 	add.w	r2, r2, #8
 800dd62:	f1a3 0308 	sub.w	r3, r3, #8
 800dd66:	f47f aefc 	bne.w	800db62 <arm_cfft_radix8by4_f32+0x12e>
 800dd6a:	9907      	ldr	r1, [sp, #28]
 800dd6c:	9800      	ldr	r0, [sp, #0]
 800dd6e:	00cb      	lsls	r3, r1, #3
 800dd70:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800dd74:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800dd78:	9100      	str	r1, [sp, #0]
 800dd7a:	9904      	ldr	r1, [sp, #16]
 800dd7c:	4419      	add	r1, r3
 800dd7e:	9104      	str	r1, [sp, #16]
 800dd80:	9903      	ldr	r1, [sp, #12]
 800dd82:	4419      	add	r1, r3
 800dd84:	9103      	str	r1, [sp, #12]
 800dd86:	9906      	ldr	r1, [sp, #24]
 800dd88:	4419      	add	r1, r3
 800dd8a:	9106      	str	r1, [sp, #24]
 800dd8c:	9905      	ldr	r1, [sp, #20]
 800dd8e:	441f      	add	r7, r3
 800dd90:	4419      	add	r1, r3
 800dd92:	9b02      	ldr	r3, [sp, #8]
 800dd94:	9105      	str	r1, [sp, #20]
 800dd96:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800dd9a:	9302      	str	r3, [sp, #8]
 800dd9c:	9904      	ldr	r1, [sp, #16]
 800dd9e:	9805      	ldr	r0, [sp, #20]
 800dda0:	ed91 4a00 	vldr	s8, [r1]
 800dda4:	edd0 6a00 	vldr	s13, [r0]
 800dda8:	9b06      	ldr	r3, [sp, #24]
 800ddaa:	ed97 3a00 	vldr	s6, [r7]
 800ddae:	edd3 7a00 	vldr	s15, [r3]
 800ddb2:	edd0 4a01 	vldr	s9, [r0, #4]
 800ddb6:	edd1 3a01 	vldr	s7, [r1, #4]
 800ddba:	ed97 2a01 	vldr	s4, [r7, #4]
 800ddbe:	ed93 7a01 	vldr	s14, [r3, #4]
 800ddc2:	9a03      	ldr	r2, [sp, #12]
 800ddc4:	f8bd 4024 	ldrh.w	r4, [sp, #36]	@ 0x24
 800ddc8:	ee34 6a26 	vadd.f32	s12, s8, s13
 800ddcc:	ee73 5aa4 	vadd.f32	s11, s7, s9
 800ddd0:	ee37 5a86 	vadd.f32	s10, s15, s12
 800ddd4:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800ddd8:	ee35 5a03 	vadd.f32	s10, s10, s6
 800dddc:	ee74 6a66 	vsub.f32	s13, s8, s13
 800dde0:	ed81 5a00 	vstr	s10, [r1]
 800dde4:	ed93 5a01 	vldr	s10, [r3, #4]
 800dde8:	edd7 4a01 	vldr	s9, [r7, #4]
 800ddec:	ee35 5a85 	vadd.f32	s10, s11, s10
 800ddf0:	ee37 4a26 	vadd.f32	s8, s14, s13
 800ddf4:	ee35 5a24 	vadd.f32	s10, s10, s9
 800ddf8:	ee73 4ae7 	vsub.f32	s9, s7, s15
 800ddfc:	ed81 5a01 	vstr	s10, [r1, #4]
 800de00:	edd2 1a00 	vldr	s3, [r2]
 800de04:	edd2 2a01 	vldr	s5, [r2, #4]
 800de08:	ee34 5a83 	vadd.f32	s10, s9, s6
 800de0c:	ee34 4a42 	vsub.f32	s8, s8, s4
 800de10:	ee36 6a67 	vsub.f32	s12, s12, s15
 800de14:	ee64 4a21 	vmul.f32	s9, s8, s3
 800de18:	ee24 4a22 	vmul.f32	s8, s8, s5
 800de1c:	ee65 2a22 	vmul.f32	s5, s10, s5
 800de20:	ee25 5a21 	vmul.f32	s10, s10, s3
 800de24:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800de28:	ee35 5a44 	vsub.f32	s10, s10, s8
 800de2c:	edc3 2a00 	vstr	s5, [r3]
 800de30:	ed83 5a01 	vstr	s10, [r3, #4]
 800de34:	ee75 5ac7 	vsub.f32	s11, s11, s14
 800de38:	9b00      	ldr	r3, [sp, #0]
 800de3a:	ee36 6a43 	vsub.f32	s12, s12, s6
 800de3e:	ed93 4a01 	vldr	s8, [r3, #4]
 800de42:	ed93 5a00 	vldr	s10, [r3]
 800de46:	9b02      	ldr	r3, [sp, #8]
 800de48:	ee75 5ac2 	vsub.f32	s11, s11, s4
 800de4c:	ee66 4a05 	vmul.f32	s9, s12, s10
 800de50:	ee25 5a85 	vmul.f32	s10, s11, s10
 800de54:	ee26 6a04 	vmul.f32	s12, s12, s8
 800de58:	ee65 5a84 	vmul.f32	s11, s11, s8
 800de5c:	ee35 6a46 	vsub.f32	s12, s10, s12
 800de60:	ee74 5aa5 	vadd.f32	s11, s9, s11
 800de64:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800de68:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800de6c:	ed80 6a01 	vstr	s12, [r0, #4]
 800de70:	edc0 5a00 	vstr	s11, [r0]
 800de74:	edd3 5a01 	vldr	s11, [r3, #4]
 800de78:	edd3 6a00 	vldr	s13, [r3]
 800de7c:	ee37 7a02 	vadd.f32	s14, s14, s4
 800de80:	ee77 7ac3 	vsub.f32	s15, s15, s6
 800de84:	ee27 6a26 	vmul.f32	s12, s14, s13
 800de88:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800de8c:	ee27 7a25 	vmul.f32	s14, s14, s11
 800de90:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800de94:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800de98:	ee76 7a27 	vadd.f32	s15, s12, s15
 800de9c:	ed87 7a01 	vstr	s14, [r7, #4]
 800dea0:	edc7 7a00 	vstr	s15, [r7]
 800dea4:	e9dd 500a 	ldrd	r5, r0, [sp, #40]	@ 0x28
 800dea8:	4621      	mov	r1, r4
 800deaa:	686a      	ldr	r2, [r5, #4]
 800deac:	2304      	movs	r3, #4
 800deae:	f000 f8f9 	bl	800e0a4 <arm_radix8_butterfly_f32>
 800deb2:	4630      	mov	r0, r6
 800deb4:	4621      	mov	r1, r4
 800deb6:	686a      	ldr	r2, [r5, #4]
 800deb8:	2304      	movs	r3, #4
 800deba:	f000 f8f3 	bl	800e0a4 <arm_radix8_butterfly_f32>
 800debe:	9808      	ldr	r0, [sp, #32]
 800dec0:	686a      	ldr	r2, [r5, #4]
 800dec2:	4621      	mov	r1, r4
 800dec4:	2304      	movs	r3, #4
 800dec6:	f000 f8ed 	bl	800e0a4 <arm_radix8_butterfly_f32>
 800deca:	686a      	ldr	r2, [r5, #4]
 800decc:	9801      	ldr	r0, [sp, #4]
 800dece:	4621      	mov	r1, r4
 800ded0:	2304      	movs	r3, #4
 800ded2:	b00d      	add	sp, #52	@ 0x34
 800ded4:	ecbd 8b0a 	vpop	{d8-d12}
 800ded8:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dedc:	f000 b8e2 	b.w	800e0a4 <arm_radix8_butterfly_f32>

0800dee0 <arm_cfft_f32>:
 800dee0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dee4:	2a01      	cmp	r2, #1
 800dee6:	4606      	mov	r6, r0
 800dee8:	4617      	mov	r7, r2
 800deea:	460c      	mov	r4, r1
 800deec:	4698      	mov	r8, r3
 800deee:	8805      	ldrh	r5, [r0, #0]
 800def0:	d056      	beq.n	800dfa0 <arm_cfft_f32+0xc0>
 800def2:	f5b5 7f80 	cmp.w	r5, #256	@ 0x100
 800def6:	d063      	beq.n	800dfc0 <arm_cfft_f32+0xe0>
 800def8:	d916      	bls.n	800df28 <arm_cfft_f32+0x48>
 800defa:	f5b5 6f80 	cmp.w	r5, #1024	@ 0x400
 800defe:	d01a      	beq.n	800df36 <arm_cfft_f32+0x56>
 800df00:	d947      	bls.n	800df92 <arm_cfft_f32+0xb2>
 800df02:	f5b5 6f00 	cmp.w	r5, #2048	@ 0x800
 800df06:	d05b      	beq.n	800dfc0 <arm_cfft_f32+0xe0>
 800df08:	f5b5 5f80 	cmp.w	r5, #4096	@ 0x1000
 800df0c:	d105      	bne.n	800df1a <arm_cfft_f32+0x3a>
 800df0e:	2301      	movs	r3, #1
 800df10:	6872      	ldr	r2, [r6, #4]
 800df12:	4629      	mov	r1, r5
 800df14:	4620      	mov	r0, r4
 800df16:	f000 f8c5 	bl	800e0a4 <arm_radix8_butterfly_f32>
 800df1a:	f1b8 0f00 	cmp.w	r8, #0
 800df1e:	d111      	bne.n	800df44 <arm_cfft_f32+0x64>
 800df20:	2f01      	cmp	r7, #1
 800df22:	d016      	beq.n	800df52 <arm_cfft_f32+0x72>
 800df24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df28:	2d20      	cmp	r5, #32
 800df2a:	d049      	beq.n	800dfc0 <arm_cfft_f32+0xe0>
 800df2c:	d935      	bls.n	800df9a <arm_cfft_f32+0xba>
 800df2e:	2d40      	cmp	r5, #64	@ 0x40
 800df30:	d0ed      	beq.n	800df0e <arm_cfft_f32+0x2e>
 800df32:	2d80      	cmp	r5, #128	@ 0x80
 800df34:	d1f1      	bne.n	800df1a <arm_cfft_f32+0x3a>
 800df36:	4621      	mov	r1, r4
 800df38:	4630      	mov	r0, r6
 800df3a:	f7ff fcab 	bl	800d894 <arm_cfft_radix8by2_f32>
 800df3e:	f1b8 0f00 	cmp.w	r8, #0
 800df42:	d0ed      	beq.n	800df20 <arm_cfft_f32+0x40>
 800df44:	68b2      	ldr	r2, [r6, #8]
 800df46:	89b1      	ldrh	r1, [r6, #12]
 800df48:	4620      	mov	r0, r4
 800df4a:	f000 f841 	bl	800dfd0 <arm_bitreversal_32>
 800df4e:	2f01      	cmp	r7, #1
 800df50:	d1e8      	bne.n	800df24 <arm_cfft_f32+0x44>
 800df52:	ee07 5a90 	vmov	s15, r5
 800df56:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800df5a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800df5e:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800df62:	2d00      	cmp	r5, #0
 800df64:	d0de      	beq.n	800df24 <arm_cfft_f32+0x44>
 800df66:	f104 0108 	add.w	r1, r4, #8
 800df6a:	2300      	movs	r3, #0
 800df6c:	3301      	adds	r3, #1
 800df6e:	429d      	cmp	r5, r3
 800df70:	f101 0108 	add.w	r1, r1, #8
 800df74:	ed11 7a04 	vldr	s14, [r1, #-16]
 800df78:	ed51 7a03 	vldr	s15, [r1, #-12]
 800df7c:	ee27 7a26 	vmul.f32	s14, s14, s13
 800df80:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800df84:	ed01 7a04 	vstr	s14, [r1, #-16]
 800df88:	ed41 7a03 	vstr	s15, [r1, #-12]
 800df8c:	d1ee      	bne.n	800df6c <arm_cfft_f32+0x8c>
 800df8e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800df92:	f5b5 7f00 	cmp.w	r5, #512	@ 0x200
 800df96:	d0ba      	beq.n	800df0e <arm_cfft_f32+0x2e>
 800df98:	e7bf      	b.n	800df1a <arm_cfft_f32+0x3a>
 800df9a:	2d10      	cmp	r5, #16
 800df9c:	d0cb      	beq.n	800df36 <arm_cfft_f32+0x56>
 800df9e:	e7bc      	b.n	800df1a <arm_cfft_f32+0x3a>
 800dfa0:	b19d      	cbz	r5, 800dfca <arm_cfft_f32+0xea>
 800dfa2:	f101 030c 	add.w	r3, r1, #12
 800dfa6:	2200      	movs	r2, #0
 800dfa8:	ed53 7a02 	vldr	s15, [r3, #-8]
 800dfac:	3201      	adds	r2, #1
 800dfae:	eef1 7a67 	vneg.f32	s15, s15
 800dfb2:	4295      	cmp	r5, r2
 800dfb4:	ed43 7a02 	vstr	s15, [r3, #-8]
 800dfb8:	f103 0308 	add.w	r3, r3, #8
 800dfbc:	d1f4      	bne.n	800dfa8 <arm_cfft_f32+0xc8>
 800dfbe:	e798      	b.n	800def2 <arm_cfft_f32+0x12>
 800dfc0:	4621      	mov	r1, r4
 800dfc2:	4630      	mov	r0, r6
 800dfc4:	f7ff fd36 	bl	800da34 <arm_cfft_radix8by4_f32>
 800dfc8:	e7a7      	b.n	800df1a <arm_cfft_f32+0x3a>
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d0aa      	beq.n	800df24 <arm_cfft_f32+0x44>
 800dfce:	e7b9      	b.n	800df44 <arm_cfft_f32+0x64>

0800dfd0 <arm_bitreversal_32>:
 800dfd0:	b1e9      	cbz	r1, 800e00e <arm_bitreversal_32+0x3e>
 800dfd2:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dfd4:	2500      	movs	r5, #0
 800dfd6:	f102 0e02 	add.w	lr, r2, #2
 800dfda:	f83e 4015 	ldrh.w	r4, [lr, r5, lsl #1]
 800dfde:	f832 3015 	ldrh.w	r3, [r2, r5, lsl #1]
 800dfe2:	08a4      	lsrs	r4, r4, #2
 800dfe4:	089b      	lsrs	r3, r3, #2
 800dfe6:	f850 6024 	ldr.w	r6, [r0, r4, lsl #2]
 800dfea:	f850 c023 	ldr.w	ip, [r0, r3, lsl #2]
 800dfee:	f840 6023 	str.w	r6, [r0, r3, lsl #2]
 800dff2:	00a6      	lsls	r6, r4, #2
 800dff4:	009b      	lsls	r3, r3, #2
 800dff6:	f840 c024 	str.w	ip, [r0, r4, lsl #2]
 800dffa:	3304      	adds	r3, #4
 800dffc:	1d34      	adds	r4, r6, #4
 800dffe:	3502      	adds	r5, #2
 800e000:	58c6      	ldr	r6, [r0, r3]
 800e002:	5907      	ldr	r7, [r0, r4]
 800e004:	50c7      	str	r7, [r0, r3]
 800e006:	428d      	cmp	r5, r1
 800e008:	5106      	str	r6, [r0, r4]
 800e00a:	d3e6      	bcc.n	800dfda <arm_bitreversal_32+0xa>
 800e00c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800e00e:	4770      	bx	lr

0800e010 <arm_cos_f32>:
 800e010:	eddf 7a21 	vldr	s15, [pc, #132]	@ 800e098 <arm_cos_f32+0x88>
 800e014:	ee20 0a27 	vmul.f32	s0, s0, s15
 800e018:	eef5 7a00 	vmov.f32	s15, #80	@ 0x3e800000  0.250
 800e01c:	ee30 0a27 	vadd.f32	s0, s0, s15
 800e020:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800e024:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800e028:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800e02c:	d504      	bpl.n	800e038 <arm_cos_f32+0x28>
 800e02e:	ee17 3a90 	vmov	r3, s15
 800e032:	3b01      	subs	r3, #1
 800e034:	ee07 3a90 	vmov	s15, r3
 800e038:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800e03c:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 800e09c <arm_cos_f32+0x8c>
 800e040:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e044:	ee20 0a07 	vmul.f32	s0, s0, s14
 800e048:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 800e04c:	ee17 3a90 	vmov	r3, s15
 800e050:	b29b      	uxth	r3, r3
 800e052:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e056:	d21a      	bcs.n	800e08e <arm_cos_f32+0x7e>
 800e058:	ee07 3a90 	vmov	s15, r3
 800e05c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800e060:	1c59      	adds	r1, r3, #1
 800e062:	ee30 0a67 	vsub.f32	s0, s0, s15
 800e066:	4a0e      	ldr	r2, [pc, #56]	@ (800e0a0 <arm_cos_f32+0x90>)
 800e068:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800e06c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800e070:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800e074:	ed93 7a00 	vldr	s14, [r3]
 800e078:	edd2 6a00 	vldr	s13, [r2]
 800e07c:	ee77 7ac0 	vsub.f32	s15, s15, s0
 800e080:	ee20 0a26 	vmul.f32	s0, s0, s13
 800e084:	ee67 7a87 	vmul.f32	s15, s15, s14
 800e088:	ee37 0a80 	vadd.f32	s0, s15, s0
 800e08c:	4770      	bx	lr
 800e08e:	ee30 0a47 	vsub.f32	s0, s0, s14
 800e092:	2101      	movs	r1, #1
 800e094:	2300      	movs	r3, #0
 800e096:	e7e6      	b.n	800e066 <arm_cos_f32+0x56>
 800e098:	3e22f983 	.word	0x3e22f983
 800e09c:	44000000 	.word	0x44000000
 800e0a0:	08011d00 	.word	0x08011d00

0800e0a4 <arm_radix8_butterfly_f32>:
 800e0a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e0a8:	ed2d 8b10 	vpush	{d8-d15}
 800e0ac:	b095      	sub	sp, #84	@ 0x54
 800e0ae:	e9cd 3210 	strd	r3, r2, [sp, #64]	@ 0x40
 800e0b2:	4603      	mov	r3, r0
 800e0b4:	3304      	adds	r3, #4
 800e0b6:	ed9f bab9 	vldr	s22, [pc, #740]	@ 800e39c <arm_radix8_butterfly_f32+0x2f8>
 800e0ba:	9012      	str	r0, [sp, #72]	@ 0x48
 800e0bc:	468b      	mov	fp, r1
 800e0be:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e0c0:	4689      	mov	r9, r1
 800e0c2:	ea4f 06db 	mov.w	r6, fp, lsr #3
 800e0c6:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e0c8:	960f      	str	r6, [sp, #60]	@ 0x3c
 800e0ca:	ea4f 1846 	mov.w	r8, r6, lsl #5
 800e0ce:	ea4f 0ec6 	mov.w	lr, r6, lsl #3
 800e0d2:	eb03 0508 	add.w	r5, r3, r8
 800e0d6:	ea4f 0a86 	mov.w	sl, r6, lsl #2
 800e0da:	eb05 040e 	add.w	r4, r5, lr
 800e0de:	0137      	lsls	r7, r6, #4
 800e0e0:	eba6 030a 	sub.w	r3, r6, sl
 800e0e4:	eb04 000e 	add.w	r0, r4, lr
 800e0e8:	44b2      	add	sl, r6
 800e0ea:	1d3a      	adds	r2, r7, #4
 800e0ec:	9702      	str	r7, [sp, #8]
 800e0ee:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
 800e0f2:	ea4f 07ca 	mov.w	r7, sl, lsl #3
 800e0f6:	ebae 0c06 	sub.w	ip, lr, r6
 800e0fa:	9703      	str	r7, [sp, #12]
 800e0fc:	eb03 0708 	add.w	r7, r3, r8
 800e100:	9701      	str	r7, [sp, #4]
 800e102:	ea4f 07cc 	mov.w	r7, ip, lsl #3
 800e106:	9706      	str	r7, [sp, #24]
 800e108:	9f12      	ldr	r7, [sp, #72]	@ 0x48
 800e10a:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800e10e:	f10e 0104 	add.w	r1, lr, #4
 800e112:	4439      	add	r1, r7
 800e114:	443a      	add	r2, r7
 800e116:	0137      	lsls	r7, r6, #4
 800e118:	00f6      	lsls	r6, r6, #3
 800e11a:	9704      	str	r7, [sp, #16]
 800e11c:	9605      	str	r6, [sp, #20]
 800e11e:	9f01      	ldr	r7, [sp, #4]
 800e120:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e122:	ea4f 0acb 	mov.w	sl, fp, lsl #3
 800e126:	f04f 0c00 	mov.w	ip, #0
 800e12a:	edd4 6a00 	vldr	s13, [r4]
 800e12e:	edd7 1a00 	vldr	s3, [r7]
 800e132:	ed16 aa01 	vldr	s20, [r6, #-4]
 800e136:	edd5 5a00 	vldr	s11, [r5]
 800e13a:	ed52 9a01 	vldr	s19, [r2, #-4]
 800e13e:	ed90 6a00 	vldr	s12, [r0]
 800e142:	ed51 7a01 	vldr	s15, [r1, #-4]
 800e146:	ed93 3a00 	vldr	s6, [r3]
 800e14a:	ee39 0a86 	vadd.f32	s0, s19, s12
 800e14e:	ee33 2a21 	vadd.f32	s4, s6, s3
 800e152:	ee37 5aa6 	vadd.f32	s10, s15, s13
 800e156:	ee7a 4a25 	vadd.f32	s9, s20, s11
 800e15a:	ee35 7a02 	vadd.f32	s14, s10, s4
 800e15e:	ee34 4a80 	vadd.f32	s8, s9, s0
 800e162:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800e166:	ee74 6a07 	vadd.f32	s13, s8, s14
 800e16a:	ee34 4a47 	vsub.f32	s8, s8, s14
 800e16e:	ed46 6a01 	vstr	s13, [r6, #-4]
 800e172:	ed85 4a00 	vstr	s8, [r5]
 800e176:	edd1 6a00 	vldr	s13, [r1]
 800e17a:	ed94 9a01 	vldr	s18, [r4, #4]
 800e17e:	edd3 2a01 	vldr	s5, [r3, #4]
 800e182:	edd7 8a01 	vldr	s17, [r7, #4]
 800e186:	edd6 0a00 	vldr	s1, [r6]
 800e18a:	edd5 3a01 	vldr	s7, [r5, #4]
 800e18e:	ed90 8a01 	vldr	s16, [r0, #4]
 800e192:	ed92 7a00 	vldr	s14, [r2]
 800e196:	ee33 3a61 	vsub.f32	s6, s6, s3
 800e19a:	ee36 4ac9 	vsub.f32	s8, s13, s18
 800e19e:	ee72 aae8 	vsub.f32	s21, s5, s17
 800e1a2:	ee77 1ac3 	vsub.f32	s3, s15, s6
 800e1a6:	ee34 1a2a 	vadd.f32	s2, s8, s21
 800e1aa:	ee77 7a83 	vadd.f32	s15, s15, s6
 800e1ae:	ee34 4a6a 	vsub.f32	s8, s8, s21
 800e1b2:	ee30 3aa3 	vadd.f32	s6, s1, s7
 800e1b6:	ee39 6ac6 	vsub.f32	s12, s19, s12
 800e1ba:	ee70 3ae3 	vsub.f32	s7, s1, s7
 800e1be:	ee72 2aa8 	vadd.f32	s5, s5, s17
 800e1c2:	ee77 0a08 	vadd.f32	s1, s14, s16
 800e1c6:	ee21 1a0b 	vmul.f32	s2, s2, s22
 800e1ca:	ee37 7a48 	vsub.f32	s14, s14, s16
 800e1ce:	ee61 1a8b 	vmul.f32	s3, s3, s22
 800e1d2:	ee7a 5a65 	vsub.f32	s11, s20, s11
 800e1d6:	ee76 6a89 	vadd.f32	s13, s13, s18
 800e1da:	ee24 4a0b 	vmul.f32	s8, s8, s22
 800e1de:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800e1e2:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800e1e6:	ee35 5a42 	vsub.f32	s10, s10, s4
 800e1ea:	ee36 0aa2 	vadd.f32	s0, s13, s5
 800e1ee:	ee33 2a20 	vadd.f32	s4, s6, s1
 800e1f2:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800e1f6:	ee33 3a60 	vsub.f32	s6, s6, s1
 800e1fa:	ee75 2aa1 	vadd.f32	s5, s11, s3
 800e1fe:	ee77 0a01 	vadd.f32	s1, s14, s2
 800e202:	ee75 5ae1 	vsub.f32	s11, s11, s3
 800e206:	ee37 7a41 	vsub.f32	s14, s14, s2
 800e20a:	ee73 1a84 	vadd.f32	s3, s7, s8
 800e20e:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800e212:	ee76 3a27 	vadd.f32	s7, s12, s15
 800e216:	ee76 7a67 	vsub.f32	s15, s12, s15
 800e21a:	ee32 8a00 	vadd.f32	s16, s4, s0
 800e21e:	ee33 1a45 	vsub.f32	s2, s6, s10
 800e222:	ee32 2a40 	vsub.f32	s4, s4, s0
 800e226:	ee35 5a03 	vadd.f32	s10, s10, s6
 800e22a:	ee34 0aa6 	vadd.f32	s0, s9, s13
 800e22e:	ee32 3aa0 	vadd.f32	s6, s5, s1
 800e232:	ee74 6ae6 	vsub.f32	s13, s9, s13
 800e236:	ee34 6a67 	vsub.f32	s12, s8, s15
 800e23a:	ee75 4a87 	vadd.f32	s9, s11, s14
 800e23e:	ee72 2ae0 	vsub.f32	s5, s5, s1
 800e242:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800e246:	ee77 7a84 	vadd.f32	s15, s15, s8
 800e24a:	ee71 5ae3 	vsub.f32	s11, s3, s7
 800e24e:	44dc      	add	ip, fp
 800e250:	ee73 3aa1 	vadd.f32	s7, s7, s3
 800e254:	45e1      	cmp	r9, ip
 800e256:	ed86 8a00 	vstr	s16, [r6]
 800e25a:	ed85 2a01 	vstr	s4, [r5, #4]
 800e25e:	4456      	add	r6, sl
 800e260:	ed02 0a01 	vstr	s0, [r2, #-4]
 800e264:	4455      	add	r5, sl
 800e266:	edc0 6a00 	vstr	s13, [r0]
 800e26a:	ed82 1a00 	vstr	s2, [r2]
 800e26e:	ed80 5a01 	vstr	s10, [r0, #4]
 800e272:	4452      	add	r2, sl
 800e274:	ed01 3a01 	vstr	s6, [r1, #-4]
 800e278:	4450      	add	r0, sl
 800e27a:	edc7 2a00 	vstr	s5, [r7]
 800e27e:	edc4 4a00 	vstr	s9, [r4]
 800e282:	ed83 7a00 	vstr	s14, [r3]
 800e286:	edc1 5a00 	vstr	s11, [r1]
 800e28a:	edc7 3a01 	vstr	s7, [r7, #4]
 800e28e:	4451      	add	r1, sl
 800e290:	ed84 6a01 	vstr	s12, [r4, #4]
 800e294:	4457      	add	r7, sl
 800e296:	edc3 7a01 	vstr	s15, [r3, #4]
 800e29a:	4454      	add	r4, sl
 800e29c:	4453      	add	r3, sl
 800e29e:	f63f af44 	bhi.w	800e12a <arm_radix8_butterfly_f32+0x86>
 800e2a2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e2a4:	2b07      	cmp	r3, #7
 800e2a6:	f240 81b7 	bls.w	800e618 <arm_radix8_butterfly_f32+0x574>
 800e2aa:	9b06      	ldr	r3, [sp, #24]
 800e2ac:	9903      	ldr	r1, [sp, #12]
 800e2ae:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800e2b0:	9e05      	ldr	r6, [sp, #20]
 800e2b2:	9a04      	ldr	r2, [sp, #16]
 800e2b4:	f103 0c08 	add.w	ip, r3, #8
 800e2b8:	9b02      	ldr	r3, [sp, #8]
 800e2ba:	3108      	adds	r1, #8
 800e2bc:	f108 0808 	add.w	r8, r8, #8
 800e2c0:	1841      	adds	r1, r0, r1
 800e2c2:	3608      	adds	r6, #8
 800e2c4:	330c      	adds	r3, #12
 800e2c6:	4604      	mov	r4, r0
 800e2c8:	4444      	add	r4, r8
 800e2ca:	18c3      	adds	r3, r0, r3
 800e2cc:	9109      	str	r1, [sp, #36]	@ 0x24
 800e2ce:	1981      	adds	r1, r0, r6
 800e2d0:	f10e 0e08 	add.w	lr, lr, #8
 800e2d4:	3208      	adds	r2, #8
 800e2d6:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e2d8:	9107      	str	r1, [sp, #28]
 800e2da:	4604      	mov	r4, r0
 800e2dc:	4601      	mov	r1, r0
 800e2de:	9304      	str	r3, [sp, #16]
 800e2e0:	f100 030c 	add.w	r3, r0, #12
 800e2e4:	4474      	add	r4, lr
 800e2e6:	f04f 0801 	mov.w	r8, #1
 800e2ea:	1882      	adds	r2, r0, r2
 800e2ec:	4461      	add	r1, ip
 800e2ee:	9305      	str	r3, [sp, #20]
 800e2f0:	464b      	mov	r3, r9
 800e2f2:	940a      	str	r4, [sp, #40]	@ 0x28
 800e2f4:	46c1      	mov	r9, r8
 800e2f6:	9208      	str	r2, [sp, #32]
 800e2f8:	46d8      	mov	r8, fp
 800e2fa:	9106      	str	r1, [sp, #24]
 800e2fc:	f04f 0e00 	mov.w	lr, #0
 800e300:	469b      	mov	fp, r3
 800e302:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e304:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800e306:	449e      	add	lr, r3
 800e308:	ea4f 03ce 	mov.w	r3, lr, lsl #3
 800e30c:	441a      	add	r2, r3
 800e30e:	920e      	str	r2, [sp, #56]	@ 0x38
 800e310:	441a      	add	r2, r3
 800e312:	18d4      	adds	r4, r2, r3
 800e314:	18e5      	adds	r5, r4, r3
 800e316:	18ee      	adds	r6, r5, r3
 800e318:	18f7      	adds	r7, r6, r3
 800e31a:	eb07 0c03 	add.w	ip, r7, r3
 800e31e:	920d      	str	r2, [sp, #52]	@ 0x34
 800e320:	ebae 028e 	sub.w	r2, lr, lr, lsl #2
 800e324:	eb0c 1102 	add.w	r1, ip, r2, lsl #4
 800e328:	910c      	str	r1, [sp, #48]	@ 0x30
 800e32a:	4419      	add	r1, r3
 800e32c:	9103      	str	r1, [sp, #12]
 800e32e:	4419      	add	r1, r3
 800e330:	18ca      	adds	r2, r1, r3
 800e332:	9202      	str	r2, [sp, #8]
 800e334:	441a      	add	r2, r3
 800e336:	18d0      	adds	r0, r2, r3
 800e338:	ed92 ea01 	vldr	s28, [r2, #4]
 800e33c:	9a02      	ldr	r2, [sp, #8]
 800e33e:	edd4 7a00 	vldr	s15, [r4]
 800e342:	edd2 da01 	vldr	s27, [r2, #4]
 800e346:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e348:	ed91 da01 	vldr	s26, [r1, #4]
 800e34c:	ed92 ca01 	vldr	s24, [r2, #4]
 800e350:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e352:	9903      	ldr	r1, [sp, #12]
 800e354:	edcd 7a03 	vstr	s15, [sp, #12]
 800e358:	edd2 7a00 	vldr	s15, [r2]
 800e35c:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800e35e:	edcd 7a02 	vstr	s15, [sp, #8]
 800e362:	edd2 7a00 	vldr	s15, [r2]
 800e366:	edd0 ea01 	vldr	s29, [r0, #4]
 800e36a:	edd1 ca01 	vldr	s25, [r1, #4]
 800e36e:	eddc ba00 	vldr	s23, [ip]
 800e372:	edd7 aa00 	vldr	s21, [r7]
 800e376:	ed96 aa00 	vldr	s20, [r6]
 800e37a:	edd5 9a00 	vldr	s19, [r5]
 800e37e:	edcd 7a01 	vstr	s15, [sp, #4]
 800e382:	4403      	add	r3, r0
 800e384:	ed93 fa01 	vldr	s30, [r3, #4]
 800e388:	e9dd 7604 	ldrd	r7, r6, [sp, #16]
 800e38c:	e9dd 5406 	ldrd	r5, r4, [sp, #24]
 800e390:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800e394:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	@ 0x28
 800e398:	46cc      	mov	ip, r9
 800e39a:	e001      	b.n	800e3a0 <arm_radix8_butterfly_f32+0x2fc>
 800e39c:	3f3504f3 	.word	0x3f3504f3
 800e3a0:	ed91 6a00 	vldr	s12, [r1]
 800e3a4:	ed93 5a00 	vldr	s10, [r3]
 800e3a8:	edd0 fa00 	vldr	s31, [r0]
 800e3ac:	edd4 7a00 	vldr	s15, [r4]
 800e3b0:	ed95 7a00 	vldr	s14, [r5]
 800e3b4:	ed56 3a01 	vldr	s7, [r6, #-4]
 800e3b8:	ed17 3a01 	vldr	s6, [r7, #-4]
 800e3bc:	ed92 2a00 	vldr	s4, [r2]
 800e3c0:	ed96 0a00 	vldr	s0, [r6]
 800e3c4:	ee33 8a85 	vadd.f32	s16, s7, s10
 800e3c8:	ee32 1a06 	vadd.f32	s2, s4, s12
 800e3cc:	ee33 4a2f 	vadd.f32	s8, s6, s31
 800e3d0:	ee77 4a87 	vadd.f32	s9, s15, s14
 800e3d4:	ee78 1a04 	vadd.f32	s3, s16, s8
 800e3d8:	ee71 6a24 	vadd.f32	s13, s2, s9
 800e3dc:	ee32 2a46 	vsub.f32	s4, s4, s12
 800e3e0:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800e3e4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800e3e8:	ed06 6a01 	vstr	s12, [r6, #-4]
 800e3ec:	edd4 8a01 	vldr	s17, [r4, #4]
 800e3f0:	ed92 9a01 	vldr	s18, [r2, #4]
 800e3f4:	edd7 0a00 	vldr	s1, [r7]
 800e3f8:	edd1 2a01 	vldr	s5, [r1, #4]
 800e3fc:	ed95 7a01 	vldr	s14, [r5, #4]
 800e400:	ed93 6a01 	vldr	s12, [r3, #4]
 800e404:	edd0 5a01 	vldr	s11, [r0, #4]
 800e408:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800e40c:	ee33 3a6f 	vsub.f32	s6, s6, s31
 800e410:	ee39 5a62 	vsub.f32	s10, s18, s5
 800e414:	ee78 fac7 	vsub.f32	s31, s17, s14
 800e418:	ee38 4a44 	vsub.f32	s8, s16, s8
 800e41c:	ee38 7a87 	vadd.f32	s14, s17, s14
 800e420:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800e424:	ee79 2a22 	vadd.f32	s5, s18, s5
 800e428:	ee32 9a27 	vadd.f32	s18, s4, s15
 800e42c:	ee72 7a67 	vsub.f32	s15, s4, s15
 800e430:	ee30 2a06 	vadd.f32	s4, s0, s12
 800e434:	ee75 8a6f 	vsub.f32	s17, s10, s31
 800e438:	ee71 4a64 	vsub.f32	s9, s2, s9
 800e43c:	ee35 5a2f 	vadd.f32	s10, s10, s31
 800e440:	ee32 1a08 	vadd.f32	s2, s4, s16
 800e444:	ee72 fa87 	vadd.f32	s31, s5, s14
 800e448:	ee32 2a48 	vsub.f32	s4, s4, s16
 800e44c:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800e450:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800e454:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800e458:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800e45c:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800e460:	ee29 9a0b 	vmul.f32	s18, s18, s22
 800e464:	ee71 1a6f 	vsub.f32	s3, s2, s31
 800e468:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800e46c:	ee30 6a46 	vsub.f32	s12, s0, s12
 800e470:	ee74 0a22 	vadd.f32	s1, s8, s5
 800e474:	ee36 0a28 	vadd.f32	s0, s12, s17
 800e478:	ee74 2a62 	vsub.f32	s5, s8, s5
 800e47c:	ee36 6a68 	vsub.f32	s12, s12, s17
 800e480:	ee32 4a64 	vsub.f32	s8, s4, s9
 800e484:	ee73 8a09 	vadd.f32	s17, s6, s18
 800e488:	ee74 4a82 	vadd.f32	s9, s9, s4
 800e48c:	ee33 9a49 	vsub.f32	s18, s6, s18
 800e490:	ee2d 2aa1 	vmul.f32	s4, s27, s3
 800e494:	ee35 3a85 	vadd.f32	s6, s11, s10
 800e498:	ee75 5ac5 	vsub.f32	s11, s11, s10
 800e49c:	ee33 5aa7 	vadd.f32	s10, s7, s15
 800e4a0:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800e4a4:	ee69 3aa6 	vmul.f32	s7, s19, s13
 800e4a8:	ee30 7a68 	vsub.f32	s14, s0, s17
 800e4ac:	ee35 8a03 	vadd.f32	s16, s10, s6
 800e4b0:	ee38 0a80 	vadd.f32	s0, s17, s0
 800e4b4:	ee73 3a82 	vadd.f32	s7, s7, s4
 800e4b8:	ee69 8aa1 	vmul.f32	s17, s19, s3
 800e4bc:	ed9d 2a01 	vldr	s4, [sp, #4]
 800e4c0:	eddd 1a02 	vldr	s3, [sp, #8]
 800e4c4:	ee35 5a43 	vsub.f32	s10, s10, s6
 800e4c8:	ee71 fa2f 	vadd.f32	s31, s2, s31
 800e4cc:	ee37 3aa5 	vadd.f32	s6, s15, s11
 800e4d0:	ee21 1aa0 	vmul.f32	s2, s3, s1
 800e4d4:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800e4d8:	ee6d 6aa6 	vmul.f32	s13, s27, s13
 800e4dc:	ee76 5a49 	vsub.f32	s11, s12, s18
 800e4e0:	ee6c 0aa0 	vmul.f32	s1, s25, s1
 800e4e4:	ee39 6a06 	vadd.f32	s12, s18, s12
 800e4e8:	ee2c 9a84 	vmul.f32	s18, s25, s8
 800e4ec:	ee21 4a84 	vmul.f32	s8, s3, s8
 800e4f0:	ee6c 1a07 	vmul.f32	s3, s24, s14
 800e4f4:	ee22 7a07 	vmul.f32	s14, s4, s14
 800e4f8:	ee22 2a08 	vmul.f32	s4, s4, s16
 800e4fc:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800e500:	ee78 6ae6 	vsub.f32	s13, s17, s13
 800e504:	ee31 1a09 	vadd.f32	s2, s2, s18
 800e508:	ee6a 8aa2 	vmul.f32	s17, s21, s5
 800e50c:	ee2e 9aa4 	vmul.f32	s18, s29, s9
 800e510:	ee74 0a60 	vsub.f32	s1, s8, s1
 800e514:	ee37 7a48 	vsub.f32	s14, s14, s16
 800e518:	ee2f 4a00 	vmul.f32	s8, s30, s0
 800e51c:	ee2b 8a85 	vmul.f32	s16, s23, s10
 800e520:	ee72 1a21 	vadd.f32	s3, s4, s3
 800e524:	ee6a 4aa4 	vmul.f32	s9, s21, s9
 800e528:	ee38 2a89 	vadd.f32	s4, s17, s18
 800e52c:	ee2f 5a05 	vmul.f32	s10, s30, s10
 800e530:	ee38 8a04 	vadd.f32	s16, s16, s8
 800e534:	ee2e 9a25 	vmul.f32	s18, s28, s11
 800e538:	ee2a 4a25 	vmul.f32	s8, s20, s11
 800e53c:	ee6e 2aa2 	vmul.f32	s5, s29, s5
 800e540:	eddd 5a03 	vldr	s11, [sp, #12]
 800e544:	edc6 fa00 	vstr	s31, [r6]
 800e548:	ee2b 0a80 	vmul.f32	s0, s23, s0
 800e54c:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800e550:	ee30 0a45 	vsub.f32	s0, s0, s10
 800e554:	ee6a 4a03 	vmul.f32	s9, s20, s6
 800e558:	ee65 8aa7 	vmul.f32	s17, s11, s15
 800e55c:	ee2d 5a06 	vmul.f32	s10, s26, s12
 800e560:	ee2e 3a03 	vmul.f32	s6, s28, s6
 800e564:	ee6d 7a27 	vmul.f32	s15, s26, s15
 800e568:	ee25 6a86 	vmul.f32	s12, s11, s12
 800e56c:	ee74 4a89 	vadd.f32	s9, s9, s18
 800e570:	ee34 3a43 	vsub.f32	s6, s8, s6
 800e574:	ee78 8a85 	vadd.f32	s17, s17, s10
 800e578:	ee36 6a67 	vsub.f32	s12, s12, s15
 800e57c:	44c4      	add	ip, r8
 800e57e:	45e3      	cmp	fp, ip
 800e580:	edc3 3a00 	vstr	s7, [r3]
 800e584:	edc3 6a01 	vstr	s13, [r3, #4]
 800e588:	4456      	add	r6, sl
 800e58a:	ed07 1a01 	vstr	s2, [r7, #-4]
 800e58e:	edc7 0a00 	vstr	s1, [r7]
 800e592:	4453      	add	r3, sl
 800e594:	ed80 2a00 	vstr	s4, [r0]
 800e598:	edc0 2a01 	vstr	s5, [r0, #4]
 800e59c:	4457      	add	r7, sl
 800e59e:	edc2 1a00 	vstr	s3, [r2]
 800e5a2:	ed82 7a01 	vstr	s14, [r2, #4]
 800e5a6:	4450      	add	r0, sl
 800e5a8:	ed85 8a00 	vstr	s16, [r5]
 800e5ac:	ed85 0a01 	vstr	s0, [r5, #4]
 800e5b0:	4452      	add	r2, sl
 800e5b2:	edc1 4a00 	vstr	s9, [r1]
 800e5b6:	4455      	add	r5, sl
 800e5b8:	ed81 3a01 	vstr	s6, [r1, #4]
 800e5bc:	edc4 8a00 	vstr	s17, [r4]
 800e5c0:	ed84 6a01 	vstr	s12, [r4, #4]
 800e5c4:	4451      	add	r1, sl
 800e5c6:	4454      	add	r4, sl
 800e5c8:	f63f aeea 	bhi.w	800e3a0 <arm_radix8_butterfly_f32+0x2fc>
 800e5cc:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e5ce:	3308      	adds	r3, #8
 800e5d0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800e5d2:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e5d4:	3308      	adds	r3, #8
 800e5d6:	930a      	str	r3, [sp, #40]	@ 0x28
 800e5d8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e5da:	3308      	adds	r3, #8
 800e5dc:	9309      	str	r3, [sp, #36]	@ 0x24
 800e5de:	9b08      	ldr	r3, [sp, #32]
 800e5e0:	3308      	adds	r3, #8
 800e5e2:	9308      	str	r3, [sp, #32]
 800e5e4:	9b07      	ldr	r3, [sp, #28]
 800e5e6:	3308      	adds	r3, #8
 800e5e8:	9307      	str	r3, [sp, #28]
 800e5ea:	9b06      	ldr	r3, [sp, #24]
 800e5ec:	3308      	adds	r3, #8
 800e5ee:	9306      	str	r3, [sp, #24]
 800e5f0:	9b05      	ldr	r3, [sp, #20]
 800e5f2:	3308      	adds	r3, #8
 800e5f4:	9305      	str	r3, [sp, #20]
 800e5f6:	9b04      	ldr	r3, [sp, #16]
 800e5f8:	3308      	adds	r3, #8
 800e5fa:	9304      	str	r3, [sp, #16]
 800e5fc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e5fe:	f109 0901 	add.w	r9, r9, #1
 800e602:	454b      	cmp	r3, r9
 800e604:	f47f ae7d 	bne.w	800e302 <arm_radix8_butterfly_f32+0x25e>
 800e608:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e60a:	00db      	lsls	r3, r3, #3
 800e60c:	b29b      	uxth	r3, r3
 800e60e:	46d9      	mov	r9, fp
 800e610:	9310      	str	r3, [sp, #64]	@ 0x40
 800e612:	f8dd b03c 	ldr.w	fp, [sp, #60]	@ 0x3c
 800e616:	e554      	b.n	800e0c2 <arm_radix8_butterfly_f32+0x1e>
 800e618:	b015      	add	sp, #84	@ 0x54
 800e61a:	ecbd 8b10 	vpop	{d8-d15}
 800e61e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e622:	bf00      	nop

0800e624 <memset>:
 800e624:	4402      	add	r2, r0
 800e626:	4603      	mov	r3, r0
 800e628:	4293      	cmp	r3, r2
 800e62a:	d100      	bne.n	800e62e <memset+0xa>
 800e62c:	4770      	bx	lr
 800e62e:	f803 1b01 	strb.w	r1, [r3], #1
 800e632:	e7f9      	b.n	800e628 <memset+0x4>

0800e634 <__libc_init_array>:
 800e634:	b570      	push	{r4, r5, r6, lr}
 800e636:	4d0d      	ldr	r5, [pc, #52]	@ (800e66c <__libc_init_array+0x38>)
 800e638:	4c0d      	ldr	r4, [pc, #52]	@ (800e670 <__libc_init_array+0x3c>)
 800e63a:	1b64      	subs	r4, r4, r5
 800e63c:	10a4      	asrs	r4, r4, #2
 800e63e:	2600      	movs	r6, #0
 800e640:	42a6      	cmp	r6, r4
 800e642:	d109      	bne.n	800e658 <__libc_init_array+0x24>
 800e644:	4d0b      	ldr	r5, [pc, #44]	@ (800e674 <__libc_init_array+0x40>)
 800e646:	4c0c      	ldr	r4, [pc, #48]	@ (800e678 <__libc_init_array+0x44>)
 800e648:	f000 f818 	bl	800e67c <_init>
 800e64c:	1b64      	subs	r4, r4, r5
 800e64e:	10a4      	asrs	r4, r4, #2
 800e650:	2600      	movs	r6, #0
 800e652:	42a6      	cmp	r6, r4
 800e654:	d105      	bne.n	800e662 <__libc_init_array+0x2e>
 800e656:	bd70      	pop	{r4, r5, r6, pc}
 800e658:	f855 3b04 	ldr.w	r3, [r5], #4
 800e65c:	4798      	blx	r3
 800e65e:	3601      	adds	r6, #1
 800e660:	e7ee      	b.n	800e640 <__libc_init_array+0xc>
 800e662:	f855 3b04 	ldr.w	r3, [r5], #4
 800e666:	4798      	blx	r3
 800e668:	3601      	adds	r6, #1
 800e66a:	e7f2      	b.n	800e652 <__libc_init_array+0x1e>
 800e66c:	0802200c 	.word	0x0802200c
 800e670:	0802200c 	.word	0x0802200c
 800e674:	0802200c 	.word	0x0802200c
 800e678:	08022010 	.word	0x08022010

0800e67c <_init>:
 800e67c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e67e:	bf00      	nop
 800e680:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e682:	bc08      	pop	{r3}
 800e684:	469e      	mov	lr, r3
 800e686:	4770      	bx	lr

0800e688 <_fini>:
 800e688:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e68a:	bf00      	nop
 800e68c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800e68e:	bc08      	pop	{r3}
 800e690:	469e      	mov	lr, r3
 800e692:	4770      	bx	lr
