/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [14:0] _02_;
  wire [7:0] _03_;
  wire [14:0] celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_13z;
  wire [9:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [16:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_2z;
  wire celloutsig_0_4z;
  wire [14:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [10:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [9:0] celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  wire [40:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [35:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = ~(celloutsig_1_8z & celloutsig_1_5z[8]);
  assign celloutsig_1_18z = ~(celloutsig_1_0z[1] & _00_);
  assign celloutsig_0_4z = ~(_01_ & in_data[53]);
  assign celloutsig_0_9z = ~(_01_ & celloutsig_0_8z);
  assign celloutsig_0_13z = ~(celloutsig_0_2z & celloutsig_0_7z[9]);
  assign celloutsig_0_19z = ~(celloutsig_0_13z & celloutsig_0_11z);
  assign celloutsig_0_20z = ~(celloutsig_0_18z[2] & celloutsig_0_8z);
  assign celloutsig_1_1z = ~(in_data[164] & celloutsig_1_0z[2]);
  assign celloutsig_1_4z = ~(celloutsig_1_0z[2] & celloutsig_1_0z[1]);
  assign celloutsig_1_6z = ~(in_data[178] & celloutsig_1_1z);
  reg [7:0] _14_;
  always_ff @(posedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _14_ <= 8'h00;
    else _14_ <= { celloutsig_0_0z[8:6], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign { _01_, _03_[6:0] } = _14_;
  reg [14:0] _15_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _15_ <= 15'h0000;
    else _15_ <= { in_data[128], celloutsig_1_7z, celloutsig_1_12z[9], celloutsig_1_0z, celloutsig_1_12z[4:0], celloutsig_1_4z, celloutsig_1_10z, celloutsig_1_4z };
  assign { _00_, _02_[13:0] } = _15_;
  assign celloutsig_0_6z = in_data[28:24] === in_data[81:77];
  assign celloutsig_0_8z = { celloutsig_0_0z[9:6], _01_, _03_[6:0] } === celloutsig_0_0z[13:2];
  assign celloutsig_0_11z = { in_data[72:71], celloutsig_0_6z } === { _01_, _03_[6], celloutsig_0_8z };
  assign celloutsig_0_1z = in_data[68:65] === in_data[79:76];
  assign celloutsig_0_16z = celloutsig_0_15z[6:0] === celloutsig_0_7z[8:2];
  assign celloutsig_0_2z = celloutsig_0_0z[9:5] === in_data[51:47];
  assign celloutsig_1_7z = { celloutsig_1_2z[8], celloutsig_1_2z } === { celloutsig_1_3z[22:12], celloutsig_1_0z };
  assign celloutsig_1_8z = celloutsig_1_3z[20:5] === celloutsig_1_5z[29:14];
  assign celloutsig_0_0z = in_data[6] ? in_data[48:34] : in_data[42:28];
  assign celloutsig_1_9z = celloutsig_1_7z ? { celloutsig_1_2z[10:8], 1'h1, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_6z } : { celloutsig_1_2z[6:1], celloutsig_1_0z, 1'h0 };
  assign { celloutsig_1_12z[9], celloutsig_1_12z[4:0] } = celloutsig_1_11z[1] ? { celloutsig_1_9z[4], celloutsig_1_11z[3:2], 1'h1, celloutsig_1_11z[0], celloutsig_1_10z } : { celloutsig_1_2z[2], celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_8z };
  assign celloutsig_0_7z = celloutsig_0_6z ? { in_data[48:40], celloutsig_0_2z, celloutsig_0_4z } : { celloutsig_0_0z[2:0], _01_, _03_[6:0] };
  assign celloutsig_0_15z = celloutsig_0_6z ? { celloutsig_0_10z, celloutsig_0_10z } : celloutsig_0_7z[9:0];
  assign celloutsig_0_18z = celloutsig_0_10z[1] ? { in_data[31:23], _01_, _03_[6:0] } : { celloutsig_0_0z[13:1], celloutsig_0_16z, celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_11z };
  assign celloutsig_1_0z = in_data[116] ? in_data[156:153] : in_data[125:122];
  assign celloutsig_1_3z = celloutsig_1_0z[3] ? { in_data[139:100], celloutsig_1_1z } : { in_data[182:156], celloutsig_1_2z };
  assign celloutsig_1_5z = celloutsig_1_0z[1] ? { in_data[161:145], celloutsig_1_2z, celloutsig_1_0z[3:2], 1'h1, celloutsig_1_0z[0], celloutsig_1_4z } : { celloutsig_1_3z[25:4], celloutsig_1_2z };
  assign celloutsig_1_11z = { celloutsig_1_5z[21:19], celloutsig_1_1z } >> celloutsig_1_0z;
  assign celloutsig_1_19z = { celloutsig_1_9z[3:0], celloutsig_1_7z, celloutsig_1_6z } >> { celloutsig_1_2z[7:4], celloutsig_1_7z, celloutsig_1_7z };
  assign celloutsig_0_5z = celloutsig_0_0z >> { in_data[43:30], celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_5z[12:11], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_4z } >> { in_data[26:23], celloutsig_0_9z };
  assign celloutsig_1_2z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } >> in_data[146:133];
  assign _02_[14] = _00_;
  assign _03_[7] = _01_;
  assign celloutsig_1_12z[8:5] = celloutsig_1_0z;
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_19z, celloutsig_0_20z };
endmodule
