Protel Design System Design Rule Check
PCB File : C:\Users\zhong\Desktop\NETUBE\G030C8T6¿ª·¢°å\PCB\PCB1.PcbDoc
Date     : 2020/6/22
Time     : 2:32:45

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
   Violation between Short-Circuit Constraint: Between Region (0 hole(s)) Top Layer And Pad U1-25(24.416mm,26.801mm) on Top Layer Location : [X = 86.916mm][Y = 81.801mm]
Rule Violations :1

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Clearance Constraint (Gap=0.127mm) (All),(All)
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (2mm,0mm)(62mm,0mm) on Keep-Out Layer And Pad JP2-5(5.715mm,2.032mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (2mm,0mm)(62mm,0mm) on Keep-Out Layer And Pad JP2-4(8.255mm,2.032mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (2mm,0mm)(62mm,0mm) on Keep-Out Layer And Pad JP2-3(10.795mm,2.032mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (2mm,0mm)(62mm,0mm) on Keep-Out Layer And Pad JP2-2(13.335mm,2.032mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (2mm,0mm)(62mm,0mm) on Keep-Out Layer And Pad JP2-1(15.875mm,2.032mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-27(29.48mm,37mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-25(32.02mm,37mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-23(34.56mm,37mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-21(37.1mm,37mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-19(39.64mm,37mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-17(42.18mm,37mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-15(44.72mm,37mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-13(47.26mm,37mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-11(49.8mm,37mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-9(52.34mm,37mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-7(54.88mm,37mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-5(57.42mm,37mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-3(59.96mm,37mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-1(62.5mm,37mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-29(26.94mm,37mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-31(24.4mm,37mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-33(21.86mm,37mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-35(19.32mm,37mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-37(16.78mm,37mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-39(14.24mm,37mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-41(11.7mm,37mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-43(9.16mm,37mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-45(6.62mm,37mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-47(4.08mm,37mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-49(1.54mm,37mm) on Top Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-2(62.5mm,37mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-4(59.96mm,37mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-6(57.42mm,37mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-8(54.88mm,37mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-10(52.34mm,37mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-12(49.8mm,37mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-14(47.26mm,37mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-16(44.72mm,37mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-18(42.18mm,37mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-20(39.64mm,37mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-22(37.1mm,37mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-24(34.56mm,37mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-26(32.02mm,37mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-28(29.48mm,37mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-30(26.94mm,37mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-32(24.4mm,37mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-34(21.86mm,37mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-36(19.32mm,37mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-38(16.78mm,37mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-40(14.24mm,37mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-42(11.7mm,37mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-44(9.16mm,37mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-46(6.62mm,37mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-48(4.08mm,37mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer And Pad JP1-50(1.54mm,37mm) on Bottom Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Area Fill (56.642mm,35.052mm) (63.246mm,39mm) on Top Layer And Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer 
   Violation between Clearance Constraint: (Collision < 0.127mm) Between Area Fill (49.022mm,35.044mm) (55.634mm,38.989mm) on Top Layer And Track (0mm,39mm)(64mm,39mm) on Keep-Out Layer 
Rule Violations :57

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=1mm) (Preferred=0.5mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-5(25.166mm,24.801mm) on Top Layer And Pad U1-6(25.666mm,24.801mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad U1-7(26.416mm,25.551mm) on Top Layer And Pad U1-6(25.666mm,24.801mm) on Top Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-4(24.666mm,24.801mm) on Top Layer And Pad U1-5(25.166mm,24.801mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-3(24.166mm,24.801mm) on Top Layer And Pad U1-4(24.666mm,24.801mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-2(23.666mm,24.801mm) on Top Layer And Pad U1-3(24.166mm,24.801mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-1(23.166mm,24.801mm) on Top Layer And Pad U1-2(23.666mm,24.801mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.039mm < 0.254mm) Between Pad U1-24(22.416mm,25.551mm) on Top Layer And Pad U1-1(23.166mm,24.801mm) on Top Layer [Top Solder] Mask Sliver [0.039mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad U1-13(25.666mm,28.801mm) on Top Layer And Pad U1-12(26.416mm,28.051mm) on Top Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-11(26.416mm,27.551mm) on Top Layer And Pad U1-12(26.416mm,28.051mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-10(26.416mm,27.051mm) on Top Layer And Pad U1-11(26.416mm,27.551mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-9(26.416mm,26.551mm) on Top Layer And Pad U1-10(26.416mm,27.051mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-8(26.416mm,26.051mm) on Top Layer And Pad U1-9(26.416mm,26.551mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-7(26.416mm,25.551mm) on Top Layer And Pad U1-8(26.416mm,26.051mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-17(23.666mm,28.801mm) on Top Layer And Pad U1-18(23.166mm,28.801mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.139mm < 0.254mm) Between Pad U1-19(22.416mm,28.051mm) on Top Layer And Pad U1-18(23.166mm,28.801mm) on Top Layer [Top Solder] Mask Sliver [0.139mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-16(24.166mm,28.801mm) on Top Layer And Pad U1-17(23.666mm,28.801mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-15(24.666mm,28.801mm) on Top Layer And Pad U1-16(24.166mm,28.801mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-14(25.166mm,28.801mm) on Top Layer And Pad U1-15(24.666mm,28.801mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-13(25.666mm,28.801mm) on Top Layer And Pad U1-14(25.166mm,28.801mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-23(22.416mm,26.051mm) on Top Layer And Pad U1-24(22.416mm,25.551mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-22(22.416mm,26.551mm) on Top Layer And Pad U1-23(22.416mm,26.051mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-21(22.416mm,27.051mm) on Top Layer And Pad U1-22(22.416mm,26.551mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-20(22.416mm,27.551mm) on Top Layer And Pad U1-21(22.416mm,27.051mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.017mm < 0.254mm) Between Pad U1-19(22.416mm,28.051mm) on Top Layer And Pad U1-20(22.416mm,27.551mm) on Top Layer [Top Solder] Mask Sliver [0.017mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-9(24.167mm,10.929mm) on Top Layer And Pad U4-10(24.167mm,11.429mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-8(24.167mm,10.429mm) on Top Layer And Pad U4-9(24.167mm,10.929mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-7(24.167mm,9.929mm) on Top Layer And Pad U4-8(24.167mm,10.429mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-6(24.167mm,9.429mm) on Top Layer And Pad U4-7(24.167mm,9.929mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-4(19.267mm,9.929mm) on Top Layer And Pad U4-5(19.267mm,9.429mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-3(19.267mm,10.429mm) on Top Layer And Pad U4-4(19.267mm,9.929mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-2(19.267mm,10.929mm) on Top Layer And Pad U4-3(19.267mm,10.429mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U4-1(19.267mm,11.429mm) on Top Layer And Pad U4-2(19.267mm,10.929mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.181mm < 0.254mm) Between Pad USBC1-(26.036mm,6.444mm) on Multi-Layer And Pad USBC1-A12(26.496mm,7.744mm) on Top Layer [Top Solder] Mask Sliver [0.181mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.109mm < 0.254mm) Between Pad USBC1-0(27.559mm,6.944mm) on Multi-Layer And Pad USBC1-A12(26.496mm,7.744mm) on Top Layer [Top Solder] Mask Sliver [0.109mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.147mm < 0.254mm) Between Pad USBC1-(26.036mm,6.444mm) on Multi-Layer And Pad USBC1-B1(26.197mm,7.744mm) on Top Layer [Top Solder] Mask Sliver [0.147mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.153mm < 0.254mm) Between Pad USBC1-(26.036mm,6.444mm) on Multi-Layer And Pad USBC1-A9(25.697mm,7.744mm) on Top Layer [Top Solder] Mask Sliver [0.153mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.149mm < 0.254mm) Between Pad USBC1-(20.256mm,6.444mm) on Multi-Layer And Pad USBC1-A4(20.597mm,7.74mm) on Top Layer [Top Solder] Mask Sliver [0.149mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.145mm < 0.254mm) Between Pad USBC1-(20.256mm,6.444mm) on Multi-Layer And Pad USBC1-B12(20.096mm,7.742mm) on Top Layer [Top Solder] Mask Sliver [0.145mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.179mm < 0.254mm) Between Pad USBC1-(20.256mm,6.444mm) on Multi-Layer And Pad USBC1-A1(19.796mm,7.742mm) on Top Layer [Top Solder] Mask Sliver [0.179mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-47(6.135mm,22.388mm) on Top Layer And Pad U3-48(6.135mm,21.888mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-46(6.135mm,22.888mm) on Top Layer And Pad U3-47(6.135mm,22.388mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-45(6.135mm,23.388mm) on Top Layer And Pad U3-46(6.135mm,22.888mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-44(6.135mm,23.888mm) on Top Layer And Pad U3-45(6.135mm,23.388mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-43(6.135mm,24.388mm) on Top Layer And Pad U3-44(6.135mm,23.888mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-42(6.135mm,24.888mm) on Top Layer And Pad U3-43(6.135mm,24.388mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-41(6.135mm,25.388mm) on Top Layer And Pad U3-42(6.135mm,24.888mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-40(6.135mm,25.888mm) on Top Layer And Pad U3-41(6.135mm,25.388mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-39(6.135mm,26.388mm) on Top Layer And Pad U3-40(6.135mm,25.888mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-38(6.135mm,26.888mm) on Top Layer And Pad U3-39(6.135mm,26.388mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-37(6.135mm,27.388mm) on Top Layer And Pad U3-38(6.135mm,26.888mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-35(7.91mm,28.663mm) on Top Layer And Pad U3-36(7.41mm,28.663mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-34(8.41mm,28.663mm) on Top Layer And Pad U3-35(7.91mm,28.663mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-33(8.91mm,28.663mm) on Top Layer And Pad U3-34(8.41mm,28.663mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-32(9.41mm,28.663mm) on Top Layer And Pad U3-33(8.91mm,28.663mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-31(9.91mm,28.663mm) on Top Layer And Pad U3-32(9.41mm,28.663mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-30(10.41mm,28.663mm) on Top Layer And Pad U3-31(9.91mm,28.663mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-29(10.91mm,28.663mm) on Top Layer And Pad U3-30(10.41mm,28.663mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-28(11.41mm,28.663mm) on Top Layer And Pad U3-29(10.91mm,28.663mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-27(11.91mm,28.663mm) on Top Layer And Pad U3-28(11.41mm,28.663mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-26(12.41mm,28.663mm) on Top Layer And Pad U3-27(11.91mm,28.663mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-25(12.91mm,28.663mm) on Top Layer And Pad U3-26(12.41mm,28.663mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-23(14.185mm,26.888mm) on Top Layer And Pad U3-24(14.185mm,27.388mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-22(14.185mm,26.388mm) on Top Layer And Pad U3-23(14.185mm,26.888mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-21(14.185mm,25.888mm) on Top Layer And Pad U3-22(14.185mm,26.388mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-20(14.185mm,25.388mm) on Top Layer And Pad U3-21(14.185mm,25.888mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-19(14.185mm,24.888mm) on Top Layer And Pad U3-20(14.185mm,25.388mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-18(14.185mm,24.388mm) on Top Layer And Pad U3-19(14.185mm,24.888mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-17(14.185mm,23.888mm) on Top Layer And Pad U3-18(14.185mm,24.388mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-16(14.185mm,23.388mm) on Top Layer And Pad U3-17(14.185mm,23.888mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-15(14.185mm,22.888mm) on Top Layer And Pad U3-16(14.185mm,23.388mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-14(14.185mm,22.388mm) on Top Layer And Pad U3-15(14.185mm,22.888mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-13(14.185mm,21.888mm) on Top Layer And Pad U3-14(14.185mm,22.388mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-11(12.41mm,20.613mm) on Top Layer And Pad U3-12(12.91mm,20.613mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-10(11.91mm,20.613mm) on Top Layer And Pad U3-11(12.41mm,20.613mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-9(11.41mm,20.613mm) on Top Layer And Pad U3-10(11.91mm,20.613mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-8(10.91mm,20.613mm) on Top Layer And Pad U3-9(11.41mm,20.613mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-7(10.41mm,20.613mm) on Top Layer And Pad U3-8(10.91mm,20.613mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-6(9.91mm,20.613mm) on Top Layer And Pad U3-7(10.41mm,20.613mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-5(9.41mm,20.613mm) on Top Layer And Pad U3-6(9.91mm,20.613mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-4(8.91mm,20.613mm) on Top Layer And Pad U3-5(9.41mm,20.613mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-3(8.41mm,20.613mm) on Top Layer And Pad U3-4(8.91mm,20.613mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-2(7.91mm,20.613mm) on Top Layer And Pad U3-3(8.41mm,20.613mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad U3-1(7.41mm,20.613mm) on Top Layer And Pad U3-2(7.91mm,20.613mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad S1-1(31.151mm,3.774mm) on Top Layer And Pad S1-0(29.751mm,3.028mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad S1-3(35.651mm,3.774mm) on Top Layer And Pad S1-0(37.051mm,3.028mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad LED1-3(17.863mm,17.641mm) on Top Layer And Pad R9-8(17.788mm,18.631mm) on Top Layer [Top Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.21mm < 0.254mm) Between Pad LED1-1(18.713mm,17.641mm) on Top Layer And Pad R9-8(17.788mm,18.631mm) on Top Layer [Top Solder] Mask Sliver [0.21mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R9-2(18.788mm,19.181mm) on Top Layer And Pad R9-8(17.788mm,18.631mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R9-1(18.788mm,18.631mm) on Top Layer And Pad R9-8(17.788mm,18.631mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R9-3(18.788mm,19.681mm) on Top Layer And Pad R9-5(17.788mm,20.231mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R9-4(18.788mm,20.231mm) on Top Layer And Pad R9-5(17.788mm,20.231mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R9-2(18.788mm,19.181mm) on Top Layer And Pad R9-7(17.788mm,19.181mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R9-3(18.788mm,19.681mm) on Top Layer And Pad R9-7(17.788mm,19.181mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R9-1(18.788mm,18.631mm) on Top Layer And Pad R9-7(17.788mm,19.181mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R9-2(18.788mm,19.181mm) on Top Layer And Pad R9-6(17.788mm,19.681mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R9-3(18.788mm,19.681mm) on Top Layer And Pad R9-6(17.788mm,19.681mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad R9-4(18.788mm,20.231mm) on Top Layer And Pad R9-6(17.788mm,19.681mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.21mm < 0.254mm) Between Pad LED1-3(17.863mm,17.641mm) on Top Layer And Pad R9-1(18.788mm,18.631mm) on Top Layer [Top Solder] Mask Sliver [0.21mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.187mm < 0.254mm) Between Pad LED1-1(18.713mm,17.641mm) on Top Layer And Pad R9-1(18.788mm,18.631mm) on Top Layer [Top Solder] Mask Sliver [0.187mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad M1-34(51.42mm,2.5mm) on Top Layer And Pad M1-35(52.69mm,2.5mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad M1-2(55.23mm,20.5mm) on Top Layer And Pad M1-3(53.96mm,20.5mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.067mm < 0.254mm) Between Pad M1-1(56.5mm,20.5mm) on Top Layer And Pad M1-2(55.23mm,20.5mm) on Top Layer [Top Solder] Mask Sliver [0.067mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad DS1-2(57.15mm,24.578mm) on Bottom Layer And Pad DS1-1(57.15mm,23.928mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad DS1-3(57.15mm,25.228mm) on Bottom Layer And Pad DS1-2(57.15mm,24.578mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad DS1-4(57.15mm,25.878mm) on Bottom Layer And Pad DS1-3(57.15mm,25.228mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad DS1-5(57.15mm,26.528mm) on Bottom Layer And Pad DS1-4(57.15mm,25.878mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad DS1-6(57.15mm,27.178mm) on Bottom Layer And Pad DS1-5(57.15mm,26.528mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad DS1-7(57.15mm,27.828mm) on Bottom Layer And Pad DS1-6(57.15mm,27.178mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad DS1-8(57.15mm,28.478mm) on Bottom Layer And Pad DS1-7(57.15mm,27.828mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad DS1-9(57.15mm,29.128mm) on Bottom Layer And Pad DS1-8(57.15mm,28.478mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad DS1-10(57.15mm,29.778mm) on Bottom Layer And Pad DS1-9(57.15mm,29.128mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad DS1-11(57.15mm,30.428mm) on Bottom Layer And Pad DS1-10(57.15mm,29.778mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad DS1-12(57.15mm,31.078mm) on Bottom Layer And Pad DS1-11(57.15mm,30.428mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad DS1-13(57.15mm,31.728mm) on Bottom Layer And Pad DS1-12(57.15mm,31.078mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad DS1-14(57.15mm,32.378mm) on Bottom Layer And Pad DS1-13(57.15mm,31.728mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad DS1-15(57.15mm,33.028mm) on Bottom Layer And Pad DS1-14(57.15mm,32.378mm) on Bottom Layer [Bottom Solder] Mask Sliver [0.047mm]
Rule Violations :116

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.138mm < 0.254mm) Between Arc (22.666mm,24.301mm) on Top Overlay And Pad U1-1(23.166mm,24.801mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.138mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.171mm < 0.254mm) Between Arc (30.48mm,16.129mm) on Top Overlay And Pad V1-1(31.115mm,15.127mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.171mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (34.798mm,18.669mm) on Top Overlay And Pad E2-1(32.648mm,18.669mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (34.798mm,18.669mm) on Top Overlay And Pad E2-2(36.948mm,18.669mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (34.798mm,6.985mm) on Top Overlay And Pad E1-2(32.648mm,6.985mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Arc (34.798mm,6.985mm) on Top Overlay And Pad E1-1(36.948mm,6.985mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (5.939mm,15.225mm)(8.539mm,15.225mm) on Top Overlay And Pad R10-2(7.889mm,15.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (5.939mm,16.525mm)(8.539mm,16.525mm) on Top Overlay And Pad R10-2(7.889mm,15.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (8.539mm,15.225mm)(8.539mm,16.525mm) on Top Overlay And Pad R10-2(7.889mm,15.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (5.939mm,15.225mm)(5.939mm,16.525mm) on Top Overlay And Pad R10-1(6.589mm,15.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (5.939mm,15.225mm)(8.539mm,15.225mm) on Top Overlay And Pad R10-1(6.589mm,15.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (5.939mm,16.525mm)(8.539mm,16.525mm) on Top Overlay And Pad R10-1(6.589mm,15.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Track (26.016mm,24.695mm)(26.522mm,24.695mm) on Top Overlay And Pad U1-6(25.666mm,24.801mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Track (22.31mm,24.695mm)(22.816mm,24.695mm) on Top Overlay And Pad U1-1(23.166mm,24.801mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Track (26.522mm,28.401mm)(26.522mm,28.907mm) on Top Overlay And Pad U1-12(26.416mm,28.051mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Track (26.522mm,24.695mm)(26.522mm,25.201mm) on Top Overlay And Pad U1-7(26.416mm,25.551mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Track (22.31mm,28.907mm)(22.816mm,28.907mm) on Top Overlay And Pad U1-18(23.166mm,28.801mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Track (26.016mm,28.907mm)(26.522mm,28.907mm) on Top Overlay And Pad U1-13(25.666mm,28.801mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Track (22.31mm,24.695mm)(22.31mm,25.201mm) on Top Overlay And Pad U1-24(22.416mm,25.551mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.118mm < 0.254mm) Between Track (22.31mm,28.401mm)(22.31mm,28.907mm) on Top Overlay And Pad U1-19(22.416mm,28.051mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.118mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (28.321mm,11.699mm)(29.591mm,11.699mm) on Top Overlay And Pad LED2-1(28.956mm,11.079mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Track (28.321mm,9.159mm)(28.321mm,10.175mm) on Top Overlay And Pad LED2-2(28.956mm,9.779mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.154mm < 0.254mm) Between Track (29.591mm,9.159mm)(29.591mm,10.175mm) on Top Overlay And Pad LED2-2(28.956mm,9.779mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.154mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.137mm < 0.254mm) Between Track (28.321mm,9.159mm)(29.591mm,9.159mm) on Top Overlay And Pad LED2-2(28.956mm,9.779mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.137mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (26.782mm,9.129mm)(26.782mm,11.729mm) on Top Overlay And Pad R15-1(27.432mm,11.079mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (28.082mm,9.129mm)(28.082mm,11.729mm) on Top Overlay And Pad R15-1(27.432mm,11.079mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (26.782mm,11.729mm)(28.082mm,11.729mm) on Top Overlay And Pad R15-1(27.432mm,11.079mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (26.782mm,9.129mm)(26.782mm,11.729mm) on Top Overlay And Pad R15-2(27.432mm,9.779mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (28.082mm,9.129mm)(28.082mm,11.729mm) on Top Overlay And Pad R15-2(27.432mm,9.779mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (26.782mm,9.129mm)(28.082mm,9.129mm) on Top Overlay And Pad R15-2(27.432mm,9.779mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.076mm < 0.254mm) Between Track (26.144mm,6.497mm)(26.144mm,7.747mm) on Top Overlay And Pad USBC1-A12(26.496mm,7.744mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.076mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Track (26.878mm,8.019mm)(26.915mm,8.019mm) on Top Overlay And Pad USBC1-A12(26.496mm,7.744mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (26.144mm,6.497mm)(26.144mm,7.747mm) on Top Overlay And Pad USBC1-B1(26.197mm,7.744mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.17mm < 0.254mm) Between Track (26.144mm,6.497mm)(26.144mm,7.747mm) on Top Overlay And Pad USBC1-A9(25.697mm,7.744mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.17mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (24.394mm,6.497mm)(24.394mm,6.868mm) on Top Overlay And Pad USBC1-B8(24.396mm,7.744mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Track (21.897mm,6.494mm)(21.897mm,6.938mm) on Top Overlay And Pad USBC1-A5(21.897mm,7.744mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Track (19.203mm,8.019mm)(19.415mm,8.019mm) on Top Overlay And Pad USBC1-A1(19.796mm,7.742mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (10.922mm,8.026mm)(10.922mm,8.763mm) on Top Overlay And Pad SW2-1(9.9mm,9.343mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (10.922mm,8.763mm)(14.478mm,8.763mm) on Top Overlay And Pad SW2-1(9.9mm,9.343mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (14.478mm,8.026mm)(14.478mm,8.763mm) on Top Overlay And Pad SW2-2(15.5mm,9.343mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.002mm < 0.254mm) Between Text "R17" (16.129mm,7.874mm) on Top Overlay And Pad SW2-2(15.5mm,9.343mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.002mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (10.922mm,8.763mm)(14.478mm,8.763mm) on Top Overlay And Pad SW2-2(15.5mm,9.343mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (6.35mm,6.223mm)(6.35mm,6.96mm) on Top Overlay And Pad SW1-1(7.372mm,5.643mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (2.794mm,6.223mm)(6.35mm,6.223mm) on Top Overlay And Pad SW1-1(7.372mm,5.643mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (2.794mm,6.223mm)(2.794mm,6.96mm) on Top Overlay And Pad SW1-2(1.772mm,5.643mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.109mm < 0.254mm) Between Track (2.794mm,6.223mm)(6.35mm,6.223mm) on Top Overlay And Pad SW1-2(1.772mm,5.643mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.109mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (30.051mm,1.016mm)(30.051mm,2.54mm) on Top Overlay And Pad S1-0(29.751mm,3.028mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (30.051mm,1.016mm)(30.051mm,2.54mm) on Top Overlay And Pad S1-0(29.751mm,0.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Track (30.734mm,0.381mm)(36.068mm,0.381mm) on Top Overlay And Pad S1-0(29.751mm,0.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (36.751mm,1.016mm)(36.751mm,2.54mm) on Top Overlay And Pad S1-0(37.051mm,0.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.156mm < 0.254mm) Between Track (30.734mm,0.381mm)(36.068mm,0.381mm) on Top Overlay And Pad S1-0(37.051mm,0.528mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.156mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (36.751mm,1.016mm)(36.751mm,2.54mm) on Top Overlay And Pad S1-0(37.051mm,3.028mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Track (31.702mm,3.175mm)(33.607mm,3.175mm) on Top Overlay And Pad S1-1(31.151mm,3.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (31.702mm,3.175mm)(33.607mm,3.175mm) on Top Overlay And Pad S1-2(34.151mm,3.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Track (32.698mm,4.885mm)(35.898mm,4.885mm) on Top Overlay And Pad S1-2(34.151mm,3.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Track (35.898mm,4.885mm)(36.898mm,5.885mm) on Top Overlay And Pad S1-3(35.651mm,3.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.234mm < 0.254mm) Between Track (32.698mm,4.885mm)(35.898mm,4.885mm) on Top Overlay And Pad S1-3(35.651mm,3.774mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.234mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (17.003mm,11.714mm)(18.303mm,11.714mm) on Top Overlay And Pad R17-1(17.653mm,11.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (18.303mm,9.114mm)(18.303mm,11.714mm) on Top Overlay And Pad R17-1(17.653mm,11.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (17.003mm,9.114mm)(17.003mm,11.714mm) on Top Overlay And Pad R17-1(17.653mm,11.064mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (17.003mm,9.114mm)(18.303mm,9.114mm) on Top Overlay And Pad R17-2(17.653mm,9.764mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (18.303mm,9.114mm)(18.303mm,11.714mm) on Top Overlay And Pad R17-2(17.653mm,9.764mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (17.003mm,9.114mm)(17.003mm,11.714mm) on Top Overlay And Pad R17-2(17.653mm,9.764mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (25.258mm,9.129mm)(26.558mm,9.129mm) on Top Overlay And Pad R16-1(25.908mm,9.779mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (25.258mm,9.129mm)(25.258mm,11.729mm) on Top Overlay And Pad R16-1(25.908mm,9.779mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (26.558mm,9.129mm)(26.558mm,11.729mm) on Top Overlay And Pad R16-1(25.908mm,9.779mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (25.258mm,11.729mm)(26.558mm,11.729mm) on Top Overlay And Pad R16-2(25.908mm,11.079mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (25.258mm,9.129mm)(25.258mm,11.729mm) on Top Overlay And Pad R16-2(25.908mm,11.079mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (26.558mm,9.129mm)(26.558mm,11.729mm) on Top Overlay And Pad R16-2(25.908mm,11.079mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (8.748mm,15.322mm)(10.048mm,15.322mm) on Top Overlay And Pad R14-1(9.398mm,15.972mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (10.048mm,15.322mm)(10.048mm,17.922mm) on Top Overlay And Pad R14-1(9.398mm,15.972mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (8.748mm,15.322mm)(8.748mm,17.922mm) on Top Overlay And Pad R14-1(9.398mm,15.972mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (8.748mm,17.922mm)(10.048mm,17.922mm) on Top Overlay And Pad R14-2(9.398mm,17.272mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (10.048mm,15.322mm)(10.048mm,17.922mm) on Top Overlay And Pad R14-2(9.398mm,17.272mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (8.748mm,15.322mm)(8.748mm,17.922mm) on Top Overlay And Pad R14-2(9.398mm,17.272mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (11.206mm,10.399mm)(11.206mm,11.699mm) on Top Overlay And Pad R13-1(10.556mm,11.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (8.606mm,11.699mm)(11.206mm,11.699mm) on Top Overlay And Pad R13-1(10.556mm,11.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (8.606mm,10.399mm)(11.206mm,10.399mm) on Top Overlay And Pad R13-1(10.556mm,11.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (8.606mm,11.699mm)(11.206mm,11.699mm) on Top Overlay And Pad R13-2(9.256mm,11.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (8.606mm,10.399mm)(8.606mm,11.699mm) on Top Overlay And Pad R13-2(9.256mm,11.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (8.606mm,10.399mm)(11.206mm,10.399mm) on Top Overlay And Pad R13-2(9.256mm,11.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (11.4mm,10.399mm)(11.4mm,11.699mm) on Top Overlay And Pad R12-1(12.05mm,11.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (11.4mm,10.399mm)(14mm,10.399mm) on Top Overlay And Pad R12-1(12.05mm,11.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (11.4mm,11.699mm)(14mm,11.699mm) on Top Overlay And Pad R12-1(12.05mm,11.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (14mm,10.399mm)(14mm,11.699mm) on Top Overlay And Pad R12-2(13.35mm,11.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (11.4mm,10.399mm)(14mm,10.399mm) on Top Overlay And Pad R12-2(13.35mm,11.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (11.4mm,11.699mm)(14mm,11.699mm) on Top Overlay And Pad R12-2(13.35mm,11.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C14" (3.371mm,4.064mm) on Top Overlay And Pad R11-1(3.908mm,2.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (3.258mm,1.621mm)(3.258mm,4.221mm) on Top Overlay And Pad R11-1(3.908mm,2.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (4.558mm,1.621mm)(4.558mm,4.221mm) on Top Overlay And Pad R11-1(3.908mm,2.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (3.258mm,1.621mm)(4.558mm,1.621mm) on Top Overlay And Pad R11-1(3.908mm,2.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Text "C14" (3.371mm,4.064mm) on Top Overlay And Pad R11-2(3.908mm,3.571mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (3.258mm,1.621mm)(3.258mm,4.221mm) on Top Overlay And Pad R11-2(3.908mm,3.571mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (4.558mm,1.621mm)(4.558mm,4.221mm) on Top Overlay And Pad R11-2(3.908mm,3.571mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (3.258mm,4.221mm)(4.558mm,4.221mm) on Top Overlay And Pad R11-2(3.908mm,3.571mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Track (17.28mm,18.292mm)(17.28mm,20.578mm) on Top Overlay And Pad R9-8(17.788mm,18.631mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Track (17.28mm,18.292mm)(19.312mm,18.292mm) on Top Overlay And Pad R9-8(17.788mm,18.631mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Track (17.28mm,18.292mm)(17.28mm,20.578mm) on Top Overlay And Pad R9-5(17.788mm,20.231mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Track (17.28mm,20.578mm)(19.312mm,20.578mm) on Top Overlay And Pad R9-5(17.788mm,20.231mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Track (17.28mm,18.292mm)(17.28mm,20.578mm) on Top Overlay And Pad R9-7(17.788mm,19.181mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.132mm < 0.254mm) Between Track (17.28mm,18.292mm)(17.28mm,20.578mm) on Top Overlay And Pad R9-6(17.788mm,19.681mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.132mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (19.312mm,18.292mm)(19.312mm,20.578mm) on Top Overlay And Pad R9-4(18.788mm,20.231mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.071mm < 0.254mm) Between Track (17.28mm,20.578mm)(19.312mm,20.578mm) on Top Overlay And Pad R9-4(18.788mm,20.231mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.071mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (19.312mm,18.292mm)(19.312mm,20.578mm) on Top Overlay And Pad R9-1(18.788mm,18.631mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.063mm < 0.254mm) Between Track (17.28mm,18.292mm)(19.312mm,18.292mm) on Top Overlay And Pad R9-1(18.788mm,18.631mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.063mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (19.312mm,18.292mm)(19.312mm,20.578mm) on Top Overlay And Pad R9-3(18.788mm,19.681mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.148mm < 0.254mm) Between Track (19.312mm,18.292mm)(19.312mm,20.578mm) on Top Overlay And Pad R9-2(18.788mm,19.181mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.148mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (22.576mm,21.067mm)(22.576mm,22.367mm) on Top Overlay And Pad R8-1(23.226mm,21.717mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (22.576mm,21.067mm)(25.176mm,21.067mm) on Top Overlay And Pad R8-1(23.226mm,21.717mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (22.576mm,22.367mm)(25.176mm,22.367mm) on Top Overlay And Pad R8-1(23.226mm,21.717mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (25.176mm,21.067mm)(25.176mm,22.367mm) on Top Overlay And Pad R8-2(24.526mm,21.717mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (22.576mm,21.067mm)(25.176mm,21.067mm) on Top Overlay And Pad R8-2(24.526mm,21.717mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (22.576mm,22.367mm)(25.176mm,22.367mm) on Top Overlay And Pad R8-2(24.526mm,21.717mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (39.213mm,20.94mm)(39.213mm,22.24mm) on Top Overlay And Pad R7-1(39.863mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (39.213mm,20.94mm)(41.813mm,20.94mm) on Top Overlay And Pad R7-1(39.863mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (39.213mm,22.24mm)(41.813mm,22.24mm) on Top Overlay And Pad R7-1(39.863mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (41.813mm,20.94mm)(41.813mm,22.24mm) on Top Overlay And Pad R7-2(41.163mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (39.213mm,20.94mm)(41.813mm,20.94mm) on Top Overlay And Pad R7-2(41.163mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (39.213mm,22.24mm)(41.813mm,22.24mm) on Top Overlay And Pad R7-2(41.163mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (44.607mm,20.94mm)(44.607mm,22.24mm) on Top Overlay And Pad R6-1(43.957mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (42.007mm,20.94mm)(44.607mm,20.94mm) on Top Overlay And Pad R6-1(43.957mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (42.007mm,22.24mm)(44.607mm,22.24mm) on Top Overlay And Pad R6-1(43.957mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (42.007mm,20.94mm)(42.007mm,22.24mm) on Top Overlay And Pad R6-2(42.657mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (42.007mm,20.94mm)(44.607mm,20.94mm) on Top Overlay And Pad R6-2(42.657mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (42.007mm,22.24mm)(44.607mm,22.24mm) on Top Overlay And Pad R6-2(42.657mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (30.256mm,25.766mm)(30.256mm,27.066mm) on Top Overlay And Pad R5-1(29.606mm,26.416mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (27.656mm,25.766mm)(30.256mm,25.766mm) on Top Overlay And Pad R5-1(29.606mm,26.416mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (27.656mm,27.066mm)(30.256mm,27.066mm) on Top Overlay And Pad R5-1(29.606mm,26.416mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (27.656mm,25.766mm)(27.656mm,27.066mm) on Top Overlay And Pad R5-2(28.306mm,26.416mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (27.656mm,25.766mm)(30.256mm,25.766mm) on Top Overlay And Pad R5-2(28.306mm,26.416mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (27.656mm,27.066mm)(30.256mm,27.066mm) on Top Overlay And Pad R5-2(28.306mm,26.416mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (20.081mm,25.624mm)(20.081mm,28.224mm) on Top Overlay And Pad R4-1(19.431mm,27.574mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (18.781mm,25.624mm)(18.781mm,28.224mm) on Top Overlay And Pad R4-1(19.431mm,27.574mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (18.781mm,28.224mm)(20.081mm,28.224mm) on Top Overlay And Pad R4-1(19.431mm,27.574mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (20.081mm,25.624mm)(20.081mm,28.224mm) on Top Overlay And Pad R4-2(19.431mm,26.274mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (18.781mm,25.624mm)(18.781mm,28.224mm) on Top Overlay And Pad R4-2(19.431mm,26.274mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (18.781mm,25.624mm)(20.081mm,25.624mm) on Top Overlay And Pad R4-2(19.431mm,26.274mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (20.305mm,25.624mm)(20.305mm,28.224mm) on Top Overlay And Pad R3-1(20.955mm,27.574mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (21.605mm,25.624mm)(21.605mm,28.224mm) on Top Overlay And Pad R3-1(20.955mm,27.574mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (20.305mm,28.224mm)(21.605mm,28.224mm) on Top Overlay And Pad R3-1(20.955mm,27.574mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (20.305mm,25.624mm)(20.305mm,28.224mm) on Top Overlay And Pad R3-2(20.955mm,26.274mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (21.605mm,25.624mm)(21.605mm,28.224mm) on Top Overlay And Pad R3-2(20.955mm,26.274mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (20.305mm,25.624mm)(21.605mm,25.624mm) on Top Overlay And Pad R3-2(20.955mm,26.274mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (41.2mm,0.85mm)(43.8mm,0.85mm) on Top Overlay And Pad R2-1(41.85mm,1.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (41.2mm,2.15mm)(43.8mm,2.15mm) on Top Overlay And Pad R2-1(41.85mm,1.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (41.2mm,0.85mm)(41.2mm,2.15mm) on Top Overlay And Pad R2-1(41.85mm,1.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (43.8mm,0.85mm)(43.8mm,2.15mm) on Top Overlay And Pad R2-2(43.15mm,1.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (41.2mm,0.85mm)(43.8mm,0.85mm) on Top Overlay And Pad R2-2(43.15mm,1.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (41.2mm,2.15mm)(43.8mm,2.15mm) on Top Overlay And Pad R2-2(43.15mm,1.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (52.989mm,20.94mm)(52.989mm,22.24mm) on Top Overlay And Pad R1-1(52.339mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (50.389mm,20.94mm)(52.989mm,20.94mm) on Top Overlay And Pad R1-1(52.339mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (50.389mm,22.24mm)(52.989mm,22.24mm) on Top Overlay And Pad R1-1(52.339mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (50.389mm,20.94mm)(50.389mm,22.24mm) on Top Overlay And Pad R1-2(51.039mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (50.389mm,20.94mm)(52.989mm,20.94mm) on Top Overlay And Pad R1-2(51.039mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (50.389mm,22.24mm)(52.989mm,22.24mm) on Top Overlay And Pad R1-2(51.039mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.012mm < 0.254mm) Between Track (18.288mm,16.764mm)(18.288mm,17.145mm) on Top Overlay And Pad LED1-3(17.863mm,17.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.012mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (17.28mm,18.292mm)(19.312mm,18.292mm) on Top Overlay And Pad LED1-3(17.863mm,17.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (18.288mm,16.764mm)(18.288mm,17.145mm) on Top Overlay And Pad LED1-2(18.713mm,16.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (17.907mm,16.764mm)(18.288mm,16.764mm) on Top Overlay And Pad LED1-2(18.713mm,16.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Track (18.288mm,16.764mm)(18.669mm,16.764mm) on Top Overlay And Pad LED1-2(18.713mm,16.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.012mm < 0.254mm) Between Track (18.288mm,16.764mm)(18.288mm,17.145mm) on Top Overlay And Pad LED1-1(18.713mm,17.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.012mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.175mm < 0.254mm) Between Track (17.28mm,18.292mm)(19.312mm,18.292mm) on Top Overlay And Pad LED1-1(18.713mm,17.641mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.175mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (18.288mm,16.764mm)(18.288mm,17.145mm) on Top Overlay And Pad LED1-4(17.863mm,16.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Track (17.907mm,16.764mm)(18.288mm,16.764mm) on Top Overlay And Pad LED1-4(17.863mm,16.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (18.288mm,16.764mm)(18.669mm,16.764mm) on Top Overlay And Pad LED1-4(17.863mm,16.141mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (30.084mm,5.177mm)(30.084mm,7.777mm) on Top Overlay And Pad F1-1(30.734mm,7.127mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (31.384mm,5.177mm)(31.384mm,7.777mm) on Top Overlay And Pad F1-1(30.734mm,7.127mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (30.084mm,7.777mm)(31.384mm,7.777mm) on Top Overlay And Pad F1-1(30.734mm,7.127mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (30.084mm,5.177mm)(30.084mm,7.777mm) on Top Overlay And Pad F1-2(30.734mm,5.827mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (31.384mm,5.177mm)(31.384mm,7.777mm) on Top Overlay And Pad F1-2(30.734mm,5.827mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (30.084mm,5.177mm)(31.384mm,5.177mm) on Top Overlay And Pad F1-2(30.734mm,5.827mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.239mm < 0.254mm) Between Track (31.257mm,18.4mm)(31.257mm,19.319mm) on Top Overlay And Pad E2-1(32.648mm,18.669mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.239mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (32.698mm,17.569mm)(32.698mm,19.769mm) on Top Overlay And Pad E2-1(32.648mm,18.669mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (36.898mm,16.569mm)(36.898mm,20.769mm) on Top Overlay And Pad E2-2(36.948mm,18.669mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (36.898mm,5.885mm)(36.898mm,8.085mm) on Top Overlay And Pad E1-1(36.948mm,6.985mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Track (31.384mm,5.177mm)(31.384mm,7.777mm) on Top Overlay And Pad E1-2(32.648mm,6.985mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (32.698mm,4.885mm)(32.698mm,9.085mm) on Top Overlay And Pad E1-2(32.648mm,6.985mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (22.195mm,12.192mm)(22.195mm,13.492mm) on Top Overlay And Pad C21-2(22.845mm,12.842mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (23.495mm,12.613mm)(23.495mm,13.071mm) on Top Overlay And Pad C21-2(22.845mm,12.842mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (23.495mm,12.842mm)(23.571mm,12.842mm) on Top Overlay And Pad C21-2(22.845mm,12.842mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (23.419mm,12.842mm)(23.495mm,12.842mm) on Top Overlay And Pad C21-2(22.845mm,12.842mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (22.195mm,12.192mm)(23.114mm,12.192mm) on Top Overlay And Pad C21-2(22.845mm,12.842mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (22.195mm,13.492mm)(23.114mm,13.492mm) on Top Overlay And Pad C21-2(22.845mm,12.842mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (23.495mm,12.613mm)(23.495mm,13.071mm) on Top Overlay And Pad C21-1(24.145mm,12.842mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (23.495mm,12.842mm)(23.571mm,12.842mm) on Top Overlay And Pad C21-1(24.145mm,12.842mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (23.419mm,12.842mm)(23.495mm,12.842mm) on Top Overlay And Pad C21-1(24.145mm,12.842mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (24.795mm,12.192mm)(24.795mm,13.492mm) on Top Overlay And Pad C21-1(24.145mm,12.842mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (23.876mm,12.192mm)(24.795mm,12.192mm) on Top Overlay And Pad C21-1(24.145mm,12.842mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (23.876mm,13.492mm)(24.795mm,13.492mm) on Top Overlay And Pad C21-1(24.145mm,12.842mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (29.21mm,6.477mm)(29.21mm,6.553mm) on Top Overlay And Pad C20-2(29.21mm,5.827mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (29.21mm,6.401mm)(29.21mm,6.477mm) on Top Overlay And Pad C20-2(29.21mm,5.827mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (28.56mm,5.177mm)(28.56mm,6.096mm) on Top Overlay And Pad C20-2(29.21mm,5.827mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (29.86mm,5.177mm)(29.86mm,6.096mm) on Top Overlay And Pad C20-2(29.21mm,5.827mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (28.56mm,5.177mm)(29.86mm,5.177mm) on Top Overlay And Pad C20-2(29.21mm,5.827mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (28.981mm,6.477mm)(29.439mm,6.477mm) on Top Overlay And Pad C20-2(29.21mm,5.827mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (28.56mm,6.858mm)(28.56mm,7.777mm) on Top Overlay And Pad C20-1(29.21mm,7.127mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (29.86mm,6.858mm)(29.86mm,7.777mm) on Top Overlay And Pad C20-1(29.21mm,7.127mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (29.21mm,6.477mm)(29.21mm,6.553mm) on Top Overlay And Pad C20-1(29.21mm,7.127mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (29.21mm,6.401mm)(29.21mm,6.477mm) on Top Overlay And Pad C20-1(29.21mm,7.127mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (28.56mm,7.777mm)(29.86mm,7.777mm) on Top Overlay And Pad C20-1(29.21mm,7.127mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (28.981mm,6.477mm)(29.439mm,6.477mm) on Top Overlay And Pad C20-1(29.21mm,7.127mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (10.257mm,16.749mm)(10.257mm,18.049mm) on Top Overlay And Pad C19-2(10.907mm,17.399mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (11.481mm,17.399mm)(11.557mm,17.399mm) on Top Overlay And Pad C19-2(10.907mm,17.399mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (11.557mm,17.399mm)(11.633mm,17.399mm) on Top Overlay And Pad C19-2(10.907mm,17.399mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (11.557mm,17.17mm)(11.557mm,17.628mm) on Top Overlay And Pad C19-2(10.907mm,17.399mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (10.257mm,18.049mm)(11.176mm,18.049mm) on Top Overlay And Pad C19-2(10.907mm,17.399mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (10.257mm,16.749mm)(11.176mm,16.749mm) on Top Overlay And Pad C19-2(10.907mm,17.399mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (11.481mm,17.399mm)(11.557mm,17.399mm) on Top Overlay And Pad C19-1(12.207mm,17.399mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (11.557mm,17.399mm)(11.633mm,17.399mm) on Top Overlay And Pad C19-1(12.207mm,17.399mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (11.557mm,17.17mm)(11.557mm,17.628mm) on Top Overlay And Pad C19-1(12.207mm,17.399mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (12.857mm,16.749mm)(12.857mm,18.049mm) on Top Overlay And Pad C19-1(12.207mm,17.399mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (11.938mm,18.049mm)(12.857mm,18.049mm) on Top Overlay And Pad C19-1(12.207mm,17.399mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (11.938mm,16.749mm)(12.857mm,16.749mm) on Top Overlay And Pad C19-1(12.207mm,17.399mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (11.481mm,15.875mm)(11.557mm,15.875mm) on Top Overlay And Pad C18-2(10.907mm,15.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (11.557mm,15.875mm)(11.633mm,15.875mm) on Top Overlay And Pad C18-2(10.907mm,15.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (10.257mm,15.225mm)(10.257mm,16.525mm) on Top Overlay And Pad C18-2(10.907mm,15.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (11.557mm,15.646mm)(11.557mm,16.104mm) on Top Overlay And Pad C18-2(10.907mm,15.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (10.257mm,15.225mm)(11.176mm,15.225mm) on Top Overlay And Pad C18-2(10.907mm,15.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (10.257mm,16.525mm)(11.176mm,16.525mm) on Top Overlay And Pad C18-2(10.907mm,15.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (11.481mm,15.875mm)(11.557mm,15.875mm) on Top Overlay And Pad C18-1(12.207mm,15.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (11.557mm,15.875mm)(11.633mm,15.875mm) on Top Overlay And Pad C18-1(12.207mm,15.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (11.557mm,15.646mm)(11.557mm,16.104mm) on Top Overlay And Pad C18-1(12.207mm,15.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (12.857mm,15.225mm)(12.857mm,16.525mm) on Top Overlay And Pad C18-1(12.207mm,15.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (11.938mm,15.225mm)(12.857mm,15.225mm) on Top Overlay And Pad C18-1(12.207mm,15.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (11.938mm,16.525mm)(12.857mm,16.525mm) on Top Overlay And Pad C18-1(12.207mm,15.875mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (7.239mm,17.399mm)(7.315mm,17.399mm) on Top Overlay And Pad C16-2(7.889mm,17.399mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (7.163mm,17.399mm)(7.239mm,17.399mm) on Top Overlay And Pad C16-2(7.889mm,17.399mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (7.239mm,17.17mm)(7.239mm,17.628mm) on Top Overlay And Pad C16-2(7.889mm,17.399mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (7.62mm,16.749mm)(8.539mm,16.749mm) on Top Overlay And Pad C16-2(7.889mm,17.399mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (7.62mm,18.049mm)(8.539mm,18.049mm) on Top Overlay And Pad C16-2(7.889mm,17.399mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (8.539mm,16.749mm)(8.539mm,18.049mm) on Top Overlay And Pad C16-2(7.889mm,17.399mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (5.939mm,16.749mm)(5.939mm,18.049mm) on Top Overlay And Pad C16-1(6.589mm,17.399mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (7.239mm,17.399mm)(7.315mm,17.399mm) on Top Overlay And Pad C16-1(6.589mm,17.399mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (7.163mm,17.399mm)(7.239mm,17.399mm) on Top Overlay And Pad C16-1(6.589mm,17.399mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (7.239mm,17.17mm)(7.239mm,17.628mm) on Top Overlay And Pad C16-1(6.589mm,17.399mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (5.939mm,16.749mm)(6.858mm,16.749mm) on Top Overlay And Pad C16-1(6.589mm,17.399mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (5.939mm,18.049mm)(6.858mm,18.049mm) on Top Overlay And Pad C16-1(6.589mm,17.399mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (14.194mm,10.399mm)(14.194mm,11.699mm) on Top Overlay And Pad C15-2(14.844mm,11.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (15.418mm,11.049mm)(15.494mm,11.049mm) on Top Overlay And Pad C15-2(14.844mm,11.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (15.494mm,11.049mm)(15.57mm,11.049mm) on Top Overlay And Pad C15-2(14.844mm,11.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (15.494mm,10.82mm)(15.494mm,11.278mm) on Top Overlay And Pad C15-2(14.844mm,11.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (14.194mm,11.699mm)(15.113mm,11.699mm) on Top Overlay And Pad C15-2(14.844mm,11.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (14.194mm,10.399mm)(15.113mm,10.399mm) on Top Overlay And Pad C15-2(14.844mm,11.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (15.418mm,11.049mm)(15.494mm,11.049mm) on Top Overlay And Pad C15-1(16.144mm,11.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (15.494mm,11.049mm)(15.57mm,11.049mm) on Top Overlay And Pad C15-1(16.144mm,11.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (15.494mm,10.82mm)(15.494mm,11.278mm) on Top Overlay And Pad C15-1(16.144mm,11.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (15.875mm,11.699mm)(16.794mm,11.699mm) on Top Overlay And Pad C15-1(16.144mm,11.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (15.875mm,10.399mm)(16.794mm,10.399mm) on Top Overlay And Pad C15-1(16.144mm,11.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (16.794mm,10.399mm)(16.794mm,11.699mm) on Top Overlay And Pad C15-1(16.144mm,11.049mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (2.384mm,2.845mm)(2.384mm,2.921mm) on Top Overlay And Pad C14-2(2.384mm,2.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (2.384mm,2.921mm)(2.384mm,2.997mm) on Top Overlay And Pad C14-2(2.384mm,2.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (1.734mm,1.621mm)(1.734mm,2.54mm) on Top Overlay And Pad C14-2(2.384mm,2.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (3.034mm,1.621mm)(3.034mm,2.54mm) on Top Overlay And Pad C14-2(2.384mm,2.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (1.734mm,1.621mm)(3.034mm,1.621mm) on Top Overlay And Pad C14-2(2.384mm,2.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (2.155mm,2.921mm)(2.613mm,2.921mm) on Top Overlay And Pad C14-2(2.384mm,2.271mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (2.384mm,2.845mm)(2.384mm,2.921mm) on Top Overlay And Pad C14-1(2.384mm,3.571mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (2.384mm,2.921mm)(2.384mm,2.997mm) on Top Overlay And Pad C14-1(2.384mm,3.571mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (1.734mm,3.302mm)(1.734mm,4.221mm) on Top Overlay And Pad C14-1(2.384mm,3.571mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (3.034mm,3.302mm)(3.034mm,4.221mm) on Top Overlay And Pad C14-1(2.384mm,3.571mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (2.155mm,2.921mm)(2.613mm,2.921mm) on Top Overlay And Pad C14-1(2.384mm,3.571mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (1.734mm,4.221mm)(3.034mm,4.221mm) on Top Overlay And Pad C14-1(2.384mm,3.571mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (30.607mm,17.943mm)(30.607mm,18.019mm) on Top Overlay And Pad C13-2(30.607mm,17.369mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (30.378mm,18.019mm)(30.836mm,18.019mm) on Top Overlay And Pad C13-2(30.607mm,17.369mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (29.957mm,16.719mm)(29.957mm,17.638mm) on Top Overlay And Pad C13-2(30.607mm,17.369mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (31.257mm,16.719mm)(31.257mm,17.638mm) on Top Overlay And Pad C13-2(30.607mm,17.369mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (30.607mm,18.019mm)(30.607mm,18.095mm) on Top Overlay And Pad C13-2(30.607mm,17.369mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (29.957mm,16.719mm)(31.257mm,16.719mm) on Top Overlay And Pad C13-2(30.607mm,17.369mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (30.607mm,17.943mm)(30.607mm,18.019mm) on Top Overlay And Pad C13-1(30.607mm,18.669mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (30.378mm,18.019mm)(30.836mm,18.019mm) on Top Overlay And Pad C13-1(30.607mm,18.669mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (29.957mm,18.4mm)(29.957mm,19.319mm) on Top Overlay And Pad C13-1(30.607mm,18.669mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (31.257mm,18.4mm)(31.257mm,19.319mm) on Top Overlay And Pad C13-1(30.607mm,18.669mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (30.607mm,18.019mm)(30.607mm,18.095mm) on Top Overlay And Pad C13-1(30.607mm,18.669mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (29.957mm,19.319mm)(31.257mm,19.319mm) on Top Overlay And Pad C13-1(30.607mm,18.669mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (61.722mm,21.59mm)(61.798mm,21.59mm) on Top Overlay And Pad C12-2(62.372mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (61.646mm,21.59mm)(61.722mm,21.59mm) on Top Overlay And Pad C12-2(62.372mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (61.722mm,21.361mm)(61.722mm,21.819mm) on Top Overlay And Pad C12-2(62.372mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (62.103mm,20.94mm)(63.022mm,20.94mm) on Top Overlay And Pad C12-2(62.372mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (62.103mm,22.24mm)(63.022mm,22.24mm) on Top Overlay And Pad C12-2(62.372mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (63.022mm,20.94mm)(63.022mm,22.24mm) on Top Overlay And Pad C12-2(62.372mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (60.422mm,20.94mm)(61.341mm,20.94mm) on Top Overlay And Pad C12-1(61.072mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (61.722mm,21.59mm)(61.798mm,21.59mm) on Top Overlay And Pad C12-1(61.072mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (61.646mm,21.59mm)(61.722mm,21.59mm) on Top Overlay And Pad C12-1(61.072mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (61.722mm,21.361mm)(61.722mm,21.819mm) on Top Overlay And Pad C12-1(61.072mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (60.422mm,22.24mm)(61.341mm,22.24mm) on Top Overlay And Pad C12-1(61.072mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (60.422mm,20.94mm)(60.422mm,22.24mm) on Top Overlay And Pad C12-1(61.072mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (58.801mm,21.59mm)(58.877mm,21.59mm) on Top Overlay And Pad C11-2(59.451mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (58.725mm,21.59mm)(58.801mm,21.59mm) on Top Overlay And Pad C11-2(59.451mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (58.801mm,21.361mm)(58.801mm,21.819mm) on Top Overlay And Pad C11-2(59.451mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (60.101mm,20.94mm)(60.101mm,22.24mm) on Top Overlay And Pad C11-2(59.451mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (59.182mm,20.94mm)(60.101mm,20.94mm) on Top Overlay And Pad C11-2(59.451mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (59.182mm,22.24mm)(60.101mm,22.24mm) on Top Overlay And Pad C11-2(59.451mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (58.801mm,21.59mm)(58.877mm,21.59mm) on Top Overlay And Pad C11-1(58.151mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (58.725mm,21.59mm)(58.801mm,21.59mm) on Top Overlay And Pad C11-1(58.151mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (58.801mm,21.361mm)(58.801mm,21.819mm) on Top Overlay And Pad C11-1(58.151mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (57.501mm,20.94mm)(58.42mm,20.94mm) on Top Overlay And Pad C11-1(58.151mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (57.501mm,22.24mm)(58.42mm,22.24mm) on Top Overlay And Pad C11-1(58.151mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (57.501mm,20.94mm)(57.501mm,22.24mm) on Top Overlay And Pad C11-1(58.151mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (37.719mm,21.59mm)(37.795mm,21.59mm) on Top Overlay And Pad C10-2(38.369mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (37.643mm,21.59mm)(37.719mm,21.59mm) on Top Overlay And Pad C10-2(38.369mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (37.719mm,21.361mm)(37.719mm,21.819mm) on Top Overlay And Pad C10-2(38.369mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (38.1mm,20.94mm)(39.019mm,20.94mm) on Top Overlay And Pad C10-2(38.369mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (38.1mm,22.24mm)(39.019mm,22.24mm) on Top Overlay And Pad C10-2(38.369mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (39.019mm,20.94mm)(39.019mm,22.24mm) on Top Overlay And Pad C10-2(38.369mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (37.719mm,21.59mm)(37.795mm,21.59mm) on Top Overlay And Pad C10-1(37.069mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (37.643mm,21.59mm)(37.719mm,21.59mm) on Top Overlay And Pad C10-1(37.069mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (37.719mm,21.361mm)(37.719mm,21.819mm) on Top Overlay And Pad C10-1(37.069mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (36.419mm,20.94mm)(36.419mm,22.24mm) on Top Overlay And Pad C10-1(37.069mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (36.419mm,20.94mm)(37.338mm,20.94mm) on Top Overlay And Pad C10-1(37.069mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (36.419mm,22.24mm)(37.338mm,22.24mm) on Top Overlay And Pad C10-1(37.069mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (34.833mm,21.581mm)(34.909mm,21.581mm) on Top Overlay And Pad C9-2(35.559mm,21.581mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (34.909mm,21.352mm)(34.909mm,21.81mm) on Top Overlay And Pad C9-2(35.559mm,21.581mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (35.29mm,20.931mm)(36.209mm,20.931mm) on Top Overlay And Pad C9-2(35.559mm,21.581mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (35.29mm,22.231mm)(36.209mm,22.231mm) on Top Overlay And Pad C9-2(35.559mm,21.581mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (36.209mm,20.931mm)(36.209mm,22.231mm) on Top Overlay And Pad C9-2(35.559mm,21.581mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (34.909mm,21.581mm)(34.985mm,21.581mm) on Top Overlay And Pad C9-2(35.559mm,21.581mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (34.833mm,21.581mm)(34.909mm,21.581mm) on Top Overlay And Pad C9-1(34.259mm,21.581mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (34.909mm,21.352mm)(34.909mm,21.81mm) on Top Overlay And Pad C9-1(34.259mm,21.581mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (33.609mm,20.931mm)(34.528mm,20.931mm) on Top Overlay And Pad C9-1(34.259mm,21.581mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (33.609mm,22.231mm)(34.528mm,22.231mm) on Top Overlay And Pad C9-1(34.259mm,21.581mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (33.609mm,20.931mm)(33.609mm,22.231mm) on Top Overlay And Pad C9-1(34.259mm,21.581mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (34.909mm,21.581mm)(34.985mm,21.581mm) on Top Overlay And Pad C9-1(34.259mm,21.581mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (32.131mm,21.59mm)(32.207mm,21.59mm) on Top Overlay And Pad C8-2(32.781mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (32.055mm,21.59mm)(32.131mm,21.59mm) on Top Overlay And Pad C8-2(32.781mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (32.131mm,21.361mm)(32.131mm,21.819mm) on Top Overlay And Pad C8-2(32.781mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (33.431mm,20.94mm)(33.431mm,22.24mm) on Top Overlay And Pad C8-2(32.781mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (32.512mm,20.94mm)(33.431mm,20.94mm) on Top Overlay And Pad C8-2(32.781mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (32.512mm,22.24mm)(33.431mm,22.24mm) on Top Overlay And Pad C8-2(32.781mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (32.131mm,21.59mm)(32.207mm,21.59mm) on Top Overlay And Pad C8-1(31.481mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (32.055mm,21.59mm)(32.131mm,21.59mm) on Top Overlay And Pad C8-1(31.481mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (32.131mm,21.361mm)(32.131mm,21.819mm) on Top Overlay And Pad C8-1(31.481mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (30.831mm,20.94mm)(30.831mm,22.24mm) on Top Overlay And Pad C8-1(31.481mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (30.831mm,20.94mm)(31.75mm,20.94mm) on Top Overlay And Pad C8-1(31.481mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (30.831mm,22.24mm)(31.75mm,22.24mm) on Top Overlay And Pad C8-1(31.481mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (46.025mm,21.59mm)(46.101mm,21.59mm) on Top Overlay And Pad C7-2(45.451mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (46.101mm,21.59mm)(46.177mm,21.59mm) on Top Overlay And Pad C7-2(45.451mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (46.101mm,21.361mm)(46.101mm,21.819mm) on Top Overlay And Pad C7-2(45.451mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (44.801mm,20.94mm)(44.801mm,22.24mm) on Top Overlay And Pad C7-2(45.451mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (44.801mm,20.94mm)(45.72mm,20.94mm) on Top Overlay And Pad C7-2(45.451mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (44.801mm,22.24mm)(45.72mm,22.24mm) on Top Overlay And Pad C7-2(45.451mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (46.025mm,21.59mm)(46.101mm,21.59mm) on Top Overlay And Pad C7-1(46.751mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (46.101mm,21.59mm)(46.177mm,21.59mm) on Top Overlay And Pad C7-1(46.751mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (46.101mm,21.361mm)(46.101mm,21.819mm) on Top Overlay And Pad C7-1(46.751mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (47.401mm,20.94mm)(47.401mm,22.24mm) on Top Overlay And Pad C7-1(46.751mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (46.482mm,20.94mm)(47.401mm,20.94mm) on Top Overlay And Pad C7-1(46.751mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (46.482mm,22.24mm)(47.401mm,22.24mm) on Top Overlay And Pad C7-1(46.751mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (22.195mm,29.703mm)(22.195mm,31.003mm) on Top Overlay And Pad C6-2(22.845mm,30.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (23.419mm,30.353mm)(23.495mm,30.353mm) on Top Overlay And Pad C6-2(22.845mm,30.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (23.495mm,30.353mm)(23.571mm,30.353mm) on Top Overlay And Pad C6-2(22.845mm,30.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (23.495mm,30.124mm)(23.495mm,30.582mm) on Top Overlay And Pad C6-2(22.845mm,30.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (22.195mm,29.703mm)(23.114mm,29.703mm) on Top Overlay And Pad C6-2(22.845mm,30.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (22.195mm,31.003mm)(23.114mm,31.003mm) on Top Overlay And Pad C6-2(22.845mm,30.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (23.419mm,30.353mm)(23.495mm,30.353mm) on Top Overlay And Pad C6-1(24.145mm,30.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (23.495mm,30.353mm)(23.571mm,30.353mm) on Top Overlay And Pad C6-1(24.145mm,30.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (23.495mm,30.124mm)(23.495mm,30.582mm) on Top Overlay And Pad C6-1(24.145mm,30.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (23.876mm,29.703mm)(24.795mm,29.703mm) on Top Overlay And Pad C6-1(24.145mm,30.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (23.876mm,31.003mm)(24.795mm,31.003mm) on Top Overlay And Pad C6-1(24.145mm,30.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (24.795mm,29.703mm)(24.795mm,31.003mm) on Top Overlay And Pad C6-1(24.145mm,30.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (26.289mm,30.353mm)(26.365mm,30.353mm) on Top Overlay And Pad C5-2(26.939mm,30.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (26.213mm,30.353mm)(26.289mm,30.353mm) on Top Overlay And Pad C5-2(26.939mm,30.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (26.289mm,30.124mm)(26.289mm,30.582mm) on Top Overlay And Pad C5-2(26.939mm,30.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (27.589mm,29.703mm)(27.589mm,31.003mm) on Top Overlay And Pad C5-2(26.939mm,30.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (26.67mm,29.703mm)(27.589mm,29.703mm) on Top Overlay And Pad C5-2(26.939mm,30.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (26.67mm,31.003mm)(27.589mm,31.003mm) on Top Overlay And Pad C5-2(26.939mm,30.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (24.989mm,29.703mm)(25.908mm,29.703mm) on Top Overlay And Pad C5-1(25.639mm,30.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (24.989mm,31.003mm)(25.908mm,31.003mm) on Top Overlay And Pad C5-1(25.639mm,30.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (26.289mm,30.353mm)(26.365mm,30.353mm) on Top Overlay And Pad C5-1(25.639mm,30.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (26.213mm,30.353mm)(26.289mm,30.353mm) on Top Overlay And Pad C5-1(25.639mm,30.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (26.289mm,30.124mm)(26.289mm,30.582mm) on Top Overlay And Pad C5-1(25.639mm,30.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (24.989mm,29.703mm)(24.989mm,31.003mm) on Top Overlay And Pad C5-1(25.639mm,30.353mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (29.337mm,25.542mm)(30.256mm,25.542mm) on Top Overlay And Pad C4-2(29.606mm,24.892mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (29.337mm,24.242mm)(30.256mm,24.242mm) on Top Overlay And Pad C4-2(29.606mm,24.892mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (30.256mm,24.242mm)(30.256mm,25.542mm) on Top Overlay And Pad C4-2(29.606mm,24.892mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (28.956mm,24.892mm)(29.032mm,24.892mm) on Top Overlay And Pad C4-2(29.606mm,24.892mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (28.88mm,24.892mm)(28.956mm,24.892mm) on Top Overlay And Pad C4-2(29.606mm,24.892mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (28.956mm,24.663mm)(28.956mm,25.121mm) on Top Overlay And Pad C4-2(29.606mm,24.892mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (27.656mm,25.542mm)(28.575mm,25.542mm) on Top Overlay And Pad C4-1(28.306mm,24.892mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (27.656mm,24.242mm)(28.575mm,24.242mm) on Top Overlay And Pad C4-1(28.306mm,24.892mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (27.656mm,24.242mm)(27.656mm,25.542mm) on Top Overlay And Pad C4-1(28.306mm,24.892mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (28.956mm,24.892mm)(29.032mm,24.892mm) on Top Overlay And Pad C4-1(28.306mm,24.892mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (28.88mm,24.892mm)(28.956mm,24.892mm) on Top Overlay And Pad C4-1(28.306mm,24.892mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (28.956mm,24.663mm)(28.956mm,25.121mm) on Top Overlay And Pad C4-1(28.306mm,24.892mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (27.656mm,27.29mm)(28.575mm,27.29mm) on Top Overlay And Pad C3-2(28.306mm,27.94mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (27.656mm,28.59mm)(28.575mm,28.59mm) on Top Overlay And Pad C3-2(28.306mm,27.94mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (27.656mm,27.29mm)(27.656mm,28.59mm) on Top Overlay And Pad C3-2(28.306mm,27.94mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (28.88mm,27.94mm)(28.956mm,27.94mm) on Top Overlay And Pad C3-2(28.306mm,27.94mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (28.956mm,27.94mm)(29.032mm,27.94mm) on Top Overlay And Pad C3-2(28.306mm,27.94mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (28.956mm,27.711mm)(28.956mm,28.169mm) on Top Overlay And Pad C3-2(28.306mm,27.94mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (29.337mm,27.29mm)(30.256mm,27.29mm) on Top Overlay And Pad C3-1(29.606mm,27.94mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (29.337mm,28.59mm)(30.256mm,28.59mm) on Top Overlay And Pad C3-1(29.606mm,27.94mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (30.256mm,27.29mm)(30.256mm,28.59mm) on Top Overlay And Pad C3-1(29.606mm,27.94mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (28.88mm,27.94mm)(28.956mm,27.94mm) on Top Overlay And Pad C3-1(29.606mm,27.94mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (28.956mm,27.94mm)(29.032mm,27.94mm) on Top Overlay And Pad C3-1(29.606mm,27.94mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (28.956mm,27.711mm)(28.956mm,28.169mm) on Top Overlay And Pad C3-1(29.606mm,27.94mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (20.305mm,28.418mm)(20.305mm,29.337mm) on Top Overlay And Pad C2-2(20.955mm,29.068mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (20.955mm,29.642mm)(20.955mm,29.718mm) on Top Overlay And Pad C2-2(20.955mm,29.068mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (20.955mm,29.718mm)(20.955mm,29.794mm) on Top Overlay And Pad C2-2(20.955mm,29.068mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (21.605mm,28.418mm)(21.605mm,29.337mm) on Top Overlay And Pad C2-2(20.955mm,29.068mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (20.726mm,29.718mm)(21.184mm,29.718mm) on Top Overlay And Pad C2-2(20.955mm,29.068mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (20.305mm,28.418mm)(21.605mm,28.418mm) on Top Overlay And Pad C2-2(20.955mm,29.068mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (20.955mm,29.642mm)(20.955mm,29.718mm) on Top Overlay And Pad C2-1(20.955mm,30.368mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (20.955mm,29.718mm)(20.955mm,29.794mm) on Top Overlay And Pad C2-1(20.955mm,30.368mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (20.305mm,30.099mm)(20.305mm,31.018mm) on Top Overlay And Pad C2-1(20.955mm,30.368mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (21.605mm,30.099mm)(21.605mm,31.018mm) on Top Overlay And Pad C2-1(20.955mm,30.368mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (20.726mm,29.718mm)(21.184mm,29.718mm) on Top Overlay And Pad C2-1(20.955mm,30.368mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (20.305mm,31.018mm)(21.605mm,31.018mm) on Top Overlay And Pad C2-1(20.955mm,30.368mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (48.895mm,21.59mm)(48.971mm,21.59mm) on Top Overlay And Pad C1-2(49.545mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (48.819mm,21.59mm)(48.895mm,21.59mm) on Top Overlay And Pad C1-2(49.545mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (48.895mm,21.361mm)(48.895mm,21.819mm) on Top Overlay And Pad C1-2(49.545mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (50.195mm,20.94mm)(50.195mm,22.24mm) on Top Overlay And Pad C1-2(49.545mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (49.276mm,20.94mm)(50.195mm,20.94mm) on Top Overlay And Pad C1-2(49.545mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (49.276mm,22.24mm)(50.195mm,22.24mm) on Top Overlay And Pad C1-2(49.545mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (48.895mm,21.59mm)(48.971mm,21.59mm) on Top Overlay And Pad C1-1(48.245mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.117mm < 0.254mm) Between Track (48.819mm,21.59mm)(48.895mm,21.59mm) on Top Overlay And Pad C1-1(48.245mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.117mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.193mm < 0.254mm) Between Track (48.895mm,21.361mm)(48.895mm,21.819mm) on Top Overlay And Pad C1-1(48.245mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.193mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (47.595mm,20.94mm)(48.514mm,20.94mm) on Top Overlay And Pad C1-1(48.245mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (47.595mm,22.24mm)(48.514mm,22.24mm) on Top Overlay And Pad C1-1(48.245mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.167mm < 0.254mm) Between Track (47.595mm,20.94mm)(47.595mm,22.24mm) on Top Overlay And Pad C1-1(48.245mm,21.59mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.167mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (38.491mm,2.5mm)(63.991mm,2.5mm) on Top Overlay And Pad M1-38(56.5mm,2.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (38.491mm,2.5mm)(63.991mm,2.5mm) on Top Overlay And Pad M1-35(52.69mm,2.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (38.491mm,2.5mm)(63.991mm,2.5mm) on Top Overlay And Pad M1-34(51.42mm,2.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (38.491mm,2.5mm)(63.991mm,2.5mm) on Top Overlay And Pad M1-25(39.99mm,2.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (38.491mm,2.5mm)(38.491mm,20.5mm) on Top Overlay And Pad M1-15(38.5mm,17.2mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (38.491mm,20.5mm)(63.991mm,20.5mm) on Top Overlay And Pad M1-3(53.96mm,20.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (38.491mm,20.5mm)(63.991mm,20.5mm) on Top Overlay And Pad M1-2(55.23mm,20.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Track (38.491mm,20.5mm)(63.991mm,20.5mm) on Top Overlay And Pad M1-1(56.5mm,20.5mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0mm,34.989mm) (64mm,38.989mm) on Bottom Overlay And Pad JP1-2(62.5mm,37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0mm,34.989mm) (64mm,38.989mm) on Bottom Overlay And Pad JP1-4(59.96mm,37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0mm,34.989mm) (64mm,38.989mm) on Bottom Overlay And Pad JP1-6(57.42mm,37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0mm,34.989mm) (64mm,38.989mm) on Bottom Overlay And Pad JP1-8(54.88mm,37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0mm,34.989mm) (64mm,38.989mm) on Bottom Overlay And Pad JP1-10(52.34mm,37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0mm,34.989mm) (64mm,38.989mm) on Bottom Overlay And Pad JP1-12(49.8mm,37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0mm,34.989mm) (64mm,38.989mm) on Bottom Overlay And Pad JP1-14(47.26mm,37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0mm,34.989mm) (64mm,38.989mm) on Bottom Overlay And Pad JP1-16(44.72mm,37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0mm,34.989mm) (64mm,38.989mm) on Bottom Overlay And Pad JP1-18(42.18mm,37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0mm,34.989mm) (64mm,38.989mm) on Bottom Overlay And Pad JP1-20(39.64mm,37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0mm,34.989mm) (64mm,38.989mm) on Bottom Overlay And Pad JP1-22(37.1mm,37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0mm,34.989mm) (64mm,38.989mm) on Bottom Overlay And Pad JP1-24(34.56mm,37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0mm,34.989mm) (64mm,38.989mm) on Bottom Overlay And Pad JP1-26(32.02mm,37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0mm,34.989mm) (64mm,38.989mm) on Bottom Overlay And Pad JP1-28(29.48mm,37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0mm,34.989mm) (64mm,38.989mm) on Bottom Overlay And Pad JP1-30(26.94mm,37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0mm,34.989mm) (64mm,38.989mm) on Bottom Overlay And Pad JP1-32(24.4mm,37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0mm,34.989mm) (64mm,38.989mm) on Bottom Overlay And Pad JP1-34(21.86mm,37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0mm,34.989mm) (64mm,38.989mm) on Bottom Overlay And Pad JP1-36(19.32mm,37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0mm,34.989mm) (64mm,38.989mm) on Bottom Overlay And Pad JP1-38(16.78mm,37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0mm,34.989mm) (64mm,38.989mm) on Bottom Overlay And Pad JP1-40(14.24mm,37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0mm,34.989mm) (64mm,38.989mm) on Bottom Overlay And Pad JP1-42(11.7mm,37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0mm,34.989mm) (64mm,38.989mm) on Bottom Overlay And Pad JP1-44(9.16mm,37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0mm,34.989mm) (64mm,38.989mm) on Bottom Overlay And Pad JP1-46(6.62mm,37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0mm,34.989mm) (64mm,38.989mm) on Bottom Overlay And Pad JP1-48(4.08mm,37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (Collision < 0.254mm) Between Area Fill (0mm,34.989mm) (64mm,38.989mm) on Bottom Overlay And Pad JP1-50(1.54mm,37mm) on Bottom Layer [Bottom Overlay] to [Bottom Solder] clearance [0mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (19.203mm,8.019mm)(19.415mm,8.019mm) on Top Overlay And Pad USBC1-0(18.559mm,6.944mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (18.676mm,4.017mm)(18.676mm,5.571mm) on Top Overlay And Pad USBC1-0(18.559mm,6.944mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Track (27.616mm,4.023mm)(27.616mm,5.565mm) on Top Overlay And Pad USBC1-0(27.559mm,6.944mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Track (26.878mm,8.019mm)(26.915mm,8.019mm) on Top Overlay And Pad USBC1-0(27.559mm,6.944mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Track (27.616mm,0.194mm)(27.616mm,1.565mm) on Top Overlay And Pad USBC1-0(27.559mm,2.794mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.104mm < 0.254mm) Between Track (27.616mm,4.023mm)(27.616mm,5.565mm) on Top Overlay And Pad USBC1-0(27.559mm,2.794mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.104mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (18.676mm,0.194mm)(18.676mm,1.571mm) on Top Overlay And Pad USBC1-0(18.559mm,2.794mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.103mm < 0.254mm) Between Track (18.676mm,4.017mm)(18.676mm,5.571mm) on Top Overlay And Pad USBC1-0(18.559mm,2.794mm) on Multi-Layer [Top Overlay] to [Top Solder] clearance [0.103mm]
Rule Violations :458

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.248mm < 0.254mm) Between Text "U4" (19.812mm,12.065mm) on Top Overlay And Arc (21.775mm,11.729mm) on Top Overlay Silk Text to Silk Clearance [0.248mm]
   Violation between Silk To Silk Clearance Constraint: (0.204mm < 0.254mm) Between Text "U4" (19.812mm,12.065mm) on Top Overlay And Arc (19.267mm,12.345mm) on Top Overlay Silk Text to Silk Clearance [0.204mm]
   Violation between Silk To Silk Clearance Constraint: (0.16mm < 0.254mm) Between Text "U2" (20.32mm,21.844mm) on Top Overlay And Arc (21.124mm,21.336mm) on Top Overlay Silk Text to Silk Clearance [0.16mm]
   Violation between Silk To Silk Clearance Constraint: (0.202mm < 0.254mm) Between Text "R14" (8.636mm,13.97mm) on Top Overlay And Track (5.939mm,15.225mm)(8.539mm,15.225mm) on Top Overlay Silk Text to Silk Clearance [0.202mm]
   Violation between Silk To Silk Clearance Constraint: (0.202mm < 0.254mm) Between Text "R14" (8.636mm,13.97mm) on Top Overlay And Track (8.539mm,15.225mm)(8.539mm,16.525mm) on Top Overlay Silk Text to Silk Clearance [0.202mm]
   Violation between Silk To Silk Clearance Constraint: (0.215mm < 0.254mm) Between Text "R10" (3.302mm,15.367mm) on Top Overlay And Track (5.939mm,15.225mm)(5.939mm,16.525mm) on Top Overlay Silk Text to Silk Clearance [0.215mm]
   Violation between Silk To Silk Clearance Constraint: (0.245mm < 0.254mm) Between Text "U4" (19.812mm,12.065mm) on Top Overlay And Track (20.417mm,11.729mm)(21.257mm,11.729mm) on Top Overlay Silk Text to Silk Clearance [0.245mm]
   Violation between Silk To Silk Clearance Constraint: (0.246mm < 0.254mm) Between Text "U4" (19.812mm,12.065mm) on Top Overlay And Track (20.417mm,9.129mm)(20.417mm,11.729mm) on Top Overlay Silk Text to Silk Clearance [0.246mm]
   Violation between Silk To Silk Clearance Constraint: (0.233mm < 0.254mm) Between Text "C12" (60.579mm,22.987mm) on Top Overlay And Track (62.95mm,22.728mm)(63.95mm,22.728mm) on Top Overlay Silk Text to Silk Clearance [0.233mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "LED2" (29.464mm,11.938mm) on Top Overlay And Track (28.321mm,11.699mm)(29.591mm,11.699mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.254mm) Between Text "R15" (27.94mm,11.938mm) on Top Overlay And Track (26.782mm,11.729mm)(28.082mm,11.729mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.151mm < 0.254mm) Between Text "R15" (27.94mm,11.938mm) on Top Overlay And Track (28.082mm,9.129mm)(28.082mm,11.729mm) on Top Overlay Silk Text to Silk Clearance [0.151mm]
   Violation between Silk To Silk Clearance Constraint: (0.181mm < 0.254mm) Between Text "R15" (27.94mm,11.938mm) on Top Overlay And Track (26.782mm,9.129mm)(26.782mm,11.729mm) on Top Overlay Silk Text to Silk Clearance [0.181mm]
   Violation between Silk To Silk Clearance Constraint: (0.07mm < 0.254mm) Between Text "C20" (27.813mm,3.937mm) on Top Overlay And Track (27.616mm,4.023mm)(27.616mm,5.565mm) on Top Overlay Silk Text to Silk Clearance [0.07mm]
   Violation between Silk To Silk Clearance Constraint: (Collision < 0.254mm) Between Text "R11" (5.657mm,5.461mm) on Top Overlay And Track (3.302mm,4.943mm)(5.842mm,4.943mm) on Top Overlay Silk Text to Silk Clearance [0mm]
   Violation between Silk To Silk Clearance Constraint: (0.127mm < 0.254mm) Between Text "S1" (31.877mm,3.429mm) on Top Overlay And Track (31.702mm,3.175mm)(33.607mm,3.175mm) on Top Overlay Silk Text to Silk Clearance [0.127mm]
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.254mm) Between Text "R17" (16.129mm,7.874mm) on Top Overlay And Track (18.303mm,9.114mm)(18.303mm,11.714mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.254mm) Between Text "R17" (16.129mm,7.874mm) on Top Overlay And Track (17.003mm,9.114mm)(18.303mm,9.114mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.212mm < 0.254mm) Between Text "R17" (16.129mm,7.874mm) on Top Overlay And Track (17.003mm,9.114mm)(17.003mm,11.714mm) on Top Overlay Silk Text to Silk Clearance [0.212mm]
   Violation between Silk To Silk Clearance Constraint: (0.182mm < 0.254mm) Between Text "R16" (26.416mm,11.938mm) on Top Overlay And Track (25.258mm,9.129mm)(25.258mm,11.729mm) on Top Overlay Silk Text to Silk Clearance [0.182mm]
   Violation between Silk To Silk Clearance Constraint: (0.108mm < 0.254mm) Between Text "R16" (26.416mm,11.938mm) on Top Overlay And Track (25.258mm,11.729mm)(26.558mm,11.729mm) on Top Overlay Silk Text to Silk Clearance [0.108mm]
   Violation between Silk To Silk Clearance Constraint: (0.151mm < 0.254mm) Between Text "R16" (26.416mm,11.938mm) on Top Overlay And Track (26.558mm,9.129mm)(26.558mm,11.729mm) on Top Overlay Silk Text to Silk Clearance [0.151mm]
   Violation between Silk To Silk Clearance Constraint: (0.184mm < 0.254mm) Between Text "R13" (8.763mm,11.938mm) on Top Overlay And Track (8.606mm,10.399mm)(8.606mm,11.699mm) on Top Overlay Silk Text to Silk Clearance [0.184mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "R13" (8.763mm,11.938mm) on Top Overlay And Track (8.606mm,11.699mm)(11.206mm,11.699mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.184mm < 0.254mm) Between Text "R12" (11.557mm,11.938mm) on Top Overlay And Track (11.4mm,10.399mm)(11.4mm,11.699mm) on Top Overlay Silk Text to Silk Clearance [0.184mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "R12" (11.557mm,11.938mm) on Top Overlay And Track (11.4mm,11.699mm)(14mm,11.699mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.221mm < 0.254mm) Between Text "R12" (11.557mm,11.938mm) on Top Overlay And Track (14mm,10.399mm)(14mm,11.699mm) on Top Overlay Silk Text to Silk Clearance [0.221mm]
   Violation between Silk To Silk Clearance Constraint: (0.135mm < 0.254mm) Between Text "C14" (3.371mm,4.064mm) on Top Overlay And Track (3.258mm,1.621mm)(4.558mm,1.621mm) on Top Overlay Silk Text to Silk Clearance [0.135mm]
   Violation between Silk To Silk Clearance Constraint: (0.011mm < 0.254mm) Between Text "C14" (3.371mm,4.064mm) on Top Overlay And Track (3.258mm,1.621mm)(3.258mm,4.221mm) on Top Overlay Silk Text to Silk Clearance [0.011mm]
   Violation between Silk To Silk Clearance Constraint: (0.055mm < 0.254mm) Between Text "C14" (3.371mm,4.064mm) on Top Overlay And Track (3.258mm,4.221mm)(4.558mm,4.221mm) on Top Overlay Silk Text to Silk Clearance [0.055mm]
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.254mm) Between Text "R11" (5.657mm,5.461mm) on Top Overlay And Track (3.258mm,4.221mm)(4.558mm,4.221mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.118mm < 0.254mm) Between Text "C14" (3.371mm,4.064mm) on Top Overlay And Track (4.558mm,1.621mm)(4.558mm,4.221mm) on Top Overlay Silk Text to Silk Clearance [0.118mm]
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.254mm) Between Text "R11" (5.657mm,5.461mm) on Top Overlay And Track (4.558mm,1.621mm)(4.558mm,4.221mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.201mm < 0.254mm) Between Text "R9" (17.399mm,20.828mm) on Top Overlay And Track (17.28mm,18.292mm)(17.28mm,20.578mm) on Top Overlay Silk Text to Silk Clearance [0.201mm]
   Violation between Silk To Silk Clearance Constraint: (0.174mm < 0.254mm) Between Text "R9" (17.399mm,20.828mm) on Top Overlay And Track (17.28mm,20.578mm)(19.312mm,20.578mm) on Top Overlay Silk Text to Silk Clearance [0.174mm]
   Violation between Silk To Silk Clearance Constraint: (0.193mm < 0.254mm) Between Text "R8" (25.4mm,21.209mm) on Top Overlay And Track (22.576mm,22.367mm)(25.176mm,22.367mm) on Top Overlay Silk Text to Silk Clearance [0.193mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Text "R8" (25.4mm,21.209mm) on Top Overlay And Track (25.176mm,21.067mm)(25.176mm,22.367mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.164mm < 0.254mm) Between Text "R8" (25.4mm,21.209mm) on Top Overlay And Track (22.576mm,21.067mm)(25.176mm,21.067mm) on Top Overlay Silk Text to Silk Clearance [0.164mm]
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.254mm) Between Text "R5" (31.496mm,25.527mm) on Top Overlay And Track (30.256mm,25.766mm)(30.256mm,27.066mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.254mm) Between Text "R5" (31.496mm,25.527mm) on Top Overlay And Track (27.656mm,25.766mm)(30.256mm,25.766mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.254mm) Between Text "R5" (31.496mm,25.527mm) on Top Overlay And Track (27.656mm,27.066mm)(30.256mm,27.066mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.249mm < 0.254mm) Between Text "R4" (19.939mm,28.575mm) on Top Overlay And Track (18.781mm,28.224mm)(20.081mm,28.224mm) on Top Overlay Silk Text to Silk Clearance [0.249mm]
   Violation between Silk To Silk Clearance Constraint: (0.215mm < 0.254mm) Between Text "R2" (44.069mm,1.016mm) on Top Overlay And Track (41.2mm,2.15mm)(43.8mm,2.15mm) on Top Overlay Silk Text to Silk Clearance [0.215mm]
   Violation between Silk To Silk Clearance Constraint: (0.167mm < 0.254mm) Between Text "R2" (44.069mm,1.016mm) on Top Overlay And Track (43.8mm,0.85mm)(43.8mm,2.15mm) on Top Overlay Silk Text to Silk Clearance [0.167mm]
   Violation between Silk To Silk Clearance Constraint: (0.215mm < 0.254mm) Between Text "R2" (44.069mm,1.016mm) on Top Overlay And Track (41.2mm,0.85mm)(43.8mm,0.85mm) on Top Overlay Silk Text to Silk Clearance [0.215mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Text "F1" (30.099mm,8.001mm) on Top Overlay And Track (30.084mm,7.777mm)(31.384mm,7.777mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.157mm < 0.254mm) Between Text "F1" (30.099mm,8.001mm) on Top Overlay And Track (31.384mm,5.177mm)(31.384mm,7.777mm) on Top Overlay Silk Text to Silk Clearance [0.157mm]
   Violation between Silk To Silk Clearance Constraint: (0.167mm < 0.254mm) Between Text "C20" (27.813mm,3.937mm) on Top Overlay And Track (30.084mm,5.177mm)(31.384mm,5.177mm) on Top Overlay Silk Text to Silk Clearance [0.167mm]
   Violation between Silk To Silk Clearance Constraint: (0.123mm < 0.254mm) Between Text "F1" (30.099mm,8.001mm) on Top Overlay And Track (30.084mm,5.177mm)(30.084mm,7.777mm) on Top Overlay Silk Text to Silk Clearance [0.123mm]
   Violation between Silk To Silk Clearance Constraint: (0.168mm < 0.254mm) Between Text "C20" (27.813mm,3.937mm) on Top Overlay And Track (30.084mm,5.177mm)(30.084mm,7.777mm) on Top Overlay Silk Text to Silk Clearance [0.168mm]
   Violation between Silk To Silk Clearance Constraint: (0.241mm < 0.254mm) Between Text "E1" (36.576mm,4.318mm) on Top Overlay And Track (35.898mm,4.885mm)(36.898mm,5.885mm) on Top Overlay Silk Text to Silk Clearance [0.241mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "C21" (22.352mm,13.731mm) on Top Overlay And Track (23.876mm,13.492mm)(24.795mm,13.492mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "C21" (22.352mm,13.731mm) on Top Overlay And Track (22.195mm,13.492mm)(23.114mm,13.492mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.254mm) Between Text "C20" (27.813mm,3.937mm) on Top Overlay And Track (28.56mm,5.177mm)(29.86mm,5.177mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "F1" (30.099mm,8.001mm) on Top Overlay And Track (28.56mm,7.777mm)(29.86mm,7.777mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "F1" (30.099mm,8.001mm) on Top Overlay And Track (29.86mm,6.858mm)(29.86mm,7.777mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (0.202mm < 0.254mm) Between Text "C20" (27.813mm,3.937mm) on Top Overlay And Track (29.86mm,5.177mm)(29.86mm,6.096mm) on Top Overlay Silk Text to Silk Clearance [0.202mm]
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.254mm) Between Text "C20" (27.813mm,3.937mm) on Top Overlay And Track (28.56mm,5.177mm)(28.56mm,6.096mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Text "C19" (13.081mm,16.891mm) on Top Overlay And Track (12.857mm,16.749mm)(12.857mm,18.049mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.254mm) Between Text "C18" (13.066mm,15.367mm) on Top Overlay And Track (12.857mm,15.225mm)(12.857mm,16.525mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "R14" (8.636mm,13.97mm) on Top Overlay And Track (10.257mm,15.225mm)(11.176mm,15.225mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (0.226mm < 0.254mm) Between Text "C16" (3.429mm,16.891mm) on Top Overlay And Track (5.939mm,16.749mm)(5.939mm,18.049mm) on Top Overlay Silk Text to Silk Clearance [0.226mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "C15" (14.351mm,11.938mm) on Top Overlay And Track (15.875mm,11.699mm)(16.794mm,11.699mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "C15" (14.351mm,11.938mm) on Top Overlay And Track (14.194mm,11.699mm)(15.113mm,11.699mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "C14" (3.371mm,4.064mm) on Top Overlay And Track (3.034mm,3.302mm)(3.034mm,4.221mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.236mm < 0.254mm) Between Text "C14" (3.371mm,4.064mm) on Top Overlay And Track (3.034mm,1.621mm)(3.034mm,2.54mm) on Top Overlay Silk Text to Silk Clearance [0.236mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "C13" (29.972mm,19.558mm) on Top Overlay And Track (29.957mm,19.319mm)(31.257mm,19.319mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "C13" (29.972mm,19.558mm) on Top Overlay And Track (31.257mm,18.4mm)(31.257mm,19.319mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "C8" (28.702mm,21.082mm) on Top Overlay And Track (30.831mm,20.94mm)(30.831mm,22.24mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.132mm < 0.254mm) Between Text "C6" (22.606mm,31.242mm) on Top Overlay And Track (23.876mm,31.003mm)(24.795mm,31.003mm) on Top Overlay Silk Text to Silk Clearance [0.132mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "C6" (22.606mm,31.242mm) on Top Overlay And Track (22.195mm,31.003mm)(23.114mm,31.003mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "C5" (25.4mm,31.242mm) on Top Overlay And Track (24.989mm,31.003mm)(25.908mm,31.003mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "C5" (25.4mm,31.242mm) on Top Overlay And Track (26.67mm,31.003mm)(27.589mm,31.003mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.254mm) Between Text "R5" (31.496mm,25.527mm) on Top Overlay And Track (30.256mm,24.242mm)(30.256mm,25.542mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.143mm < 0.254mm) Between Text "U1" (26.162mm,23.241mm) on Top Overlay And Track (27.656mm,24.242mm)(27.656mm,25.542mm) on Top Overlay Silk Text to Silk Clearance [0.143mm]
   Violation between Silk To Silk Clearance Constraint: (0.143mm < 0.254mm) Between Text "U1" (26.162mm,23.241mm) on Top Overlay And Track (27.656mm,24.242mm)(28.575mm,24.242mm) on Top Overlay Silk Text to Silk Clearance [0.143mm]
   Violation between Silk To Silk Clearance Constraint: (0.189mm < 0.254mm) Between Text "C4" (28.194mm,22.987mm) on Top Overlay And Track (27.656mm,24.242mm)(28.575mm,24.242mm) on Top Overlay Silk Text to Silk Clearance [0.189mm]
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.254mm) Between Text "R5" (31.496mm,25.527mm) on Top Overlay And Track (29.337mm,25.542mm)(30.256mm,25.542mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.186mm < 0.254mm) Between Text "C4" (28.194mm,22.987mm) on Top Overlay And Track (29.337mm,24.242mm)(30.256mm,24.242mm) on Top Overlay Silk Text to Silk Clearance [0.186mm]
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.254mm) Between Text "R5" (31.496mm,25.527mm) on Top Overlay And Track (30.256mm,27.29mm)(30.256mm,28.59mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.171mm < 0.254mm) Between Text "R5" (31.496mm,25.527mm) on Top Overlay And Track (29.337mm,27.29mm)(30.256mm,27.29mm) on Top Overlay Silk Text to Silk Clearance [0.171mm]
   Violation between Silk To Silk Clearance Constraint: (0.137mm < 0.254mm) Between Text "C3" (28.194mm,28.829mm) on Top Overlay And Track (29.337mm,28.59mm)(30.256mm,28.59mm) on Top Overlay Silk Text to Silk Clearance [0.137mm]
   Violation between Silk To Silk Clearance Constraint: (0.139mm < 0.254mm) Between Text "C3" (28.194mm,28.829mm) on Top Overlay And Track (27.656mm,28.59mm)(28.575mm,28.59mm) on Top Overlay Silk Text to Silk Clearance [0.139mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Text "C2" (20.066mm,31.242mm) on Top Overlay And Track (20.305mm,31.018mm)(21.605mm,31.018mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.122mm < 0.254mm) Between Text "C2" (20.066mm,31.242mm) on Top Overlay And Track (21.605mm,30.099mm)(21.605mm,31.018mm) on Top Overlay Silk Text to Silk Clearance [0.122mm]
   Violation between Silk To Silk Clearance Constraint: (0.14mm < 0.254mm) Between Text "C2" (20.066mm,31.242mm) on Top Overlay And Track (20.305mm,30.099mm)(20.305mm,31.018mm) on Top Overlay Silk Text to Silk Clearance [0.14mm]
   Violation between Silk To Silk Clearance Constraint: (0.187mm < 0.254mm) Between Text "E2" (36.449mm,15.113mm) on Top Overlay And Track (38.491mm,2.5mm)(38.491mm,20.5mm) on Top Overlay Silk Text to Silk Clearance [0.187mm]
   Violation between Silk To Silk Clearance Constraint: (0.118mm < 0.254mm) Between Text "CH340E RGB_LED" (50.978mm,22.479mm) on Bottom Overlay And Text "SSD1306OLED 0.91" (50.978mm,21.209mm) on Bottom Overlay Silk Text to Silk Clearance [0.118mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "3.3V" (62.484mm,22.352mm) on Bottom Overlay And Text "GND" (63.754mm,22.225mm) on Bottom Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "GND" (61.214mm,22.225mm) on Bottom Overlay And Text "3.3V" (62.484mm,22.352mm) on Bottom Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "3.3V" (59.944mm,22.352mm) on Bottom Overlay And Text "GND" (61.214mm,22.225mm) on Bottom Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "GND" (58.674mm,22.225mm) on Bottom Overlay And Text "3.3V" (59.944mm,22.352mm) on Bottom Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "3.3V" (57.404mm,22.352mm) on Bottom Overlay And Text "GND" (58.674mm,22.225mm) on Bottom Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.254mm) Between Text "PA6 *" (56.134mm,22.225mm) on Bottom Overlay And Text "3.3V" (57.404mm,22.352mm) on Bottom Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "5V" (54.864mm,22.352mm) on Bottom Overlay And Text "PA6 *" (56.134mm,22.225mm) on Bottom Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "5V" (52.197mm,34.417mm) on Bottom Overlay And Text "PA5 *" (53.467mm,34.29mm) on Bottom Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "PA4 *" (50.927mm,34.417mm) on Bottom Overlay And Text "5V" (52.197mm,34.417mm) on Bottom Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "5V" (49.657mm,34.544mm) on Bottom Overlay And Text "PA4 *" (50.927mm,34.417mm) on Bottom Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "PA3 *" (48.387mm,34.417mm) on Bottom Overlay And Text "5V" (49.657mm,34.544mm) on Bottom Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.254mm) Between Text "PB10 *" (47.117mm,34.544mm) on Bottom Overlay And Text "PA3 *" (48.387mm,34.417mm) on Bottom Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (0.196mm < 0.254mm) Between Text "PA2 *" (45.847mm,34.417mm) on Bottom Overlay And Text "PB10 *" (47.117mm,34.544mm) on Bottom Overlay Silk Text to Silk Clearance [0.196mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "PB11 *" (44.577mm,34.544mm) on Bottom Overlay And Text "PA2 *" (45.847mm,34.417mm) on Bottom Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "PB13 *" (43.307mm,34.417mm) on Bottom Overlay And Text "PB11 *" (44.577mm,34.544mm) on Bottom Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.254mm) Between Text "PB0 *" (42.037mm,34.544mm) on Bottom Overlay And Text "PB13 *" (43.307mm,34.417mm) on Bottom Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (0.196mm < 0.254mm) Between Text "PB14 *" (40.767mm,34.417mm) on Bottom Overlay And Text "PB0 *" (42.037mm,34.544mm) on Bottom Overlay Silk Text to Silk Clearance [0.196mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "PB12 *" (39.497mm,34.544mm) on Bottom Overlay And Text "PB14 *" (40.767mm,34.417mm) on Bottom Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "PB15" (38.227mm,34.417mm) on Bottom Overlay And Text "PB12 *" (39.497mm,34.544mm) on Bottom Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "PB2 *" (36.957mm,34.544mm) on Bottom Overlay And Text "PB15" (38.227mm,34.417mm) on Bottom Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.254mm) Between Text "PA8" (35.687mm,34.417mm) on Bottom Overlay And Text "PB2 *" (36.957mm,34.544mm) on Bottom Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (0.196mm < 0.254mm) Between Text "PB1 *" (34.417mm,34.544mm) on Bottom Overlay And Text "PA8" (35.687mm,34.417mm) on Bottom Overlay Silk Text to Silk Clearance [0.196mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "PA9" (33.147mm,34.417mm) on Bottom Overlay And Text "PB1 *" (34.417mm,34.544mm) on Bottom Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.196mm < 0.254mm) Between Text "PA7 *" (31.877mm,34.544mm) on Bottom Overlay And Text "PA9" (33.147mm,34.417mm) on Bottom Overlay Silk Text to Silk Clearance [0.196mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.254mm) Between Text "PC6" (30.607mm,34.417mm) on Bottom Overlay And Text "PA7 *" (31.877mm,34.544mm) on Bottom Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "PA15" (29.337mm,34.544mm) on Bottom Overlay And Text "PC6" (30.607mm,34.417mm) on Bottom Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "PC7" (28.067mm,34.417mm) on Bottom Overlay And Text "PA15" (29.337mm,34.544mm) on Bottom Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.254mm) Between Text "PD0" (26.797mm,34.544mm) on Bottom Overlay And Text "PC7" (28.067mm,34.417mm) on Bottom Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (0.19mm < 0.254mm) Between Text "PA10" (25.527mm,34.417mm) on Bottom Overlay And Text "PD0" (26.797mm,34.544mm) on Bottom Overlay Silk Text to Silk Clearance [0.19mm]
   Violation between Silk To Silk Clearance Constraint: (0.196mm < 0.254mm) Between Text "PD1" (24.257mm,34.544mm) on Bottom Overlay And Text "PA10" (25.527mm,34.417mm) on Bottom Overlay Silk Text to Silk Clearance [0.196mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "PA11" (22.987mm,34.417mm) on Bottom Overlay And Text "PD1" (24.257mm,34.544mm) on Bottom Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "PD2" (21.717mm,34.544mm) on Bottom Overlay And Text "PA11" (22.987mm,34.417mm) on Bottom Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "PA12" (20.447mm,34.417mm) on Bottom Overlay And Text "PD2" (21.717mm,34.544mm) on Bottom Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.24mm < 0.254mm) Between Text "PA1 *" (10.247mm,34.5mm) on Bottom Overlay And Text "PB5" (11.557mm,34.544mm) on Bottom Overlay Silk Text to Silk Clearance [0.24mm]
   Violation between Silk To Silk Clearance Constraint: (0.196mm < 0.254mm) Between Text "PA0 *" (12.827mm,34.417mm) on Bottom Overlay And Text "PB5" (11.557mm,34.544mm) on Bottom Overlay Silk Text to Silk Clearance [0.196mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.254mm) Between Text "PB4" (14.097mm,34.544mm) on Bottom Overlay And Text "PA0 *" (12.827mm,34.417mm) on Bottom Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "PB4" (14.097mm,34.544mm) on Bottom Overlay And Text "PF1" (15.367mm,34.417mm) on Bottom Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "PB3" (16.637mm,34.544mm) on Bottom Overlay And Text "PF1" (15.367mm,34.417mm) on Bottom Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.194mm < 0.254mm) Between Text "PF0" (17.907mm,34.417mm) on Bottom Overlay And Text "PD3" (19.177mm,34.544mm) on Bottom Overlay Silk Text to Silk Clearance [0.194mm]
   Violation between Silk To Silk Clearance Constraint: (0.2mm < 0.254mm) Between Text "PA12" (20.447mm,34.417mm) on Bottom Overlay And Text "PD3" (19.177mm,34.544mm) on Bottom Overlay Silk Text to Silk Clearance [0.2mm]
   Violation between Silk To Silk Clearance Constraint: (0.196mm < 0.254mm) Between Text "PB3" (16.637mm,34.544mm) on Bottom Overlay And Text "PF0" (17.907mm,34.417mm) on Bottom Overlay Silk Text to Silk Clearance [0.196mm]
   Violation between Silk To Silk Clearance Constraint: (0.16mm < 0.254mm) Between Text "PC15" (7.707mm,34.5mm) on Bottom Overlay And Text "PB7 *" (6.477mm,34.544mm) on Bottom Overlay Silk Text to Silk Clearance [0.16mm]
   Violation between Silk To Silk Clearance Constraint: (0.24mm < 0.254mm) Between Text "PC14" (5.167mm,34.5mm) on Bottom Overlay And Text "PB7 *" (6.477mm,34.544mm) on Bottom Overlay Silk Text to Silk Clearance [0.24mm]
   Violation between Silk To Silk Clearance Constraint: (0.24mm < 0.254mm) Between Text "PB6 *" (9.017mm,34.544mm) on Bottom Overlay And Text "PC15" (7.707mm,34.5mm) on Bottom Overlay Silk Text to Silk Clearance [0.24mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "PB6 *" (9.017mm,34.544mm) on Bottom Overlay And Text "PA1 *" (10.247mm,34.5mm) on Bottom Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (0.154mm < 0.254mm) Between Text "PC14" (5.167mm,34.5mm) on Bottom Overlay And Text "PB8" (3.937mm,34.544mm) on Bottom Overlay Silk Text to Silk Clearance [0.154mm]
   Violation between Silk To Silk Clearance Constraint: (0.16mm < 0.254mm) Between Text "PB9" (1.27mm,34.544mm) on Bottom Overlay And Text "PC13" (2.5mm,34.5mm) on Bottom Overlay Silk Text to Silk Clearance [0.16mm]
Rule Violations :135

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0


Violations Detected : 767
Time Elapsed        : 00:00:12