
Loading design for application trce from file common_impl1.ncd.
Design name: ci_stim_fpga_wrapper
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-2000ZE
Package:     TQFP100
Performance: 1
Loading device for application trce from file 'xo2c2000.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.44.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.1.454
Thu Aug 25 14:50:20 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o common_impl1.twr -gui -msgset C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/db/work/promote.xml common_impl1.ncd common_impl1.prf 
Design file:     common_impl1.ncd
Preference file: common_impl1.prf
Device,speed:    LCMXO2-2000ZE,1
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "w_clk" 3.330000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 268.107ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle[6]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              31.761ns  (38.7% logic, 61.3% route), 19 logic levels.

 Constraint Details:

     31.761ns physical path delay SLICE_108 to SLICE_47 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 268.107ns

 Physical Path Details:

      Data path SLICE_108 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R10C7B.CLK to      R10C7B.Q0 SLICE_108 (from w_clk)
ROUTE         2     2.345      R10C7B.Q0 to      R10C7A.B1 r_idle[6]
CTOF_DEL    ---     0.923      R10C7A.B1 to      R10C7A.F1 SLICE_129
ROUTE         1     2.301      R10C7A.F1 to      R10C6C.B0 r_state_ns_a2_14[2]
CTOF_DEL    ---     0.923      R10C6C.B0 to      R10C6C.F0 SLICE_139
ROUTE         1     3.265      R10C6C.F0 to     R10C11B.A1 r_state_ns_a2_18[2]
CTOF_DEL    ---     0.923     R10C11B.A1 to     R10C11B.F1 SLICE_117
ROUTE         4     3.052     R10C11B.F1 to      R9C13D.A1 N_166
CTOF_DEL    ---     0.923      R9C13D.A1 to      R9C13D.F1 SLICE_133
ROUTE         3     2.840      R9C13D.F1 to     R10C11D.C0 N_103
CTOF_DEL    ---     0.923     R10C11D.C0 to     R10C11D.F0 SLICE_144
ROUTE        25     5.656     R10C11D.F0 to      R12C5A.B0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R12C5A.B0 to     R12C5A.FCO SLICE_59
ROUTE         1     0.000     R12C5A.FCO to     R12C5B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R12C5B.FCI to     R12C5B.FCO SLICE_58
ROUTE         1     0.000     R12C5B.FCO to     R12C5C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R12C5C.FCI to     R12C5C.FCO SLICE_57
ROUTE         1     0.000     R12C5C.FCO to     R12C5D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R12C5D.FCI to     R12C5D.FCO SLICE_56
ROUTE         1     0.000     R12C5D.FCO to     R12C6A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R12C6A.FCI to     R12C6A.FCO SLICE_55
ROUTE         1     0.000     R12C6A.FCO to     R12C6B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R12C6B.FCI to     R12C6B.FCO SLICE_54
ROUTE         1     0.000     R12C6B.FCO to     R12C6C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R12C6C.FCI to     R12C6C.FCO SLICE_53
ROUTE         1     0.000     R12C6C.FCO to     R12C6D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R12C6D.FCI to     R12C6D.FCO SLICE_52
ROUTE         1     0.000     R12C6D.FCO to     R12C7A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R12C7A.FCI to     R12C7A.FCO SLICE_51
ROUTE         1     0.000     R12C7A.FCO to     R12C7B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R12C7B.FCI to     R12C7B.FCO SLICE_50
ROUTE         1     0.000     R12C7B.FCO to     R12C7C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R12C7C.FCI to     R12C7C.FCO SLICE_49
ROUTE         1     0.000     R12C7C.FCO to     R12C7D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R12C7D.FCI to     R12C7D.FCO SLICE_48
ROUTE         1     0.000     R12C7D.FCO to     R12C8A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R12C8A.FCI to      R12C8A.F0 SLICE_47
ROUTE         1     0.000      R12C8A.F0 to     R12C8A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   31.761   (38.7% logic, 61.3% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     8.811        OSC.OSC to     R10C7B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     8.811        OSC.OSC to     R12C8A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 268.187ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle[4]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              31.681ns  (38.8% logic, 61.2% route), 19 logic levels.

 Constraint Details:

     31.681ns physical path delay SLICE_107 to SLICE_47 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 268.187ns

 Physical Path Details:

      Data path SLICE_107 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R10C7D.CLK to      R10C7D.Q0 SLICE_107 (from w_clk)
ROUTE         2     2.265      R10C7D.Q0 to      R10C7A.A1 r_idle[4]
CTOF_DEL    ---     0.923      R10C7A.A1 to      R10C7A.F1 SLICE_129
ROUTE         1     2.301      R10C7A.F1 to      R10C6C.B0 r_state_ns_a2_14[2]
CTOF_DEL    ---     0.923      R10C6C.B0 to      R10C6C.F0 SLICE_139
ROUTE         1     3.265      R10C6C.F0 to     R10C11B.A1 r_state_ns_a2_18[2]
CTOF_DEL    ---     0.923     R10C11B.A1 to     R10C11B.F1 SLICE_117
ROUTE         4     3.052     R10C11B.F1 to      R9C13D.A1 N_166
CTOF_DEL    ---     0.923      R9C13D.A1 to      R9C13D.F1 SLICE_133
ROUTE         3     2.840      R9C13D.F1 to     R10C11D.C0 N_103
CTOF_DEL    ---     0.923     R10C11D.C0 to     R10C11D.F0 SLICE_144
ROUTE        25     5.656     R10C11D.F0 to      R12C5A.B0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R12C5A.B0 to     R12C5A.FCO SLICE_59
ROUTE         1     0.000     R12C5A.FCO to     R12C5B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R12C5B.FCI to     R12C5B.FCO SLICE_58
ROUTE         1     0.000     R12C5B.FCO to     R12C5C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R12C5C.FCI to     R12C5C.FCO SLICE_57
ROUTE         1     0.000     R12C5C.FCO to     R12C5D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R12C5D.FCI to     R12C5D.FCO SLICE_56
ROUTE         1     0.000     R12C5D.FCO to     R12C6A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R12C6A.FCI to     R12C6A.FCO SLICE_55
ROUTE         1     0.000     R12C6A.FCO to     R12C6B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R12C6B.FCI to     R12C6B.FCO SLICE_54
ROUTE         1     0.000     R12C6B.FCO to     R12C6C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R12C6C.FCI to     R12C6C.FCO SLICE_53
ROUTE         1     0.000     R12C6C.FCO to     R12C6D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R12C6D.FCI to     R12C6D.FCO SLICE_52
ROUTE         1     0.000     R12C6D.FCO to     R12C7A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R12C7A.FCI to     R12C7A.FCO SLICE_51
ROUTE         1     0.000     R12C7A.FCO to     R12C7B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R12C7B.FCI to     R12C7B.FCO SLICE_50
ROUTE         1     0.000     R12C7B.FCO to     R12C7C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R12C7C.FCI to     R12C7C.FCO SLICE_49
ROUTE         1     0.000     R12C7C.FCO to     R12C7D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R12C7D.FCI to     R12C7D.FCO SLICE_48
ROUTE         1     0.000     R12C7D.FCO to     R12C8A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R12C8A.FCI to      R12C8A.F0 SLICE_47
ROUTE         1     0.000      R12C8A.F0 to     R12C8A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   31.681   (38.8% logic, 61.2% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     8.811        OSC.OSC to     R10C7D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     8.811        OSC.OSC to     R12C8A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 268.307ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle[6]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[22]  (to w_clk +)

   Delay:              31.561ns  (38.3% logic, 61.7% route), 18 logic levels.

 Constraint Details:

     31.561ns physical path delay SLICE_108 to SLICE_48 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 268.307ns

 Physical Path Details:

      Data path SLICE_108 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R10C7B.CLK to      R10C7B.Q0 SLICE_108 (from w_clk)
ROUTE         2     2.345      R10C7B.Q0 to      R10C7A.B1 r_idle[6]
CTOF_DEL    ---     0.923      R10C7A.B1 to      R10C7A.F1 SLICE_129
ROUTE         1     2.301      R10C7A.F1 to      R10C6C.B0 r_state_ns_a2_14[2]
CTOF_DEL    ---     0.923      R10C6C.B0 to      R10C6C.F0 SLICE_139
ROUTE         1     3.265      R10C6C.F0 to     R10C11B.A1 r_state_ns_a2_18[2]
CTOF_DEL    ---     0.923     R10C11B.A1 to     R10C11B.F1 SLICE_117
ROUTE         4     3.052     R10C11B.F1 to      R9C13D.A1 N_166
CTOF_DEL    ---     0.923      R9C13D.A1 to      R9C13D.F1 SLICE_133
ROUTE         3     2.840      R9C13D.F1 to     R10C11D.C0 N_103
CTOF_DEL    ---     0.923     R10C11D.C0 to     R10C11D.F0 SLICE_144
ROUTE        25     5.656     R10C11D.F0 to      R12C5A.B0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R12C5A.B0 to     R12C5A.FCO SLICE_59
ROUTE         1     0.000     R12C5A.FCO to     R12C5B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R12C5B.FCI to     R12C5B.FCO SLICE_58
ROUTE         1     0.000     R12C5B.FCO to     R12C5C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R12C5C.FCI to     R12C5C.FCO SLICE_57
ROUTE         1     0.000     R12C5C.FCO to     R12C5D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R12C5D.FCI to     R12C5D.FCO SLICE_56
ROUTE         1     0.000     R12C5D.FCO to     R12C6A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R12C6A.FCI to     R12C6A.FCO SLICE_55
ROUTE         1     0.000     R12C6A.FCO to     R12C6B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R12C6B.FCI to     R12C6B.FCO SLICE_54
ROUTE         1     0.000     R12C6B.FCO to     R12C6C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R12C6C.FCI to     R12C6C.FCO SLICE_53
ROUTE         1     0.000     R12C6C.FCO to     R12C6D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R12C6D.FCI to     R12C6D.FCO SLICE_52
ROUTE         1     0.000     R12C6D.FCO to     R12C7A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R12C7A.FCI to     R12C7A.FCO SLICE_51
ROUTE         1     0.000     R12C7A.FCO to     R12C7B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R12C7B.FCI to     R12C7B.FCO SLICE_50
ROUTE         1     0.000     R12C7B.FCO to     R12C7C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R12C7C.FCI to     R12C7C.FCO SLICE_49
ROUTE         1     0.000     R12C7C.FCO to     R12C7D.FCI r_idle_cnt_cry[20]
FCITOF1_DE  ---     1.298     R12C7D.FCI to      R12C7D.F1 SLICE_48
ROUTE         1     0.000      R12C7D.F1 to     R12C7D.DI1 r_idle_cnt_s[22] (to w_clk)
                  --------
                   31.561   (38.3% logic, 61.7% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     8.811        OSC.OSC to     R10C7B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     8.811        OSC.OSC to     R12C7D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 268.376ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle[6]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              31.492ns  (38.2% logic, 61.8% route), 19 logic levels.

 Constraint Details:

     31.492ns physical path delay SLICE_108 to SLICE_47 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 268.376ns

 Physical Path Details:

      Data path SLICE_108 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R10C7B.CLK to      R10C7B.Q0 SLICE_108 (from w_clk)
ROUTE         2     2.345      R10C7B.Q0 to      R10C7A.B1 r_idle[6]
CTOF_DEL    ---     0.923      R10C7A.B1 to      R10C7A.F1 SLICE_129
ROUTE         1     2.301      R10C7A.F1 to      R10C6C.B0 r_state_ns_a2_14[2]
CTOF_DEL    ---     0.923      R10C6C.B0 to      R10C6C.F0 SLICE_139
ROUTE         1     3.265      R10C6C.F0 to     R10C11B.A1 r_state_ns_a2_18[2]
CTOF_DEL    ---     0.923     R10C11B.A1 to     R10C11B.F1 SLICE_117
ROUTE         4     3.052     R10C11B.F1 to      R9C13D.A1 N_166
CTOF_DEL    ---     0.923      R9C13D.A1 to      R9C13D.F1 SLICE_133
ROUTE         3     2.840      R9C13D.F1 to     R10C11D.C0 N_103
CTOF_DEL    ---     0.923     R10C11D.C0 to     R10C11D.F0 SLICE_144
ROUTE        25     5.656     R10C11D.F0 to      R12C5A.B1 r_idle_cnt
C1TOFCO_DE  ---     1.795      R12C5A.B1 to     R12C5A.FCO SLICE_59
ROUTE         1     0.000     R12C5A.FCO to     R12C5B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R12C5B.FCI to     R12C5B.FCO SLICE_58
ROUTE         1     0.000     R12C5B.FCO to     R12C5C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R12C5C.FCI to     R12C5C.FCO SLICE_57
ROUTE         1     0.000     R12C5C.FCO to     R12C5D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R12C5D.FCI to     R12C5D.FCO SLICE_56
ROUTE         1     0.000     R12C5D.FCO to     R12C6A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R12C6A.FCI to     R12C6A.FCO SLICE_55
ROUTE         1     0.000     R12C6A.FCO to     R12C6B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R12C6B.FCI to     R12C6B.FCO SLICE_54
ROUTE         1     0.000     R12C6B.FCO to     R12C6C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R12C6C.FCI to     R12C6C.FCO SLICE_53
ROUTE         1     0.000     R12C6C.FCO to     R12C6D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R12C6D.FCI to     R12C6D.FCO SLICE_52
ROUTE         1     0.000     R12C6D.FCO to     R12C7A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R12C7A.FCI to     R12C7A.FCO SLICE_51
ROUTE         1     0.000     R12C7A.FCO to     R12C7B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R12C7B.FCI to     R12C7B.FCO SLICE_50
ROUTE         1     0.000     R12C7B.FCO to     R12C7C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R12C7C.FCI to     R12C7C.FCO SLICE_49
ROUTE         1     0.000     R12C7C.FCO to     R12C7D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R12C7D.FCI to     R12C7D.FCO SLICE_48
ROUTE         1     0.000     R12C7D.FCO to     R12C8A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R12C8A.FCI to      R12C8A.F0 SLICE_47
ROUTE         1     0.000      R12C8A.F0 to     R12C8A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   31.492   (38.2% logic, 61.8% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     8.811        OSC.OSC to     R10C7B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     8.811        OSC.OSC to     R12C8A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 268.387ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle[4]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[22]  (to w_clk +)

   Delay:              31.481ns  (38.4% logic, 61.6% route), 18 logic levels.

 Constraint Details:

     31.481ns physical path delay SLICE_107 to SLICE_48 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 268.387ns

 Physical Path Details:

      Data path SLICE_107 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R10C7D.CLK to      R10C7D.Q0 SLICE_107 (from w_clk)
ROUTE         2     2.265      R10C7D.Q0 to      R10C7A.A1 r_idle[4]
CTOF_DEL    ---     0.923      R10C7A.A1 to      R10C7A.F1 SLICE_129
ROUTE         1     2.301      R10C7A.F1 to      R10C6C.B0 r_state_ns_a2_14[2]
CTOF_DEL    ---     0.923      R10C6C.B0 to      R10C6C.F0 SLICE_139
ROUTE         1     3.265      R10C6C.F0 to     R10C11B.A1 r_state_ns_a2_18[2]
CTOF_DEL    ---     0.923     R10C11B.A1 to     R10C11B.F1 SLICE_117
ROUTE         4     3.052     R10C11B.F1 to      R9C13D.A1 N_166
CTOF_DEL    ---     0.923      R9C13D.A1 to      R9C13D.F1 SLICE_133
ROUTE         3     2.840      R9C13D.F1 to     R10C11D.C0 N_103
CTOF_DEL    ---     0.923     R10C11D.C0 to     R10C11D.F0 SLICE_144
ROUTE        25     5.656     R10C11D.F0 to      R12C5A.B0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R12C5A.B0 to     R12C5A.FCO SLICE_59
ROUTE         1     0.000     R12C5A.FCO to     R12C5B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R12C5B.FCI to     R12C5B.FCO SLICE_58
ROUTE         1     0.000     R12C5B.FCO to     R12C5C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R12C5C.FCI to     R12C5C.FCO SLICE_57
ROUTE         1     0.000     R12C5C.FCO to     R12C5D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R12C5D.FCI to     R12C5D.FCO SLICE_56
ROUTE         1     0.000     R12C5D.FCO to     R12C6A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R12C6A.FCI to     R12C6A.FCO SLICE_55
ROUTE         1     0.000     R12C6A.FCO to     R12C6B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R12C6B.FCI to     R12C6B.FCO SLICE_54
ROUTE         1     0.000     R12C6B.FCO to     R12C6C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R12C6C.FCI to     R12C6C.FCO SLICE_53
ROUTE         1     0.000     R12C6C.FCO to     R12C6D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R12C6D.FCI to     R12C6D.FCO SLICE_52
ROUTE         1     0.000     R12C6D.FCO to     R12C7A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R12C7A.FCI to     R12C7A.FCO SLICE_51
ROUTE         1     0.000     R12C7A.FCO to     R12C7B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R12C7B.FCI to     R12C7B.FCO SLICE_50
ROUTE         1     0.000     R12C7B.FCO to     R12C7C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R12C7C.FCI to     R12C7C.FCO SLICE_49
ROUTE         1     0.000     R12C7C.FCO to     R12C7D.FCI r_idle_cnt_cry[20]
FCITOF1_DE  ---     1.298     R12C7D.FCI to      R12C7D.F1 SLICE_48
ROUTE         1     0.000      R12C7D.F1 to     R12C7D.DI1 r_idle_cnt_s[22] (to w_clk)
                  --------
                   31.481   (38.4% logic, 61.6% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     8.811        OSC.OSC to     R10C7D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     8.811        OSC.OSC to     R12C7D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 268.424ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle[6]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              31.444ns  (38.1% logic, 61.9% route), 18 logic levels.

 Constraint Details:

     31.444ns physical path delay SLICE_108 to SLICE_47 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 268.424ns

 Physical Path Details:

      Data path SLICE_108 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R10C7B.CLK to      R10C7B.Q0 SLICE_108 (from w_clk)
ROUTE         2     2.345      R10C7B.Q0 to      R10C7A.B1 r_idle[6]
CTOF_DEL    ---     0.923      R10C7A.B1 to      R10C7A.F1 SLICE_129
ROUTE         1     2.301      R10C7A.F1 to      R10C6C.B0 r_state_ns_a2_14[2]
CTOF_DEL    ---     0.923      R10C6C.B0 to      R10C6C.F0 SLICE_139
ROUTE         1     3.265      R10C6C.F0 to     R10C11B.A1 r_state_ns_a2_18[2]
CTOF_DEL    ---     0.923     R10C11B.A1 to     R10C11B.F1 SLICE_117
ROUTE         4     3.052     R10C11B.F1 to      R9C13D.A1 N_166
CTOF_DEL    ---     0.923      R9C13D.A1 to      R9C13D.F1 SLICE_133
ROUTE         3     2.840      R9C13D.F1 to     R10C11D.C0 N_103
CTOF_DEL    ---     0.923     R10C11D.C0 to     R10C11D.F0 SLICE_144
ROUTE        25     5.656     R10C11D.F0 to      R12C5B.B0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R12C5B.B0 to     R12C5B.FCO SLICE_58
ROUTE         1     0.000     R12C5B.FCO to     R12C5C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R12C5C.FCI to     R12C5C.FCO SLICE_57
ROUTE         1     0.000     R12C5C.FCO to     R12C5D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R12C5D.FCI to     R12C5D.FCO SLICE_56
ROUTE         1     0.000     R12C5D.FCO to     R12C6A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R12C6A.FCI to     R12C6A.FCO SLICE_55
ROUTE         1     0.000     R12C6A.FCO to     R12C6B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R12C6B.FCI to     R12C6B.FCO SLICE_54
ROUTE         1     0.000     R12C6B.FCO to     R12C6C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R12C6C.FCI to     R12C6C.FCO SLICE_53
ROUTE         1     0.000     R12C6C.FCO to     R12C6D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R12C6D.FCI to     R12C6D.FCO SLICE_52
ROUTE         1     0.000     R12C6D.FCO to     R12C7A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R12C7A.FCI to     R12C7A.FCO SLICE_51
ROUTE         1     0.000     R12C7A.FCO to     R12C7B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R12C7B.FCI to     R12C7B.FCO SLICE_50
ROUTE         1     0.000     R12C7B.FCO to     R12C7C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R12C7C.FCI to     R12C7C.FCO SLICE_49
ROUTE         1     0.000     R12C7C.FCO to     R12C7D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R12C7D.FCI to     R12C7D.FCO SLICE_48
ROUTE         1     0.000     R12C7D.FCO to     R12C8A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R12C8A.FCI to      R12C8A.F0 SLICE_47
ROUTE         1     0.000      R12C8A.F0 to     R12C8A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   31.444   (38.1% logic, 61.9% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     8.811        OSC.OSC to     R10C7B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     8.811        OSC.OSC to     R12C8A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 268.424ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle[6]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[21]  (to w_clk +)

   Delay:              31.444ns  (38.1% logic, 61.9% route), 18 logic levels.

 Constraint Details:

     31.444ns physical path delay SLICE_108 to SLICE_48 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 268.424ns

 Physical Path Details:

      Data path SLICE_108 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R10C7B.CLK to      R10C7B.Q0 SLICE_108 (from w_clk)
ROUTE         2     2.345      R10C7B.Q0 to      R10C7A.B1 r_idle[6]
CTOF_DEL    ---     0.923      R10C7A.B1 to      R10C7A.F1 SLICE_129
ROUTE         1     2.301      R10C7A.F1 to      R10C6C.B0 r_state_ns_a2_14[2]
CTOF_DEL    ---     0.923      R10C6C.B0 to      R10C6C.F0 SLICE_139
ROUTE         1     3.265      R10C6C.F0 to     R10C11B.A1 r_state_ns_a2_18[2]
CTOF_DEL    ---     0.923     R10C11B.A1 to     R10C11B.F1 SLICE_117
ROUTE         4     3.052     R10C11B.F1 to      R9C13D.A1 N_166
CTOF_DEL    ---     0.923      R9C13D.A1 to      R9C13D.F1 SLICE_133
ROUTE         3     2.840      R9C13D.F1 to     R10C11D.C0 N_103
CTOF_DEL    ---     0.923     R10C11D.C0 to     R10C11D.F0 SLICE_144
ROUTE        25     5.656     R10C11D.F0 to      R12C5A.B0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R12C5A.B0 to     R12C5A.FCO SLICE_59
ROUTE         1     0.000     R12C5A.FCO to     R12C5B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R12C5B.FCI to     R12C5B.FCO SLICE_58
ROUTE         1     0.000     R12C5B.FCO to     R12C5C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R12C5C.FCI to     R12C5C.FCO SLICE_57
ROUTE         1     0.000     R12C5C.FCO to     R12C5D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R12C5D.FCI to     R12C5D.FCO SLICE_56
ROUTE         1     0.000     R12C5D.FCO to     R12C6A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R12C6A.FCI to     R12C6A.FCO SLICE_55
ROUTE         1     0.000     R12C6A.FCO to     R12C6B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R12C6B.FCI to     R12C6B.FCO SLICE_54
ROUTE         1     0.000     R12C6B.FCO to     R12C6C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R12C6C.FCI to     R12C6C.FCO SLICE_53
ROUTE         1     0.000     R12C6C.FCO to     R12C6D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R12C6D.FCI to     R12C6D.FCO SLICE_52
ROUTE         1     0.000     R12C6D.FCO to     R12C7A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R12C7A.FCI to     R12C7A.FCO SLICE_51
ROUTE         1     0.000     R12C7A.FCO to     R12C7B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R12C7B.FCI to     R12C7B.FCO SLICE_50
ROUTE         1     0.000     R12C7B.FCO to     R12C7C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R12C7C.FCI to     R12C7C.FCO SLICE_49
ROUTE         1     0.000     R12C7C.FCO to     R12C7D.FCI r_idle_cnt_cry[20]
FCITOF0_DE  ---     1.181     R12C7D.FCI to      R12C7D.F0 SLICE_48
ROUTE         1     0.000      R12C7D.F0 to     R12C7D.DI0 r_idle_cnt_s[21] (to w_clk)
                  --------
                   31.444   (38.1% logic, 61.9% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     8.811        OSC.OSC to     R10C7B.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     8.811        OSC.OSC to     R12C7D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 268.456ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle[4]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              31.412ns  (38.3% logic, 61.7% route), 19 logic levels.

 Constraint Details:

     31.412ns physical path delay SLICE_107 to SLICE_47 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 268.456ns

 Physical Path Details:

      Data path SLICE_107 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R10C7D.CLK to      R10C7D.Q0 SLICE_107 (from w_clk)
ROUTE         2     2.265      R10C7D.Q0 to      R10C7A.A1 r_idle[4]
CTOF_DEL    ---     0.923      R10C7A.A1 to      R10C7A.F1 SLICE_129
ROUTE         1     2.301      R10C7A.F1 to      R10C6C.B0 r_state_ns_a2_14[2]
CTOF_DEL    ---     0.923      R10C6C.B0 to      R10C6C.F0 SLICE_139
ROUTE         1     3.265      R10C6C.F0 to     R10C11B.A1 r_state_ns_a2_18[2]
CTOF_DEL    ---     0.923     R10C11B.A1 to     R10C11B.F1 SLICE_117
ROUTE         4     3.052     R10C11B.F1 to      R9C13D.A1 N_166
CTOF_DEL    ---     0.923      R9C13D.A1 to      R9C13D.F1 SLICE_133
ROUTE         3     2.840      R9C13D.F1 to     R10C11D.C0 N_103
CTOF_DEL    ---     0.923     R10C11D.C0 to     R10C11D.F0 SLICE_144
ROUTE        25     5.656     R10C11D.F0 to      R12C5A.B1 r_idle_cnt
C1TOFCO_DE  ---     1.795      R12C5A.B1 to     R12C5A.FCO SLICE_59
ROUTE         1     0.000     R12C5A.FCO to     R12C5B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R12C5B.FCI to     R12C5B.FCO SLICE_58
ROUTE         1     0.000     R12C5B.FCO to     R12C5C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R12C5C.FCI to     R12C5C.FCO SLICE_57
ROUTE         1     0.000     R12C5C.FCO to     R12C5D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R12C5D.FCI to     R12C5D.FCO SLICE_56
ROUTE         1     0.000     R12C5D.FCO to     R12C6A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R12C6A.FCI to     R12C6A.FCO SLICE_55
ROUTE         1     0.000     R12C6A.FCO to     R12C6B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R12C6B.FCI to     R12C6B.FCO SLICE_54
ROUTE         1     0.000     R12C6B.FCO to     R12C6C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R12C6C.FCI to     R12C6C.FCO SLICE_53
ROUTE         1     0.000     R12C6C.FCO to     R12C6D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R12C6D.FCI to     R12C6D.FCO SLICE_52
ROUTE         1     0.000     R12C6D.FCO to     R12C7A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R12C7A.FCI to     R12C7A.FCO SLICE_51
ROUTE         1     0.000     R12C7A.FCO to     R12C7B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R12C7B.FCI to     R12C7B.FCO SLICE_50
ROUTE         1     0.000     R12C7B.FCO to     R12C7C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R12C7C.FCI to     R12C7C.FCO SLICE_49
ROUTE         1     0.000     R12C7C.FCO to     R12C7D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R12C7D.FCI to     R12C7D.FCO SLICE_48
ROUTE         1     0.000     R12C7D.FCO to     R12C8A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R12C8A.FCI to      R12C8A.F0 SLICE_47
ROUTE         1     0.000      R12C8A.F0 to     R12C8A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   31.412   (38.3% logic, 61.7% route), 19 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     8.811        OSC.OSC to     R10C7D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     8.811        OSC.OSC to     R12C8A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 268.504ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle[4]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:              31.364ns  (38.2% logic, 61.8% route), 18 logic levels.

 Constraint Details:

     31.364ns physical path delay SLICE_107 to SLICE_47 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 268.504ns

 Physical Path Details:

      Data path SLICE_107 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R10C7D.CLK to      R10C7D.Q0 SLICE_107 (from w_clk)
ROUTE         2     2.265      R10C7D.Q0 to      R10C7A.A1 r_idle[4]
CTOF_DEL    ---     0.923      R10C7A.A1 to      R10C7A.F1 SLICE_129
ROUTE         1     2.301      R10C7A.F1 to      R10C6C.B0 r_state_ns_a2_14[2]
CTOF_DEL    ---     0.923      R10C6C.B0 to      R10C6C.F0 SLICE_139
ROUTE         1     3.265      R10C6C.F0 to     R10C11B.A1 r_state_ns_a2_18[2]
CTOF_DEL    ---     0.923     R10C11B.A1 to     R10C11B.F1 SLICE_117
ROUTE         4     3.052     R10C11B.F1 to      R9C13D.A1 N_166
CTOF_DEL    ---     0.923      R9C13D.A1 to      R9C13D.F1 SLICE_133
ROUTE         3     2.840      R9C13D.F1 to     R10C11D.C0 N_103
CTOF_DEL    ---     0.923     R10C11D.C0 to     R10C11D.F0 SLICE_144
ROUTE        25     5.656     R10C11D.F0 to      R12C5B.B0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R12C5B.B0 to     R12C5B.FCO SLICE_58
ROUTE         1     0.000     R12C5B.FCO to     R12C5C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R12C5C.FCI to     R12C5C.FCO SLICE_57
ROUTE         1     0.000     R12C5C.FCO to     R12C5D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R12C5D.FCI to     R12C5D.FCO SLICE_56
ROUTE         1     0.000     R12C5D.FCO to     R12C6A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R12C6A.FCI to     R12C6A.FCO SLICE_55
ROUTE         1     0.000     R12C6A.FCO to     R12C6B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R12C6B.FCI to     R12C6B.FCO SLICE_54
ROUTE         1     0.000     R12C6B.FCO to     R12C6C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R12C6C.FCI to     R12C6C.FCO SLICE_53
ROUTE         1     0.000     R12C6C.FCO to     R12C6D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R12C6D.FCI to     R12C6D.FCO SLICE_52
ROUTE         1     0.000     R12C6D.FCO to     R12C7A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R12C7A.FCI to     R12C7A.FCO SLICE_51
ROUTE         1     0.000     R12C7A.FCO to     R12C7B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R12C7B.FCI to     R12C7B.FCO SLICE_50
ROUTE         1     0.000     R12C7B.FCO to     R12C7C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R12C7C.FCI to     R12C7C.FCO SLICE_49
ROUTE         1     0.000     R12C7C.FCO to     R12C7D.FCI r_idle_cnt_cry[20]
FCITOFCO_D  ---     0.317     R12C7D.FCI to     R12C7D.FCO SLICE_48
ROUTE         1     0.000     R12C7D.FCO to     R12C8A.FCI r_idle_cnt_cry[22]
FCITOF0_DE  ---     1.181     R12C8A.FCI to      R12C8A.F0 SLICE_47
ROUTE         1     0.000      R12C8A.F0 to     R12C8A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                   31.364   (38.2% logic, 61.8% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     8.811        OSC.OSC to     R10C7D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     8.811        OSC.OSC to     R12C8A.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 268.504ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle[4]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[21]  (to w_clk +)

   Delay:              31.364ns  (38.2% logic, 61.8% route), 18 logic levels.

 Constraint Details:

     31.364ns physical path delay SLICE_107 to SLICE_48 meets
    300.300ns delay constraint less
      0.000ns skew and
      0.432ns DIN_SET requirement (totaling 299.868ns) by 268.504ns

 Physical Path Details:

      Data path SLICE_107 to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.955     R10C7D.CLK to      R10C7D.Q0 SLICE_107 (from w_clk)
ROUTE         2     2.265      R10C7D.Q0 to      R10C7A.A1 r_idle[4]
CTOF_DEL    ---     0.923      R10C7A.A1 to      R10C7A.F1 SLICE_129
ROUTE         1     2.301      R10C7A.F1 to      R10C6C.B0 r_state_ns_a2_14[2]
CTOF_DEL    ---     0.923      R10C6C.B0 to      R10C6C.F0 SLICE_139
ROUTE         1     3.265      R10C6C.F0 to     R10C11B.A1 r_state_ns_a2_18[2]
CTOF_DEL    ---     0.923     R10C11B.A1 to     R10C11B.F1 SLICE_117
ROUTE         4     3.052     R10C11B.F1 to      R9C13D.A1 N_166
CTOF_DEL    ---     0.923      R9C13D.A1 to      R9C13D.F1 SLICE_133
ROUTE         3     2.840      R9C13D.F1 to     R10C11D.C0 N_103
CTOF_DEL    ---     0.923     R10C11D.C0 to     R10C11D.F0 SLICE_144
ROUTE        25     5.656     R10C11D.F0 to      R12C5A.B0 r_idle_cnt
C0TOFCO_DE  ---     2.064      R12C5A.B0 to     R12C5A.FCO SLICE_59
ROUTE         1     0.000     R12C5A.FCO to     R12C5B.FCI r_idle_cnt_cry[0]
FCITOFCO_D  ---     0.317     R12C5B.FCI to     R12C5B.FCO SLICE_58
ROUTE         1     0.000     R12C5B.FCO to     R12C5C.FCI r_idle_cnt_cry[2]
FCITOFCO_D  ---     0.317     R12C5C.FCI to     R12C5C.FCO SLICE_57
ROUTE         1     0.000     R12C5C.FCO to     R12C5D.FCI r_idle_cnt_cry[4]
FCITOFCO_D  ---     0.317     R12C5D.FCI to     R12C5D.FCO SLICE_56
ROUTE         1     0.000     R12C5D.FCO to     R12C6A.FCI r_idle_cnt_cry[6]
FCITOFCO_D  ---     0.317     R12C6A.FCI to     R12C6A.FCO SLICE_55
ROUTE         1     0.000     R12C6A.FCO to     R12C6B.FCI r_idle_cnt_cry[8]
FCITOFCO_D  ---     0.317     R12C6B.FCI to     R12C6B.FCO SLICE_54
ROUTE         1     0.000     R12C6B.FCO to     R12C6C.FCI r_idle_cnt_cry[10]
FCITOFCO_D  ---     0.317     R12C6C.FCI to     R12C6C.FCO SLICE_53
ROUTE         1     0.000     R12C6C.FCO to     R12C6D.FCI r_idle_cnt_cry[12]
FCITOFCO_D  ---     0.317     R12C6D.FCI to     R12C6D.FCO SLICE_52
ROUTE         1     0.000     R12C6D.FCO to     R12C7A.FCI r_idle_cnt_cry[14]
FCITOFCO_D  ---     0.317     R12C7A.FCI to     R12C7A.FCO SLICE_51
ROUTE         1     0.000     R12C7A.FCO to     R12C7B.FCI r_idle_cnt_cry[16]
FCITOFCO_D  ---     0.317     R12C7B.FCI to     R12C7B.FCO SLICE_50
ROUTE         1     0.000     R12C7B.FCO to     R12C7C.FCI r_idle_cnt_cry[18]
FCITOFCO_D  ---     0.317     R12C7C.FCI to     R12C7C.FCO SLICE_49
ROUTE         1     0.000     R12C7C.FCO to     R12C7D.FCI r_idle_cnt_cry[20]
FCITOF0_DE  ---     1.181     R12C7D.FCI to      R12C7D.F0 SLICE_48
ROUTE         1     0.000      R12C7D.F0 to     R12C7D.DI0 r_idle_cnt_s[21] (to w_clk)
                  --------
                   31.364   (38.2% logic, 61.8% route), 18 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_107:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     8.811        OSC.OSC to     R10C7D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     8.811        OSC.OSC to     R12C7D.CLK w_clk
                  --------
                    8.811   (0.0% logic, 100.0% route), 0 logic levels.

Report:   31.063MHz is the maximum frequency for this preference.

Report Summary
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 3.330000 MHz ;    |    3.330 MHz|   31.063 MHz|  19  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 94
   Covered under: FREQUENCY NET "w_clk" 3.330000 MHz ;


Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 49220 paths, 1 nets, and 914 connections (80.81% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.1.454
Thu Aug 25 14:50:20 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 1 -sphld m -o common_impl1.twr -gui -msgset C:/Users/eidos/GitHub/CURRENT_WAV_CTRL_FPGA/db/work/promote.xml common_impl1.ncd common_impl1.prf 
Design file:     common_impl1.ncd
Preference file: common_impl1.prf
Device,speed:    LCMXO2-2000ZE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
Preference: FREQUENCY NET "w_clk" 3.330000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[23]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[23]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_47 to SLICE_47 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_47 to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R12C8A.CLK to      R12C8A.Q0 SLICE_47 (from w_clk)
ROUTE         2     0.369      R12C8A.Q0 to      R12C8A.A0 r_idle_cnt[23]
CTOF_DEL    ---     0.199      R12C8A.A0 to      R12C8A.F0 SLICE_47
ROUTE         1     0.000      R12C8A.F0 to     R12C8A.DI0 r_idle_cnt_s[23] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     2.806        OSC.OSC to     R12C8A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_47:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     2.806        OSC.OSC to     R12C8A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[14]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[14]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_52 to SLICE_52 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_52 to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R12C6D.CLK to      R12C6D.Q1 SLICE_52 (from w_clk)
ROUTE         2     0.369      R12C6D.Q1 to      R12C6D.A1 r_idle_cnt[14]
CTOF_DEL    ---     0.199      R12C6D.A1 to      R12C6D.F1 SLICE_52
ROUTE         1     0.000      R12C6D.F1 to     R12C6D.DI1 r_idle_cnt_s[14] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     2.806        OSC.OSC to     R12C6D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     2.806        OSC.OSC to     R12C6D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[13]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[13]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_52 to SLICE_52 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_52 to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R12C6D.CLK to      R12C6D.Q0 SLICE_52 (from w_clk)
ROUTE         2     0.369      R12C6D.Q0 to      R12C6D.A0 r_idle_cnt[13]
CTOF_DEL    ---     0.199      R12C6D.A0 to      R12C6D.F0 SLICE_52
ROUTE         1     0.000      R12C6D.F0 to     R12C6D.DI0 r_idle_cnt_s[13] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     2.806        OSC.OSC to     R12C6D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_52:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     2.806        OSC.OSC to     R12C6D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[11]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[11]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_53 to SLICE_53 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_53 to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R12C6C.CLK to      R12C6C.Q0 SLICE_53 (from w_clk)
ROUTE         2     0.369      R12C6C.Q0 to      R12C6C.A0 r_idle_cnt[11]
CTOF_DEL    ---     0.199      R12C6C.A0 to      R12C6C.F0 SLICE_53
ROUTE         1     0.000      R12C6C.F0 to     R12C6C.DI0 r_idle_cnt_s[11] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     2.806        OSC.OSC to     R12C6C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     2.806        OSC.OSC to     R12C6C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[12]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[12]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_53 to SLICE_53 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_53 to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R12C6C.CLK to      R12C6C.Q1 SLICE_53 (from w_clk)
ROUTE         2     0.369      R12C6C.Q1 to      R12C6C.A1 r_idle_cnt[12]
CTOF_DEL    ---     0.199      R12C6C.A1 to      R12C6C.F1 SLICE_53
ROUTE         1     0.000      R12C6C.F1 to     R12C6C.DI1 r_idle_cnt_s[12] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     2.806        OSC.OSC to     R12C6C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_53:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     2.806        OSC.OSC to     R12C6C.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[9]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[9]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_54 to SLICE_54 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_54 to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R12C6B.CLK to      R12C6B.Q0 SLICE_54 (from w_clk)
ROUTE         2     0.369      R12C6B.Q0 to      R12C6B.A0 r_idle_cnt[9]
CTOF_DEL    ---     0.199      R12C6B.A0 to      R12C6B.F0 SLICE_54
ROUTE         1     0.000      R12C6B.F0 to     R12C6B.DI0 r_idle_cnt_s[9] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     2.806        OSC.OSC to     R12C6B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     2.806        OSC.OSC to     R12C6B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[10]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[10]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_54 to SLICE_54 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_54 to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R12C6B.CLK to      R12C6B.Q1 SLICE_54 (from w_clk)
ROUTE         2     0.369      R12C6B.Q1 to      R12C6B.A1 r_idle_cnt[10]
CTOF_DEL    ---     0.199      R12C6B.A1 to      R12C6B.F1 SLICE_54
ROUTE         1     0.000      R12C6B.F1 to     R12C6B.DI1 r_idle_cnt_s[10] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     2.806        OSC.OSC to     R12C6B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_54:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     2.806        OSC.OSC to     R12C6B.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[8]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[8]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_55 to SLICE_55 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_55 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R12C6A.CLK to      R12C6A.Q1 SLICE_55 (from w_clk)
ROUTE         2     0.369      R12C6A.Q1 to      R12C6A.A1 r_idle_cnt[8]
CTOF_DEL    ---     0.199      R12C6A.A1 to      R12C6A.F1 SLICE_55
ROUTE         1     0.000      R12C6A.F1 to     R12C6A.DI1 r_idle_cnt_s[8] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     2.806        OSC.OSC to     R12C6A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     2.806        OSC.OSC to     R12C6A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[7]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[7]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_55 to SLICE_55 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_55 to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R12C6A.CLK to      R12C6A.Q0 SLICE_55 (from w_clk)
ROUTE         2     0.369      R12C6A.Q0 to      R12C6A.A0 r_idle_cnt[7]
CTOF_DEL    ---     0.199      R12C6A.A0 to      R12C6A.F0 SLICE_55
ROUTE         1     0.000      R12C6A.F0 to     R12C6A.DI0 r_idle_cnt_s[7] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     2.806        OSC.OSC to     R12C6A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_55:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     2.806        OSC.OSC to     R12C6A.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.857ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              r_idle_cnt[5]  (from w_clk +)
   Destination:    FF         Data in        r_idle_cnt[5]  (to w_clk +)

   Delay:               0.825ns  (55.3% logic, 44.7% route), 2 logic levels.

 Constraint Details:

      0.825ns physical path delay SLICE_56 to SLICE_56 meets
     -0.032ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.032ns) by 0.857ns

 Physical Path Details:

      Data path SLICE_56 to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.257     R12C5D.CLK to      R12C5D.Q0 SLICE_56 (from w_clk)
ROUTE         2     0.369      R12C5D.Q0 to      R12C5D.A0 r_idle_cnt[5]
CTOF_DEL    ---     0.199      R12C5D.A0 to      R12C5D.F0 SLICE_56
ROUTE         1     0.000      R12C5D.F0 to     R12C5D.DI0 r_idle_cnt_s[5] (to w_clk)
                  --------
                    0.825   (55.3% logic, 44.7% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path internal_osc to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     2.806        OSC.OSC to     R12C5D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path internal_osc to SLICE_56:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        94     2.806        OSC.OSC to     R12C5D.CLK w_clk
                  --------
                    2.806   (0.0% logic, 100.0% route), 0 logic levels.

Report Summary
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "w_clk" 3.330000 MHz ;    |     0.000 ns|     0.857 ns|   2  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


Clock Domains Analysis
------------------------

Found 1 clocks:

Clock Domain: w_clk   Source: internal_osc.OSC   Loads: 94
   Covered under: FREQUENCY NET "w_clk" 3.330000 MHz ;


Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 49220 paths, 1 nets, and 914 connections (80.81% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

