--IP Functional Simulation Model
--VERSION_BEGIN 12.1SP1 cbx_mgl 2013:01:31:18:08:27:SJ cbx_simgen 2013:01:31:18:04:59:SJ  VERSION_END


-- Copyright (C) 1991-2012 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.

-- You may only use these simulation model output files for simulation
-- purposes and expressly not for synthesis or any other purposes (in which
-- event Altera disclaims all warranties of any kind).


--synopsys translate_off

 LIBRARY altera_mf;
 USE altera_mf.altera_mf_components.all;

 LIBRARY sgate;
 USE sgate.sgate_pack.all;

--synthesis_resources = altera_std_synchronizer 12 altsyncram 2 lut 120 mux21 18 oper_add 8 oper_less_than 1 
 LIBRARY ieee;
 USE ieee.std_logic_1164.all;

 ENTITY  DE4_QSYS_mm_clock_crossing_bridge_io IS 
	 PORT 
	 ( 
		 m0_address	:	OUT  STD_LOGIC_VECTOR (9 DOWNTO 0);
		 m0_burstcount	:	OUT  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 m0_byteenable	:	OUT  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 m0_clk	:	IN  STD_LOGIC;
		 m0_debugaccess	:	OUT  STD_LOGIC;
		 m0_read	:	OUT  STD_LOGIC;
		 m0_readdata	:	IN  STD_LOGIC_VECTOR (31 DOWNTO 0);
		 m0_readdatavalid	:	IN  STD_LOGIC;
		 m0_reset	:	IN  STD_LOGIC;
		 m0_waitrequest	:	IN  STD_LOGIC;
		 m0_write	:	OUT  STD_LOGIC;
		 m0_writedata	:	OUT  STD_LOGIC_VECTOR (31 DOWNTO 0);
		 s0_address	:	IN  STD_LOGIC_VECTOR (9 DOWNTO 0);
		 s0_burstcount	:	IN  STD_LOGIC_VECTOR (0 DOWNTO 0);
		 s0_byteenable	:	IN  STD_LOGIC_VECTOR (3 DOWNTO 0);
		 s0_clk	:	IN  STD_LOGIC;
		 s0_debugaccess	:	IN  STD_LOGIC;
		 s0_read	:	IN  STD_LOGIC;
		 s0_readdata	:	OUT  STD_LOGIC_VECTOR (31 DOWNTO 0);
		 s0_readdatavalid	:	OUT  STD_LOGIC;
		 s0_reset	:	IN  STD_LOGIC;
		 s0_waitrequest	:	OUT  STD_LOGIC;
		 s0_write	:	IN  STD_LOGIC;
		 s0_writedata	:	IN  STD_LOGIC_VECTOR (31 DOWNTO 0)
	 ); 
 END DE4_QSYS_mm_clock_crossing_bridge_io;

 ARCHITECTURE RTL OF DE4_QSYS_mm_clock_crossing_bridge_io IS

	 ATTRIBUTE synthesis_clearbox : natural;
	 ATTRIBUTE synthesis_clearbox OF RTL : ARCHITECTURE IS 1;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_0_u_2472_dout	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_0_u_2472_reset_n	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_2471_dout	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_2471_reset_n	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_2470_dout	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_2470_reset_n	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_0_u_2483_dout	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_0_u_2483_reset_n	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_2482_dout	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_2482_reset_n	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_2481_dout	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_2481_reset_n	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_0_u_2067_dout	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_0_u_2067_reset_n	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_2066_dout	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_2066_reset_n	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_2065_w_lg_dout250w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_2065_dout	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_2065_reset_n	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_0_u_2081_dout	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_0_u_2081_reset_n	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_2080_dout	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_2080_reset_n	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_2079_dout	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_2079_reset_n	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_address_a	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_address_b	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_data_a	:	STD_LOGIC_VECTOR (49 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b	:	STD_LOGIC_VECTOR (49 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_address_a	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_address_b	:	STD_LOGIC_VECTOR (1 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_data_a	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b	:	STD_LOGIC_VECTOR (31 DOWNTO 0);
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_full_654q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_0_630q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_1_629q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_2_628q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_gray_0_664q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_gray_1_657q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_gray_2_656q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_0_1532q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_10_1516q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_11_1515q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_12_1514q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_13_1513q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_14_1512q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_15_1511q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_16_1510q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_17_1509q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_18_1508q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_19_1507q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_1_1525q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_20_1506q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_21_1505q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_22_1504q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_23_1503q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_24_1502q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_25_1501q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_26_1500q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_27_1499q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_28_1498q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_29_1497q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_2_1524q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_30_1496q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_31_1495q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_3_1523q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_4_1522q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_5_1521q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_6_1520q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_7_1519q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_8_1518q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_9_1517q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_0_1427q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_1_1415q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_2_1414q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_gray_0_1492q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_gray_1_1449q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_gray_2_1448q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_valid_1494q	:	STD_LOGIC := '0';
	 SIGNAL  wire_ni_w367w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_0_214q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_1_209q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_2_208q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_0_647q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_10_770q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_11_769q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_12_768q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_13_767q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_14_766q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_15_765q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_16_764q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_17_763q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_18_762q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_19_761q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_1_779q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_20_760q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_21_759q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_22_758q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_23_757q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_24_756q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_25_755q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_26_754q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_27_753q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_28_752q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_29_751q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_2_778q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_30_750q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_31_749q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_32_748q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_33_747q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_34_746q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_35_745q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_36_744q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_37_743q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_38_742q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_39_741q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_3_777q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_40_740q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_41_739q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_42_738q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_43_737q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_44_736q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_45_735q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_46_734q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_47_733q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_48_732q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_49_731q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_4_776q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_5_775q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_6_774q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_7_773q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_8_772q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_9_771q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_valid_730q	:	STD_LOGIC := '0';
	 SIGNAL  wire_nli_w429w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_empty_651q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_space_avail_2_1533q	:	STD_LOGIC := '0';
	 SIGNAL  wire_nll_w383w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_empty_1432q	:	STD_LOGIC := '0';
	 SIGNAL  wire_nlO_w185w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_0_645q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_1_633q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_2_632q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_gray_0_728q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_gray_1_667q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_gray_2_666q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_full_1436q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_space_avail_0_1433q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_space_avail_1_1534q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_0_1412q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_1_1411q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_2_1410q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_gray_0_1446q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_gray_1_1439q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_gray_2_1438q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_old_read_197q	:	STD_LOGIC := '0';
	 SIGNAL	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_stop_cmd_r_216q	:	STD_LOGIC := '0';
	 SIGNAL  wire_nO_w157w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nO_w425w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nO_w87w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_nO_w88w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_mem_rd_ptr_0_643m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_mem_rd_ptr_1_642m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_in_wr_ptr_0_638m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_in_wr_ptr_1_637m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_in_wr_ptr_2_636m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_out_rd_ptr_2_641m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_mem_rd_ptr_0_1425m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_mem_rd_ptr_1_1424m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_0_1420m_dataout	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_0_1420m_w_lg_dataout255w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_1_1419m_dataout	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_1_1419m_w_lg_dataout257w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_2_1418m_dataout	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_2_1418m_w_lg_dataout259w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_out_rd_ptr_2_1423m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_193m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_194m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_195m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_199m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_200m_dataout	:	STD_LOGIC;
	 SIGNAL	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_201m_dataout	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add0_192_a	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add0_192_b	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_gnd	:	STD_LOGIC;
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add0_192_o	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add1_196_a	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add1_196_b	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add1_196_o	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add2_210_a	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add2_210_b	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add2_210_o	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_add0_635_a	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_add0_635_b	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_add0_635_o	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_add1_640_a	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_add1_640_b	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_add1_640_o	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add0_1417_a	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add0_1417_b	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add0_1417_o	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add1_1422_a	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add1_1422_b	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add1_1422_o	:	STD_LOGIC_VECTOR (2 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add2_1531_a	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add2_1531_b	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add2_1531_o	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_lessthan0_211_a	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_lessthan0_211_b	:	STD_LOGIC_VECTOR (3 DOWNTO 0);
	 SIGNAL  wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_lessthan0_211_o	:	STD_LOGIC;
	 SIGNAL  wire_w_lg_m0_reset122w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_m0_waitrequest90w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w_lg_s0_reset156w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  wire_w127w	:	STD_LOGIC_VECTOR (0 DOWNTO 0);
	 SIGNAL  s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_internal_out_ready_675_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_in_wr_ptr_634_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_out_rd_ptr_639_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_rd_ptr_0_1452_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_rd_ptr_1_1453_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_1416_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_always0_202_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_m0_read_189_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_m0_read_accepted_191_dataout :	STD_LOGIC;
	 SIGNAL  s_wire_vcc :	STD_LOGIC;
 BEGIN

	wire_gnd <= '0';
	wire_w_lg_m0_reset122w(0) <= NOT m0_reset;
	wire_w_lg_m0_waitrequest90w(0) <= NOT m0_waitrequest;
	wire_w_lg_s0_reset156w(0) <= NOT s0_reset;
	wire_w127w(0) <= NOT s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_always0_202_dataout;
	m0_address <= ( de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_49_731q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_48_732q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_47_733q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_46_734q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_45_735q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_44_736q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_43_737q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_42_738q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_41_739q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_40_740q);
	m0_burstcount(0) <= ( de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_39_741q);
	m0_byteenable <= ( de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_4_776q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_3_777q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_2_778q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_1_779q);
	m0_debugaccess <= de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_0_647q;
	m0_read <= s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_m0_read_189_dataout;
	m0_write <= (de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_valid_730q AND de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_37_743q);
	m0_writedata <= ( de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_36_744q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_35_745q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_34_746q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_33_747q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_32_748q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_31_749q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_30_750q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_29_751q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_28_752q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_27_753q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_26_754q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_25_755q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_24_756q
 & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_23_757q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_22_758q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_21_759q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_20_760q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_19_761q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_18_762q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_17_763q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_16_764q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_15_765q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_14_766q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_13_767q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_12_768q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_11_769q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_10_770q
 & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_9_771q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_8_772q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_7_773q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_6_774q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_5_775q);
	s0_readdata <= ( de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_31_1495q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_30_1496q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_29_1497q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_28_1498q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_27_1499q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_26_1500q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_25_1501q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_24_1502q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_23_1503q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_22_1504q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_21_1505q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_20_1506q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_19_1507q
 & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_18_1508q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_17_1509q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_16_1510q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_15_1511q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_14_1512q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_13_1513q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_12_1514q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_11_1515q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_10_1516q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_9_1517q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_8_1518q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_7_1519q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_6_1520q
 & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_5_1521q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_4_1522q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_3_1523q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_2_1524q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_1_1525q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_0_1532q);
	s0_readdatavalid <= de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_valid_1494q;
	s0_waitrequest <= de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_full_654q;
	s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_internal_out_ready_675_dataout <= ((wire_w_lg_m0_waitrequest90w(0) AND (NOT ((de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_stop_cmd_r_216q AND de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_38_742q) AND wire_nO_w425w(0)))) OR wire_nli_w429w(0));
	s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_in_wr_ptr_634_dataout <= ((s0_write OR s0_read) AND wire_ni_w367w(0));
	s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_out_rd_ptr_639_dataout <= (wire_nll_w383w(0) AND s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_internal_out_ready_675_dataout);
	s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_rd_ptr_0_1452_dataout <= ((wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_2065_dout XOR wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_0_u_2067_dout) XOR wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_2066_dout);
	s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_rd_ptr_1_1453_dataout <= (wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_2065_dout XOR wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_2066_dout);
	s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_1416_dataout <= (m0_readdatavalid AND wire_nO_w157w(0));
	s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_always0_202_dataout <= (m0_readdatavalid AND s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_m0_read_accepted_191_dataout);
	s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_m0_read_189_dataout <= ((de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_valid_730q AND de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_38_742q) AND wire_nO_w88w(0));
	s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_m0_read_accepted_191_dataout <= (wire_w_lg_m0_waitrequest90w(0) AND s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_m0_read_189_dataout);
	s_wire_vcc <= '1';
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_0_u_2472_reset_n <= wire_w_lg_s0_reset156w(0);
	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_0_u_2472 :  altera_std_synchronizer
	  GENERIC MAP (
		depth => 2
	  )
	  PORT MAP ( 
		clk => s0_clk,
		din => de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_gray_0_728q,
		dout => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_0_u_2472_dout,
		reset_n => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_0_u_2472_reset_n
	  );
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_2471_reset_n <= wire_w_lg_s0_reset156w(0);
	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_2471 :  altera_std_synchronizer
	  GENERIC MAP (
		depth => 2
	  )
	  PORT MAP ( 
		clk => s0_clk,
		din => de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_gray_1_667q,
		dout => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_2471_dout,
		reset_n => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_2471_reset_n
	  );
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_2470_reset_n <= wire_w_lg_s0_reset156w(0);
	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_2470 :  altera_std_synchronizer
	  GENERIC MAP (
		depth => 2
	  )
	  PORT MAP ( 
		clk => s0_clk,
		din => de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_gray_2_666q,
		dout => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_2470_dout,
		reset_n => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_2470_reset_n
	  );
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_0_u_2483_reset_n <= wire_w_lg_m0_reset122w(0);
	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_0_u_2483 :  altera_std_synchronizer
	  GENERIC MAP (
		depth => 2
	  )
	  PORT MAP ( 
		clk => m0_clk,
		din => de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_gray_0_664q,
		dout => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_0_u_2483_dout,
		reset_n => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_0_u_2483_reset_n
	  );
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_2482_reset_n <= wire_w_lg_m0_reset122w(0);
	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_2482 :  altera_std_synchronizer
	  GENERIC MAP (
		depth => 2
	  )
	  PORT MAP ( 
		clk => m0_clk,
		din => de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_gray_1_657q,
		dout => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_2482_dout,
		reset_n => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_2482_reset_n
	  );
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_2481_reset_n <= wire_w_lg_m0_reset122w(0);
	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_2481 :  altera_std_synchronizer
	  GENERIC MAP (
		depth => 2
	  )
	  PORT MAP ( 
		clk => m0_clk,
		din => de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_gray_2_656q,
		dout => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_2481_dout,
		reset_n => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_2481_reset_n
	  );
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_0_u_2067_reset_n <= wire_w_lg_m0_reset122w(0);
	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_0_u_2067 :  altera_std_synchronizer
	  GENERIC MAP (
		depth => 2
	  )
	  PORT MAP ( 
		clk => m0_clk,
		din => de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_gray_0_1492q,
		dout => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_0_u_2067_dout,
		reset_n => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_0_u_2067_reset_n
	  );
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_2066_reset_n <= wire_w_lg_m0_reset122w(0);
	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_2066 :  altera_std_synchronizer
	  GENERIC MAP (
		depth => 2
	  )
	  PORT MAP ( 
		clk => m0_clk,
		din => de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_gray_1_1449q,
		dout => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_2066_dout,
		reset_n => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_2066_reset_n
	  );
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_2065_w_lg_dout250w(0) <= NOT wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_2065_dout;
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_2065_reset_n <= wire_w_lg_m0_reset122w(0);
	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_2065 :  altera_std_synchronizer
	  GENERIC MAP (
		depth => 2
	  )
	  PORT MAP ( 
		clk => m0_clk,
		din => de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_gray_2_1448q,
		dout => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_2065_dout,
		reset_n => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_2065_reset_n
	  );
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_0_u_2081_reset_n <= wire_w_lg_s0_reset156w(0);
	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_0_u_2081 :  altera_std_synchronizer
	  GENERIC MAP (
		depth => 2
	  )
	  PORT MAP ( 
		clk => s0_clk,
		din => de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_gray_0_1446q,
		dout => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_0_u_2081_dout,
		reset_n => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_0_u_2081_reset_n
	  );
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_2080_reset_n <= wire_w_lg_s0_reset156w(0);
	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_2080 :  altera_std_synchronizer
	  GENERIC MAP (
		depth => 2
	  )
	  PORT MAP ( 
		clk => s0_clk,
		din => de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_gray_1_1439q,
		dout => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_2080_dout,
		reset_n => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_2080_reset_n
	  );
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_2079_reset_n <= wire_w_lg_s0_reset156w(0);
	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_2079 :  altera_std_synchronizer
	  GENERIC MAP (
		depth => 2
	  )
	  PORT MAP ( 
		clk => s0_clk,
		din => de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_gray_2_1438q,
		dout => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_2079_dout,
		reset_n => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_2079_reset_n
	  );
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_address_a <= ( de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_1_629q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_0_630q);
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_address_b <= ( wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_mem_rd_ptr_1_642m_dataout & wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_mem_rd_ptr_0_643m_dataout);
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_data_a <= ( s0_address(9 DOWNTO 0) & s0_burstcount(0) & s0_read & s0_write & s0_writedata(31 DOWNTO 0) & s0_byteenable(3 DOWNTO 0) & s0_debugaccess);
	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353 :  altsyncram
	  GENERIC MAP (
		ADDRESS_ACLR_A => "NONE",
		ADDRESS_ACLR_B => "NONE",
		ADDRESS_REG_B => "CLOCK1",
		BYTE_SIZE => 8,
		BYTEENA_ACLR_A => "NONE",
		BYTEENA_ACLR_B => "NONE",
		BYTEENA_REG_B => "CLOCK1",
		CLOCK_ENABLE_CORE_A => "USE_INPUT_CLKEN",
		CLOCK_ENABLE_CORE_B => "USE_INPUT_CLKEN",
		CLOCK_ENABLE_INPUT_A => "NORMAL",
		CLOCK_ENABLE_INPUT_B => "NORMAL",
		CLOCK_ENABLE_OUTPUT_A => "NORMAL",
		CLOCK_ENABLE_OUTPUT_B => "NORMAL",
		ECC_PIPELINE_STAGE_ENABLED => "FALSE",
		ENABLE_ECC => "FALSE",
		INDATA_ACLR_A => "NONE",
		INDATA_ACLR_B => "NONE",
		INDATA_REG_B => "CLOCK1",
		INIT_FILE_LAYOUT => "PORT_A",
		INTENDED_DEVICE_FAMILY => "Stratix IV",
		NUMWORDS_A => 4,
		NUMWORDS_B => 4,
		OPERATION_MODE => "DUAL_PORT",
		OUTDATA_ACLR_A => "NONE",
		OUTDATA_ACLR_B => "NONE",
		OUTDATA_REG_A => "UNREGISTERED",
		OUTDATA_REG_B => "UNREGISTERED",
		RAM_BLOCK_TYPE => "AUTO",
		RDCONTROL_ACLR_B => "NONE",
		RDCONTROL_REG_B => "CLOCK1",
		READ_DURING_WRITE_MODE_MIXED_PORTS => "DONT_CARE",
		READ_DURING_WRITE_MODE_PORT_A => "NEW_DATA_NO_NBE_READ",
		READ_DURING_WRITE_MODE_PORT_B => "NEW_DATA_NO_NBE_READ",
		WIDTH_A => 50,
		WIDTH_B => 50,
		WIDTH_BYTEENA_A => 1,
		WIDTH_BYTEENA_B => 1,
		WIDTH_ECCSTATUS => 3,
		WIDTHAD_A => 2,
		WIDTHAD_B => 2,
		WRCONTROL_ACLR_A => "NONE",
		WRCONTROL_ACLR_B => "NONE",
		WRCONTROL_WRADDRESS_REG_B => "CLOCK1",
		lpm_hint => "WIDTH_BYTEENA=1"
	  )
	  PORT MAP ( 
		address_a => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_address_a,
		address_b => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_address_b,
		clock0 => s0_clk,
		clock1 => m0_clk,
		data_a => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_data_a,
		q_b => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b,
		wren_a => s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_in_wr_ptr_634_dataout
	  );
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_address_a <= ( de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_1_1411q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_0_1412q);
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_address_b <= ( wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_mem_rd_ptr_1_1424m_dataout & wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_mem_rd_ptr_0_1425m_dataout);
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_data_a <= ( m0_readdata(31 DOWNTO 0));
	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978 :  altsyncram
	  GENERIC MAP (
		ADDRESS_ACLR_A => "NONE",
		ADDRESS_ACLR_B => "NONE",
		ADDRESS_REG_B => "CLOCK1",
		BYTE_SIZE => 8,
		BYTEENA_ACLR_A => "NONE",
		BYTEENA_ACLR_B => "NONE",
		BYTEENA_REG_B => "CLOCK1",
		CLOCK_ENABLE_CORE_A => "USE_INPUT_CLKEN",
		CLOCK_ENABLE_CORE_B => "USE_INPUT_CLKEN",
		CLOCK_ENABLE_INPUT_A => "NORMAL",
		CLOCK_ENABLE_INPUT_B => "NORMAL",
		CLOCK_ENABLE_OUTPUT_A => "NORMAL",
		CLOCK_ENABLE_OUTPUT_B => "NORMAL",
		ECC_PIPELINE_STAGE_ENABLED => "FALSE",
		ENABLE_ECC => "FALSE",
		INDATA_ACLR_A => "NONE",
		INDATA_ACLR_B => "NONE",
		INDATA_REG_B => "CLOCK1",
		INIT_FILE_LAYOUT => "PORT_A",
		INTENDED_DEVICE_FAMILY => "Stratix IV",
		NUMWORDS_A => 4,
		NUMWORDS_B => 4,
		OPERATION_MODE => "DUAL_PORT",
		OUTDATA_ACLR_A => "NONE",
		OUTDATA_ACLR_B => "NONE",
		OUTDATA_REG_A => "UNREGISTERED",
		OUTDATA_REG_B => "UNREGISTERED",
		RAM_BLOCK_TYPE => "AUTO",
		RDCONTROL_ACLR_B => "NONE",
		RDCONTROL_REG_B => "CLOCK1",
		READ_DURING_WRITE_MODE_MIXED_PORTS => "DONT_CARE",
		READ_DURING_WRITE_MODE_PORT_A => "NEW_DATA_NO_NBE_READ",
		READ_DURING_WRITE_MODE_PORT_B => "NEW_DATA_NO_NBE_READ",
		WIDTH_A => 32,
		WIDTH_B => 32,
		WIDTH_BYTEENA_A => 1,
		WIDTH_BYTEENA_B => 1,
		WIDTH_ECCSTATUS => 3,
		WIDTHAD_A => 2,
		WIDTHAD_B => 2,
		WRCONTROL_ACLR_A => "NONE",
		WRCONTROL_ACLR_B => "NONE",
		WRCONTROL_WRADDRESS_REG_B => "CLOCK1",
		lpm_hint => "WIDTH_BYTEENA=1"
	  )
	  PORT MAP ( 
		address_a => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_address_a,
		address_b => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_address_b,
		clock0 => m0_clk,
		clock1 => s0_clk,
		data_a => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_data_a,
		q_b => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b,
		wren_a => s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_1416_dataout
	  );
	PROCESS (s0_clk, s0_reset)
	BEGIN
		IF (s0_reset = '1') THEN
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_full_654q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_0_630q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_1_629q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_2_628q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_gray_0_664q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_gray_1_657q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_gray_2_656q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_0_1532q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_10_1516q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_11_1515q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_12_1514q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_13_1513q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_14_1512q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_15_1511q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_16_1510q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_17_1509q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_18_1508q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_19_1507q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_1_1525q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_20_1506q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_21_1505q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_22_1504q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_23_1503q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_24_1502q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_25_1501q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_26_1500q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_27_1499q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_28_1498q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_29_1497q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_2_1524q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_30_1496q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_31_1495q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_3_1523q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_4_1522q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_5_1521q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_6_1520q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_7_1519q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_8_1518q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_9_1517q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_0_1427q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_1_1415q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_2_1414q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_gray_0_1492q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_gray_1_1449q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_gray_2_1448q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_valid_1494q <= '0';
		ELSIF (s0_clk = '1' AND s0_clk'event) THEN
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_full_654q <= ((wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_in_wr_ptr_2_636m_dataout XOR wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_2470_dout) AND ((NOT (wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_in_wr_ptr_0_638m_dataout XOR ((wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_2470_dout XOR wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_0_u_2472_dout) XOR wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_2471_dout))) AND (NOT (wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_in_wr_ptr_1_637m_dataout XOR (wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_2470_dout XOR wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_1_u_2471_dout
)))));
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_0_630q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_in_wr_ptr_0_638m_dataout;
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_1_629q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_in_wr_ptr_1_637m_dataout;
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_2_628q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_in_wr_ptr_2_636m_dataout;
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_gray_0_664q <= (de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_1_629q XOR de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_0_630q);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_gray_1_657q <= (de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_2_628q XOR de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_1_629q);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_gray_2_656q <= de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_2_628q;
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_0_1532q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(0);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_10_1516q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(10);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_11_1515q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(11);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_12_1514q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(12);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_13_1513q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(13);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_14_1512q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(14);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_15_1511q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(15);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_16_1510q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(16);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_17_1509q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(17);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_18_1508q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(18);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_19_1507q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(19);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_1_1525q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(1);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_20_1506q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(20);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_21_1505q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(21);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_22_1504q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(22);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_23_1503q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(23);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_24_1502q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(24);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_25_1501q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(25);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_26_1500q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(26);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_27_1499q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(27);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_28_1498q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(28);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_29_1497q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(29);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_2_1524q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(2);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_30_1496q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(30);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_31_1495q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(31);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_3_1523q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(3);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_4_1522q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(4);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_5_1521q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(5);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_6_1520q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(6);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_7_1519q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(7);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_8_1518q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(8);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_payload_9_1517q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altsyncram_mem_1978_q_b(9);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_0_1427q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_mem_rd_ptr_0_1425m_dataout;
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_1_1415q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_mem_rd_ptr_1_1424m_dataout;
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_2_1414q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_out_rd_ptr_2_1423m_dataout;
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_gray_0_1492q <= (de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_1_1415q XOR de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_0_1427q);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_gray_1_1449q <= (de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_2_1414q XOR de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_1_1415q);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_gray_2_1448q <= de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_2_1414q;
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_valid_1494q <= wire_nlO_w185w(0);
		END IF;
	END PROCESS;
	wire_ni_w367w(0) <= NOT de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_full_654q;
	PROCESS (m0_clk, m0_reset)
	BEGIN
		IF (m0_reset = '1') THEN
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_0_214q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_1_209q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_2_208q <= '0';
		ELSIF (m0_clk = '1' AND m0_clk'event) THEN
			IF (s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_always0_202_dataout = '0') THEN
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_0_214q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_201m_dataout;
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_1_209q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_200m_dataout;
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_2_208q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_199m_dataout;
			END IF;
		END IF;
	END PROCESS;
	PROCESS (m0_clk, m0_reset)
	BEGIN
		IF (m0_reset = '1') THEN
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_0_647q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_10_770q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_11_769q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_12_768q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_13_767q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_14_766q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_15_765q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_16_764q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_17_763q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_18_762q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_19_761q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_1_779q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_20_760q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_21_759q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_22_758q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_23_757q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_24_756q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_25_755q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_26_754q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_27_753q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_28_752q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_29_751q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_2_778q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_30_750q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_31_749q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_32_748q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_33_747q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_34_746q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_35_745q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_36_744q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_37_743q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_38_742q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_39_741q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_3_777q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_40_740q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_41_739q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_42_738q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_43_737q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_44_736q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_45_735q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_46_734q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_47_733q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_48_732q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_49_731q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_4_776q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_5_775q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_6_774q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_7_773q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_8_772q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_9_771q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_valid_730q <= '0';
		ELSIF (m0_clk = '1' AND m0_clk'event) THEN
			IF (s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_internal_out_ready_675_dataout = '1') THEN
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_0_647q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(0);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_10_770q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(10);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_11_769q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(11);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_12_768q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(12);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_13_767q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(13);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_14_766q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(14);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_15_765q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(15);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_16_764q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(16);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_17_763q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(17);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_18_762q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(18);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_19_761q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(19);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_1_779q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(1);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_20_760q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(20);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_21_759q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(21);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_22_758q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(22);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_23_757q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(23);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_24_756q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(24);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_25_755q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(25);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_26_754q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(26);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_27_753q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(27);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_28_752q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(28);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_29_751q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(29);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_2_778q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(2);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_30_750q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(30);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_31_749q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(31);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_32_748q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(32);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_33_747q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(33);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_34_746q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(34);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_35_745q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(35);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_36_744q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(36);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_37_743q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(37);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_38_742q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(38);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_39_741q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(39);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_3_777q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(3);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_40_740q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(40);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_41_739q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(41);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_42_738q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(42);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_43_737q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(43);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_44_736q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(44);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_45_735q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(45);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_46_734q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(46);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_47_733q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(47);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_48_732q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(48);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_49_731q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(49);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_4_776q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(4);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_5_775q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(5);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_6_774q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(6);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_7_773q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(7);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_8_772q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(8);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_payload_9_771q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altsyncram_mem_2353_q_b(9);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_valid_730q <= wire_nll_w383w(0);
			END IF;
		END IF;
	END PROCESS;
	wire_nli_w429w(0) <= NOT de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_valid_730q;
	PROCESS (m0_clk, m0_reset)
	BEGIN
		IF (m0_reset = '1') THEN
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_empty_651q <= '1';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_space_avail_2_1533q <= '1';
		ELSIF (m0_clk = '1' AND m0_clk'event) THEN
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_empty_651q <= (((NOT (wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_mem_rd_ptr_0_643m_dataout XOR ((wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_2481_dout XOR wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_0_u_2483_dout) XOR wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_2482_dout))) AND (NOT (wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_mem_rd_ptr_1_642m_dataout XOR (wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_2481_dout XOR wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_2482_dout)))) AND (NOT (wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_out_rd_ptr_2_641m_dataout XOR wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_2481_dout
)));
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_space_avail_2_1533q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add2_1531_o(3);
		END IF;
		if (now = 0 ns) then
			de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_empty_651q <= '1' after 1 ps;
		end if;
		if (now = 0 ns) then
			de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_space_avail_2_1533q <= '1' after 1 ps;
		end if;
	END PROCESS;
	wire_nll_w383w(0) <= NOT de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_empty_651q;
	PROCESS (s0_clk, s0_reset)
	BEGIN
		IF (s0_reset = '1') THEN
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_empty_1432q <= '1';
		ELSIF (s0_clk = '1' AND s0_clk'event) THEN
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_empty_1432q <= (((NOT (wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_mem_rd_ptr_0_1425m_dataout XOR ((wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_2079_dout XOR wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_0_u_2081_dout) XOR wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_2080_dout))) AND (NOT (wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_mem_rd_ptr_1_1424m_dataout XOR (wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_2079_dout XOR wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_1_u_2080_dout)))) AND (NOT (wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_out_rd_ptr_2_1423m_dataout XOR wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_write_crosser_altera_std_synchronizer_sync_2_u_2079_dout
)));
		END IF;
		if (now = 0 ns) then
			de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_empty_1432q <= '1' after 1 ps;
		end if;
	END PROCESS;
	wire_nlO_w185w(0) <= NOT de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_empty_1432q;
	PROCESS (m0_clk, m0_reset)
	BEGIN
		IF (m0_reset = '1') THEN
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_0_645q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_1_633q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_2_632q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_gray_0_728q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_gray_1_667q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_gray_2_666q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_full_1436q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_space_avail_0_1433q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_space_avail_1_1534q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_0_1412q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_1_1411q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_2_1410q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_gray_0_1446q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_gray_1_1439q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_gray_2_1438q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_old_read_197q <= '0';
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_stop_cmd_r_216q <= '0';
		ELSIF (m0_clk = '1' AND m0_clk'event) THEN
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_0_645q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_mem_rd_ptr_0_643m_dataout;
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_1_633q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_mem_rd_ptr_1_642m_dataout;
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_2_632q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_out_rd_ptr_2_641m_dataout;
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_gray_0_728q <= (de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_1_633q XOR de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_0_645q);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_gray_1_667q <= (de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_2_632q XOR de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_1_633q);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_gray_2_666q <= de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_2_632q;
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_full_1436q <= ((wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_2_1418m_dataout XOR wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_2065_dout) AND ((NOT (wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_0_1420m_dataout XOR s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_rd_ptr_0_1452_dataout)) AND (NOT (wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_1_1419m_dataout XOR s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_rd_ptr_1_1453_dataout))));
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_space_avail_0_1433q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add2_1531_o(1);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_space_avail_1_1534q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add2_1531_o(2);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_0_1412q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_0_1420m_dataout;
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_1_1411q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_1_1419m_dataout;
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_2_1410q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_2_1418m_dataout;
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_gray_0_1446q <= (de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_1_1411q XOR de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_0_1412q);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_gray_1_1439q <= (de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_2_1410q XOR de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_1_1411q);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_gray_2_1438q <= de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_2_1410q;
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_old_read_197q <= (m0_waitrequest AND s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_m0_read_189_dataout);
				de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_stop_cmd_r_216q <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_lessthan0_211_o;
		END IF;
	END PROCESS;
	wire_nO_w157w(0) <= NOT de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_full_1436q;
	wire_nO_w425w(0) <= NOT de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_old_read_197q;
	wire_nO_w87w(0) <= NOT de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_stop_cmd_r_216q;
	wire_nO_w88w(0) <= de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_old_read_197q OR wire_nO_w87w(0);
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_mem_rd_ptr_0_643m_dataout <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_add1_640_o(0) WHEN s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_out_rd_ptr_639_dataout = '1'  ELSE de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_0_645q;
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_mem_rd_ptr_1_642m_dataout <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_add1_640_o(1) WHEN s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_out_rd_ptr_639_dataout = '1'  ELSE de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_1_633q;
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_in_wr_ptr_0_638m_dataout <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_add0_635_o(0) WHEN s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_in_wr_ptr_634_dataout = '1'  ELSE de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_0_630q;
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_in_wr_ptr_1_637m_dataout <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_add0_635_o(1) WHEN s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_in_wr_ptr_634_dataout = '1'  ELSE de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_1_629q;
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_in_wr_ptr_2_636m_dataout <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_add0_635_o(2) WHEN s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_in_wr_ptr_634_dataout = '1'  ELSE de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_2_628q;
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_out_rd_ptr_2_641m_dataout <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_add1_640_o(2) WHEN s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_next_out_rd_ptr_639_dataout = '1'  ELSE de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_2_632q;
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_mem_rd_ptr_0_1425m_dataout <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add1_1422_o(0) WHEN wire_nlO_w185w(0) = '1'  ELSE de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_0_1427q;
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_mem_rd_ptr_1_1424m_dataout <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add1_1422_o(1) WHEN wire_nlO_w185w(0) = '1'  ELSE de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_1_1415q;
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_0_1420m_dataout <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add0_1417_o(0) WHEN s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_1416_dataout = '1'  ELSE de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_0_1412q;
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_0_1420m_w_lg_dataout255w(0) <= NOT wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_0_1420m_dataout;
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_1_1419m_dataout <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add0_1417_o(1) WHEN s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_1416_dataout = '1'  ELSE de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_1_1411q;
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_1_1419m_w_lg_dataout257w(0) <= NOT wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_1_1419m_dataout;
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_2_1418m_dataout <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add0_1417_o(2) WHEN s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_1416_dataout = '1'  ELSE de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_2_1410q;
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_2_1418m_w_lg_dataout259w(0) <= NOT wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_2_1418m_dataout;
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_out_rd_ptr_2_1423m_dataout <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add1_1422_o(2) WHEN wire_nlO_w185w(0) = '1'  ELSE de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_2_1414q;
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_193m_dataout <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add0_192_o(2) WHEN s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_m0_read_accepted_191_dataout = '1'  ELSE de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_2_208q;
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_194m_dataout <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add0_192_o(1) WHEN s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_m0_read_accepted_191_dataout = '1'  ELSE de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_1_209q;
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_195m_dataout <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add0_192_o(0) WHEN s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_m0_read_accepted_191_dataout = '1'  ELSE de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_0_214q;
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_199m_dataout <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add1_196_o(3) WHEN m0_readdatavalid = '1'  ELSE wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_193m_dataout;
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_200m_dataout <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add1_196_o(2) WHEN m0_readdatavalid = '1'  ELSE wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_194m_dataout;
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_201m_dataout <= wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add1_196_o(1) WHEN m0_readdatavalid = '1'  ELSE wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_195m_dataout;
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add0_192_a <= ( de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_2_208q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_1_209q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_0_214q);
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add0_192_b <= ( "0" & "0" & "1");
	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add0_192 :  oper_add
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 3,
		width_b => 3,
		width_o => 3
	  )
	  PORT MAP ( 
		a => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add0_192_a,
		b => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add0_192_b,
		cin => wire_gnd,
		o => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add0_192_o
	  );
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add1_196_a <= ( de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_2_208q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_1_209q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_0_214q & "1");
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add1_196_b <= ( "1" & "1" & "0" & "1");
	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add1_196 :  oper_add
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 4,
		width_b => 4,
		width_o => 4
	  )
	  PORT MAP ( 
		a => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add1_196_a,
		b => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add1_196_b,
		cin => wire_gnd,
		o => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add1_196_o
	  );
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add2_210_a <= ( "0" & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_2_208q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_1_209q);
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add2_210_b <= ( "0" & "0" & "1");
	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add2_210 :  oper_add
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 3,
		width_b => 3,
		width_o => 3
	  )
	  PORT MAP ( 
		a => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add2_210_a,
		b => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add2_210_b,
		cin => wire_gnd,
		o => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add2_210_o
	  );
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_add0_635_a <= ( de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_2_628q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_1_629q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_in_wr_ptr_0_630q);
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_add0_635_b <= ( "0" & "0" & "1");
	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_add0_635 :  oper_add
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 3,
		width_b => 3,
		width_o => 3
	  )
	  PORT MAP ( 
		a => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_add0_635_a,
		b => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_add0_635_b,
		cin => wire_gnd,
		o => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_add0_635_o
	  );
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_add1_640_a <= ( de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_2_632q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_1_633q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_out_rd_ptr_0_645q);
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_add1_640_b <= ( "0" & "0" & "1");
	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_add1_640 :  oper_add
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 3,
		width_b => 3,
		width_o => 3
	  )
	  PORT MAP ( 
		a => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_add1_640_a,
		b => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_add1_640_b,
		cin => wire_gnd,
		o => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_cmd_fifo_add1_640_o
	  );
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add0_1417_a <= ( de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_2_1410q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_1_1411q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_wr_ptr_0_1412q);
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add0_1417_b <= ( "0" & "0" & "1");
	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add0_1417 :  oper_add
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 3,
		width_b => 3,
		width_o => 3
	  )
	  PORT MAP ( 
		a => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add0_1417_a,
		b => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add0_1417_b,
		cin => wire_gnd,
		o => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add0_1417_o
	  );
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add1_1422_a <= ( de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_2_1414q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_1_1415q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_out_rd_ptr_0_1427q);
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add1_1422_b <= ( "0" & "0" & "1");
	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add1_1422 :  oper_add
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 3,
		width_b => 3,
		width_o => 3
	  )
	  PORT MAP ( 
		a => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add1_1422_a,
		b => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add1_1422_b,
		cin => wire_gnd,
		o => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add1_1422_o
	  );
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add2_1531_a <= ( wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_altera_dcfifo_synchronizer_bundle_read_crosser_altera_std_synchronizer_sync_2_u_2065_w_lg_dout250w & s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_rd_ptr_1_1453_dataout & s_wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_rd_ptr_0_1452_dataout & "1");
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add2_1531_b <= ( wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_2_1418m_w_lg_dataout259w & wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_1_1419m_w_lg_dataout257w & wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_next_in_wr_ptr_0_1420m_w_lg_dataout255w & "1");
	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add2_1531 :  oper_add
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 4,
		width_b => 4,
		width_o => 4
	  )
	  PORT MAP ( 
		a => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add2_1531_a,
		b => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add2_1531_b,
		cin => wire_gnd,
		o => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_add2_1531_o
	  );
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_lessthan0_211_a <= ( "0" & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_space_avail_2_1533q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_space_avail_1_1534q & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_altera_avalon_dc_fifo_rsp_fifo_in_space_avail_0_1433q);
	wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_lessthan0_211_b <= ( wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_add2_210_o(2 DOWNTO 0) & de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_pending_read_count_0_214q);
	de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_lessthan0_211 :  oper_less_than
	  GENERIC MAP (
		sgate_representation => 0,
		width_a => 4,
		width_b => 4
	  )
	  PORT MAP ( 
		a => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_lessthan0_211_a,
		b => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_lessthan0_211_b,
		cin => wire_gnd,
		o => wire_de4_qsys_mm_clock_crossing_bridge_io_altera_avalon_mm_clock_crossing_bridge_mm_clock_crossing_bridge_io_lessthan0_211_o
	  );

 END RTL; --DE4_QSYS_mm_clock_crossing_bridge_io
--synopsys translate_on
--VALID FILE
