{
    "BENCHMARKS": {
        "alu4": {
            "design":"RTL_Benchmark/Verilog/Gate_Level_Netlist/alu4/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "apex2": {
            "design":"RTL_Benchmark/Verilog/Gate_Level_Netlist/apex2/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "apex4": {
            "design":"RTL_Benchmark/Verilog/Gate_Level_Netlist/apex4/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "bigkey": {
            "design":"RTL_Benchmark/Verilog/Gate_Level_Netlist/bigkey/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "clma": {
            "design":"RTL_Benchmark/Verilog/Gate_Level_Netlist/clma/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "des": {
            "design":"RTL_Benchmark/Verilog/Gate_Level_Netlist/des/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "diffeq": {
            "design":"RTL_Benchmark/Verilog/Gate_Level_Netlist/diffeq/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "dsip": {
            "design":"RTL_Benchmark/Verilog/Gate_Level_Netlist/dsip/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "elliptic": {
            "design":"RTL_Benchmark/Verilog/Gate_Level_Netlist/elliptic/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "ex5p": {
            "design":"RTL_Benchmark/Verilog/Gate_Level_Netlist/ex5p/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "ex1010": {
            "design":"RTL_Benchmark/Verilog/Gate_Level_Netlist/ex1010/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "frisc": {
            "design":"RTL_Benchmark/Verilog/Gate_Level_Netlist/frisc/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "pclk"
            }
        },
        "misex3": {
            "design":"RTL_Benchmark/Verilog/Gate_Level_Netlist/misex3/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "pdc": {
            "design":"RTL_Benchmark/Verilog/Gate_Level_Netlist/pdc/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "s298": {
            "design":"RTL_Benchmark/Verilog/Gate_Level_Netlist/s298/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "s38417": {
            "design":"RTL_Benchmark/Verilog/Gate_Level_Netlist/s38417/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "s38584": {
            "design":"RTL_Benchmark/Verilog/Gate_Level_Netlist/s38584/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        },
        "seq": {
            "design":"RTL_Benchmark/Verilog/Gate_Level_Netlist/seq/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "spla": {
            "design":"RTL_Benchmark/Verilog/Gate_Level_Netlist/spla/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clk"
            }
        },
        "tseng": {
            "design":"RTL_Benchmark/Verilog/Gate_Level_Netlist/tseng/rtl/config.tcl",
           "CLOCK_DATA": {
                "Clock1": "clock"
            }
        }
    }
}