5 18 1fd81 4 3 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (param4.1.vcd) 2 -o (param4.1.cdd) 2 -v (param4.1.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 param4.1.v 1 22 1 
2 1 8 8 8 f0011 1 32 1008 0 0 4 1 vec
2 2 8 8 8 b000b 2 1 1008 0 0 4 1 b
2 3 8 8 8 b0011 3 8 120c 1 2 4 18 0 f e 9 4 0
2 4 8 8 8 70007 0 1 1410 0 0 4 1 a
2 5 8 8 8 70011 4 35 e 3 4
1 a 1 5 6000b 1 0 3 0 4 17 f f 0 0 4 0
1 b 2 6 7000b 1 0 3 0 4 17 0 f 0 0 c 0
1 vec 3 0 c0000 1 0 31 0 4 17 6 0 0 0 0 0
4 5 f 5 5 5
3 1 main.u$0 "main.u$0" 0 param4.1.v 10 20 1 
