timestamp 1763744018
version 8.3
tech scmos
style TSMC0.18um(tsmc18)from:t11b
scale 1000 1 9
resistclasses 6700 7500 929000 929000 1 7700 7700 80 80 80 70 70 40
node "A" 377 151.618 4 10 pc 0 0 0 0 0 0 0 0 0 0 204 204 0 0 32 24 0 0 0 0 0 0 0 0 0 0
node "a_17_13#" 76 2.66454e-14 17 13 pdif 0 0 360 132 0 0 0 0 0 0 0 0 0 0 240 128 0 0 0 0 0 0 0 0 0 0
node "OUT" 44 66.3096 126 -1 ndif 50 30 100 50 0 0 0 0 0 0 0 0 0 0 208 112 0 0 0 0 0 0 0 0 0 0
node "VDD" 143 421.284 17 6 pdc 0 0 400 180 0 0 0 0 0 0 0 0 0 0 899 548 0 0 0 0 0 0 0 0 0 0
node "GND" 80 546.282 89 6 ndc 160 92 0 0 0 0 0 0 0 0 0 0 0 0 663 422 0 0 0 0 0 0 0 0 0 0
node "B" 377 151.618 4 18 pc 0 0 0 0 0 0 0 0 0 0 204 204 0 0 32 24 0 0 0 0 0 0 0 0 0 0
node "a_17_21#" 76 2.66454e-14 17 21 pdif 0 0 360 132 0 0 0 0 0 0 0 0 0 0 240 128 0 0 0 0 0 0 0 0 0 0
node "C" 377 151.618 4 26 pc 0 0 0 0 0 0 0 0 0 0 204 204 0 0 32 24 0 0 0 0 0 0 0 0 0 0
node "a_17_29#" 338 355.709 17 29 pdif 110 62 300 130 0 0 0 0 0 0 120 116 0 0 646 368 0 0 0 0 0 0 0 0 0 0
node "w_113_19#" 1239 771.379 113 19 nw 0 0 0 0 768 112 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_11_0#" 1672 2892.67 11 0 nw 0 0 0 0 2880 224 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "GND" "C" 24.12
cap "a_17_21#" "w_11_0#" 8.016
cap "a_17_29#" "a_17_21#" 646.062
cap "GND" "OUT" 158.079
cap "w_113_19#" "a_17_29#" 85.812
cap "VDD" "a_17_13#" 673.554
cap "B" "VDD" 118.443
cap "OUT" "w_113_19#" 43.6536
cap "VDD" "a_17_29#" 182.199
cap "VDD" "w_11_0#" 136.213
cap "VDD" "C" 118.443
cap "VDD" "OUT" 261.174
cap "GND" "A" 24.12
cap "a_17_29#" "a_17_13#" 27.492
cap "a_17_13#" "w_11_0#" 8.016
cap "B" "a_17_29#" 63.459
cap "B" "w_11_0#" 78.04
cap "a_17_29#" "w_11_0#" 101.77
cap "B" "C" 195.786
cap "a_17_29#" "C" 63.459
cap "C" "w_11_0#" 78.04
cap "VDD" "A" 118.443
cap "GND" "VDD" 30.9285
cap "OUT" "a_17_29#" 54.984
cap "VDD" "a_17_21#" 54.984
cap "VDD" "w_113_19#" 74.6316
cap "B" "A" 195.786
cap "A" "w_11_0#" 78.04
cap "B" "GND" 24.12
cap "GND" "a_17_29#" 776.026
cap "a_17_13#" "a_17_21#" 618.57
fet nfet 124 -1 125 0 20 24 "Gnd!" "a_17_29#" 4 0 "GND" 10 0 "OUT" 10 0
fet nfet 89 11 90 12 20 24 "Gnd!" "A" 4 0 "GND" 10 0 "a_17_29#" 10 0
fet pfet 17 11 18 12 120 124 "w_11_0#" "A" 4 0 "VDD" 60 0 "a_17_13#" 60 0
fet nfet 89 19 90 20 20 24 "Gnd!" "B" 4 0 "a_17_29#" 10 0 "GND" 10 0
fet pfet 17 19 18 20 120 124 "w_11_0#" "B" 4 0 "a_17_13#" 60 0 "a_17_21#" 60 0
fet pfet 124 25 125 26 40 44 "w_113_19#" "a_17_29#" 4 0 "VDD" 20 0 "OUT" 20 0
fet nfet 89 27 90 28 20 24 "Gnd!" "C" 4 0 "GND" 10 0 "a_17_29#" 10 0
fet pfet 17 27 18 28 120 124 "w_11_0#" "C" 4 0 "a_17_21#" 60 0 "a_17_29#" 60 0
