{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1740941910243 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1740941910244 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 02 13:58:30 2025 " "Processing started: Sun Mar 02 13:58:30 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1740941910244 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1740941910244 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1740941910244 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1740941910621 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1740941910621 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file zero_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 zero_extend " "Found entity 1: zero_extend" {  } { { "zero_extend.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/zero_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740941916750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740941916750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "write_data.v 1 1 " "Found 1 design units, including 1 entities, in source file write_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_data " "Found entity 1: write_data" {  } { { "write_data.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/write_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740941916751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740941916751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740941916753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740941916753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_n.v 1 1 " "Found 1 design units, including 1 entities, in source file register_n.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_n " "Found entity 1: register_n" {  } { { "register_n.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/register_n.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740941916754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740941916754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "read_data.v 1 1 " "Found 1 design units, including 1 entities, in source file read_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 read_data " "Found entity 1: read_data" {  } { { "read_data.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/read_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740941916756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740941916756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4 " "Found entity 1: mux4" {  } { { "mux4.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/mux4.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740941916757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740941916757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3 " "Found entity 1: mux3" {  } { { "mux3.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/mux3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740941916758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740941916758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/mux2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740941916760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740941916760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740941916761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740941916761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740941916763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740941916763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.v 1 1 " "Found 1 design units, including 1 entities, in source file extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740941916770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740941916770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740941916772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740941916772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "constant_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file constant_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 constant_32bit " "Found entity 1: constant_32bit" {  } { { "constant_32bit.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/constant_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1740941916773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1740941916773 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1740941916799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_n register_n:b2v_A_register " "Elaborating entity \"register_n\" for hierarchy \"register_n:b2v_A_register\"" {  } { { "datapath.v" "b2v_A_register" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/datapath.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740941916802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:b2v_ALU_0 " "Elaborating entity \"ALU\" for hierarchy \"ALU:b2v_ALU_0\"" {  } { { "datapath.v" "b2v_ALU_0" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/datapath.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740941916803 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(60) " "Verilog HDL assignment warning at alu.v(60): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/alu.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1740941916804 "|datapath|ALU:b2v_ALU_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 ALU:b2v_ALU_0\|mux2:AND_OR_mux " "Elaborating entity \"mux2\" for hierarchy \"ALU:b2v_ALU_0\|mux2:AND_OR_mux\"" {  } { { "alu.v" "AND_OR_mux" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/alu.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740941916805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 ALU:b2v_ALU_0\|mux4:XOR_LESS_SLL_SRL_mux " "Elaborating entity \"mux4\" for hierarchy \"ALU:b2v_ALU_0\|mux4:XOR_LESS_SLL_SRL_mux\"" {  } { { "alu.v" "XOR_LESS_SLL_SRL_mux" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/alu.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740941916806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3 ALU:b2v_ALU_0\|mux3:result_mux " "Elaborating entity \"mux3\" for hierarchy \"ALU:b2v_ALU_0\|mux3:result_mux\"" {  } { { "alu.v" "result_mux" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/alu.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740941916808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend extend:b2v_extend_0 " "Elaborating entity \"extend\" for hierarchy \"extend:b2v_extend_0\"" {  } { { "datapath.v" "b2v_extend_0" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/datapath.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740941916810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_32bit constant_32bit:b2v_PCIncrement " "Elaborating entity \"constant_32bit\" for hierarchy \"constant_32bit:b2v_PCIncrement\"" {  } { { "datapath.v" "b2v_PCIncrement" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/datapath.v" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740941916819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "read_data read_data:b2v_ReadData_0 " "Elaborating entity \"read_data\" for hierarchy \"read_data:b2v_ReadData_0\"" {  } { { "datapath.v" "b2v_ReadData_0" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/datapath.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740941916820 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 read_data:b2v_ReadData_0\|mux4:ByteSelectMux " "Elaborating entity \"mux4\" for hierarchy \"read_data:b2v_ReadData_0\|mux4:ByteSelectMux\"" {  } { { "read_data.v" "ByteSelectMux" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/read_data.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740941916822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 read_data:b2v_ReadData_0\|mux4:ByteSelectMux\|mux2:mux2_0 " "Elaborating entity \"mux2\" for hierarchy \"read_data:b2v_ReadData_0\|mux4:ByteSelectMux\|mux2:mux2_0\"" {  } { { "mux4.v" "mux2_0" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/mux4.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740941916823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 read_data:b2v_ReadData_0\|mux2:HalfWordSelectMux " "Elaborating entity \"mux2\" for hierarchy \"read_data:b2v_ReadData_0\|mux2:HalfWordSelectMux\"" {  } { { "read_data.v" "HalfWordSelectMux" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/read_data.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740941916824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extend read_data:b2v_ReadData_0\|zero_extend:ZeroExtend_Byte " "Elaborating entity \"zero_extend\" for hierarchy \"read_data:b2v_ReadData_0\|zero_extend:ZeroExtend_Byte\"" {  } { { "read_data.v" "ZeroExtend_Byte" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/read_data.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740941916825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend read_data:b2v_ReadData_0\|sign_extend:SignExtend_Byte " "Elaborating entity \"sign_extend\" for hierarchy \"read_data:b2v_ReadData_0\|sign_extend:SignExtend_Byte\"" {  } { { "read_data.v" "SignExtend_Byte" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/read_data.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740941916826 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 sign_extend.v(10) " "Verilog HDL assignment warning at sign_extend.v(10): truncated value with size 32 to match size of target (24)" {  } { { "sign_extend.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/sign_extend.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1740941916826 "|datapath|read_data:b2v_ReadData_0|sign_extend:SignExtend_Byte"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero_extend read_data:b2v_ReadData_0\|zero_extend:ZeroExtend_Half " "Elaborating entity \"zero_extend\" for hierarchy \"read_data:b2v_ReadData_0\|zero_extend:ZeroExtend_Half\"" {  } { { "read_data.v" "ZeroExtend_Half" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/read_data.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740941916826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend read_data:b2v_ReadData_0\|sign_extend:SignExtend_Half " "Elaborating entity \"sign_extend\" for hierarchy \"read_data:b2v_ReadData_0\|sign_extend:SignExtend_Half\"" {  } { { "read_data.v" "SignExtend_Half" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/read_data.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740941916827 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 sign_extend.v(10) " "Verilog HDL assignment warning at sign_extend.v(10): truncated value with size 32 to match size of target (16)" {  } { { "sign_extend.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/sign_extend.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1740941916828 "|datapath|read_data:b2v_ReadData_0|sign_extend:SignExtend_Half"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file register_file:b2v_rf_0 " "Elaborating entity \"register_file\" for hierarchy \"register_file:b2v_rf_0\"" {  } { { "datapath.v" "b2v_rf_0" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/datapath.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740941916829 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i register_file.v(15) " "Verilog HDL Always Construct warning at register_file.v(15): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "register_file.v" "" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/register_file.v" 15 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1740941916834 "|datapath|register_file:b2v_rf_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "write_data write_data:b2v_WriteData_0 " "Elaborating entity \"write_data\" for hierarchy \"write_data:b2v_WriteData_0\"" {  } { { "datapath.v" "b2v_WriteData_0" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/datapath.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740941916836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "constant_32bit constant_32bit:b2v_ZeroForA " "Elaborating entity \"constant_32bit\" for hierarchy \"constant_32bit:b2v_ZeroForA\"" {  } { { "datapath.v" "b2v_ZeroForA" { Text "C:/Users/Alex/Desktop/CompArch_/Datapath/datapath.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1740941916839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1740941917024 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 02 13:58:37 2025 " "Processing ended: Sun Mar 02 13:58:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1740941917024 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1740941917024 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1740941917024 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1740941917024 ""}
