read_verilog ../top_generate.v
