#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x561320c6e120 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x561320c71e00 .scope module, "tb_dma_store_debug" "tb_dma_store_debug" 3 2;
 .timescale -9 -12;
P_0x561320c6fdc0 .param/l "CLK" 0 3 3, +C4<00000000000000000000000000001010>;
v0x561320ce3840_0 .net "axi_araddr", 39 0, L_0x561320ce6600;  1 drivers
v0x561320ce3920_0 .net "axi_arlen", 7 0, L_0x561320ce6730;  1 drivers
v0x561320ce39f0_0 .var "axi_arready", 0 0;
v0x561320ce3af0_0 .net "axi_arvalid", 0 0, L_0x561320ce67f0;  1 drivers
v0x561320ce3bc0_0 .net "axi_awaddr", 39 0, L_0x561320ce6090;  1 drivers
v0x561320ce3c60_0 .net "axi_awlen", 7 0, L_0x561320ce6190;  1 drivers
v0x561320ce3d30_0 .var "axi_awready", 0 0;
v0x561320ce3e00_0 .net "axi_awvalid", 0 0, L_0x561320ce6250;  1 drivers
L_0x7ed760640060 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x561320ce3ed0_0 .net "axi_bready", 0 0, L_0x7ed760640060;  1 drivers
v0x561320ce3fa0_0 .var "axi_bresp", 1 0;
v0x561320ce4070_0 .var "axi_bvalid", 0 0;
v0x561320ce4140_0 .var "axi_rdata", 255 0;
v0x561320ce4210_0 .var "axi_rlast", 0 0;
v0x561320ce42e0_0 .net "axi_rready", 0 0, L_0x561320ce66c0;  1 drivers
v0x561320ce43b0_0 .var "axi_rvalid", 0 0;
v0x561320ce4480_0 .net "axi_wdata", 255 0, L_0x561320ce6360;  1 drivers
v0x561320ce4550_0 .net "axi_wlast", 0 0, L_0x561320ce6420;  1 drivers
v0x561320ce4620_0 .var "axi_wready", 0 0;
v0x561320ce46f0_0 .net "axi_wvalid", 0 0, L_0x561320ce6540;  1 drivers
v0x561320ce47c0_0 .var "captured_awaddr", 39 0;
v0x561320ce4860_0 .var "captured_wdata", 255 0;
v0x561320ce4900_0 .var "clk", 0 0;
v0x561320ce49d0_0 .var "cmd", 127 0;
v0x561320ce4aa0_0 .net "cmd_done", 0 0, L_0x561320cbcaf0;  1 drivers
v0x561320ce4b70_0 .net "cmd_ready", 0 0, L_0x561320ce5c80;  1 drivers
v0x561320ce4c40_0 .var "cmd_valid", 0 0;
v0x561320ce4d10 .array "ext_mem", 63 0, 255 0;
v0x561320ce4db0_0 .var/i "i", 31 0;
v0x561320ce4e50_0 .var "rst_n", 0 0;
v0x561320ce4f20_0 .net "sram_addr", 19 0, L_0x561320cbe500;  1 drivers
v0x561320ce4ff0 .array "sram_mem", 63 0, 255 0;
v0x561320ce5090_0 .var "sram_rdata", 255 0;
v0x561320ce5160_0 .net "sram_re", 0 0, L_0x561320ce5fd0;  1 drivers
v0x561320ce5230_0 .var "sram_ready", 0 0;
v0x561320ce5300_0 .net "sram_wdata", 255 0, L_0x561320ce5e20;  1 drivers
v0x561320ce53d0_0 .net "sram_we", 0 0, L_0x561320ce5ee0;  1 drivers
E_0x561320c75550 .event posedge, v0x561320ce1ae0_0;
S_0x561320c721e0 .scope module, "dut" "dma_engine" 3 34, 4 16 0, S_0x561320c71e00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 128 "cmd";
    .port_info 3 /INPUT 1 "cmd_valid";
    .port_info 4 /OUTPUT 1 "cmd_ready";
    .port_info 5 /OUTPUT 1 "cmd_done";
    .port_info 6 /OUTPUT 20 "sram_addr";
    .port_info 7 /OUTPUT 256 "sram_wdata";
    .port_info 8 /INPUT 256 "sram_rdata";
    .port_info 9 /OUTPUT 1 "sram_we";
    .port_info 10 /OUTPUT 1 "sram_re";
    .port_info 11 /INPUT 1 "sram_ready";
    .port_info 12 /OUTPUT 40 "axi_awaddr";
    .port_info 13 /OUTPUT 8 "axi_awlen";
    .port_info 14 /OUTPUT 1 "axi_awvalid";
    .port_info 15 /INPUT 1 "axi_awready";
    .port_info 16 /OUTPUT 256 "axi_wdata";
    .port_info 17 /OUTPUT 1 "axi_wlast";
    .port_info 18 /OUTPUT 1 "axi_wvalid";
    .port_info 19 /INPUT 1 "axi_wready";
    .port_info 20 /INPUT 2 "axi_bresp";
    .port_info 21 /INPUT 1 "axi_bvalid";
    .port_info 22 /OUTPUT 1 "axi_bready";
    .port_info 23 /OUTPUT 40 "axi_araddr";
    .port_info 24 /OUTPUT 8 "axi_arlen";
    .port_info 25 /OUTPUT 1 "axi_arvalid";
    .port_info 26 /INPUT 1 "axi_arready";
    .port_info 27 /INPUT 256 "axi_rdata";
    .port_info 28 /INPUT 1 "axi_rlast";
    .port_info 29 /INPUT 1 "axi_rvalid";
    .port_info 30 /OUTPUT 1 "axi_rready";
P_0x561320c3a490 .param/l "DATA_WIDTH" 0 4 19, +C4<00000000000000000000000100000000>;
P_0x561320c3a4d0 .param/l "DMA_COPY" 1 4 103, C4<00000011>;
P_0x561320c3a510 .param/l "DMA_LOAD" 1 4 101, C4<00000001>;
P_0x561320c3a550 .param/l "DMA_STORE" 1 4 102, C4<00000010>;
P_0x561320c3a590 .param/l "EXT_ADDR_W" 0 4 17, +C4<00000000000000000000000000101000>;
P_0x561320c3a5d0 .param/l "INT_ADDR_W" 0 4 18, +C4<00000000000000000000000000010100>;
P_0x561320c3a610 .param/l "MAX_BURST" 0 4 20, +C4<00000000000000000000000000010000>;
P_0x561320c3a650 .param/l "S_DECODE" 1 4 110, C4<0001>;
P_0x561320c3a690 .param/l "S_DONE" 1 4 119, C4<1010>;
P_0x561320c3a6d0 .param/l "S_IDLE" 1 4 109, C4<0000>;
P_0x561320c3a710 .param/l "S_LOAD_ADDR" 1 4 111, C4<0010>;
P_0x561320c3a750 .param/l "S_LOAD_DATA" 1 4 112, C4<0011>;
P_0x561320c3a790 .param/l "S_LOAD_WRITE" 1 4 113, C4<0100>;
P_0x561320c3a7d0 .param/l "S_NEXT_ROW" 1 4 118, C4<1001>;
P_0x561320c3a810 .param/l "S_STORE_ADDR" 1 4 115, C4<0110>;
P_0x561320c3a850 .param/l "S_STORE_DATA" 1 4 116, C4<0111>;
P_0x561320c3a890 .param/l "S_STORE_READ" 1 4 114, C4<0101>;
P_0x561320c3a8d0 .param/l "S_STORE_RESP" 1 4 117, C4<1000>;
L_0x561320cbcaf0 .functor BUFZ 1, v0x561320ce22e0_0, C4<0>, C4<0>, C4<0>;
L_0x561320cbe500 .functor BUFZ 20, v0x561320ce2a80_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x561320ce5e20 .functor BUFZ 256, v0x561320ce2f60_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x561320ce5ee0 .functor BUFZ 1, v0x561320ce3100_0, C4<0>, C4<0>, C4<0>;
L_0x561320ce5fd0 .functor BUFZ 1, v0x561320ce2d00_0, C4<0>, C4<0>, C4<0>;
L_0x561320ce6090 .functor BUFZ 40, v0x561320ce06c0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x561320ce6190 .functor BUFZ 8, v0x561320ce0880_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561320ce6250 .functor BUFZ 1, v0x561320ce0ae0_0, C4<0>, C4<0>, C4<0>;
L_0x561320ce6360 .functor BUFZ 256, v0x561320ce12c0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x561320ce6420 .functor BUFZ 1, v0x561320ce1460_0, C4<0>, C4<0>, C4<0>;
L_0x561320ce6540 .functor BUFZ 1, v0x561320ce16a0_0, C4<0>, C4<0>, C4<0>;
L_0x561320ce6600 .functor BUFZ 40, v0x561320ce00a0_0, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000>;
L_0x561320ce6730 .functor BUFZ 8, v0x561320ce0270_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x561320ce67f0 .functor BUFZ 1, v0x561320ce0520_0, C4<0>, C4<0>, C4<0>;
L_0x561320ce66c0 .functor BUFZ 1, v0x561320ce1060_0, C4<0>, C4<0>, C4<0>;
L_0x7ed760640018 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x561320cbcc10_0 .net/2u *"_ivl_18", 3 0, L_0x7ed760640018;  1 drivers
v0x561320cbe660_0 .net "axi_araddr", 39 0, L_0x561320ce6600;  alias, 1 drivers
v0x561320ce00a0_0 .var "axi_araddr_reg", 39 0;
v0x561320ce0190_0 .net "axi_arlen", 7 0, L_0x561320ce6730;  alias, 1 drivers
v0x561320ce0270_0 .var "axi_arlen_reg", 7 0;
v0x561320ce03a0_0 .net "axi_arready", 0 0, v0x561320ce39f0_0;  1 drivers
v0x561320ce0460_0 .net "axi_arvalid", 0 0, L_0x561320ce67f0;  alias, 1 drivers
v0x561320ce0520_0 .var "axi_arvalid_reg", 0 0;
v0x561320ce05e0_0 .net "axi_awaddr", 39 0, L_0x561320ce6090;  alias, 1 drivers
v0x561320ce06c0_0 .var "axi_awaddr_reg", 39 0;
v0x561320ce07a0_0 .net "axi_awlen", 7 0, L_0x561320ce6190;  alias, 1 drivers
v0x561320ce0880_0 .var "axi_awlen_reg", 7 0;
v0x561320ce0960_0 .net "axi_awready", 0 0, v0x561320ce3d30_0;  1 drivers
v0x561320ce0a20_0 .net "axi_awvalid", 0 0, L_0x561320ce6250;  alias, 1 drivers
v0x561320ce0ae0_0 .var "axi_awvalid_reg", 0 0;
v0x561320ce0ba0_0 .net "axi_bready", 0 0, L_0x7ed760640060;  alias, 1 drivers
v0x561320ce0c60_0 .net "axi_bresp", 1 0, v0x561320ce3fa0_0;  1 drivers
v0x561320ce0d40_0 .net "axi_bvalid", 0 0, v0x561320ce4070_0;  1 drivers
v0x561320ce0e00_0 .net "axi_rdata", 255 0, v0x561320ce4140_0;  1 drivers
v0x561320ce0ee0_0 .net "axi_rlast", 0 0, v0x561320ce4210_0;  1 drivers
v0x561320ce0fa0_0 .net "axi_rready", 0 0, L_0x561320ce66c0;  alias, 1 drivers
v0x561320ce1060_0 .var "axi_rready_reg", 0 0;
v0x561320ce1120_0 .net "axi_rvalid", 0 0, v0x561320ce43b0_0;  1 drivers
v0x561320ce11e0_0 .net "axi_wdata", 255 0, L_0x561320ce6360;  alias, 1 drivers
v0x561320ce12c0_0 .var "axi_wdata_reg", 255 0;
v0x561320ce13a0_0 .net "axi_wlast", 0 0, L_0x561320ce6420;  alias, 1 drivers
v0x561320ce1460_0 .var "axi_wlast_reg", 0 0;
v0x561320ce1520_0 .net "axi_wready", 0 0, v0x561320ce4620_0;  1 drivers
v0x561320ce15e0_0 .net "axi_wvalid", 0 0, L_0x561320ce6540;  alias, 1 drivers
v0x561320ce16a0_0 .var "axi_wvalid_reg", 0 0;
v0x561320ce1760_0 .var "burst_count", 7 0;
v0x561320ce1840_0 .var "burst_len", 7 0;
v0x561320ce1920_0 .net "cfg_cols", 11 0, L_0x561320ce57e0;  1 drivers
v0x561320ce1a00_0 .net "cfg_rows", 11 0, L_0x561320ce56e0;  1 drivers
v0x561320ce1ae0_0 .net "clk", 0 0, v0x561320ce4900_0;  1 drivers
v0x561320ce1ba0_0 .net "cmd", 127 0, v0x561320ce49d0_0;  1 drivers
v0x561320ce1c80_0 .net "cmd_done", 0 0, L_0x561320cbcaf0;  alias, 1 drivers
v0x561320ce1d40_0 .net "cmd_ready", 0 0, L_0x561320ce5c80;  alias, 1 drivers
v0x561320ce1e00_0 .var "cmd_reg", 127 0;
v0x561320ce1ee0_0 .net "cmd_valid", 0 0, v0x561320ce4c40_0;  1 drivers
v0x561320ce1fa0_0 .var "col_count", 11 0;
v0x561320ce2080_0 .var "data_buf", 255 0;
v0x561320ce2160_0 .net "do_transpose", 0 0, L_0x561320ce5a60;  1 drivers
v0x561320ce2220_0 .net "do_zero_pad", 0 0, L_0x561320ce5b80;  1 drivers
v0x561320ce22e0_0 .var "done_reg", 0 0;
v0x561320ce23a0_0 .net "dst_stride", 11 0, L_0x561320ce59c0;  1 drivers
v0x561320ce2480_0 .net "ext_addr", 39 0, L_0x561320ce5570;  1 drivers
v0x561320ce2560_0 .var "ext_ptr", 39 0;
v0x561320ce2640_0 .net "int_addr", 19 0, L_0x561320ce5610;  1 drivers
v0x561320ce2720_0 .var "int_ptr", 19 0;
v0x561320ce2800_0 .var "row_count", 11 0;
v0x561320ce28e0_0 .net "rst_n", 0 0, v0x561320ce4e50_0;  1 drivers
v0x561320ce29a0_0 .net "sram_addr", 19 0, L_0x561320cbe500;  alias, 1 drivers
v0x561320ce2a80_0 .var "sram_addr_reg", 19 0;
v0x561320ce2b60_0 .net "sram_rdata", 255 0, v0x561320ce5090_0;  1 drivers
v0x561320ce2c40_0 .net "sram_re", 0 0, L_0x561320ce5fd0;  alias, 1 drivers
v0x561320ce2d00_0 .var "sram_re_reg", 0 0;
v0x561320ce2dc0_0 .net "sram_ready", 0 0, v0x561320ce5230_0;  1 drivers
v0x561320ce2e80_0 .net "sram_wdata", 255 0, L_0x561320ce5e20;  alias, 1 drivers
v0x561320ce2f60_0 .var "sram_wdata_reg", 255 0;
v0x561320ce3040_0 .net "sram_we", 0 0, L_0x561320ce5ee0;  alias, 1 drivers
v0x561320ce3100_0 .var "sram_we_reg", 0 0;
v0x561320ce31c0_0 .net "src_stride", 11 0, L_0x561320ce58b0;  1 drivers
v0x561320ce32a0_0 .var "state", 3 0;
v0x561320ce3380_0 .net "subop", 7 0, L_0x561320ce54a0;  1 drivers
E_0x561320c815f0/0 .event negedge, v0x561320ce28e0_0;
E_0x561320c815f0/1 .event posedge, v0x561320ce1ae0_0;
E_0x561320c815f0 .event/or E_0x561320c815f0/0, E_0x561320c815f0/1;
L_0x561320ce54a0 .part v0x561320ce49d0_0, 112, 8;
L_0x561320ce5570 .part v0x561320ce49d0_0, 72, 40;
L_0x561320ce5610 .part v0x561320ce49d0_0, 52, 20;
L_0x561320ce56e0 .part v0x561320ce49d0_0, 40, 12;
L_0x561320ce57e0 .part v0x561320ce49d0_0, 28, 12;
L_0x561320ce58b0 .part v0x561320ce49d0_0, 16, 12;
L_0x561320ce59c0 .part v0x561320ce49d0_0, 4, 12;
L_0x561320ce5a60 .part v0x561320ce49d0_0, 0, 1;
L_0x561320ce5b80 .part v0x561320ce49d0_0, 1, 1;
L_0x561320ce5c80 .cmp/eq 4, v0x561320ce32a0_0, L_0x7ed760640018;
    .scope S_0x561320c721e0;
T_0 ;
    %wait E_0x561320c815f0;
    %load/vec4 v0x561320ce28e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561320ce32a0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x561320ce1e00_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x561320ce2800_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x561320ce1fa0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x561320ce2560_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x561320ce2720_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561320ce1760_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561320ce1840_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x561320ce2a80_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x561320ce2f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561320ce3100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561320ce2d00_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x561320ce06c0_0, 0;
    %pushi/vec4 0, 0, 40;
    %assign/vec4 v0x561320ce00a0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561320ce0880_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561320ce0270_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561320ce0ae0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561320ce0520_0, 0;
    %pushi/vec4 0, 0, 256;
    %assign/vec4 v0x561320ce12c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561320ce1460_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561320ce16a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561320ce1060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561320ce22e0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561320ce3100_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561320ce2d00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561320ce22e0_0, 0;
    %load/vec4 v0x561320ce32a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561320ce32a0_0, 0;
    %jmp T_0.14;
T_0.2 ;
    %load/vec4 v0x561320ce1ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.15, 8;
    %load/vec4 v0x561320ce1ba0_0;
    %assign/vec4 v0x561320ce1e00_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x561320ce32a0_0, 0;
T_0.15 ;
    %jmp T_0.14;
T_0.3 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x561320ce2800_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x561320ce1fa0_0, 0;
    %load/vec4 v0x561320ce2480_0;
    %assign/vec4 v0x561320ce2560_0, 0;
    %load/vec4 v0x561320ce2640_0;
    %assign/vec4 v0x561320ce2720_0, 0;
    %load/vec4 v0x561320ce1920_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_0.17, 8;
    %pushi/vec4 15, 0, 32;
    %jmp/1 T_0.18, 8;
T_0.17 ; End of true expr.
    %load/vec4 v0x561320ce1920_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %jmp/0 T_0.18, 8;
 ; End of false expr.
    %blend;
T_0.18;
    %pad/u 8;
    %assign/vec4 v0x561320ce1840_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561320ce1760_0, 0;
    %load/vec4 v0x561320ce3380_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x561320ce32a0_0, 0;
    %jmp T_0.22;
T_0.19 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561320ce32a0_0, 0;
    %jmp T_0.22;
T_0.20 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x561320ce32a0_0, 0;
    %jmp T_0.22;
T_0.22 ;
    %pop/vec4 1;
    %jmp T_0.14;
T_0.4 ;
    %load/vec4 v0x561320ce2560_0;
    %assign/vec4 v0x561320ce00a0_0, 0;
    %load/vec4 v0x561320ce1840_0;
    %assign/vec4 v0x561320ce0270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561320ce0520_0, 0;
    %load/vec4 v0x561320ce03a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.25, 9;
    %load/vec4 v0x561320ce0520_0;
    %and;
T_0.25;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.23, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561320ce0520_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561320ce1060_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x561320ce32a0_0, 0;
T_0.23 ;
    %jmp T_0.14;
T_0.5 ;
    %load/vec4 v0x561320ce1120_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.28, 9;
    %load/vec4 v0x561320ce1060_0;
    %and;
T_0.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.26, 8;
    %load/vec4 v0x561320ce0e00_0;
    %assign/vec4 v0x561320ce2080_0, 0;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x561320ce32a0_0, 0;
T_0.26 ;
    %jmp T_0.14;
T_0.6 ;
    %load/vec4 v0x561320ce2720_0;
    %assign/vec4 v0x561320ce2a80_0, 0;
    %load/vec4 v0x561320ce2080_0;
    %assign/vec4 v0x561320ce2f60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561320ce3100_0, 0;
    %load/vec4 v0x561320ce2dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.29, 8;
    %load/vec4 v0x561320ce2720_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x561320ce2720_0, 0;
    %load/vec4 v0x561320ce1fa0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x561320ce1fa0_0, 0;
    %load/vec4 v0x561320ce1760_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x561320ce1760_0, 0;
    %load/vec4 v0x561320ce1840_0;
    %load/vec4 v0x561320ce1760_0;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.31, 5;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561320ce1060_0, 0;
    %load/vec4 v0x561320ce1920_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x561320ce1fa0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.33, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x561320ce32a0_0, 0;
    %jmp T_0.34;
T_0.33 ;
    %load/vec4 v0x561320ce2560_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x561320ce2560_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561320ce1760_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561320ce32a0_0, 0;
T_0.34 ;
    %jmp T_0.32;
T_0.31 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x561320ce32a0_0, 0;
T_0.32 ;
T_0.29 ;
    %jmp T_0.14;
T_0.7 ;
    %load/vec4 v0x561320ce2720_0;
    %assign/vec4 v0x561320ce2a80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561320ce2d00_0, 0;
    %load/vec4 v0x561320ce2dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.35, 8;
    %load/vec4 v0x561320ce2b60_0;
    %assign/vec4 v0x561320ce2080_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x561320ce32a0_0, 0;
T_0.35 ;
    %jmp T_0.14;
T_0.8 ;
    %load/vec4 v0x561320ce2560_0;
    %assign/vec4 v0x561320ce06c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x561320ce0880_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561320ce0ae0_0, 0;
    %load/vec4 v0x561320ce0960_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.39, 9;
    %load/vec4 v0x561320ce0ae0_0;
    %and;
T_0.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.37, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561320ce0ae0_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x561320ce32a0_0, 0;
T_0.37 ;
    %jmp T_0.14;
T_0.9 ;
    %load/vec4 v0x561320ce2080_0;
    %assign/vec4 v0x561320ce12c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561320ce1460_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561320ce16a0_0, 0;
    %load/vec4 v0x561320ce1520_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.42, 9;
    %load/vec4 v0x561320ce16a0_0;
    %and;
T_0.42;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.40, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561320ce16a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561320ce1460_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x561320ce32a0_0, 0;
T_0.40 ;
    %jmp T_0.14;
T_0.10 ;
    %load/vec4 v0x561320ce0d40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.43, 8;
    %load/vec4 v0x561320ce2560_0;
    %addi 32, 0, 40;
    %assign/vec4 v0x561320ce2560_0, 0;
    %load/vec4 v0x561320ce2720_0;
    %pad/u 32;
    %addi 32, 0, 32;
    %pad/u 20;
    %assign/vec4 v0x561320ce2720_0, 0;
    %load/vec4 v0x561320ce1fa0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x561320ce1fa0_0, 0;
    %load/vec4 v0x561320ce1920_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x561320ce1fa0_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.45, 5;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x561320ce32a0_0, 0;
    %jmp T_0.46;
T_0.45 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x561320ce32a0_0, 0;
T_0.46 ;
T_0.43 ;
    %jmp T_0.14;
T_0.11 ;
    %load/vec4 v0x561320ce2800_0;
    %addi 1, 0, 12;
    %assign/vec4 v0x561320ce2800_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0x561320ce1fa0_0, 0;
    %load/vec4 v0x561320ce1a00_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %load/vec4 v0x561320ce2800_0;
    %pad/u 32;
    %cmp/u;
    %flag_or 5, 4;
    %jmp/0xz  T_0.47, 5;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x561320ce32a0_0, 0;
    %jmp T_0.48;
T_0.47 ;
    %load/vec4 v0x561320ce2480_0;
    %load/vec4 v0x561320ce2800_0;
    %pad/u 40;
    %addi 1, 0, 40;
    %load/vec4 v0x561320ce31c0_0;
    %pad/u 40;
    %mul;
    %add;
    %assign/vec4 v0x561320ce2560_0, 0;
    %load/vec4 v0x561320ce2640_0;
    %load/vec4 v0x561320ce2800_0;
    %pad/u 20;
    %addi 1, 0, 20;
    %load/vec4 v0x561320ce23a0_0;
    %pad/u 20;
    %mul;
    %add;
    %assign/vec4 v0x561320ce2720_0, 0;
    %load/vec4 v0x561320ce3380_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_0.49, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_0.50, 6;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0x561320ce32a0_0, 0;
    %jmp T_0.52;
T_0.49 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x561320ce32a0_0, 0;
    %jmp T_0.52;
T_0.50 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x561320ce32a0_0, 0;
    %jmp T_0.52;
T_0.52 ;
    %pop/vec4 1;
T_0.48 ;
    %jmp T_0.14;
T_0.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561320ce22e0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x561320ce32a0_0, 0;
    %jmp T_0.14;
T_0.14 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x561320c71e00;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561320ce4900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561320ce4e50_0, 0, 1;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x561320ce49d0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561320ce4c40_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x561320ce5090_0, 0, 256;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561320ce5230_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561320ce3d30_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561320ce4620_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x561320ce3fa0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561320ce4070_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561320ce39f0_0, 0, 1;
    %pushi/vec4 0, 0, 256;
    %store/vec4 v0x561320ce4140_0, 0, 256;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561320ce4210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561320ce43b0_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x561320c71e00;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x561320ce4900_0;
    %inv;
    %store/vec4 v0x561320ce4900_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x561320c71e00;
T_3 ;
    %wait E_0x561320c75550;
    %load/vec4 v0x561320ce5160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x561320ce4f20_0;
    %parti/s 8, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0x561320ce4ff0, 4;
    %assign/vec4 v0x561320ce5090_0, 0;
    %load/vec4 v0x561320ce4f20_0;
    %parti/s 8, 0, 2;
    %ix/vec4 4;
    %load/vec4a v0x561320ce4ff0, 4;
    %parti/s 32, 0, 2;
    %vpi_call/w 3 55 "$display", "  SRAM read[%d] = %h", &PV<v0x561320ce4f20_0, 0, 8>, S<0,vec4,u32> {1 0 0};
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561320c71e00;
T_4 ;
    %wait E_0x561320c75550;
    %load/vec4 v0x561320ce3e00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0x561320ce3d30_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x561320ce3bc0_0;
    %assign/vec4 v0x561320ce47c0_0, 0;
    %vpi_call/w 3 63 "$display", "  AXI AW: addr=%h", v0x561320ce3bc0_0 {0 0 0};
T_4.0 ;
    %load/vec4 v0x561320ce46f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.5, 9;
    %load/vec4 v0x561320ce4620_0;
    %and;
T_4.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.3, 8;
    %load/vec4 v0x561320ce4480_0;
    %assign/vec4 v0x561320ce4860_0, 0;
    %load/vec4 v0x561320ce4480_0;
    %load/vec4 v0x561320ce47c0_0;
    %parti/s 6, 5, 4;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561320ce4d10, 0, 4;
    %vpi_call/w 3 68 "$display", "  AXI W: data=%h, stored at ext[%d]", &PV<v0x561320ce4480_0, 0, 32>, &PV<v0x561320ce47c0_0, 5, 6> {0 0 0};
    %load/vec4 v0x561320ce4550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561320ce4070_0, 0;
T_4.6 ;
T_4.3 ;
    %load/vec4 v0x561320ce4070_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.10, 9;
    %load/vec4 v0x561320ce3ed0_0;
    %and;
T_4.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561320ce4070_0, 0;
T_4.8 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561320c71e00;
T_5 ;
    %vpi_call/w 3 76 "$display", "DMA STORE Debug" {0 0 0};
    %pushi/vec4 3405691582, 0, 224;
    %concati/vec4 3735928559, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x561320ce4ff0, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561320ce4db0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x561320ce4db0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 256;
    %ix/getv/s 4, v0x561320ce4db0_0;
    %store/vec4a v0x561320ce4d10, 4, 0;
    %load/vec4 v0x561320ce4db0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561320ce4db0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %delay 30000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561320ce4e50_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x561320ce49d0_0, 0, 128;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 120, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561320ce49d0_0, 4, 8;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561320ce49d0_0, 4, 8;
    %pushi/vec4 640, 0, 40;
    %ix/load 4, 72, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561320ce49d0_0, 4, 40;
    %pushi/vec4 320, 0, 20;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561320ce49d0_0, 4, 20;
    %pushi/vec4 1, 0, 12;
    %ix/load 4, 40, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561320ce49d0_0, 4, 12;
    %pushi/vec4 1, 0, 12;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x561320ce49d0_0, 4, 12;
    %vpi_call/w 3 95 "$display", "Command: STORE ext_addr=%h int_addr=%h", &PV<v0x561320ce49d0_0, 72, 40>, &PV<v0x561320ce49d0_0, 52, 20> {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561320ce4c40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561320ce4db0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x561320ce4db0_0;
    %cmpi/s 30, 0, 32;
    %jmp/0xz T_5.3, 5;
    %wait E_0x561320c75550;
    %delay 1000, 0;
    %vpi_call/w 3 102 "$display", "Cyc %2d: st=%2d sram_addr=%h sram_re=%b awvalid=%b wvalid=%b done=%b", v0x561320ce4db0_0, v0x561320ce32a0_0, v0x561320ce4f20_0, v0x561320ce5160_0, v0x561320ce3e00_0, v0x561320ce46f0_0, v0x561320ce4aa0_0 {0 0 0};
    %load/vec4 v0x561320ce4b70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.6, 9;
    %load/vec4 v0x561320ce4c40_0;
    %and;
T_5.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561320ce4c40_0, 0, 1;
T_5.4 ;
    %load/vec4 v0x561320ce4aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %vpi_call/w 3 107 "$display", "STORE complete" {0 0 0};
    %vpi_call/w 3 108 "$display", "  ext_mem[20] = %h", &APV<v0x561320ce4d10, 20, 0, 32> {0 0 0};
    %vpi_call/w 3 109 "$display", "  sram_mem[10] = %h", &APV<v0x561320ce4ff0, 10, 0, 32> {0 0 0};
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561320ce4d10, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561320ce4ff0, 4;
    %cmp/e;
    %jmp/0xz  T_5.9, 4;
    %vpi_call/w 3 110 "$display", "PASS" {0 0 0};
    %jmp T_5.10;
T_5.9 ;
    %vpi_call/w 3 111 "$display", "FAIL: mismatch" {0 0 0};
T_5.10 ;
    %vpi_call/w 3 112 "$finish" {0 0 0};
T_5.7 ;
    %load/vec4 v0x561320ce4db0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561320ce4db0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %vpi_call/w 3 115 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 116 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_dma_store_debug.v";
    "rtl/core/dma_engine.v";
