<!-- HTML header for doxygen 1.8.6-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<!-- <title>LPC17xx Sysctl Peripheral</title> -->
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<table cellspacing="0" cellpadding="0">
 <tbody>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">LPC17xx Sysctl Peripheral<div class="ingroups"><a class="el" href="group___l_p_c17xx___sys_ctl.html">LPC17xx_SysCtl</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>LPC17xx SysCtl Peripheral Clock Configure configuration.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga64340959ea7d6a35a2b6a6131aae45cb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga64340959ea7d6a35a2b6a6131aae45cb">PCLKSEL_WDT</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga92f9ddd684b146122adeda1cce667c3a">PCLKSEL0_WDT_S</a></td></tr>
<tr class="memdesc:ga64340959ea7d6a35a2b6a6131aae45cb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for WatchDog.  <a href="#ga64340959ea7d6a35a2b6a6131aae45cb">More...</a><br/></td></tr>
<tr class="separator:ga64340959ea7d6a35a2b6a6131aae45cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f2ff09377f398c83abde8fd5fa57ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gae2f2ff09377f398c83abde8fd5fa57ee">PCLKSEL_TIMER0</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gabd89ab87ecc18b98c0e24b2857cd36e2">PCLKSEL0_TIMER0_S</a></td></tr>
<tr class="memdesc:gae2f2ff09377f398c83abde8fd5fa57ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for Timer0.  <a href="#gae2f2ff09377f398c83abde8fd5fa57ee">More...</a><br/></td></tr>
<tr class="separator:gae2f2ff09377f398c83abde8fd5fa57ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a29155e238ac03e8578bc7e780088fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga2a29155e238ac03e8578bc7e780088fa">PCLKSEL_TIMER1</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga506daff329488f44e9599f0b35866b83">PCLKSEL0_TIMER1_S</a></td></tr>
<tr class="memdesc:ga2a29155e238ac03e8578bc7e780088fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for Timer1.  <a href="#ga2a29155e238ac03e8578bc7e780088fa">More...</a><br/></td></tr>
<tr class="separator:ga2a29155e238ac03e8578bc7e780088fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga32fcd5a871c63fdcb9d6da465e647272"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga32fcd5a871c63fdcb9d6da465e647272">PCLKSEL_UART0</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga831ead92a506629e339480b257e115a1">PCLKSEL0_UART0_S</a></td></tr>
<tr class="memdesc:ga32fcd5a871c63fdcb9d6da465e647272"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for UART0.  <a href="#ga32fcd5a871c63fdcb9d6da465e647272">More...</a><br/></td></tr>
<tr class="separator:ga32fcd5a871c63fdcb9d6da465e647272"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d3d5b282e2e05fe3059672e4da36070"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga7d3d5b282e2e05fe3059672e4da36070">PCLKSEL_UART1</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gab6dcd8a9bae402115f3b8f466198c3ed">PCLKSEL0_UART1_S</a></td></tr>
<tr class="memdesc:ga7d3d5b282e2e05fe3059672e4da36070"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for UART1.  <a href="#ga7d3d5b282e2e05fe3059672e4da36070">More...</a><br/></td></tr>
<tr class="separator:ga7d3d5b282e2e05fe3059672e4da36070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81794eaaf1b918dfe7f5ded3cb2f5ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga81794eaaf1b918dfe7f5ded3cb2f5ede">PCLKSEL_PWM1</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gad4257c88dbbddce9f85cfc5bddc0dfcd">PCLKSEL0_PWM1_S</a></td></tr>
<tr class="memdesc:ga81794eaaf1b918dfe7f5ded3cb2f5ede"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for PWM1.  <a href="#ga81794eaaf1b918dfe7f5ded3cb2f5ede">More...</a><br/></td></tr>
<tr class="separator:ga81794eaaf1b918dfe7f5ded3cb2f5ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed6395d69013ceb2870513b7c59c51a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaed6395d69013ceb2870513b7c59c51a0">PCLKSEL_I2C0</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga19cd576b9b57cbf3a1c074fa7153992b">PCLKSEL0_I2C0_S</a></td></tr>
<tr class="memdesc:gaed6395d69013ceb2870513b7c59c51a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for I2C0.  <a href="#gaed6395d69013ceb2870513b7c59c51a0">More...</a><br/></td></tr>
<tr class="separator:gaed6395d69013ceb2870513b7c59c51a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa82056458f3e328d2a32b99181cb9e68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa82056458f3e328d2a32b99181cb9e68">PCLKSEL_SPI</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga4bfd341c44472a2694643b493a632b62">PCLKSEL0_SPI_S</a></td></tr>
<tr class="memdesc:gaa82056458f3e328d2a32b99181cb9e68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for SPI.  <a href="#gaa82056458f3e328d2a32b99181cb9e68">More...</a><br/></td></tr>
<tr class="separator:gaa82056458f3e328d2a32b99181cb9e68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a92c0e7540f66972c0f8da57199bd95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga7a92c0e7540f66972c0f8da57199bd95">PCLKSEL_SSP1</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gac9f645441f89a5b4503e9e5de7faa4a8">PCLKSEL0_SSP1_S</a></td></tr>
<tr class="memdesc:ga7a92c0e7540f66972c0f8da57199bd95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for SSP1.  <a href="#ga7a92c0e7540f66972c0f8da57199bd95">More...</a><br/></td></tr>
<tr class="separator:ga7a92c0e7540f66972c0f8da57199bd95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16c4bde7e52f1b95215c37ea11586a3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga16c4bde7e52f1b95215c37ea11586a3d">PCLKSEL_DAC</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga7307d5417d4557bb055c88fd0e19e3b8">PCLKSEL0_DAC_S</a></td></tr>
<tr class="memdesc:ga16c4bde7e52f1b95215c37ea11586a3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for DAC.  <a href="#ga16c4bde7e52f1b95215c37ea11586a3d">More...</a><br/></td></tr>
<tr class="separator:ga16c4bde7e52f1b95215c37ea11586a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga395522e59ced91bbc42b5715d5723d28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga395522e59ced91bbc42b5715d5723d28">PCLKSEL_ADC</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga94d1e3abe54c56567d7ad5693ff8ec7b">PCLKSEL0_ADC_S</a></td></tr>
<tr class="memdesc:ga395522e59ced91bbc42b5715d5723d28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for ADC.  <a href="#ga395522e59ced91bbc42b5715d5723d28">More...</a><br/></td></tr>
<tr class="separator:ga395522e59ced91bbc42b5715d5723d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd28f383b485a574d0b585b27783621b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gafd28f383b485a574d0b585b27783621b">PCLKSEL_CAN1</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga935ded5ad712178ebef85f40d4691219">PCLKSEL0_CAN1_S</a></td></tr>
<tr class="memdesc:gafd28f383b485a574d0b585b27783621b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for CAN1.  <a href="#gafd28f383b485a574d0b585b27783621b">More...</a><br/></td></tr>
<tr class="separator:gafd28f383b485a574d0b585b27783621b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1f3b980a3f2a91639db0631fb9f7763f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga1f3b980a3f2a91639db0631fb9f7763f">PCLKSEL_CAN2</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga4c95ec091adf4f9e66c788e4c296699d">PCLKSEL0_CAN2_S</a></td></tr>
<tr class="memdesc:ga1f3b980a3f2a91639db0631fb9f7763f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for CAN2.  <a href="#ga1f3b980a3f2a91639db0631fb9f7763f">More...</a><br/></td></tr>
<tr class="separator:ga1f3b980a3f2a91639db0631fb9f7763f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b76674b42028fdc9098898723d207ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga6b76674b42028fdc9098898723d207ec">PCLKSEL_ACF</a>&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga9697ae73bf33b7157cbea73e22101314">PCLKSEL0_ACF_S</a></td></tr>
<tr class="memdesc:ga6b76674b42028fdc9098898723d207ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for ACF.  <a href="#ga6b76674b42028fdc9098898723d207ec">More...</a><br/></td></tr>
<tr class="separator:ga6b76674b42028fdc9098898723d207ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae5f44917820634b7896c7e7c0e1c078"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaae5f44917820634b7896c7e7c0e1c078">PCLKSEL_QEI</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gab67d4ad4acdd3282b93ad2769ca84e90">PCLKSEL1_QEI_S</a>     + 32)</td></tr>
<tr class="memdesc:gaae5f44917820634b7896c7e7c0e1c078"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for QEI.  <a href="#gaae5f44917820634b7896c7e7c0e1c078">More...</a><br/></td></tr>
<tr class="separator:gaae5f44917820634b7896c7e7c0e1c078"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a5dfebbf894a639817ab30e98c9f099"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga4a5dfebbf894a639817ab30e98c9f099">PCLKSEL_GPIOINT</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga9a5d82cc8b966d2d9855c205a6a29cb4">PCLKSEL1_GPIOINT_S</a> + 32)</td></tr>
<tr class="memdesc:ga4a5dfebbf894a639817ab30e98c9f099"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for GPIOINT.  <a href="#ga4a5dfebbf894a639817ab30e98c9f099">More...</a><br/></td></tr>
<tr class="separator:ga4a5dfebbf894a639817ab30e98c9f099"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c92191b4c8b22a9f2236134c44b7b99"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga6c92191b4c8b22a9f2236134c44b7b99">PCLKSEL_PCB</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gadc42431d34ba70eac5293e7ecd053d2e">PCLKSEL1_PCB_S</a>     + 32)</td></tr>
<tr class="memdesc:ga6c92191b4c8b22a9f2236134c44b7b99"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for PCB.  <a href="#ga6c92191b4c8b22a9f2236134c44b7b99">More...</a><br/></td></tr>
<tr class="separator:ga6c92191b4c8b22a9f2236134c44b7b99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea22236758ac015edb6a96f1bc4a5539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaea22236758ac015edb6a96f1bc4a5539">PCLKSEL_I2C1</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga007fa323a115f359a506af7b4ab0cf3b">PCLKSEL1_I2C1_S</a>    + 32)</td></tr>
<tr class="memdesc:gaea22236758ac015edb6a96f1bc4a5539"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for I2C1.  <a href="#gaea22236758ac015edb6a96f1bc4a5539">More...</a><br/></td></tr>
<tr class="separator:gaea22236758ac015edb6a96f1bc4a5539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad205d3cfcd45f66488e51814085df83e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gad205d3cfcd45f66488e51814085df83e">PCLKSEL_SSP0</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga57183f016cff3ed1ed66f3b2d7d52752">PCLKSEL1_SSP0_S</a>    + 32)</td></tr>
<tr class="memdesc:gad205d3cfcd45f66488e51814085df83e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for SSP0.  <a href="#gad205d3cfcd45f66488e51814085df83e">More...</a><br/></td></tr>
<tr class="separator:gad205d3cfcd45f66488e51814085df83e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36f84d10e9ec4d0d97d989b25ba221fa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga36f84d10e9ec4d0d97d989b25ba221fa">PCLKSEL_TIMER2</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gaaa79bc746bc57b06b8cab03b29f1d280">PCLKSEL1_TIMER2_S</a>  + 32)</td></tr>
<tr class="memdesc:ga36f84d10e9ec4d0d97d989b25ba221fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for Timer2.  <a href="#ga36f84d10e9ec4d0d97d989b25ba221fa">More...</a><br/></td></tr>
<tr class="separator:ga36f84d10e9ec4d0d97d989b25ba221fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67ed15b095974240fee6db9b96be3269"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga67ed15b095974240fee6db9b96be3269">PCLKSEL_TIMER3</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga21e80f9ce6d515720dd34e74440ffd1b">PCLKSEL1_TIMER3_S</a>  + 32)</td></tr>
<tr class="memdesc:ga67ed15b095974240fee6db9b96be3269"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for Timer3.  <a href="#ga67ed15b095974240fee6db9b96be3269">More...</a><br/></td></tr>
<tr class="separator:ga67ed15b095974240fee6db9b96be3269"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga00a5215b95f10f9e2d55faca68975b17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga00a5215b95f10f9e2d55faca68975b17">PCLKSEL_UART2</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga6a307c12b5ebb9f440837c9f78707b19">PCLKSEL1_UART2_S</a>   + 32)</td></tr>
<tr class="memdesc:ga00a5215b95f10f9e2d55faca68975b17"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for UART2.  <a href="#ga00a5215b95f10f9e2d55faca68975b17">More...</a><br/></td></tr>
<tr class="separator:ga00a5215b95f10f9e2d55faca68975b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33a98d221ae254f647f976d2f6f0eaa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga33a98d221ae254f647f976d2f6f0eaa3">PCLKSEL_UART3</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga7050b20921d5d2f55eb9d78355c58044">PCLKSEL1_UART3_S</a>   + 32)</td></tr>
<tr class="memdesc:ga33a98d221ae254f647f976d2f6f0eaa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for UART3.  <a href="#ga33a98d221ae254f647f976d2f6f0eaa3">More...</a><br/></td></tr>
<tr class="separator:ga33a98d221ae254f647f976d2f6f0eaa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b760f003a0d3794f652fb91103f2508"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga7b760f003a0d3794f652fb91103f2508">PCLKSEL_I2C2</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga1e0d09026f105d53cf2d17f1930a65f6">PCLKSEL1_I2C2_S</a>    + 32)</td></tr>
<tr class="memdesc:ga7b760f003a0d3794f652fb91103f2508"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for I2C2.  <a href="#ga7b760f003a0d3794f652fb91103f2508">More...</a><br/></td></tr>
<tr class="separator:ga7b760f003a0d3794f652fb91103f2508"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab51926f5f03bb9d1a88fb89d523e9ef8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gab51926f5f03bb9d1a88fb89d523e9ef8">PCLKSEL_I2S</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga3e2ea7d1ffae940d213d18701a16836b">PCLKSEL1_I2S_S</a>     + 32)</td></tr>
<tr class="memdesc:gab51926f5f03bb9d1a88fb89d523e9ef8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for I2S.  <a href="#gab51926f5f03bb9d1a88fb89d523e9ef8">More...</a><br/></td></tr>
<tr class="separator:gab51926f5f03bb9d1a88fb89d523e9ef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa2c05f67977eed87472bec0f396c904c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa2c05f67977eed87472bec0f396c904c">PCLKSEL_RIT</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga59c1a856587b9fcc279f0659d2d41578">PCLKSEL1_RIT_S</a>     + 32)</td></tr>
<tr class="memdesc:gaa2c05f67977eed87472bec0f396c904c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for RIT.  <a href="#gaa2c05f67977eed87472bec0f396c904c">More...</a><br/></td></tr>
<tr class="separator:gaa2c05f67977eed87472bec0f396c904c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa296d72b4928a2b00952d6d2bc17f545"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaa296d72b4928a2b00952d6d2bc17f545">PCLKSEL_SYSCON</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga0762c8d9047af624d967ca521f98f0b4">PCLKSEL1_SYSCON_S</a>  + 32)</td></tr>
<tr class="memdesc:gaa296d72b4928a2b00952d6d2bc17f545"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for System Control.  <a href="#gaa296d72b4928a2b00952d6d2bc17f545">More...</a><br/></td></tr>
<tr class="separator:gaa296d72b4928a2b00952d6d2bc17f545"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga582208914270fc34cbe904116d35c26d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga582208914270fc34cbe904116d35c26d">PCLKSEL_MC</a>&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga764208f3c744a45c8968aaf594bd8df6">PCLKSEL1_MC_S</a>      + 32)</td></tr>
<tr class="memdesc:ga582208914270fc34cbe904116d35c26d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral Clock for Motor Control PWM.  <a href="#ga582208914270fc34cbe904116d35c26d">More...</a><br/></td></tr>
<tr class="separator:ga582208914270fc34cbe904116d35c26d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabfcf462e040e25aa97fc6aa33c00a98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#gaabfcf462e040e25aa97fc6aa33c00a98">PCLK_CCLK_DIV_1</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td></tr>
<tr class="memdesc:gaabfcf462e040e25aa97fc6aa33c00a98"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock Divider = Cclk/1.  <a href="#gaabfcf462e040e25aa97fc6aa33c00a98">More...</a><br/></td></tr>
<tr class="separator:gaabfcf462e040e25aa97fc6aa33c00a98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bc66eb3f748404b0a0223ab0177f127"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga6bc66eb3f748404b0a0223ab0177f127">PCLK_CCLK_DIV_2</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td></tr>
<tr class="memdesc:ga6bc66eb3f748404b0a0223ab0177f127"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock Divider = Cclk/2.  <a href="#ga6bc66eb3f748404b0a0223ab0177f127">More...</a><br/></td></tr>
<tr class="separator:ga6bc66eb3f748404b0a0223ab0177f127"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1821b18d1d7a5ca7b2966dd0ea416d9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga1821b18d1d7a5ca7b2966dd0ea416d9a">PCLK_CCLK_DIV_4</a>&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td></tr>
<tr class="memdesc:ga1821b18d1d7a5ca7b2966dd0ea416d9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock Divider = Cclk/4.  <a href="#ga1821b18d1d7a5ca7b2966dd0ea416d9a">More...</a><br/></td></tr>
<tr class="separator:ga1821b18d1d7a5ca7b2966dd0ea416d9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cbe02ba3525613498749e79eba57880"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga8cbe02ba3525613498749e79eba57880">PCLK_CCLK_DIV_6</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a>)</td></tr>
<tr class="memdesc:ga8cbe02ba3525613498749e79eba57880"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock Divider = Cclk/6.  <a href="#ga8cbe02ba3525613498749e79eba57880">More...</a><br/></td></tr>
<tr class="separator:ga8cbe02ba3525613498749e79eba57880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga28fd56b1d0a52818380acf564aba5552"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___l_p_c17xx___sys_ctl___peripheral_clock___config.html#ga28fd56b1d0a52818380acf564aba5552">PCLK_CCLK_DIV_8</a>&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a>)</td></tr>
<tr class="memdesc:ga28fd56b1d0a52818380acf564aba5552"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peripheral clock Divider = Cclk/8.  <a href="#ga28fd56b1d0a52818380acf564aba5552">More...</a><br/></td></tr>
<tr class="separator:ga28fd56b1d0a52818380acf564aba5552"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>LPC17xx SysCtl Peripheral Clock Configure configuration. </p>
<p>Clock Configure. Those macro can be used in the following functions:</p>
<ul>
<li>SysCtlPeripheralClockCfg </li>
</ul>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="gaabfcf462e040e25aa97fc6aa33c00a98"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLK_CCLK_DIV_1&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock Divider = Cclk/1. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01384">1384</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6bc66eb3f748404b0a0223ab0177f127"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLK_CCLK_DIV_2&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock Divider = Cclk/2. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01387">1387</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1821b18d1d7a5ca7b2966dd0ea416d9a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLK_CCLK_DIV_4&#160;&#160;&#160;<a class="el" href="group__x_low_layer___exported___types.html#ga179a297e1f803d9cfa6203542d51476e">BIT_32_ALL_0</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock Divider = Cclk/4. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01390">1390</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga8cbe02ba3525613498749e79eba57880"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLK_CCLK_DIV_6&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock Divider = Cclk/6. </p>
<dl class="section note"><dt>Note</dt><dd>This macro is only suit for CAN1/CAN2. </dd></dl>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01394">1394</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga28fd56b1d0a52818380acf564aba5552"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLK_CCLK_DIV_8&#160;&#160;&#160;(<a class="el" href="group__x_low_layer___exported___types.html#gabbdcd99d54a13b3feead59acb504383c">BIT_32_1</a> | <a class="el" href="group__x_low_layer___exported___types.html#ga7624ce39c33c7dc97b91262794cf1b67">BIT_32_0</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral clock Divider = Cclk/8. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01397">1397</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6b76674b42028fdc9098898723d207ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_ACF&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga9697ae73bf33b7157cbea73e22101314">PCLKSEL0_ACF_S</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for ACF. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01339">1339</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga395522e59ced91bbc42b5715d5723d28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_ADC&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga94d1e3abe54c56567d7ad5693ff8ec7b">PCLKSEL0_ADC_S</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for ADC. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01330">1330</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gafd28f383b485a574d0b585b27783621b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_CAN1&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga935ded5ad712178ebef85f40d4691219">PCLKSEL0_CAN1_S</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for CAN1. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01333">1333</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga1f3b980a3f2a91639db0631fb9f7763f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_CAN2&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga4c95ec091adf4f9e66c788e4c296699d">PCLKSEL0_CAN2_S</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for CAN2. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01336">1336</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga16c4bde7e52f1b95215c37ea11586a3d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_DAC&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga7307d5417d4557bb055c88fd0e19e3b8">PCLKSEL0_DAC_S</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for DAC. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01327">1327</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga4a5dfebbf894a639817ab30e98c9f099"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_GPIOINT&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga9a5d82cc8b966d2d9855c205a6a29cb4">PCLKSEL1_GPIOINT_S</a> + 32)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for GPIOINT. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01345">1345</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaed6395d69013ceb2870513b7c59c51a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_I2C0&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga19cd576b9b57cbf3a1c074fa7153992b">PCLKSEL0_I2C0_S</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for I2C0. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01318">1318</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaea22236758ac015edb6a96f1bc4a5539"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_I2C1&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga007fa323a115f359a506af7b4ab0cf3b">PCLKSEL1_I2C1_S</a>    + 32)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for I2C1. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01351">1351</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7b760f003a0d3794f652fb91103f2508"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_I2C2&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga1e0d09026f105d53cf2d17f1930a65f6">PCLKSEL1_I2C2_S</a>    + 32)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for I2C2. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01369">1369</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gab51926f5f03bb9d1a88fb89d523e9ef8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_I2S&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga3e2ea7d1ffae940d213d18701a16836b">PCLKSEL1_I2S_S</a>     + 32)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for I2S. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01372">1372</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga582208914270fc34cbe904116d35c26d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_MC&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga764208f3c744a45c8968aaf594bd8df6">PCLKSEL1_MC_S</a>      + 32)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for Motor Control PWM. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01381">1381</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga6c92191b4c8b22a9f2236134c44b7b99"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_PCB&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gadc42431d34ba70eac5293e7ecd053d2e">PCLKSEL1_PCB_S</a>     + 32)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for PCB. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01348">1348</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga81794eaaf1b918dfe7f5ded3cb2f5ede"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_PWM1&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gad4257c88dbbddce9f85cfc5bddc0dfcd">PCLKSEL0_PWM1_S</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for PWM1. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01315">1315</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaae5f44917820634b7896c7e7c0e1c078"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_QEI&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gab67d4ad4acdd3282b93ad2769ca84e90">PCLKSEL1_QEI_S</a>     + 32)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for QEI. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01342">1342</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa2c05f67977eed87472bec0f396c904c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_RIT&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga59c1a856587b9fcc279f0659d2d41578">PCLKSEL1_RIT_S</a>     + 32)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for RIT. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01375">1375</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa82056458f3e328d2a32b99181cb9e68"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_SPI&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga4bfd341c44472a2694643b493a632b62">PCLKSEL0_SPI_S</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for SPI. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01321">1321</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gad205d3cfcd45f66488e51814085df83e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_SSP0&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga57183f016cff3ed1ed66f3b2d7d52752">PCLKSEL1_SSP0_S</a>    + 32)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for SSP0. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01354">1354</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7a92c0e7540f66972c0f8da57199bd95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_SSP1&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gac9f645441f89a5b4503e9e5de7faa4a8">PCLKSEL0_SSP1_S</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for SSP1. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01324">1324</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gaa296d72b4928a2b00952d6d2bc17f545"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_SYSCON&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga0762c8d9047af624d967ca521f98f0b4">PCLKSEL1_SYSCON_S</a>  + 32)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for System Control. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01378">1378</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="gae2f2ff09377f398c83abde8fd5fa57ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_TIMER0&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gabd89ab87ecc18b98c0e24b2857cd36e2">PCLKSEL0_TIMER0_S</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for Timer0. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01303">1303</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga2a29155e238ac03e8578bc7e780088fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_TIMER1&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga506daff329488f44e9599f0b35866b83">PCLKSEL0_TIMER1_S</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for Timer1. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01306">1306</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga36f84d10e9ec4d0d97d989b25ba221fa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_TIMER2&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#gaaa79bc746bc57b06b8cab03b29f1d280">PCLKSEL1_TIMER2_S</a>  + 32)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for Timer2. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01357">1357</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga67ed15b095974240fee6db9b96be3269"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_TIMER3&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga21e80f9ce6d515720dd34e74440ffd1b">PCLKSEL1_TIMER3_S</a>  + 32)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for Timer3. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01360">1360</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga32fcd5a871c63fdcb9d6da465e647272"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_UART0&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga831ead92a506629e339480b257e115a1">PCLKSEL0_UART0_S</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for UART0. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01309">1309</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga7d3d5b282e2e05fe3059672e4da36070"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_UART1&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#gab6dcd8a9bae402115f3b8f466198c3ed">PCLKSEL0_UART1_S</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for UART1. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01312">1312</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga00a5215b95f10f9e2d55faca68975b17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_UART2&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga6a307c12b5ebb9f440837c9f78707b19">PCLKSEL1_UART2_S</a>   + 32)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for UART2. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01363">1363</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga33a98d221ae254f647f976d2f6f0eaa3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_UART3&#160;&#160;&#160;(<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l1.html#ga7050b20921d5d2f55eb9d78355c58044">PCLKSEL1_UART3_S</a>   + 32)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for UART3. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01366">1366</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
<a class="anchor" id="ga64340959ea7d6a35a2b6a6131aae45cb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PCLKSEL_WDT&#160;&#160;&#160;<a class="el" href="group___l_p_c17xx___sys_ctl___register___p_c_l_k_s_e_l0.html#ga92f9ddd684b146122adeda1cce667c3a">PCLKSEL0_WDT_S</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Peripheral Clock for WatchDog. </p>

<p>Definition at line <a class="el" href="xsysctl_8h_source.html#l01300">1300</a> of file <a class="el" href="xsysctl_8h_source.html">xsysctl.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- HTML footer for doxygen 1.8.6-->
<!-- start footer part -->
</body>
</html>
